
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009968  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409968  00409968  00019968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20400000  00409970  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004a0  204009c8  0040a338  000209c8  2**2
                  ALLOC
  4 .stack        00002000  20400e68  0040a7d8  000209c8  2**0
                  ALLOC
  5 .heap         00000200  20402e68  0040c7d8  000209c8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209f6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00026992  00000000  00000000  00020a4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000052ac  00000000  00000000  000473e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000b31f  00000000  00000000  0004c68d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000011c8  00000000  00000000  000579ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001330  00000000  00000000  00058b74  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00025dcf  00000000  00000000  00059ea4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0001698d  00000000  00000000  0007fc73  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009685d  00000000  00000000  00096600  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003d2c  00000000  00000000  0012ce60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	68 2e 40 20 fd 12 40 00 fb 12 40 00 fb 12 40 00     h.@ ..@...@...@.
  400010:	fb 12 40 00 fb 12 40 00 fb 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d5 16 40 00 fb 12 40 00 00 00 00 00 75 17 40 00     ..@...@.....u.@.
  40003c:	dd 17 40 00 fb 12 40 00 fb 12 40 00 25 36 40 00     ..@...@...@.%6@.
  40004c:	ad 35 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     .5@...@...@...@.
  40005c:	fb 12 40 00 fb 12 40 00 00 00 00 00 d9 0f 40 00     ..@...@.......@.
  40006c:	ed 0f 40 00 01 10 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  40007c:	fb 12 40 00 15 10 40 00 29 10 40 00 fb 12 40 00     ..@...@.).@...@.
  40008c:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  40009c:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  4000ac:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  4000bc:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  4000cc:	fb 12 40 00 00 00 00 00 fb 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  4000ec:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  4000fc:	fb 12 40 00 f1 35 40 00 fb 12 40 00 fb 12 40 00     ..@..5@...@...@.
  40010c:	fb 12 40 00 fb 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ......@...@...@.
  40012c:	fb 12 40 00 fb 12 40 00 00 00 00 00 fb 12 40 00     ..@...@.......@.
  40013c:	fb 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c8 	.word	0x204009c8
  40015c:	00000000 	.word	0x00000000
  400160:	00409970 	.word	0x00409970

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00409970 	.word	0x00409970
  4001a0:	204009cc 	.word	0x204009cc
  4001a4:	00409970 	.word	0x00409970
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr

004001c6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001c6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4001c8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001ca:	6884      	ldr	r4, [r0, #8]
  4001cc:	42a5      	cmp	r5, r4
  4001ce:	d003      	beq.n	4001d8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4001d0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001d2:	6884      	ldr	r4, [r0, #8]
  4001d4:	42ac      	cmp	r4, r5
  4001d6:	d1fb      	bne.n	4001d0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4001d8:	b161      	cbz	r1, 4001f4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4001da:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4001de:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4001e2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4001e6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4001ea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4001ee:	bf18      	it	ne
  4001f0:	300c      	addne	r0, #12
  4001f2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4001f4:	b142      	cbz	r2, 400208 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4001f6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4001fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4001fe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400202:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400206:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400208:	b143      	cbz	r3, 40021c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40020a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40020e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400212:	f004 040f 	and.w	r4, r4, #15
  400216:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40021a:	601c      	str	r4, [r3, #0]
	}
}
  40021c:	bc30      	pop	{r4, r5}
  40021e:	4770      	bx	lr

00400220 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400220:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400222:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400224:	f014 0f01 	tst.w	r4, #1
  400228:	d005      	beq.n	400236 <rtc_set_time+0x16>
  40022a:	290c      	cmp	r1, #12
  40022c:	d903      	bls.n	400236 <rtc_set_time+0x16>
			ul_hour -= 12;
  40022e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400230:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400234:	e000      	b.n	400238 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400236:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400238:	4c1c      	ldr	r4, [pc, #112]	; (4002ac <rtc_set_time+0x8c>)
  40023a:	fba4 5603 	umull	r5, r6, r4, r3
  40023e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400240:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400244:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400248:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40024c:	fba4 6502 	umull	r6, r5, r4, r2
  400250:	08ed      	lsrs	r5, r5, #3
  400252:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400256:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40025a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40025e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400262:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400264:	fba4 4201 	umull	r4, r2, r4, r1
  400268:	08d2      	lsrs	r2, r2, #3
  40026a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40026e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400272:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400276:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40027a:	6983      	ldr	r3, [r0, #24]
  40027c:	f013 0f04 	tst.w	r3, #4
  400280:	d0fb      	beq.n	40027a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400282:	6803      	ldr	r3, [r0, #0]
  400284:	f043 0301 	orr.w	r3, r3, #1
  400288:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40028a:	6983      	ldr	r3, [r0, #24]
  40028c:	f013 0f01 	tst.w	r3, #1
  400290:	d0fb      	beq.n	40028a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400292:	2301      	movs	r3, #1
  400294:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400296:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400298:	6803      	ldr	r3, [r0, #0]
  40029a:	f023 0301 	bic.w	r3, r3, #1
  40029e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4002a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002a2:	f000 0001 	and.w	r0, r0, #1
  4002a6:	bcf0      	pop	{r4, r5, r6, r7}
  4002a8:	4770      	bx	lr
  4002aa:	bf00      	nop
  4002ac:	cccccccd 	.word	0xcccccccd

004002b0 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  4002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4002b2:	9c05      	ldr	r4, [sp, #20]
  4002b4:	9d06      	ldr	r5, [sp, #24]
  4002b6:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  4002b8:	460e      	mov	r6, r1
  4002ba:	b1b1      	cbz	r1, 4002ea <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4002bc:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  4002be:	f011 0f01 	tst.w	r1, #1
  4002c2:	d005      	beq.n	4002d0 <rtc_set_time_alarm+0x20>
  4002c4:	2a0c      	cmp	r2, #12
  4002c6:	d903      	bls.n	4002d0 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  4002c8:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  4002ca:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  4002ce:	e000      	b.n	4002d2 <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  4002d0:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002d2:	4919      	ldr	r1, [pc, #100]	; (400338 <rtc_set_time_alarm+0x88>)
  4002d4:	fba1 e102 	umull	lr, r1, r1, r2
  4002d8:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  4002da:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  4002de:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  4002e2:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002e4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  4002e8:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  4002ea:	b15b      	cbz	r3, 400304 <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002ec:	4b12      	ldr	r3, [pc, #72]	; (400338 <rtc_set_time_alarm+0x88>)
  4002ee:	fba3 2304 	umull	r2, r3, r3, r4
  4002f2:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4002f4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002f8:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  4002fc:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002fe:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  400302:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400304:	b155      	cbz	r5, 40031c <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400306:	4b0c      	ldr	r3, [pc, #48]	; (400338 <rtc_set_time_alarm+0x88>)
  400308:	fba3 2307 	umull	r2, r3, r3, r7
  40030c:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  40030e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  400312:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400316:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  40031a:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  40031c:	6902      	ldr	r2, [r0, #16]
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <rtc_set_time_alarm+0x8c>)
  400320:	4013      	ands	r3, r2
  400322:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400324:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400326:	6902      	ldr	r2, [r0, #16]
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <rtc_set_time_alarm+0x90>)
  40032a:	4313      	orrs	r3, r2
  40032c:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  40032e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400330:	f000 0004 	and.w	r0, r0, #4
  400334:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400336:	bf00      	nop
  400338:	cccccccd 	.word	0xcccccccd
  40033c:	ff7f7f7f 	.word	0xff7f7f7f
  400340:	00808080 	.word	0x00808080

00400344 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  400344:	b4f0      	push	{r4, r5, r6, r7}
  400346:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  400348:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40034a:	68c4      	ldr	r4, [r0, #12]
  40034c:	42a5      	cmp	r5, r4
  40034e:	d003      	beq.n	400358 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  400350:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  400352:	68c4      	ldr	r4, [r0, #12]
  400354:	42ac      	cmp	r4, r5
  400356:	d1fb      	bne.n	400350 <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  400358:	b199      	cbz	r1, 400382 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40035a:	f3c4 3003 	ubfx	r0, r4, #12, #4
  40035e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400362:	f3c4 2703 	ubfx	r7, r4, #8, #4
  400366:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40036a:	f3c4 1002 	ubfx	r0, r4, #4, #3
  40036e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400372:	f004 000f 	and.w	r0, r4, #15
  400376:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40037a:	2564      	movs	r5, #100	; 0x64
  40037c:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  400380:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  400382:	b142      	cbz	r2, 400396 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400384:	f3c4 5000 	ubfx	r0, r4, #20, #1
  400388:	0081      	lsls	r1, r0, #2
  40038a:	4408      	add	r0, r1
  40038c:	f3c4 4103 	ubfx	r1, r4, #16, #4
  400390:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  400394:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  400396:	b143      	cbz	r3, 4003aa <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400398:	f3c4 7201 	ubfx	r2, r4, #28, #2
  40039c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4003a0:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4003a4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4003a8:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4003aa:	b116      	cbz	r6, 4003b2 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4003ac:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4003b0:	6034      	str	r4, [r6, #0]
	}
}
  4003b2:	bcf0      	pop	{r4, r5, r6, r7}
  4003b4:	4770      	bx	lr
	...

004003b8 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4003b8:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003ba:	4d2a      	ldr	r5, [pc, #168]	; (400464 <rtc_set_date+0xac>)
  4003bc:	fba5 4603 	umull	r4, r6, r5, r3
  4003c0:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4003c2:	9c03      	ldr	r4, [sp, #12]
  4003c4:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003c6:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4003ca:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4003ce:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003d2:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4003d6:	fba5 6402 	umull	r6, r4, r5, r2
  4003da:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003dc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4003e0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4003e4:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003e8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4003ec:	4b1e      	ldr	r3, [pc, #120]	; (400468 <rtc_set_date+0xb0>)
  4003ee:	fba3 4301 	umull	r4, r3, r3, r1
  4003f2:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003f4:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4003f8:	4b1c      	ldr	r3, [pc, #112]	; (40046c <rtc_set_date+0xb4>)
  4003fa:	fba3 4301 	umull	r4, r3, r3, r1
  4003fe:	095b      	lsrs	r3, r3, #5
  400400:	fba5 6403 	umull	r6, r4, r5, r3
  400404:	08e4      	lsrs	r4, r4, #3
  400406:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40040a:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40040e:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400410:	fba5 4301 	umull	r4, r3, r5, r1
  400414:	08db      	lsrs	r3, r3, #3
  400416:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  40041a:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40041e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400422:	fba5 1503 	umull	r1, r5, r5, r3
  400426:	08ed      	lsrs	r5, r5, #3
  400428:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40042c:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400430:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400434:	6983      	ldr	r3, [r0, #24]
  400436:	f013 0f04 	tst.w	r3, #4
  40043a:	d0fb      	beq.n	400434 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40043c:	6803      	ldr	r3, [r0, #0]
  40043e:	f043 0302 	orr.w	r3, r3, #2
  400442:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400444:	6983      	ldr	r3, [r0, #24]
  400446:	f013 0f01 	tst.w	r3, #1
  40044a:	d0fb      	beq.n	400444 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40044c:	2301      	movs	r3, #1
  40044e:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400450:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400452:	6803      	ldr	r3, [r0, #0]
  400454:	f023 0302 	bic.w	r3, r3, #2
  400458:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40045a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40045c:	f000 0002 	and.w	r0, r0, #2
  400460:	bc70      	pop	{r4, r5, r6}
  400462:	4770      	bx	lr
  400464:	cccccccd 	.word	0xcccccccd
  400468:	10624dd3 	.word	0x10624dd3
  40046c:	51eb851f 	.word	0x51eb851f

00400470 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  400470:	b430      	push	{r4, r5}
  400472:	9d02      	ldr	r5, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400474:	460c      	mov	r4, r1
  400476:	b151      	cbz	r1, 40048e <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400478:	4c12      	ldr	r4, [pc, #72]	; (4004c4 <rtc_set_date_alarm+0x54>)
  40047a:	fba4 1402 	umull	r1, r4, r4, r2
  40047e:	08e4      	lsrs	r4, r4, #3
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400480:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  400484:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
  400488:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40048a:	ea42 5404 	orr.w	r4, r2, r4, lsl #20
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  40048e:	b15b      	cbz	r3, 4004a8 <rtc_set_date_alarm+0x38>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400490:	4a0c      	ldr	r2, [pc, #48]	; (4004c4 <rtc_set_date_alarm+0x54>)
  400492:	fba2 3205 	umull	r3, r2, r2, r5
  400496:	08d2      	lsrs	r2, r2, #3
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400498:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  40049c:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
  4004a0:	061b      	lsls	r3, r3, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4004a2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
  4004a6:	431c      	orrs	r4, r3
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4004a8:	6942      	ldr	r2, [r0, #20]
  4004aa:	4b07      	ldr	r3, [pc, #28]	; (4004c8 <rtc_set_date_alarm+0x58>)
  4004ac:	4013      	ands	r3, r2
  4004ae:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  4004b0:	6144      	str	r4, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4004b2:	6942      	ldr	r2, [r0, #20]
  4004b4:	4b05      	ldr	r3, [pc, #20]	; (4004cc <rtc_set_date_alarm+0x5c>)
  4004b6:	4313      	orrs	r3, r2
  4004b8:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  4004ba:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4004bc:	f000 0008 	and.w	r0, r0, #8
  4004c0:	bc30      	pop	{r4, r5}
  4004c2:	4770      	bx	lr
  4004c4:	cccccccd 	.word	0xcccccccd
  4004c8:	7f7fffff 	.word	0x7f7fffff
  4004cc:	80800000 	.word	0x80800000

004004d0 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4004d0:	6980      	ldr	r0, [r0, #24]
}
  4004d2:	4770      	bx	lr

004004d4 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4004d4:	61c1      	str	r1, [r0, #28]
  4004d6:	4770      	bx	lr

004004d8 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <rtt_init+0x10>)
  4004da:	681b      	ldr	r3, [r3, #0]
  4004dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4004e0:	4319      	orrs	r1, r3
  4004e2:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4004e4:	2000      	movs	r0, #0
  4004e6:	4770      	bx	lr
  4004e8:	204009e4 	.word	0x204009e4

004004ec <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4004ec:	b941      	cbnz	r1, 400500 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4004ee:	4a09      	ldr	r2, [pc, #36]	; (400514 <rtt_sel_source+0x28>)
  4004f0:	6813      	ldr	r3, [r2, #0]
  4004f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4004f6:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4004f8:	6802      	ldr	r2, [r0, #0]
  4004fa:	4313      	orrs	r3, r2
  4004fc:	6003      	str	r3, [r0, #0]
  4004fe:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400500:	4a04      	ldr	r2, [pc, #16]	; (400514 <rtt_sel_source+0x28>)
  400502:	6813      	ldr	r3, [r2, #0]
  400504:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400508:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40050a:	6802      	ldr	r2, [r0, #0]
  40050c:	4313      	orrs	r3, r2
  40050e:	6003      	str	r3, [r0, #0]
  400510:	4770      	bx	lr
  400512:	bf00      	nop
  400514:	204009e4 	.word	0x204009e4

00400518 <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  400518:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40051a:	4b03      	ldr	r3, [pc, #12]	; (400528 <rtt_enable_interrupt+0x10>)
  40051c:	681b      	ldr	r3, [r3, #0]
  40051e:	4319      	orrs	r1, r3
  400520:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  400522:	6001      	str	r1, [r0, #0]
  400524:	4770      	bx	lr
  400526:	bf00      	nop
  400528:	204009e4 	.word	0x204009e4

0040052c <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  40052c:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  40052e:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400532:	4b02      	ldr	r3, [pc, #8]	; (40053c <rtt_disable_interrupt+0x10>)
  400534:	681b      	ldr	r3, [r3, #0]
  400536:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  400538:	6001      	str	r1, [r0, #0]
  40053a:	4770      	bx	lr
  40053c:	204009e4 	.word	0x204009e4

00400540 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400540:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400542:	6883      	ldr	r3, [r0, #8]
  400544:	429a      	cmp	r2, r3
  400546:	d003      	beq.n	400550 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400548:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40054a:	6883      	ldr	r3, [r0, #8]
  40054c:	4293      	cmp	r3, r2
  40054e:	d1fb      	bne.n	400548 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400550:	4618      	mov	r0, r3
  400552:	4770      	bx	lr

00400554 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400554:	68c0      	ldr	r0, [r0, #12]
}
  400556:	4770      	bx	lr

00400558 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400558:	b570      	push	{r4, r5, r6, lr}
  40055a:	4606      	mov	r6, r0
  40055c:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  40055e:	6804      	ldr	r4, [r0, #0]
  400560:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400564:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400568:	4809      	ldr	r0, [pc, #36]	; (400590 <rtt_write_alarm_time+0x38>)
  40056a:	4b0a      	ldr	r3, [pc, #40]	; (400594 <rtt_write_alarm_time+0x3c>)
  40056c:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  40056e:	b92d      	cbnz	r5, 40057c <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400570:	f04f 33ff 	mov.w	r3, #4294967295
  400574:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  400576:	b924      	cbnz	r4, 400582 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  400578:	2000      	movs	r0, #0
  40057a:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  40057c:	3d01      	subs	r5, #1
  40057e:	6075      	str	r5, [r6, #4]
  400580:	e7f9      	b.n	400576 <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400582:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400586:	4802      	ldr	r0, [pc, #8]	; (400590 <rtt_write_alarm_time+0x38>)
  400588:	4b03      	ldr	r3, [pc, #12]	; (400598 <rtt_write_alarm_time+0x40>)
  40058a:	4798      	blx	r3
  40058c:	e7f4      	b.n	400578 <rtt_write_alarm_time+0x20>
  40058e:	bf00      	nop
  400590:	400e1830 	.word	0x400e1830
  400594:	0040052d 	.word	0x0040052d
  400598:	00400519 	.word	0x00400519

0040059c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40059c:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40059e:	4b07      	ldr	r3, [pc, #28]	; (4005bc <spi_enable_clock+0x20>)
  4005a0:	4298      	cmp	r0, r3
  4005a2:	d003      	beq.n	4005ac <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4005a4:	4b06      	ldr	r3, [pc, #24]	; (4005c0 <spi_enable_clock+0x24>)
  4005a6:	4298      	cmp	r0, r3
  4005a8:	d004      	beq.n	4005b4 <spi_enable_clock+0x18>
  4005aa:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4005ac:	2015      	movs	r0, #21
  4005ae:	4b05      	ldr	r3, [pc, #20]	; (4005c4 <spi_enable_clock+0x28>)
  4005b0:	4798      	blx	r3
  4005b2:	bd08      	pop	{r3, pc}
  4005b4:	202a      	movs	r0, #42	; 0x2a
  4005b6:	4b03      	ldr	r3, [pc, #12]	; (4005c4 <spi_enable_clock+0x28>)
  4005b8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4005ba:	e7f6      	b.n	4005aa <spi_enable_clock+0xe>
  4005bc:	40008000 	.word	0x40008000
  4005c0:	40058000 	.word	0x40058000
  4005c4:	0040115d 	.word	0x0040115d

004005c8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4005c8:	6843      	ldr	r3, [r0, #4]
  4005ca:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4005ce:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4005d0:	6843      	ldr	r3, [r0, #4]
  4005d2:	0409      	lsls	r1, r1, #16
  4005d4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4005d8:	4319      	orrs	r1, r3
  4005da:	6041      	str	r1, [r0, #4]
  4005dc:	4770      	bx	lr

004005de <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4005de:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4005e0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4005e4:	6905      	ldr	r5, [r0, #16]
  4005e6:	f015 0f02 	tst.w	r5, #2
  4005ea:	d103      	bne.n	4005f4 <spi_write+0x16>
		if (!timeout--) {
  4005ec:	3c01      	subs	r4, #1
  4005ee:	d1f9      	bne.n	4005e4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4005f0:	2001      	movs	r0, #1
  4005f2:	e00c      	b.n	40060e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4005f4:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4005f6:	f014 0f02 	tst.w	r4, #2
  4005fa:	d006      	beq.n	40060a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4005fc:	0412      	lsls	r2, r2, #16
  4005fe:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400602:	4311      	orrs	r1, r2
		if (uc_last) {
  400604:	b10b      	cbz	r3, 40060a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400606:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40060a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40060c:	2000      	movs	r0, #0
}
  40060e:	bc30      	pop	{r4, r5}
  400610:	4770      	bx	lr

00400612 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400612:	b932      	cbnz	r2, 400622 <spi_set_clock_polarity+0x10>
  400614:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400618:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40061a:	f023 0301 	bic.w	r3, r3, #1
  40061e:	6303      	str	r3, [r0, #48]	; 0x30
  400620:	4770      	bx	lr
  400622:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400626:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400628:	f043 0301 	orr.w	r3, r3, #1
  40062c:	6303      	str	r3, [r0, #48]	; 0x30
  40062e:	4770      	bx	lr

00400630 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400630:	b932      	cbnz	r2, 400640 <spi_set_clock_phase+0x10>
  400632:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400636:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400638:	f023 0302 	bic.w	r3, r3, #2
  40063c:	6303      	str	r3, [r0, #48]	; 0x30
  40063e:	4770      	bx	lr
  400640:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400644:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400646:	f043 0302 	orr.w	r3, r3, #2
  40064a:	6303      	str	r3, [r0, #48]	; 0x30
  40064c:	4770      	bx	lr

0040064e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40064e:	2a04      	cmp	r2, #4
  400650:	d003      	beq.n	40065a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400652:	b16a      	cbz	r2, 400670 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400654:	2a08      	cmp	r2, #8
  400656:	d016      	beq.n	400686 <spi_configure_cs_behavior+0x38>
  400658:	4770      	bx	lr
  40065a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40065e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400660:	f023 0308 	bic.w	r3, r3, #8
  400664:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400666:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400668:	f043 0304 	orr.w	r3, r3, #4
  40066c:	6303      	str	r3, [r0, #48]	; 0x30
  40066e:	4770      	bx	lr
  400670:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400674:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400676:	f023 0308 	bic.w	r3, r3, #8
  40067a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40067c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40067e:	f023 0304 	bic.w	r3, r3, #4
  400682:	6303      	str	r3, [r0, #48]	; 0x30
  400684:	4770      	bx	lr
  400686:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40068a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40068c:	f043 0308 	orr.w	r3, r3, #8
  400690:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400692:	e7e1      	b.n	400658 <spi_configure_cs_behavior+0xa>

00400694 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400694:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400698:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40069a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40069e:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4006a0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006a2:	431a      	orrs	r2, r3
  4006a4:	630a      	str	r2, [r1, #48]	; 0x30
  4006a6:	4770      	bx	lr

004006a8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4006a8:	1e43      	subs	r3, r0, #1
  4006aa:	4419      	add	r1, r3
  4006ac:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4006b0:	1e43      	subs	r3, r0, #1
  4006b2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4006b4:	bf94      	ite	ls
  4006b6:	b200      	sxthls	r0, r0
		return -1;
  4006b8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4006bc:	4770      	bx	lr

004006be <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4006be:	b17a      	cbz	r2, 4006e0 <spi_set_baudrate_div+0x22>
{
  4006c0:	b410      	push	{r4}
  4006c2:	4614      	mov	r4, r2
  4006c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4006c8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4006ce:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4006d0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4006d2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4006d6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4006d8:	2000      	movs	r0, #0
}
  4006da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006de:	4770      	bx	lr
        return -1;
  4006e0:	f04f 30ff 	mov.w	r0, #4294967295
  4006e4:	4770      	bx	lr

004006e6 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4006e6:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006e8:	0189      	lsls	r1, r1, #6
  4006ea:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4006ec:	2402      	movs	r4, #2
  4006ee:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4006f0:	f04f 31ff 	mov.w	r1, #4294967295
  4006f4:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4006f6:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4006f8:	605a      	str	r2, [r3, #4]
}
  4006fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006fe:	4770      	bx	lr

00400700 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400700:	0189      	lsls	r1, r1, #6
  400702:	2305      	movs	r3, #5
  400704:	5043      	str	r3, [r0, r1]
  400706:	4770      	bx	lr

00400708 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400708:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40070c:	61ca      	str	r2, [r1, #28]
  40070e:	4770      	bx	lr

00400710 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400710:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400714:	624a      	str	r2, [r1, #36]	; 0x24
  400716:	4770      	bx	lr

00400718 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400718:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40071c:	6a08      	ldr	r0, [r1, #32]
}
  40071e:	4770      	bx	lr

00400720 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400720:	b4f0      	push	{r4, r5, r6, r7}
  400722:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400724:	2402      	movs	r4, #2
  400726:	9401      	str	r4, [sp, #4]
  400728:	2408      	movs	r4, #8
  40072a:	9402      	str	r4, [sp, #8]
  40072c:	2420      	movs	r4, #32
  40072e:	9403      	str	r4, [sp, #12]
  400730:	2480      	movs	r4, #128	; 0x80
  400732:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400734:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400736:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400738:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40073a:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40073e:	d814      	bhi.n	40076a <tc_find_mck_divisor+0x4a>
  400740:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400742:	42a0      	cmp	r0, r4
  400744:	d217      	bcs.n	400776 <tc_find_mck_divisor+0x56>
  400746:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400748:	af01      	add	r7, sp, #4
  40074a:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40074e:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400752:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400754:	4284      	cmp	r4, r0
  400756:	d30a      	bcc.n	40076e <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400758:	4286      	cmp	r6, r0
  40075a:	d90d      	bls.n	400778 <tc_find_mck_divisor+0x58>
			ul_index++) {
  40075c:	3501      	adds	r5, #1
	for (ul_index = 0;
  40075e:	2d05      	cmp	r5, #5
  400760:	d1f3      	bne.n	40074a <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400762:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400764:	b006      	add	sp, #24
  400766:	bcf0      	pop	{r4, r5, r6, r7}
  400768:	4770      	bx	lr
			return 0;
  40076a:	2000      	movs	r0, #0
  40076c:	e7fa      	b.n	400764 <tc_find_mck_divisor+0x44>
  40076e:	2000      	movs	r0, #0
  400770:	e7f8      	b.n	400764 <tc_find_mck_divisor+0x44>
	return 1;
  400772:	2001      	movs	r0, #1
  400774:	e7f6      	b.n	400764 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400776:	2500      	movs	r5, #0
	if (p_uldiv) {
  400778:	b12a      	cbz	r2, 400786 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40077a:	a906      	add	r1, sp, #24
  40077c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400780:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400784:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400786:	2b00      	cmp	r3, #0
  400788:	d0f3      	beq.n	400772 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40078a:	601d      	str	r5, [r3, #0]
	return 1;
  40078c:	2001      	movs	r0, #1
  40078e:	e7e9      	b.n	400764 <tc_find_mck_divisor+0x44>

00400790 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400790:	4b01      	ldr	r3, [pc, #4]	; (400798 <gfx_mono_set_framebuffer+0x8>)
  400792:	6018      	str	r0, [r3, #0]
  400794:	4770      	bx	lr
  400796:	bf00      	nop
  400798:	204009e8 	.word	0x204009e8

0040079c <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40079c:	4b02      	ldr	r3, [pc, #8]	; (4007a8 <gfx_mono_framebuffer_put_byte+0xc>)
  40079e:	681b      	ldr	r3, [r3, #0]
  4007a0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4007a4:	5442      	strb	r2, [r0, r1]
  4007a6:	4770      	bx	lr
  4007a8:	204009e8 	.word	0x204009e8

004007ac <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4007ac:	4b02      	ldr	r3, [pc, #8]	; (4007b8 <gfx_mono_framebuffer_get_byte+0xc>)
  4007ae:	681b      	ldr	r3, [r3, #0]
  4007b0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4007b4:	5c40      	ldrb	r0, [r0, r1]
  4007b6:	4770      	bx	lr
  4007b8:	204009e8 	.word	0x204009e8

004007bc <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4007bc:	b570      	push	{r4, r5, r6, lr}
  4007be:	4604      	mov	r4, r0
  4007c0:	460d      	mov	r5, r1
  4007c2:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4007c4:	b91b      	cbnz	r3, 4007ce <gfx_mono_ssd1306_put_byte+0x12>
  4007c6:	4b0d      	ldr	r3, [pc, #52]	; (4007fc <gfx_mono_ssd1306_put_byte+0x40>)
  4007c8:	4798      	blx	r3
  4007ca:	42b0      	cmp	r0, r6
  4007cc:	d015      	beq.n	4007fa <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4007ce:	4632      	mov	r2, r6
  4007d0:	4629      	mov	r1, r5
  4007d2:	4620      	mov	r0, r4
  4007d4:	4b0a      	ldr	r3, [pc, #40]	; (400800 <gfx_mono_ssd1306_put_byte+0x44>)
  4007d6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4007d8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4007dc:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4007e0:	4c08      	ldr	r4, [pc, #32]	; (400804 <gfx_mono_ssd1306_put_byte+0x48>)
  4007e2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4007e4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4007e8:	f040 0010 	orr.w	r0, r0, #16
  4007ec:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4007ee:	f005 000f 	and.w	r0, r5, #15
  4007f2:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4007f4:	4630      	mov	r0, r6
  4007f6:	4b04      	ldr	r3, [pc, #16]	; (400808 <gfx_mono_ssd1306_put_byte+0x4c>)
  4007f8:	4798      	blx	r3
  4007fa:	bd70      	pop	{r4, r5, r6, pc}
  4007fc:	004007ad 	.word	0x004007ad
  400800:	0040079d 	.word	0x0040079d
  400804:	0040085d 	.word	0x0040085d
  400808:	00400a7d 	.word	0x00400a7d

0040080c <gfx_mono_ssd1306_init>:
{
  40080c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400810:	480d      	ldr	r0, [pc, #52]	; (400848 <gfx_mono_ssd1306_init+0x3c>)
  400812:	4b0e      	ldr	r3, [pc, #56]	; (40084c <gfx_mono_ssd1306_init+0x40>)
  400814:	4798      	blx	r3
	ssd1306_init();
  400816:	4b0e      	ldr	r3, [pc, #56]	; (400850 <gfx_mono_ssd1306_init+0x44>)
  400818:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40081a:	2040      	movs	r0, #64	; 0x40
  40081c:	4b0d      	ldr	r3, [pc, #52]	; (400854 <gfx_mono_ssd1306_init+0x48>)
  40081e:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400820:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400822:	f04f 0801 	mov.w	r8, #1
  400826:	462f      	mov	r7, r5
  400828:	4e0b      	ldr	r6, [pc, #44]	; (400858 <gfx_mono_ssd1306_init+0x4c>)
{
  40082a:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40082c:	4643      	mov	r3, r8
  40082e:	463a      	mov	r2, r7
  400830:	b2e1      	uxtb	r1, r4
  400832:	4628      	mov	r0, r5
  400834:	47b0      	blx	r6
  400836:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400838:	2c80      	cmp	r4, #128	; 0x80
  40083a:	d1f7      	bne.n	40082c <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40083c:	3501      	adds	r5, #1
  40083e:	b2ed      	uxtb	r5, r5
  400840:	2d04      	cmp	r5, #4
  400842:	d1f2      	bne.n	40082a <gfx_mono_ssd1306_init+0x1e>
  400844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400848:	204009ec 	.word	0x204009ec
  40084c:	00400791 	.word	0x00400791
  400850:	0040089d 	.word	0x0040089d
  400854:	0040085d 	.word	0x0040085d
  400858:	004007bd 	.word	0x004007bd

0040085c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40085c:	b538      	push	{r3, r4, r5, lr}
  40085e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400860:	2208      	movs	r2, #8
  400862:	4b09      	ldr	r3, [pc, #36]	; (400888 <ssd1306_write_command+0x2c>)
  400864:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400866:	4c09      	ldr	r4, [pc, #36]	; (40088c <ssd1306_write_command+0x30>)
  400868:	2101      	movs	r1, #1
  40086a:	4620      	mov	r0, r4
  40086c:	4b08      	ldr	r3, [pc, #32]	; (400890 <ssd1306_write_command+0x34>)
  40086e:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400870:	2301      	movs	r3, #1
  400872:	461a      	mov	r2, r3
  400874:	4629      	mov	r1, r5
  400876:	4620      	mov	r0, r4
  400878:	4c06      	ldr	r4, [pc, #24]	; (400894 <ssd1306_write_command+0x38>)
  40087a:	47a0      	blx	r4
	delay_us(10);
  40087c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400880:	4b05      	ldr	r3, [pc, #20]	; (400898 <ssd1306_write_command+0x3c>)
  400882:	4798      	blx	r3
  400884:	bd38      	pop	{r3, r4, r5, pc}
  400886:	bf00      	nop
  400888:	400e1000 	.word	0x400e1000
  40088c:	40008000 	.word	0x40008000
  400890:	004005c9 	.word	0x004005c9
  400894:	004005df 	.word	0x004005df
  400898:	20400001 	.word	0x20400001

0040089c <ssd1306_init>:
{
  40089c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008a0:	4d66      	ldr	r5, [pc, #408]	; (400a3c <ssd1306_init+0x1a0>)
  4008a2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4008a6:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008a8:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008ac:	4b64      	ldr	r3, [pc, #400]	; (400a40 <ssd1306_init+0x1a4>)
  4008ae:	2708      	movs	r7, #8
  4008b0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008b2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4008b6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008b8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008bc:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4008be:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4008c0:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4008c4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  4008c6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4008ca:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008cc:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4008ce:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4008d2:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4008d4:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008d6:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008da:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4008dc:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4008de:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4008e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4008e4:	f022 0208 	bic.w	r2, r2, #8
  4008e8:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008ea:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4008ec:	f022 0208 	bic.w	r2, r2, #8
  4008f0:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4008f2:	601f      	str	r7, [r3, #0]
  4008f4:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008f6:	631f      	str	r7, [r3, #48]	; 0x30
  4008f8:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4008fa:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400a78 <ssd1306_init+0x1dc>
  4008fe:	2300      	movs	r3, #0
  400900:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400904:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400908:	4640      	mov	r0, r8
  40090a:	4c4e      	ldr	r4, [pc, #312]	; (400a44 <ssd1306_init+0x1a8>)
  40090c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40090e:	2300      	movs	r3, #0
  400910:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400914:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400918:	4640      	mov	r0, r8
  40091a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40091c:	2300      	movs	r3, #0
  40091e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400922:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400926:	4640      	mov	r0, r8
  400928:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40092a:	2300      	movs	r3, #0
  40092c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400930:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400934:	4640      	mov	r0, r8
  400936:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400938:	2300      	movs	r3, #0
  40093a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40093e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400942:	4640      	mov	r0, r8
  400944:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400946:	2300      	movs	r3, #0
  400948:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40094c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400950:	4640      	mov	r0, r8
  400952:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400954:	4c3c      	ldr	r4, [pc, #240]	; (400a48 <ssd1306_init+0x1ac>)
  400956:	f04f 0902 	mov.w	r9, #2
  40095a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40095e:	f04f 0880 	mov.w	r8, #128	; 0x80
  400962:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400966:	6863      	ldr	r3, [r4, #4]
  400968:	f043 0301 	orr.w	r3, r3, #1
  40096c:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  40096e:	463a      	mov	r2, r7
  400970:	2101      	movs	r1, #1
  400972:	4620      	mov	r0, r4
  400974:	4b35      	ldr	r3, [pc, #212]	; (400a4c <ssd1306_init+0x1b0>)
  400976:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400978:	2200      	movs	r2, #0
  40097a:	2101      	movs	r1, #1
  40097c:	4620      	mov	r0, r4
  40097e:	4b34      	ldr	r3, [pc, #208]	; (400a50 <ssd1306_init+0x1b4>)
  400980:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400982:	2200      	movs	r2, #0
  400984:	2101      	movs	r1, #1
  400986:	4620      	mov	r0, r4
  400988:	4b32      	ldr	r3, [pc, #200]	; (400a54 <ssd1306_init+0x1b8>)
  40098a:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  40098c:	6863      	ldr	r3, [r4, #4]
  40098e:	f023 0302 	bic.w	r3, r3, #2
  400992:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400994:	2200      	movs	r2, #0
  400996:	2101      	movs	r1, #1
  400998:	4620      	mov	r0, r4
  40099a:	4b2f      	ldr	r3, [pc, #188]	; (400a58 <ssd1306_init+0x1bc>)
  40099c:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40099e:	6863      	ldr	r3, [r4, #4]
  4009a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4009a4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4009a6:	6863      	ldr	r3, [r4, #4]
  4009a8:	f043 0310 	orr.w	r3, r3, #16
  4009ac:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4009ae:	492b      	ldr	r1, [pc, #172]	; (400a5c <ssd1306_init+0x1c0>)
  4009b0:	482b      	ldr	r0, [pc, #172]	; (400a60 <ssd1306_init+0x1c4>)
  4009b2:	4b2c      	ldr	r3, [pc, #176]	; (400a64 <ssd1306_init+0x1c8>)
  4009b4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4009b6:	b2c2      	uxtb	r2, r0
  4009b8:	2101      	movs	r1, #1
  4009ba:	4620      	mov	r0, r4
  4009bc:	4b2a      	ldr	r3, [pc, #168]	; (400a68 <ssd1306_init+0x1cc>)
  4009be:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4009c0:	4620      	mov	r0, r4
  4009c2:	4b2a      	ldr	r3, [pc, #168]	; (400a6c <ssd1306_init+0x1d0>)
  4009c4:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4009c6:	2301      	movs	r3, #1
  4009c8:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4009ca:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4009cc:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4009d0:	4c27      	ldr	r4, [pc, #156]	; (400a70 <ssd1306_init+0x1d4>)
  4009d2:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009d4:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4009d6:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4009da:	47a0      	blx	r4
  4009dc:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4009de:	20a8      	movs	r0, #168	; 0xa8
  4009e0:	4c24      	ldr	r4, [pc, #144]	; (400a74 <ssd1306_init+0x1d8>)
  4009e2:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4009e4:	201f      	movs	r0, #31
  4009e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4009e8:	20d3      	movs	r0, #211	; 0xd3
  4009ea:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4009ec:	2000      	movs	r0, #0
  4009ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4009f0:	2040      	movs	r0, #64	; 0x40
  4009f2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4009f4:	20a1      	movs	r0, #161	; 0xa1
  4009f6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4009f8:	20c8      	movs	r0, #200	; 0xc8
  4009fa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4009fc:	20da      	movs	r0, #218	; 0xda
  4009fe:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400a00:	4648      	mov	r0, r9
  400a02:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400a04:	2081      	movs	r0, #129	; 0x81
  400a06:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400a08:	208f      	movs	r0, #143	; 0x8f
  400a0a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400a0c:	20a4      	movs	r0, #164	; 0xa4
  400a0e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400a10:	20a6      	movs	r0, #166	; 0xa6
  400a12:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400a14:	20d5      	movs	r0, #213	; 0xd5
  400a16:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400a18:	4640      	mov	r0, r8
  400a1a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400a1c:	208d      	movs	r0, #141	; 0x8d
  400a1e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400a20:	2014      	movs	r0, #20
  400a22:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400a24:	20db      	movs	r0, #219	; 0xdb
  400a26:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400a28:	2040      	movs	r0, #64	; 0x40
  400a2a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400a2c:	20d9      	movs	r0, #217	; 0xd9
  400a2e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400a30:	20f1      	movs	r0, #241	; 0xf1
  400a32:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400a34:	20af      	movs	r0, #175	; 0xaf
  400a36:	47a0      	blx	r4
  400a38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400a3c:	400e1200 	.word	0x400e1200
  400a40:	400e1000 	.word	0x400e1000
  400a44:	00400e49 	.word	0x00400e49
  400a48:	40008000 	.word	0x40008000
  400a4c:	0040064f 	.word	0x0040064f
  400a50:	00400613 	.word	0x00400613
  400a54:	00400631 	.word	0x00400631
  400a58:	00400695 	.word	0x00400695
  400a5c:	08f0d180 	.word	0x08f0d180
  400a60:	001e8480 	.word	0x001e8480
  400a64:	004006a9 	.word	0x004006a9
  400a68:	004006bf 	.word	0x004006bf
  400a6c:	0040059d 	.word	0x0040059d
  400a70:	20400001 	.word	0x20400001
  400a74:	0040085d 	.word	0x0040085d
  400a78:	400e1400 	.word	0x400e1400

00400a7c <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400a7c:	b538      	push	{r3, r4, r5, lr}
  400a7e:	4605      	mov	r5, r0
  400a80:	2208      	movs	r2, #8
  400a82:	4b09      	ldr	r3, [pc, #36]	; (400aa8 <ssd1306_write_data+0x2c>)
  400a84:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a86:	4c09      	ldr	r4, [pc, #36]	; (400aac <ssd1306_write_data+0x30>)
  400a88:	2101      	movs	r1, #1
  400a8a:	4620      	mov	r0, r4
  400a8c:	4b08      	ldr	r3, [pc, #32]	; (400ab0 <ssd1306_write_data+0x34>)
  400a8e:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400a90:	2301      	movs	r3, #1
  400a92:	461a      	mov	r2, r3
  400a94:	4629      	mov	r1, r5
  400a96:	4620      	mov	r0, r4
  400a98:	4c06      	ldr	r4, [pc, #24]	; (400ab4 <ssd1306_write_data+0x38>)
  400a9a:	47a0      	blx	r4
	delay_us(10);
  400a9c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400aa0:	4b05      	ldr	r3, [pc, #20]	; (400ab8 <ssd1306_write_data+0x3c>)
  400aa2:	4798      	blx	r3
  400aa4:	bd38      	pop	{r3, r4, r5, pc}
  400aa6:	bf00      	nop
  400aa8:	400e1000 	.word	0x400e1000
  400aac:	40008000 	.word	0x40008000
  400ab0:	004005c9 	.word	0x004005c9
  400ab4:	004005df 	.word	0x004005df
  400ab8:	20400001 	.word	0x20400001

00400abc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400abc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400abe:	4810      	ldr	r0, [pc, #64]	; (400b00 <sysclk_init+0x44>)
  400ac0:	4b10      	ldr	r3, [pc, #64]	; (400b04 <sysclk_init+0x48>)
  400ac2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400ac4:	213e      	movs	r1, #62	; 0x3e
  400ac6:	2000      	movs	r0, #0
  400ac8:	4b0f      	ldr	r3, [pc, #60]	; (400b08 <sysclk_init+0x4c>)
  400aca:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400acc:	4c0f      	ldr	r4, [pc, #60]	; (400b0c <sysclk_init+0x50>)
  400ace:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400ad0:	2800      	cmp	r0, #0
  400ad2:	d0fc      	beq.n	400ace <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ad4:	4b0e      	ldr	r3, [pc, #56]	; (400b10 <sysclk_init+0x54>)
  400ad6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400ad8:	4a0e      	ldr	r2, [pc, #56]	; (400b14 <sysclk_init+0x58>)
  400ada:	4b0f      	ldr	r3, [pc, #60]	; (400b18 <sysclk_init+0x5c>)
  400adc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400ade:	4c0f      	ldr	r4, [pc, #60]	; (400b1c <sysclk_init+0x60>)
  400ae0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400ae2:	2800      	cmp	r0, #0
  400ae4:	d0fc      	beq.n	400ae0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400ae6:	2002      	movs	r0, #2
  400ae8:	4b0d      	ldr	r3, [pc, #52]	; (400b20 <sysclk_init+0x64>)
  400aea:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400aec:	2000      	movs	r0, #0
  400aee:	4b0d      	ldr	r3, [pc, #52]	; (400b24 <sysclk_init+0x68>)
  400af0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400af2:	4b0d      	ldr	r3, [pc, #52]	; (400b28 <sysclk_init+0x6c>)
  400af4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400af6:	4802      	ldr	r0, [pc, #8]	; (400b00 <sysclk_init+0x44>)
  400af8:	4b02      	ldr	r3, [pc, #8]	; (400b04 <sysclk_init+0x48>)
  400afa:	4798      	blx	r3
  400afc:	bd10      	pop	{r4, pc}
  400afe:	bf00      	nop
  400b00:	11e1a300 	.word	0x11e1a300
  400b04:	004014d1 	.word	0x004014d1
  400b08:	004010d9 	.word	0x004010d9
  400b0c:	0040112d 	.word	0x0040112d
  400b10:	0040113d 	.word	0x0040113d
  400b14:	20183f01 	.word	0x20183f01
  400b18:	400e0600 	.word	0x400e0600
  400b1c:	0040114d 	.word	0x0040114d
  400b20:	0040103d 	.word	0x0040103d
  400b24:	00401075 	.word	0x00401075
  400b28:	004013c5 	.word	0x004013c5

00400b2c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400b30:	b980      	cbnz	r0, 400b54 <_read+0x28>
  400b32:	460c      	mov	r4, r1
  400b34:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400b36:	2a00      	cmp	r2, #0
  400b38:	dd0f      	ble.n	400b5a <_read+0x2e>
  400b3a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400b3c:	4e08      	ldr	r6, [pc, #32]	; (400b60 <_read+0x34>)
  400b3e:	4d09      	ldr	r5, [pc, #36]	; (400b64 <_read+0x38>)
  400b40:	6830      	ldr	r0, [r6, #0]
  400b42:	4621      	mov	r1, r4
  400b44:	682b      	ldr	r3, [r5, #0]
  400b46:	4798      	blx	r3
		ptr++;
  400b48:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400b4a:	42bc      	cmp	r4, r7
  400b4c:	d1f8      	bne.n	400b40 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400b4e:	4640      	mov	r0, r8
  400b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400b54:	f04f 38ff 	mov.w	r8, #4294967295
  400b58:	e7f9      	b.n	400b4e <_read+0x22>
	for (; len > 0; --len) {
  400b5a:	4680      	mov	r8, r0
  400b5c:	e7f7      	b.n	400b4e <_read+0x22>
  400b5e:	bf00      	nop
  400b60:	20400de4 	.word	0x20400de4
  400b64:	20400ddc 	.word	0x20400ddc

00400b68 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b68:	3801      	subs	r0, #1
  400b6a:	2802      	cmp	r0, #2
  400b6c:	d815      	bhi.n	400b9a <_write+0x32>
{
  400b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b72:	460e      	mov	r6, r1
  400b74:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400b76:	b19a      	cbz	r2, 400ba0 <_write+0x38>
  400b78:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b7a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400bb4 <_write+0x4c>
  400b7e:	4f0c      	ldr	r7, [pc, #48]	; (400bb0 <_write+0x48>)
  400b80:	f8d8 0000 	ldr.w	r0, [r8]
  400b84:	f815 1b01 	ldrb.w	r1, [r5], #1
  400b88:	683b      	ldr	r3, [r7, #0]
  400b8a:	4798      	blx	r3
  400b8c:	2800      	cmp	r0, #0
  400b8e:	db0a      	blt.n	400ba6 <_write+0x3e>
  400b90:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400b92:	3c01      	subs	r4, #1
  400b94:	d1f4      	bne.n	400b80 <_write+0x18>
  400b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400b9a:	f04f 30ff 	mov.w	r0, #4294967295
  400b9e:	4770      	bx	lr
	for (; len != 0; --len) {
  400ba0:	4610      	mov	r0, r2
  400ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400ba6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400bae:	bf00      	nop
  400bb0:	20400de0 	.word	0x20400de0
  400bb4:	20400de4 	.word	0x20400de4

00400bb8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400bba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400bbe:	4b5c      	ldr	r3, [pc, #368]	; (400d30 <board_init+0x178>)
  400bc0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400bc2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bc6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400bca:	4b5a      	ldr	r3, [pc, #360]	; (400d34 <board_init+0x17c>)
  400bcc:	2200      	movs	r2, #0
  400bce:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400bd2:	695a      	ldr	r2, [r3, #20]
  400bd4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400bd8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400bda:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bde:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400be2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400be6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400bea:	f007 0007 	and.w	r0, r7, #7
  400bee:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400bf0:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400bf4:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400bf8:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400bfc:	f3bf 8f4f 	dsb	sy
  400c00:	f04f 34ff 	mov.w	r4, #4294967295
  400c04:	fa04 fc00 	lsl.w	ip, r4, r0
  400c08:	fa06 f000 	lsl.w	r0, r6, r0
  400c0c:	fa04 f40e 	lsl.w	r4, r4, lr
  400c10:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400c14:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400c16:	463a      	mov	r2, r7
  400c18:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400c1a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400c1e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400c22:	3a01      	subs	r2, #1
  400c24:	4423      	add	r3, r4
  400c26:	f1b2 3fff 	cmp.w	r2, #4294967295
  400c2a:	d1f6      	bne.n	400c1a <board_init+0x62>
        } while(sets--);
  400c2c:	3e01      	subs	r6, #1
  400c2e:	4460      	add	r0, ip
  400c30:	f1b6 3fff 	cmp.w	r6, #4294967295
  400c34:	d1ef      	bne.n	400c16 <board_init+0x5e>
  400c36:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c3a:	4b3e      	ldr	r3, [pc, #248]	; (400d34 <board_init+0x17c>)
  400c3c:	695a      	ldr	r2, [r3, #20]
  400c3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400c42:	615a      	str	r2, [r3, #20]
  400c44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c48:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c4c:	4a3a      	ldr	r2, [pc, #232]	; (400d38 <board_init+0x180>)
  400c4e:	493b      	ldr	r1, [pc, #236]	; (400d3c <board_init+0x184>)
  400c50:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c52:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400c56:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400c58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c5c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400c60:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400c64:	f022 0201 	bic.w	r2, r2, #1
  400c68:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400c6c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400c70:	f022 0201 	bic.w	r2, r2, #1
  400c74:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400c78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c7c:	f3bf 8f6f 	isb	sy
  400c80:	200a      	movs	r0, #10
  400c82:	4c2f      	ldr	r4, [pc, #188]	; (400d40 <board_init+0x188>)
  400c84:	47a0      	blx	r4
  400c86:	200b      	movs	r0, #11
  400c88:	47a0      	blx	r4
  400c8a:	200c      	movs	r0, #12
  400c8c:	47a0      	blx	r4
  400c8e:	2010      	movs	r0, #16
  400c90:	47a0      	blx	r4
  400c92:	2011      	movs	r0, #17
  400c94:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400c96:	4b2b      	ldr	r3, [pc, #172]	; (400d44 <board_init+0x18c>)
  400c98:	f44f 7280 	mov.w	r2, #256	; 0x100
  400c9c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c9e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ca2:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400ca4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400ca8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400cac:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400cae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400cb2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400cb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400cb8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400cba:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400cbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400cc0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400cc2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400cc6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400cc8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400cca:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400cce:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400cd0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400cd4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400cd8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400cdc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400ce0:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400ce2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ce6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ce8:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400cea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400cee:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400cf0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400cf4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400cf6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400cf8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400cfc:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400cfe:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400d00:	4a11      	ldr	r2, [pc, #68]	; (400d48 <board_init+0x190>)
  400d02:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400d06:	f043 0310 	orr.w	r3, r3, #16
  400d0a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400d0e:	4b0f      	ldr	r3, [pc, #60]	; (400d4c <board_init+0x194>)
  400d10:	2210      	movs	r2, #16
  400d12:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400d14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d18:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400d1a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400d1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400d20:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400d22:	4311      	orrs	r1, r2
  400d24:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400d26:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400d28:	4311      	orrs	r1, r2
  400d2a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400d2c:	605a      	str	r2, [r3, #4]
  400d2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d30:	400e1850 	.word	0x400e1850
  400d34:	e000ed00 	.word	0xe000ed00
  400d38:	400e0c00 	.word	0x400e0c00
  400d3c:	5a00080c 	.word	0x5a00080c
  400d40:	0040115d 	.word	0x0040115d
  400d44:	400e1200 	.word	0x400e1200
  400d48:	40088000 	.word	0x40088000
  400d4c:	400e1000 	.word	0x400e1000

00400d50 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400d50:	6301      	str	r1, [r0, #48]	; 0x30
  400d52:	4770      	bx	lr

00400d54 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400d54:	6341      	str	r1, [r0, #52]	; 0x34
  400d56:	4770      	bx	lr

00400d58 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400d58:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d5a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d5e:	d03a      	beq.n	400dd6 <pio_set_peripheral+0x7e>
  400d60:	d813      	bhi.n	400d8a <pio_set_peripheral+0x32>
  400d62:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d66:	d025      	beq.n	400db4 <pio_set_peripheral+0x5c>
  400d68:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d6c:	d10a      	bne.n	400d84 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d6e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d70:	4313      	orrs	r3, r2
  400d72:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d74:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d76:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d78:	400b      	ands	r3, r1
  400d7a:	ea23 0302 	bic.w	r3, r3, r2
  400d7e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d80:	6042      	str	r2, [r0, #4]
  400d82:	4770      	bx	lr
	switch (ul_type) {
  400d84:	2900      	cmp	r1, #0
  400d86:	d1fb      	bne.n	400d80 <pio_set_peripheral+0x28>
  400d88:	4770      	bx	lr
  400d8a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d8e:	d021      	beq.n	400dd4 <pio_set_peripheral+0x7c>
  400d90:	d809      	bhi.n	400da6 <pio_set_peripheral+0x4e>
  400d92:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d96:	d1f3      	bne.n	400d80 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d98:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d9a:	4313      	orrs	r3, r2
  400d9c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d9e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400da0:	4313      	orrs	r3, r2
  400da2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400da4:	e7ec      	b.n	400d80 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400da6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400daa:	d013      	beq.n	400dd4 <pio_set_peripheral+0x7c>
  400dac:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400db0:	d010      	beq.n	400dd4 <pio_set_peripheral+0x7c>
  400db2:	e7e5      	b.n	400d80 <pio_set_peripheral+0x28>
{
  400db4:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400db6:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400db8:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400dba:	43d3      	mvns	r3, r2
  400dbc:	4021      	ands	r1, r4
  400dbe:	461c      	mov	r4, r3
  400dc0:	4019      	ands	r1, r3
  400dc2:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400dc4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dc6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dc8:	400b      	ands	r3, r1
  400dca:	4023      	ands	r3, r4
  400dcc:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400dce:	6042      	str	r2, [r0, #4]
}
  400dd0:	f85d 4b04 	ldr.w	r4, [sp], #4
  400dd4:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dd6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400dd8:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400dda:	400b      	ands	r3, r1
  400ddc:	ea23 0302 	bic.w	r3, r3, r2
  400de0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400de2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400de4:	4313      	orrs	r3, r2
  400de6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400de8:	e7ca      	b.n	400d80 <pio_set_peripheral+0x28>

00400dea <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400dea:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400dec:	f012 0f01 	tst.w	r2, #1
  400df0:	d10d      	bne.n	400e0e <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400df2:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400df4:	f012 0f0a 	tst.w	r2, #10
  400df8:	d00b      	beq.n	400e12 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400dfa:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400dfc:	f012 0f02 	tst.w	r2, #2
  400e00:	d109      	bne.n	400e16 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e02:	f012 0f08 	tst.w	r2, #8
  400e06:	d008      	beq.n	400e1a <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400e08:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400e0c:	e005      	b.n	400e1a <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400e0e:	6641      	str	r1, [r0, #100]	; 0x64
  400e10:	e7f0      	b.n	400df4 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400e12:	6241      	str	r1, [r0, #36]	; 0x24
  400e14:	e7f2      	b.n	400dfc <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400e16:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400e1a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e1c:	6001      	str	r1, [r0, #0]
  400e1e:	4770      	bx	lr

00400e20 <pio_set_output>:
{
  400e20:	b410      	push	{r4}
  400e22:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e24:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e26:	b94c      	cbnz	r4, 400e3c <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400e28:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e2a:	b14b      	cbz	r3, 400e40 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400e2c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e2e:	b94a      	cbnz	r2, 400e44 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400e30:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e32:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e34:	6001      	str	r1, [r0, #0]
}
  400e36:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e3a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e3c:	6641      	str	r1, [r0, #100]	; 0x64
  400e3e:	e7f4      	b.n	400e2a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e40:	6541      	str	r1, [r0, #84]	; 0x54
  400e42:	e7f4      	b.n	400e2e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400e44:	6301      	str	r1, [r0, #48]	; 0x30
  400e46:	e7f4      	b.n	400e32 <pio_set_output+0x12>

00400e48 <pio_configure>:
{
  400e48:	b570      	push	{r4, r5, r6, lr}
  400e4a:	b082      	sub	sp, #8
  400e4c:	4605      	mov	r5, r0
  400e4e:	4616      	mov	r6, r2
  400e50:	461c      	mov	r4, r3
	switch (ul_type) {
  400e52:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400e56:	d014      	beq.n	400e82 <pio_configure+0x3a>
  400e58:	d90a      	bls.n	400e70 <pio_configure+0x28>
  400e5a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e5e:	d024      	beq.n	400eaa <pio_configure+0x62>
  400e60:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e64:	d021      	beq.n	400eaa <pio_configure+0x62>
  400e66:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400e6a:	d017      	beq.n	400e9c <pio_configure+0x54>
		return 0;
  400e6c:	2000      	movs	r0, #0
  400e6e:	e01a      	b.n	400ea6 <pio_configure+0x5e>
	switch (ul_type) {
  400e70:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e74:	d005      	beq.n	400e82 <pio_configure+0x3a>
  400e76:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e7a:	d002      	beq.n	400e82 <pio_configure+0x3a>
  400e7c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e80:	d1f4      	bne.n	400e6c <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400e82:	4632      	mov	r2, r6
  400e84:	4628      	mov	r0, r5
  400e86:	4b11      	ldr	r3, [pc, #68]	; (400ecc <pio_configure+0x84>)
  400e88:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e8a:	f014 0f01 	tst.w	r4, #1
  400e8e:	d102      	bne.n	400e96 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400e90:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400e92:	2001      	movs	r0, #1
  400e94:	e007      	b.n	400ea6 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400e96:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400e98:	2001      	movs	r0, #1
  400e9a:	e004      	b.n	400ea6 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400e9c:	461a      	mov	r2, r3
  400e9e:	4631      	mov	r1, r6
  400ea0:	4b0b      	ldr	r3, [pc, #44]	; (400ed0 <pio_configure+0x88>)
  400ea2:	4798      	blx	r3
	return 1;
  400ea4:	2001      	movs	r0, #1
}
  400ea6:	b002      	add	sp, #8
  400ea8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400eaa:	f004 0301 	and.w	r3, r4, #1
  400eae:	9300      	str	r3, [sp, #0]
  400eb0:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400eb4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400eb8:	bf14      	ite	ne
  400eba:	2200      	movne	r2, #0
  400ebc:	2201      	moveq	r2, #1
  400ebe:	4631      	mov	r1, r6
  400ec0:	4628      	mov	r0, r5
  400ec2:	4c04      	ldr	r4, [pc, #16]	; (400ed4 <pio_configure+0x8c>)
  400ec4:	47a0      	blx	r4
	return 1;
  400ec6:	2001      	movs	r0, #1
		break;
  400ec8:	e7ed      	b.n	400ea6 <pio_configure+0x5e>
  400eca:	bf00      	nop
  400ecc:	00400d59 	.word	0x00400d59
  400ed0:	00400deb 	.word	0x00400deb
  400ed4:	00400e21 	.word	0x00400e21

00400ed8 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400ed8:	f012 0f10 	tst.w	r2, #16
  400edc:	d012      	beq.n	400f04 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400ede:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400ee2:	f012 0f20 	tst.w	r2, #32
  400ee6:	d007      	beq.n	400ef8 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400ee8:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400eec:	f012 0f40 	tst.w	r2, #64	; 0x40
  400ef0:	d005      	beq.n	400efe <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400ef2:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400ef6:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400ef8:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400efc:	e7f6      	b.n	400eec <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400efe:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400f02:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400f04:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400f08:	4770      	bx	lr

00400f0a <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400f0a:	6401      	str	r1, [r0, #64]	; 0x40
  400f0c:	4770      	bx	lr

00400f0e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400f0e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400f10:	4770      	bx	lr

00400f12 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400f12:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400f14:	4770      	bx	lr
	...

00400f18 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f1c:	4604      	mov	r4, r0
  400f1e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400f20:	4b0e      	ldr	r3, [pc, #56]	; (400f5c <pio_handler_process+0x44>)
  400f22:	4798      	blx	r3
  400f24:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400f26:	4620      	mov	r0, r4
  400f28:	4b0d      	ldr	r3, [pc, #52]	; (400f60 <pio_handler_process+0x48>)
  400f2a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400f2c:	4005      	ands	r5, r0
  400f2e:	d013      	beq.n	400f58 <pio_handler_process+0x40>
  400f30:	4c0c      	ldr	r4, [pc, #48]	; (400f64 <pio_handler_process+0x4c>)
  400f32:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400f36:	e003      	b.n	400f40 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f38:	42b4      	cmp	r4, r6
  400f3a:	d00d      	beq.n	400f58 <pio_handler_process+0x40>
  400f3c:	3410      	adds	r4, #16
		while (status != 0) {
  400f3e:	b15d      	cbz	r5, 400f58 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400f40:	6820      	ldr	r0, [r4, #0]
  400f42:	4540      	cmp	r0, r8
  400f44:	d1f8      	bne.n	400f38 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f46:	6861      	ldr	r1, [r4, #4]
  400f48:	4229      	tst	r1, r5
  400f4a:	d0f5      	beq.n	400f38 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f4c:	68e3      	ldr	r3, [r4, #12]
  400f4e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400f50:	6863      	ldr	r3, [r4, #4]
  400f52:	ea25 0503 	bic.w	r5, r5, r3
  400f56:	e7ef      	b.n	400f38 <pio_handler_process+0x20>
  400f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f5c:	00400f0f 	.word	0x00400f0f
  400f60:	00400f13 	.word	0x00400f13
  400f64:	20400bec 	.word	0x20400bec

00400f68 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f6a:	4c18      	ldr	r4, [pc, #96]	; (400fcc <pio_handler_set+0x64>)
  400f6c:	6826      	ldr	r6, [r4, #0]
  400f6e:	2e06      	cmp	r6, #6
  400f70:	d82a      	bhi.n	400fc8 <pio_handler_set+0x60>
  400f72:	f04f 0c00 	mov.w	ip, #0
  400f76:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f78:	4f15      	ldr	r7, [pc, #84]	; (400fd0 <pio_handler_set+0x68>)
  400f7a:	e004      	b.n	400f86 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f7c:	3401      	adds	r4, #1
  400f7e:	b2e4      	uxtb	r4, r4
  400f80:	46a4      	mov	ip, r4
  400f82:	42a6      	cmp	r6, r4
  400f84:	d309      	bcc.n	400f9a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400f86:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f88:	0125      	lsls	r5, r4, #4
  400f8a:	597d      	ldr	r5, [r7, r5]
  400f8c:	428d      	cmp	r5, r1
  400f8e:	d1f5      	bne.n	400f7c <pio_handler_set+0x14>
  400f90:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400f94:	686d      	ldr	r5, [r5, #4]
  400f96:	4295      	cmp	r5, r2
  400f98:	d1f0      	bne.n	400f7c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400f9a:	4d0d      	ldr	r5, [pc, #52]	; (400fd0 <pio_handler_set+0x68>)
  400f9c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400fa0:	eb05 040e 	add.w	r4, r5, lr
  400fa4:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400fa8:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400faa:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400fac:	9906      	ldr	r1, [sp, #24]
  400fae:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400fb0:	3601      	adds	r6, #1
  400fb2:	4566      	cmp	r6, ip
  400fb4:	d005      	beq.n	400fc2 <pio_handler_set+0x5a>
  400fb6:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400fb8:	461a      	mov	r2, r3
  400fba:	4b06      	ldr	r3, [pc, #24]	; (400fd4 <pio_handler_set+0x6c>)
  400fbc:	4798      	blx	r3

	return 0;
  400fbe:	2000      	movs	r0, #0
  400fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400fc2:	4902      	ldr	r1, [pc, #8]	; (400fcc <pio_handler_set+0x64>)
  400fc4:	600e      	str	r6, [r1, #0]
  400fc6:	e7f6      	b.n	400fb6 <pio_handler_set+0x4e>
		return 1;
  400fc8:	2001      	movs	r0, #1
}
  400fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400fcc:	20400c5c 	.word	0x20400c5c
  400fd0:	20400bec 	.word	0x20400bec
  400fd4:	00400ed9 	.word	0x00400ed9

00400fd8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400fd8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400fda:	210a      	movs	r1, #10
  400fdc:	4801      	ldr	r0, [pc, #4]	; (400fe4 <PIOA_Handler+0xc>)
  400fde:	4b02      	ldr	r3, [pc, #8]	; (400fe8 <PIOA_Handler+0x10>)
  400fe0:	4798      	blx	r3
  400fe2:	bd08      	pop	{r3, pc}
  400fe4:	400e0e00 	.word	0x400e0e00
  400fe8:	00400f19 	.word	0x00400f19

00400fec <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400fec:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400fee:	210b      	movs	r1, #11
  400ff0:	4801      	ldr	r0, [pc, #4]	; (400ff8 <PIOB_Handler+0xc>)
  400ff2:	4b02      	ldr	r3, [pc, #8]	; (400ffc <PIOB_Handler+0x10>)
  400ff4:	4798      	blx	r3
  400ff6:	bd08      	pop	{r3, pc}
  400ff8:	400e1000 	.word	0x400e1000
  400ffc:	00400f19 	.word	0x00400f19

00401000 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401000:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401002:	210c      	movs	r1, #12
  401004:	4801      	ldr	r0, [pc, #4]	; (40100c <PIOC_Handler+0xc>)
  401006:	4b02      	ldr	r3, [pc, #8]	; (401010 <PIOC_Handler+0x10>)
  401008:	4798      	blx	r3
  40100a:	bd08      	pop	{r3, pc}
  40100c:	400e1200 	.word	0x400e1200
  401010:	00400f19 	.word	0x00400f19

00401014 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401014:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401016:	2110      	movs	r1, #16
  401018:	4801      	ldr	r0, [pc, #4]	; (401020 <PIOD_Handler+0xc>)
  40101a:	4b02      	ldr	r3, [pc, #8]	; (401024 <PIOD_Handler+0x10>)
  40101c:	4798      	blx	r3
  40101e:	bd08      	pop	{r3, pc}
  401020:	400e1400 	.word	0x400e1400
  401024:	00400f19 	.word	0x00400f19

00401028 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401028:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40102a:	2111      	movs	r1, #17
  40102c:	4801      	ldr	r0, [pc, #4]	; (401034 <PIOE_Handler+0xc>)
  40102e:	4b02      	ldr	r3, [pc, #8]	; (401038 <PIOE_Handler+0x10>)
  401030:	4798      	blx	r3
  401032:	bd08      	pop	{r3, pc}
  401034:	400e1600 	.word	0x400e1600
  401038:	00400f19 	.word	0x00400f19

0040103c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  40103c:	2803      	cmp	r0, #3
  40103e:	d011      	beq.n	401064 <pmc_mck_set_division+0x28>
  401040:	2804      	cmp	r0, #4
  401042:	d012      	beq.n	40106a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401044:	2802      	cmp	r0, #2
  401046:	bf0c      	ite	eq
  401048:	f44f 7180 	moveq.w	r1, #256	; 0x100
  40104c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40104e:	4a08      	ldr	r2, [pc, #32]	; (401070 <pmc_mck_set_division+0x34>)
  401050:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401052:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401056:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401058:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40105a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40105c:	f013 0f08 	tst.w	r3, #8
  401060:	d0fb      	beq.n	40105a <pmc_mck_set_division+0x1e>
}
  401062:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401064:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401068:	e7f1      	b.n	40104e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40106a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40106e:	e7ee      	b.n	40104e <pmc_mck_set_division+0x12>
  401070:	400e0600 	.word	0x400e0600

00401074 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401074:	4a17      	ldr	r2, [pc, #92]	; (4010d4 <pmc_switch_mck_to_pllack+0x60>)
  401076:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401078:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40107c:	4318      	orrs	r0, r3
  40107e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401080:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401082:	f013 0f08 	tst.w	r3, #8
  401086:	d10a      	bne.n	40109e <pmc_switch_mck_to_pllack+0x2a>
  401088:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40108c:	4911      	ldr	r1, [pc, #68]	; (4010d4 <pmc_switch_mck_to_pllack+0x60>)
  40108e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401090:	f012 0f08 	tst.w	r2, #8
  401094:	d103      	bne.n	40109e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401096:	3b01      	subs	r3, #1
  401098:	d1f9      	bne.n	40108e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40109a:	2001      	movs	r0, #1
  40109c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40109e:	4a0d      	ldr	r2, [pc, #52]	; (4010d4 <pmc_switch_mck_to_pllack+0x60>)
  4010a0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4010a2:	f023 0303 	bic.w	r3, r3, #3
  4010a6:	f043 0302 	orr.w	r3, r3, #2
  4010aa:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010ac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ae:	f013 0f08 	tst.w	r3, #8
  4010b2:	d10a      	bne.n	4010ca <pmc_switch_mck_to_pllack+0x56>
  4010b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010b8:	4906      	ldr	r1, [pc, #24]	; (4010d4 <pmc_switch_mck_to_pllack+0x60>)
  4010ba:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010bc:	f012 0f08 	tst.w	r2, #8
  4010c0:	d105      	bne.n	4010ce <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010c2:	3b01      	subs	r3, #1
  4010c4:	d1f9      	bne.n	4010ba <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4010c6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4010c8:	4770      	bx	lr
	return 0;
  4010ca:	2000      	movs	r0, #0
  4010cc:	4770      	bx	lr
  4010ce:	2000      	movs	r0, #0
  4010d0:	4770      	bx	lr
  4010d2:	bf00      	nop
  4010d4:	400e0600 	.word	0x400e0600

004010d8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010d8:	b9a0      	cbnz	r0, 401104 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010da:	480e      	ldr	r0, [pc, #56]	; (401114 <pmc_switch_mainck_to_xtal+0x3c>)
  4010dc:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4010de:	0209      	lsls	r1, r1, #8
  4010e0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010e2:	4a0d      	ldr	r2, [pc, #52]	; (401118 <pmc_switch_mainck_to_xtal+0x40>)
  4010e4:	401a      	ands	r2, r3
  4010e6:	4b0d      	ldr	r3, [pc, #52]	; (40111c <pmc_switch_mainck_to_xtal+0x44>)
  4010e8:	4313      	orrs	r3, r2
  4010ea:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010ec:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010ee:	4602      	mov	r2, r0
  4010f0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010f2:	f013 0f01 	tst.w	r3, #1
  4010f6:	d0fb      	beq.n	4010f0 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010f8:	4a06      	ldr	r2, [pc, #24]	; (401114 <pmc_switch_mainck_to_xtal+0x3c>)
  4010fa:	6a11      	ldr	r1, [r2, #32]
  4010fc:	4b08      	ldr	r3, [pc, #32]	; (401120 <pmc_switch_mainck_to_xtal+0x48>)
  4010fe:	430b      	orrs	r3, r1
  401100:	6213      	str	r3, [r2, #32]
  401102:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401104:	4903      	ldr	r1, [pc, #12]	; (401114 <pmc_switch_mainck_to_xtal+0x3c>)
  401106:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401108:	4a06      	ldr	r2, [pc, #24]	; (401124 <pmc_switch_mainck_to_xtal+0x4c>)
  40110a:	401a      	ands	r2, r3
  40110c:	4b06      	ldr	r3, [pc, #24]	; (401128 <pmc_switch_mainck_to_xtal+0x50>)
  40110e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401110:	620b      	str	r3, [r1, #32]
  401112:	4770      	bx	lr
  401114:	400e0600 	.word	0x400e0600
  401118:	ffc8fffc 	.word	0xffc8fffc
  40111c:	00370001 	.word	0x00370001
  401120:	01370000 	.word	0x01370000
  401124:	fec8fffc 	.word	0xfec8fffc
  401128:	01370002 	.word	0x01370002

0040112c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40112c:	4b02      	ldr	r3, [pc, #8]	; (401138 <pmc_osc_is_ready_mainck+0xc>)
  40112e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401130:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401134:	4770      	bx	lr
  401136:	bf00      	nop
  401138:	400e0600 	.word	0x400e0600

0040113c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40113c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401140:	4b01      	ldr	r3, [pc, #4]	; (401148 <pmc_disable_pllack+0xc>)
  401142:	629a      	str	r2, [r3, #40]	; 0x28
  401144:	4770      	bx	lr
  401146:	bf00      	nop
  401148:	400e0600 	.word	0x400e0600

0040114c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40114c:	4b02      	ldr	r3, [pc, #8]	; (401158 <pmc_is_locked_pllack+0xc>)
  40114e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401150:	f000 0002 	and.w	r0, r0, #2
  401154:	4770      	bx	lr
  401156:	bf00      	nop
  401158:	400e0600 	.word	0x400e0600

0040115c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40115c:	283f      	cmp	r0, #63	; 0x3f
  40115e:	d81e      	bhi.n	40119e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401160:	281f      	cmp	r0, #31
  401162:	d80c      	bhi.n	40117e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401164:	4b11      	ldr	r3, [pc, #68]	; (4011ac <pmc_enable_periph_clk+0x50>)
  401166:	699a      	ldr	r2, [r3, #24]
  401168:	2301      	movs	r3, #1
  40116a:	4083      	lsls	r3, r0
  40116c:	4393      	bics	r3, r2
  40116e:	d018      	beq.n	4011a2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401170:	2301      	movs	r3, #1
  401172:	fa03 f000 	lsl.w	r0, r3, r0
  401176:	4b0d      	ldr	r3, [pc, #52]	; (4011ac <pmc_enable_periph_clk+0x50>)
  401178:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40117a:	2000      	movs	r0, #0
  40117c:	4770      	bx	lr
		ul_id -= 32;
  40117e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401180:	4b0a      	ldr	r3, [pc, #40]	; (4011ac <pmc_enable_periph_clk+0x50>)
  401182:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401186:	2301      	movs	r3, #1
  401188:	4083      	lsls	r3, r0
  40118a:	4393      	bics	r3, r2
  40118c:	d00b      	beq.n	4011a6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40118e:	2301      	movs	r3, #1
  401190:	fa03 f000 	lsl.w	r0, r3, r0
  401194:	4b05      	ldr	r3, [pc, #20]	; (4011ac <pmc_enable_periph_clk+0x50>)
  401196:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40119a:	2000      	movs	r0, #0
  40119c:	4770      	bx	lr
		return 1;
  40119e:	2001      	movs	r0, #1
  4011a0:	4770      	bx	lr
	return 0;
  4011a2:	2000      	movs	r0, #0
  4011a4:	4770      	bx	lr
  4011a6:	2000      	movs	r0, #0
}
  4011a8:	4770      	bx	lr
  4011aa:	bf00      	nop
  4011ac:	400e0600 	.word	0x400e0600

004011b0 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  4011b0:	f44f 7380 	mov.w	r3, #256	; 0x100
  4011b4:	fa03 f000 	lsl.w	r0, r3, r0
  4011b8:	4b01      	ldr	r3, [pc, #4]	; (4011c0 <pmc_enable_pck+0x10>)
  4011ba:	6018      	str	r0, [r3, #0]
  4011bc:	4770      	bx	lr
  4011be:	bf00      	nop
  4011c0:	400e0600 	.word	0x400e0600

004011c4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4011c4:	6943      	ldr	r3, [r0, #20]
  4011c6:	f013 0f02 	tst.w	r3, #2
  4011ca:	d002      	beq.n	4011d2 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4011cc:	61c1      	str	r1, [r0, #28]
	return 0;
  4011ce:	2000      	movs	r0, #0
  4011d0:	4770      	bx	lr
		return 1;
  4011d2:	2001      	movs	r0, #1
}
  4011d4:	4770      	bx	lr

004011d6 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4011d6:	6943      	ldr	r3, [r0, #20]
  4011d8:	f013 0f01 	tst.w	r3, #1
  4011dc:	d003      	beq.n	4011e6 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4011de:	6983      	ldr	r3, [r0, #24]
  4011e0:	700b      	strb	r3, [r1, #0]
	return 0;
  4011e2:	2000      	movs	r0, #0
  4011e4:	4770      	bx	lr
		return 1;
  4011e6:	2001      	movs	r0, #1
}
  4011e8:	4770      	bx	lr

004011ea <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4011ea:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4011ec:	010b      	lsls	r3, r1, #4
  4011ee:	4293      	cmp	r3, r2
  4011f0:	d914      	bls.n	40121c <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4011f2:	00c9      	lsls	r1, r1, #3
  4011f4:	084b      	lsrs	r3, r1, #1
  4011f6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4011fa:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4011fe:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401200:	1e5c      	subs	r4, r3, #1
  401202:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401206:	428c      	cmp	r4, r1
  401208:	d901      	bls.n	40120e <usart_set_async_baudrate+0x24>
		return 1;
  40120a:	2001      	movs	r0, #1
  40120c:	e017      	b.n	40123e <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40120e:	6841      	ldr	r1, [r0, #4]
  401210:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401214:	6041      	str	r1, [r0, #4]
  401216:	e00c      	b.n	401232 <usart_set_async_baudrate+0x48>
		return 1;
  401218:	2001      	movs	r0, #1
  40121a:	e010      	b.n	40123e <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40121c:	0859      	lsrs	r1, r3, #1
  40121e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401222:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401226:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401228:	1e5c      	subs	r4, r3, #1
  40122a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40122e:	428c      	cmp	r4, r1
  401230:	d8f2      	bhi.n	401218 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401232:	0412      	lsls	r2, r2, #16
  401234:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401238:	431a      	orrs	r2, r3
  40123a:	6202      	str	r2, [r0, #32]

	return 0;
  40123c:	2000      	movs	r0, #0
}
  40123e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401242:	4770      	bx	lr

00401244 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401244:	4b08      	ldr	r3, [pc, #32]	; (401268 <usart_reset+0x24>)
  401246:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40124a:	2300      	movs	r3, #0
  40124c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40124e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401250:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401252:	2388      	movs	r3, #136	; 0x88
  401254:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401256:	2324      	movs	r3, #36	; 0x24
  401258:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40125a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40125e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401260:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401264:	6003      	str	r3, [r0, #0]
  401266:	4770      	bx	lr
  401268:	55534100 	.word	0x55534100

0040126c <usart_init_rs232>:
{
  40126c:	b570      	push	{r4, r5, r6, lr}
  40126e:	4605      	mov	r5, r0
  401270:	460c      	mov	r4, r1
  401272:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401274:	4b0f      	ldr	r3, [pc, #60]	; (4012b4 <usart_init_rs232+0x48>)
  401276:	4798      	blx	r3
	ul_reg_val = 0;
  401278:	2200      	movs	r2, #0
  40127a:	4b0f      	ldr	r3, [pc, #60]	; (4012b8 <usart_init_rs232+0x4c>)
  40127c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40127e:	b1a4      	cbz	r4, 4012aa <usart_init_rs232+0x3e>
  401280:	4632      	mov	r2, r6
  401282:	6821      	ldr	r1, [r4, #0]
  401284:	4628      	mov	r0, r5
  401286:	4b0d      	ldr	r3, [pc, #52]	; (4012bc <usart_init_rs232+0x50>)
  401288:	4798      	blx	r3
  40128a:	4602      	mov	r2, r0
  40128c:	b978      	cbnz	r0, 4012ae <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40128e:	6863      	ldr	r3, [r4, #4]
  401290:	68a1      	ldr	r1, [r4, #8]
  401292:	430b      	orrs	r3, r1
  401294:	6921      	ldr	r1, [r4, #16]
  401296:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401298:	68e1      	ldr	r1, [r4, #12]
  40129a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40129c:	4906      	ldr	r1, [pc, #24]	; (4012b8 <usart_init_rs232+0x4c>)
  40129e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4012a0:	6869      	ldr	r1, [r5, #4]
  4012a2:	430b      	orrs	r3, r1
  4012a4:	606b      	str	r3, [r5, #4]
}
  4012a6:	4610      	mov	r0, r2
  4012a8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4012aa:	2201      	movs	r2, #1
  4012ac:	e7fb      	b.n	4012a6 <usart_init_rs232+0x3a>
  4012ae:	2201      	movs	r2, #1
  4012b0:	e7f9      	b.n	4012a6 <usart_init_rs232+0x3a>
  4012b2:	bf00      	nop
  4012b4:	00401245 	.word	0x00401245
  4012b8:	20400c60 	.word	0x20400c60
  4012bc:	004011eb 	.word	0x004011eb

004012c0 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4012c0:	2340      	movs	r3, #64	; 0x40
  4012c2:	6003      	str	r3, [r0, #0]
  4012c4:	4770      	bx	lr

004012c6 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4012c6:	2310      	movs	r3, #16
  4012c8:	6003      	str	r3, [r0, #0]
  4012ca:	4770      	bx	lr

004012cc <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4012cc:	6943      	ldr	r3, [r0, #20]
  4012ce:	f013 0f02 	tst.w	r3, #2
  4012d2:	d004      	beq.n	4012de <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4012d4:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4012d8:	61c1      	str	r1, [r0, #28]
	return 0;
  4012da:	2000      	movs	r0, #0
  4012dc:	4770      	bx	lr
		return 1;
  4012de:	2001      	movs	r0, #1
}
  4012e0:	4770      	bx	lr

004012e2 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4012e2:	6943      	ldr	r3, [r0, #20]
  4012e4:	f013 0f01 	tst.w	r3, #1
  4012e8:	d005      	beq.n	4012f6 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4012ea:	6983      	ldr	r3, [r0, #24]
  4012ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4012f0:	600b      	str	r3, [r1, #0]
	return 0;
  4012f2:	2000      	movs	r0, #0
  4012f4:	4770      	bx	lr
		return 1;
  4012f6:	2001      	movs	r0, #1
}
  4012f8:	4770      	bx	lr

004012fa <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012fa:	e7fe      	b.n	4012fa <Dummy_Handler>

004012fc <Reset_Handler>:
{
  4012fc:	b500      	push	{lr}
  4012fe:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401300:	4b25      	ldr	r3, [pc, #148]	; (401398 <Reset_Handler+0x9c>)
  401302:	4a26      	ldr	r2, [pc, #152]	; (40139c <Reset_Handler+0xa0>)
  401304:	429a      	cmp	r2, r3
  401306:	d010      	beq.n	40132a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401308:	4b25      	ldr	r3, [pc, #148]	; (4013a0 <Reset_Handler+0xa4>)
  40130a:	4a23      	ldr	r2, [pc, #140]	; (401398 <Reset_Handler+0x9c>)
  40130c:	429a      	cmp	r2, r3
  40130e:	d20c      	bcs.n	40132a <Reset_Handler+0x2e>
  401310:	3b01      	subs	r3, #1
  401312:	1a9b      	subs	r3, r3, r2
  401314:	f023 0303 	bic.w	r3, r3, #3
  401318:	3304      	adds	r3, #4
  40131a:	4413      	add	r3, r2
  40131c:	491f      	ldr	r1, [pc, #124]	; (40139c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40131e:	f851 0b04 	ldr.w	r0, [r1], #4
  401322:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401326:	429a      	cmp	r2, r3
  401328:	d1f9      	bne.n	40131e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40132a:	4b1e      	ldr	r3, [pc, #120]	; (4013a4 <Reset_Handler+0xa8>)
  40132c:	4a1e      	ldr	r2, [pc, #120]	; (4013a8 <Reset_Handler+0xac>)
  40132e:	429a      	cmp	r2, r3
  401330:	d20a      	bcs.n	401348 <Reset_Handler+0x4c>
  401332:	3b01      	subs	r3, #1
  401334:	1a9b      	subs	r3, r3, r2
  401336:	f023 0303 	bic.w	r3, r3, #3
  40133a:	3304      	adds	r3, #4
  40133c:	4413      	add	r3, r2
                *pDest++ = 0;
  40133e:	2100      	movs	r1, #0
  401340:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401344:	4293      	cmp	r3, r2
  401346:	d1fb      	bne.n	401340 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401348:	4a18      	ldr	r2, [pc, #96]	; (4013ac <Reset_Handler+0xb0>)
  40134a:	4b19      	ldr	r3, [pc, #100]	; (4013b0 <Reset_Handler+0xb4>)
  40134c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401350:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401352:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401356:	fab3 f383 	clz	r3, r3
  40135a:	095b      	lsrs	r3, r3, #5
  40135c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40135e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401360:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401364:	2200      	movs	r2, #0
  401366:	4b13      	ldr	r3, [pc, #76]	; (4013b4 <Reset_Handler+0xb8>)
  401368:	701a      	strb	r2, [r3, #0]
	return flags;
  40136a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40136c:	4a12      	ldr	r2, [pc, #72]	; (4013b8 <Reset_Handler+0xbc>)
  40136e:	6813      	ldr	r3, [r2, #0]
  401370:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401374:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401376:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40137a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40137e:	b129      	cbz	r1, 40138c <Reset_Handler+0x90>
		cpu_irq_enable();
  401380:	2201      	movs	r2, #1
  401382:	4b0c      	ldr	r3, [pc, #48]	; (4013b4 <Reset_Handler+0xb8>)
  401384:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401386:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40138a:	b662      	cpsie	i
        __libc_init_array();
  40138c:	4b0b      	ldr	r3, [pc, #44]	; (4013bc <Reset_Handler+0xc0>)
  40138e:	4798      	blx	r3
        main();
  401390:	4b0b      	ldr	r3, [pc, #44]	; (4013c0 <Reset_Handler+0xc4>)
  401392:	4798      	blx	r3
  401394:	e7fe      	b.n	401394 <Reset_Handler+0x98>
  401396:	bf00      	nop
  401398:	20400000 	.word	0x20400000
  40139c:	00409970 	.word	0x00409970
  4013a0:	204009c8 	.word	0x204009c8
  4013a4:	20400e68 	.word	0x20400e68
  4013a8:	204009c8 	.word	0x204009c8
  4013ac:	e000ed00 	.word	0xe000ed00
  4013b0:	00400000 	.word	0x00400000
  4013b4:	2040000a 	.word	0x2040000a
  4013b8:	e000ed88 	.word	0xe000ed88
  4013bc:	00403d01 	.word	0x00403d01
  4013c0:	00403aa5 	.word	0x00403aa5

004013c4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4013c4:	4b3b      	ldr	r3, [pc, #236]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  4013c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013c8:	f003 0303 	and.w	r3, r3, #3
  4013cc:	2b01      	cmp	r3, #1
  4013ce:	d01d      	beq.n	40140c <SystemCoreClockUpdate+0x48>
  4013d0:	b183      	cbz	r3, 4013f4 <SystemCoreClockUpdate+0x30>
  4013d2:	2b02      	cmp	r3, #2
  4013d4:	d036      	beq.n	401444 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4013d6:	4b37      	ldr	r3, [pc, #220]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  4013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013de:	2b70      	cmp	r3, #112	; 0x70
  4013e0:	d05f      	beq.n	4014a2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013e2:	4b34      	ldr	r3, [pc, #208]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  4013e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013e6:	4934      	ldr	r1, [pc, #208]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  4013e8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4013ec:	680b      	ldr	r3, [r1, #0]
  4013ee:	40d3      	lsrs	r3, r2
  4013f0:	600b      	str	r3, [r1, #0]
  4013f2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013f4:	4b31      	ldr	r3, [pc, #196]	; (4014bc <SystemCoreClockUpdate+0xf8>)
  4013f6:	695b      	ldr	r3, [r3, #20]
  4013f8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013fc:	bf14      	ite	ne
  4013fe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401402:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401406:	4b2c      	ldr	r3, [pc, #176]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401408:	601a      	str	r2, [r3, #0]
  40140a:	e7e4      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40140c:	4b29      	ldr	r3, [pc, #164]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  40140e:	6a1b      	ldr	r3, [r3, #32]
  401410:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401414:	d003      	beq.n	40141e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401416:	4a2a      	ldr	r2, [pc, #168]	; (4014c0 <SystemCoreClockUpdate+0xfc>)
  401418:	4b27      	ldr	r3, [pc, #156]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  40141a:	601a      	str	r2, [r3, #0]
  40141c:	e7db      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40141e:	4a29      	ldr	r2, [pc, #164]	; (4014c4 <SystemCoreClockUpdate+0x100>)
  401420:	4b25      	ldr	r3, [pc, #148]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401422:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401424:	4b23      	ldr	r3, [pc, #140]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401426:	6a1b      	ldr	r3, [r3, #32]
  401428:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40142c:	2b10      	cmp	r3, #16
  40142e:	d005      	beq.n	40143c <SystemCoreClockUpdate+0x78>
  401430:	2b20      	cmp	r3, #32
  401432:	d1d0      	bne.n	4013d6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401434:	4a22      	ldr	r2, [pc, #136]	; (4014c0 <SystemCoreClockUpdate+0xfc>)
  401436:	4b20      	ldr	r3, [pc, #128]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401438:	601a      	str	r2, [r3, #0]
          break;
  40143a:	e7cc      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40143c:	4a22      	ldr	r2, [pc, #136]	; (4014c8 <SystemCoreClockUpdate+0x104>)
  40143e:	4b1e      	ldr	r3, [pc, #120]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401440:	601a      	str	r2, [r3, #0]
          break;
  401442:	e7c8      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401444:	4b1b      	ldr	r3, [pc, #108]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401446:	6a1b      	ldr	r3, [r3, #32]
  401448:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40144c:	d016      	beq.n	40147c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40144e:	4a1c      	ldr	r2, [pc, #112]	; (4014c0 <SystemCoreClockUpdate+0xfc>)
  401450:	4b19      	ldr	r3, [pc, #100]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401452:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401454:	4b17      	ldr	r3, [pc, #92]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401458:	f003 0303 	and.w	r3, r3, #3
  40145c:	2b02      	cmp	r3, #2
  40145e:	d1ba      	bne.n	4013d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401460:	4a14      	ldr	r2, [pc, #80]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401462:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401464:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401466:	4814      	ldr	r0, [pc, #80]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401468:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40146c:	6803      	ldr	r3, [r0, #0]
  40146e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401472:	b2d2      	uxtb	r2, r2
  401474:	fbb3 f3f2 	udiv	r3, r3, r2
  401478:	6003      	str	r3, [r0, #0]
  40147a:	e7ac      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40147c:	4a11      	ldr	r2, [pc, #68]	; (4014c4 <SystemCoreClockUpdate+0x100>)
  40147e:	4b0e      	ldr	r3, [pc, #56]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401480:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401482:	4b0c      	ldr	r3, [pc, #48]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401484:	6a1b      	ldr	r3, [r3, #32]
  401486:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40148a:	2b10      	cmp	r3, #16
  40148c:	d005      	beq.n	40149a <SystemCoreClockUpdate+0xd6>
  40148e:	2b20      	cmp	r3, #32
  401490:	d1e0      	bne.n	401454 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401492:	4a0b      	ldr	r2, [pc, #44]	; (4014c0 <SystemCoreClockUpdate+0xfc>)
  401494:	4b08      	ldr	r3, [pc, #32]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401496:	601a      	str	r2, [r3, #0]
          break;
  401498:	e7dc      	b.n	401454 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40149a:	4a0b      	ldr	r2, [pc, #44]	; (4014c8 <SystemCoreClockUpdate+0x104>)
  40149c:	4b06      	ldr	r3, [pc, #24]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  40149e:	601a      	str	r2, [r3, #0]
          break;
  4014a0:	e7d8      	b.n	401454 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4014a2:	4a05      	ldr	r2, [pc, #20]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  4014a4:	6813      	ldr	r3, [r2, #0]
  4014a6:	4909      	ldr	r1, [pc, #36]	; (4014cc <SystemCoreClockUpdate+0x108>)
  4014a8:	fba1 1303 	umull	r1, r3, r1, r3
  4014ac:	085b      	lsrs	r3, r3, #1
  4014ae:	6013      	str	r3, [r2, #0]
  4014b0:	4770      	bx	lr
  4014b2:	bf00      	nop
  4014b4:	400e0600 	.word	0x400e0600
  4014b8:	2040000c 	.word	0x2040000c
  4014bc:	400e1810 	.word	0x400e1810
  4014c0:	00b71b00 	.word	0x00b71b00
  4014c4:	003d0900 	.word	0x003d0900
  4014c8:	007a1200 	.word	0x007a1200
  4014cc:	aaaaaaab 	.word	0xaaaaaaab

004014d0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4014d0:	4b16      	ldr	r3, [pc, #88]	; (40152c <system_init_flash+0x5c>)
  4014d2:	4298      	cmp	r0, r3
  4014d4:	d913      	bls.n	4014fe <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4014d6:	4b16      	ldr	r3, [pc, #88]	; (401530 <system_init_flash+0x60>)
  4014d8:	4298      	cmp	r0, r3
  4014da:	d915      	bls.n	401508 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4014dc:	4b15      	ldr	r3, [pc, #84]	; (401534 <system_init_flash+0x64>)
  4014de:	4298      	cmp	r0, r3
  4014e0:	d916      	bls.n	401510 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4014e2:	4b15      	ldr	r3, [pc, #84]	; (401538 <system_init_flash+0x68>)
  4014e4:	4298      	cmp	r0, r3
  4014e6:	d917      	bls.n	401518 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014e8:	4b14      	ldr	r3, [pc, #80]	; (40153c <system_init_flash+0x6c>)
  4014ea:	4298      	cmp	r0, r3
  4014ec:	d918      	bls.n	401520 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4014ee:	4b14      	ldr	r3, [pc, #80]	; (401540 <system_init_flash+0x70>)
  4014f0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014f2:	bf94      	ite	ls
  4014f4:	4a13      	ldrls	r2, [pc, #76]	; (401544 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4014f6:	4a14      	ldrhi	r2, [pc, #80]	; (401548 <system_init_flash+0x78>)
  4014f8:	4b14      	ldr	r3, [pc, #80]	; (40154c <system_init_flash+0x7c>)
  4014fa:	601a      	str	r2, [r3, #0]
  4014fc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401502:	4b12      	ldr	r3, [pc, #72]	; (40154c <system_init_flash+0x7c>)
  401504:	601a      	str	r2, [r3, #0]
  401506:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401508:	4a11      	ldr	r2, [pc, #68]	; (401550 <system_init_flash+0x80>)
  40150a:	4b10      	ldr	r3, [pc, #64]	; (40154c <system_init_flash+0x7c>)
  40150c:	601a      	str	r2, [r3, #0]
  40150e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401510:	4a10      	ldr	r2, [pc, #64]	; (401554 <system_init_flash+0x84>)
  401512:	4b0e      	ldr	r3, [pc, #56]	; (40154c <system_init_flash+0x7c>)
  401514:	601a      	str	r2, [r3, #0]
  401516:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401518:	4a0f      	ldr	r2, [pc, #60]	; (401558 <system_init_flash+0x88>)
  40151a:	4b0c      	ldr	r3, [pc, #48]	; (40154c <system_init_flash+0x7c>)
  40151c:	601a      	str	r2, [r3, #0]
  40151e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401520:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401524:	4b09      	ldr	r3, [pc, #36]	; (40154c <system_init_flash+0x7c>)
  401526:	601a      	str	r2, [r3, #0]
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	015ef3bf 	.word	0x015ef3bf
  401530:	02bde77f 	.word	0x02bde77f
  401534:	041cdb3f 	.word	0x041cdb3f
  401538:	057bceff 	.word	0x057bceff
  40153c:	06dac2bf 	.word	0x06dac2bf
  401540:	0839b67f 	.word	0x0839b67f
  401544:	04000500 	.word	0x04000500
  401548:	04000600 	.word	0x04000600
  40154c:	400e0c00 	.word	0x400e0c00
  401550:	04000100 	.word	0x04000100
  401554:	04000200 	.word	0x04000200
  401558:	04000300 	.word	0x04000300

0040155c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40155c:	4b0a      	ldr	r3, [pc, #40]	; (401588 <_sbrk+0x2c>)
  40155e:	681b      	ldr	r3, [r3, #0]
  401560:	b153      	cbz	r3, 401578 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401562:	4b09      	ldr	r3, [pc, #36]	; (401588 <_sbrk+0x2c>)
  401564:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401566:	181a      	adds	r2, r3, r0
  401568:	4908      	ldr	r1, [pc, #32]	; (40158c <_sbrk+0x30>)
  40156a:	4291      	cmp	r1, r2
  40156c:	db08      	blt.n	401580 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40156e:	4610      	mov	r0, r2
  401570:	4a05      	ldr	r2, [pc, #20]	; (401588 <_sbrk+0x2c>)
  401572:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401574:	4618      	mov	r0, r3
  401576:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401578:	4a05      	ldr	r2, [pc, #20]	; (401590 <_sbrk+0x34>)
  40157a:	4b03      	ldr	r3, [pc, #12]	; (401588 <_sbrk+0x2c>)
  40157c:	601a      	str	r2, [r3, #0]
  40157e:	e7f0      	b.n	401562 <_sbrk+0x6>
		return (caddr_t) -1;	
  401580:	f04f 30ff 	mov.w	r0, #4294967295
}
  401584:	4770      	bx	lr
  401586:	bf00      	nop
  401588:	20400c64 	.word	0x20400c64
  40158c:	2045fffc 	.word	0x2045fffc
  401590:	20403068 	.word	0x20403068

00401594 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401594:	f04f 30ff 	mov.w	r0, #4294967295
  401598:	4770      	bx	lr

0040159a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40159a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40159e:	604b      	str	r3, [r1, #4]

	return 0;
}
  4015a0:	2000      	movs	r0, #0
  4015a2:	4770      	bx	lr

004015a4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4015a4:	2001      	movs	r0, #1
  4015a6:	4770      	bx	lr

004015a8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4015a8:	2000      	movs	r0, #0
  4015aa:	4770      	bx	lr

004015ac <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015ac:	f100 0308 	add.w	r3, r0, #8
  4015b0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4015b2:	f04f 32ff 	mov.w	r2, #4294967295
  4015b6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015b8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015ba:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  4015bc:	2300      	movs	r3, #0
  4015be:	6003      	str	r3, [r0, #0]
  4015c0:	4770      	bx	lr

004015c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4015c2:	2300      	movs	r3, #0
  4015c4:	6103      	str	r3, [r0, #16]
  4015c6:	4770      	bx	lr

004015c8 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  4015c8:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  4015ca:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  4015cc:	689a      	ldr	r2, [r3, #8]
  4015ce:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4015d0:	689a      	ldr	r2, [r3, #8]
  4015d2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4015d4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4015d6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4015d8:	6803      	ldr	r3, [r0, #0]
  4015da:	3301      	adds	r3, #1
  4015dc:	6003      	str	r3, [r0, #0]
  4015de:	4770      	bx	lr

004015e0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4015e0:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4015e2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4015e4:	f1b5 3fff 	cmp.w	r5, #4294967295
  4015e8:	d002      	beq.n	4015f0 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015ea:	f100 0208 	add.w	r2, r0, #8
  4015ee:	e002      	b.n	4015f6 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  4015f0:	6902      	ldr	r2, [r0, #16]
  4015f2:	e004      	b.n	4015fe <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015f4:	461a      	mov	r2, r3
  4015f6:	6853      	ldr	r3, [r2, #4]
  4015f8:	681c      	ldr	r4, [r3, #0]
  4015fa:	42a5      	cmp	r5, r4
  4015fc:	d2fa      	bcs.n	4015f4 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4015fe:	6853      	ldr	r3, [r2, #4]
  401600:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401602:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401604:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  401606:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401608:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40160a:	6803      	ldr	r3, [r0, #0]
  40160c:	3301      	adds	r3, #1
  40160e:	6003      	str	r3, [r0, #0]
}
  401610:	bc30      	pop	{r4, r5}
  401612:	4770      	bx	lr

00401614 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401614:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401616:	6842      	ldr	r2, [r0, #4]
  401618:	6881      	ldr	r1, [r0, #8]
  40161a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40161c:	6882      	ldr	r2, [r0, #8]
  40161e:	6841      	ldr	r1, [r0, #4]
  401620:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401622:	685a      	ldr	r2, [r3, #4]
  401624:	4290      	cmp	r0, r2
  401626:	d005      	beq.n	401634 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401628:	2200      	movs	r2, #0
  40162a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  40162c:	6818      	ldr	r0, [r3, #0]
  40162e:	3801      	subs	r0, #1
  401630:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  401632:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401634:	6882      	ldr	r2, [r0, #8]
  401636:	605a      	str	r2, [r3, #4]
  401638:	e7f6      	b.n	401628 <uxListRemove+0x14>
	...

0040163c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  40163c:	4b0d      	ldr	r3, [pc, #52]	; (401674 <prvTaskExitError+0x38>)
  40163e:	681b      	ldr	r3, [r3, #0]
  401640:	f1b3 3fff 	cmp.w	r3, #4294967295
  401644:	d00a      	beq.n	40165c <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401646:	f04f 0380 	mov.w	r3, #128	; 0x80
  40164a:	b672      	cpsid	i
  40164c:	f383 8811 	msr	BASEPRI, r3
  401650:	f3bf 8f6f 	isb	sy
  401654:	f3bf 8f4f 	dsb	sy
  401658:	b662      	cpsie	i
  40165a:	e7fe      	b.n	40165a <prvTaskExitError+0x1e>
  40165c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401660:	b672      	cpsid	i
  401662:	f383 8811 	msr	BASEPRI, r3
  401666:	f3bf 8f6f 	isb	sy
  40166a:	f3bf 8f4f 	dsb	sy
  40166e:	b662      	cpsie	i
  401670:	e7fe      	b.n	401670 <prvTaskExitError+0x34>
  401672:	bf00      	nop
  401674:	20400010 	.word	0x20400010

00401678 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401678:	4806      	ldr	r0, [pc, #24]	; (401694 <prvPortStartFirstTask+0x1c>)
  40167a:	6800      	ldr	r0, [r0, #0]
  40167c:	6800      	ldr	r0, [r0, #0]
  40167e:	f380 8808 	msr	MSP, r0
  401682:	b662      	cpsie	i
  401684:	b661      	cpsie	f
  401686:	f3bf 8f4f 	dsb	sy
  40168a:	f3bf 8f6f 	isb	sy
  40168e:	df00      	svc	0
  401690:	bf00      	nop
  401692:	0000      	.short	0x0000
  401694:	e000ed08 	.word	0xe000ed08

00401698 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401698:	f8df 000c 	ldr.w	r0, [pc, #12]	; 4016a8 <vPortEnableVFP+0x10>
  40169c:	6801      	ldr	r1, [r0, #0]
  40169e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4016a2:	6001      	str	r1, [r0, #0]
  4016a4:	4770      	bx	lr
  4016a6:	0000      	.short	0x0000
  4016a8:	e000ed88 	.word	0xe000ed88

004016ac <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  4016ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4016b0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  4016b4:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  4016b8:	4b05      	ldr	r3, [pc, #20]	; (4016d0 <pxPortInitialiseStack+0x24>)
  4016ba:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  4016be:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  4016c2:	f06f 0302 	mvn.w	r3, #2
  4016c6:	f840 3c24 	str.w	r3, [r0, #-36]
}
  4016ca:	3844      	subs	r0, #68	; 0x44
  4016cc:	4770      	bx	lr
  4016ce:	bf00      	nop
  4016d0:	0040163d 	.word	0x0040163d

004016d4 <SVC_Handler>:
	__asm volatile (
  4016d4:	4b06      	ldr	r3, [pc, #24]	; (4016f0 <pxCurrentTCBConst2>)
  4016d6:	6819      	ldr	r1, [r3, #0]
  4016d8:	6808      	ldr	r0, [r1, #0]
  4016da:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016de:	f380 8809 	msr	PSP, r0
  4016e2:	f3bf 8f6f 	isb	sy
  4016e6:	f04f 0000 	mov.w	r0, #0
  4016ea:	f380 8811 	msr	BASEPRI, r0
  4016ee:	4770      	bx	lr

004016f0 <pxCurrentTCBConst2>:
  4016f0:	20400c70 	.word	0x20400c70
  4016f4:	4770      	bx	lr
  4016f6:	bf00      	nop

004016f8 <vPortEnterCritical>:
  4016f8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016fc:	b672      	cpsid	i
  4016fe:	f383 8811 	msr	BASEPRI, r3
  401702:	f3bf 8f6f 	isb	sy
  401706:	f3bf 8f4f 	dsb	sy
  40170a:	b662      	cpsie	i
	uxCriticalNesting++;
  40170c:	4a0b      	ldr	r2, [pc, #44]	; (40173c <vPortEnterCritical+0x44>)
  40170e:	6813      	ldr	r3, [r2, #0]
  401710:	3301      	adds	r3, #1
  401712:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  401714:	2b01      	cmp	r3, #1
  401716:	d10f      	bne.n	401738 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  401718:	4b09      	ldr	r3, [pc, #36]	; (401740 <vPortEnterCritical+0x48>)
  40171a:	681b      	ldr	r3, [r3, #0]
  40171c:	f013 0fff 	tst.w	r3, #255	; 0xff
  401720:	d00a      	beq.n	401738 <vPortEnterCritical+0x40>
  401722:	f04f 0380 	mov.w	r3, #128	; 0x80
  401726:	b672      	cpsid	i
  401728:	f383 8811 	msr	BASEPRI, r3
  40172c:	f3bf 8f6f 	isb	sy
  401730:	f3bf 8f4f 	dsb	sy
  401734:	b662      	cpsie	i
  401736:	e7fe      	b.n	401736 <vPortEnterCritical+0x3e>
  401738:	4770      	bx	lr
  40173a:	bf00      	nop
  40173c:	20400010 	.word	0x20400010
  401740:	e000ed04 	.word	0xe000ed04

00401744 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  401744:	4b0a      	ldr	r3, [pc, #40]	; (401770 <vPortExitCritical+0x2c>)
  401746:	681b      	ldr	r3, [r3, #0]
  401748:	b953      	cbnz	r3, 401760 <vPortExitCritical+0x1c>
  40174a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40174e:	b672      	cpsid	i
  401750:	f383 8811 	msr	BASEPRI, r3
  401754:	f3bf 8f6f 	isb	sy
  401758:	f3bf 8f4f 	dsb	sy
  40175c:	b662      	cpsie	i
  40175e:	e7fe      	b.n	40175e <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  401760:	3b01      	subs	r3, #1
  401762:	4a03      	ldr	r2, [pc, #12]	; (401770 <vPortExitCritical+0x2c>)
  401764:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  401766:	b90b      	cbnz	r3, 40176c <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401768:	f383 8811 	msr	BASEPRI, r3
  40176c:	4770      	bx	lr
  40176e:	bf00      	nop
  401770:	20400010 	.word	0x20400010

00401774 <PendSV_Handler>:
	__asm volatile
  401774:	f3ef 8009 	mrs	r0, PSP
  401778:	f3bf 8f6f 	isb	sy
  40177c:	4b15      	ldr	r3, [pc, #84]	; (4017d4 <pxCurrentTCBConst>)
  40177e:	681a      	ldr	r2, [r3, #0]
  401780:	f01e 0f10 	tst.w	lr, #16
  401784:	bf08      	it	eq
  401786:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  40178a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40178e:	6010      	str	r0, [r2, #0]
  401790:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401794:	f04f 0080 	mov.w	r0, #128	; 0x80
  401798:	b672      	cpsid	i
  40179a:	f380 8811 	msr	BASEPRI, r0
  40179e:	f3bf 8f4f 	dsb	sy
  4017a2:	f3bf 8f6f 	isb	sy
  4017a6:	b662      	cpsie	i
  4017a8:	f001 f900 	bl	4029ac <vTaskSwitchContext>
  4017ac:	f04f 0000 	mov.w	r0, #0
  4017b0:	f380 8811 	msr	BASEPRI, r0
  4017b4:	bc08      	pop	{r3}
  4017b6:	6819      	ldr	r1, [r3, #0]
  4017b8:	6808      	ldr	r0, [r1, #0]
  4017ba:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017be:	f01e 0f10 	tst.w	lr, #16
  4017c2:	bf08      	it	eq
  4017c4:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4017c8:	f380 8809 	msr	PSP, r0
  4017cc:	f3bf 8f6f 	isb	sy
  4017d0:	4770      	bx	lr
  4017d2:	bf00      	nop

004017d4 <pxCurrentTCBConst>:
  4017d4:	20400c70 	.word	0x20400c70
  4017d8:	4770      	bx	lr
  4017da:	bf00      	nop

004017dc <SysTick_Handler>:
{
  4017dc:	b508      	push	{r3, lr}
	__asm volatile
  4017de:	f3ef 8311 	mrs	r3, BASEPRI
  4017e2:	f04f 0280 	mov.w	r2, #128	; 0x80
  4017e6:	b672      	cpsid	i
  4017e8:	f382 8811 	msr	BASEPRI, r2
  4017ec:	f3bf 8f6f 	isb	sy
  4017f0:	f3bf 8f4f 	dsb	sy
  4017f4:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  4017f6:	4b05      	ldr	r3, [pc, #20]	; (40180c <SysTick_Handler+0x30>)
  4017f8:	4798      	blx	r3
  4017fa:	b118      	cbz	r0, 401804 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4017fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401800:	4b03      	ldr	r3, [pc, #12]	; (401810 <SysTick_Handler+0x34>)
  401802:	601a      	str	r2, [r3, #0]
	__asm volatile
  401804:	2300      	movs	r3, #0
  401806:	f383 8811 	msr	BASEPRI, r3
  40180a:	bd08      	pop	{r3, pc}
  40180c:	00402619 	.word	0x00402619
  401810:	e000ed04 	.word	0xe000ed04

00401814 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401814:	4a03      	ldr	r2, [pc, #12]	; (401824 <vPortSetupTimerInterrupt+0x10>)
  401816:	4b04      	ldr	r3, [pc, #16]	; (401828 <vPortSetupTimerInterrupt+0x14>)
  401818:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  40181a:	2207      	movs	r2, #7
  40181c:	3b04      	subs	r3, #4
  40181e:	601a      	str	r2, [r3, #0]
  401820:	4770      	bx	lr
  401822:	bf00      	nop
  401824:	000927bf 	.word	0x000927bf
  401828:	e000e014 	.word	0xe000e014

0040182c <xPortStartScheduler>:
{
  40182c:	b500      	push	{lr}
  40182e:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  401830:	4b25      	ldr	r3, [pc, #148]	; (4018c8 <xPortStartScheduler+0x9c>)
  401832:	781a      	ldrb	r2, [r3, #0]
  401834:	b2d2      	uxtb	r2, r2
  401836:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401838:	22ff      	movs	r2, #255	; 0xff
  40183a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  40183c:	781b      	ldrb	r3, [r3, #0]
  40183e:	b2db      	uxtb	r3, r3
  401840:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401844:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401848:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40184c:	4a1f      	ldr	r2, [pc, #124]	; (4018cc <xPortStartScheduler+0xa0>)
  40184e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401850:	2207      	movs	r2, #7
  401852:	4b1f      	ldr	r3, [pc, #124]	; (4018d0 <xPortStartScheduler+0xa4>)
  401854:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401856:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40185a:	f013 0f80 	tst.w	r3, #128	; 0x80
  40185e:	d010      	beq.n	401882 <xPortStartScheduler+0x56>
  401860:	2206      	movs	r2, #6
  401862:	e000      	b.n	401866 <xPortStartScheduler+0x3a>
  401864:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  401866:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40186a:	005b      	lsls	r3, r3, #1
  40186c:	b2db      	uxtb	r3, r3
  40186e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401872:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401876:	1e51      	subs	r1, r2, #1
  401878:	f013 0f80 	tst.w	r3, #128	; 0x80
  40187c:	d1f2      	bne.n	401864 <xPortStartScheduler+0x38>
  40187e:	4b14      	ldr	r3, [pc, #80]	; (4018d0 <xPortStartScheduler+0xa4>)
  401880:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401882:	4a13      	ldr	r2, [pc, #76]	; (4018d0 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401884:	6813      	ldr	r3, [r2, #0]
  401886:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401888:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40188c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  40188e:	9b01      	ldr	r3, [sp, #4]
  401890:	b2db      	uxtb	r3, r3
  401892:	4a0d      	ldr	r2, [pc, #52]	; (4018c8 <xPortStartScheduler+0x9c>)
  401894:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401896:	4b0f      	ldr	r3, [pc, #60]	; (4018d4 <xPortStartScheduler+0xa8>)
  401898:	681a      	ldr	r2, [r3, #0]
  40189a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  40189e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4018a0:	681a      	ldr	r2, [r3, #0]
  4018a2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4018a6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4018a8:	4b0b      	ldr	r3, [pc, #44]	; (4018d8 <xPortStartScheduler+0xac>)
  4018aa:	4798      	blx	r3
	uxCriticalNesting = 0;
  4018ac:	2200      	movs	r2, #0
  4018ae:	4b0b      	ldr	r3, [pc, #44]	; (4018dc <xPortStartScheduler+0xb0>)
  4018b0:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  4018b2:	4b0b      	ldr	r3, [pc, #44]	; (4018e0 <xPortStartScheduler+0xb4>)
  4018b4:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4018b6:	4a0b      	ldr	r2, [pc, #44]	; (4018e4 <xPortStartScheduler+0xb8>)
  4018b8:	6813      	ldr	r3, [r2, #0]
  4018ba:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4018be:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4018c0:	4b09      	ldr	r3, [pc, #36]	; (4018e8 <xPortStartScheduler+0xbc>)
  4018c2:	4798      	blx	r3
	prvTaskExitError();
  4018c4:	4b09      	ldr	r3, [pc, #36]	; (4018ec <xPortStartScheduler+0xc0>)
  4018c6:	4798      	blx	r3
  4018c8:	e000e400 	.word	0xe000e400
  4018cc:	20400c68 	.word	0x20400c68
  4018d0:	20400c6c 	.word	0x20400c6c
  4018d4:	e000ed20 	.word	0xe000ed20
  4018d8:	00401815 	.word	0x00401815
  4018dc:	20400010 	.word	0x20400010
  4018e0:	00401699 	.word	0x00401699
  4018e4:	e000ef34 	.word	0xe000ef34
  4018e8:	00401679 	.word	0x00401679
  4018ec:	0040163d 	.word	0x0040163d

004018f0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4018f0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4018f4:	2b0f      	cmp	r3, #15
  4018f6:	d911      	bls.n	40191c <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4018f8:	4a12      	ldr	r2, [pc, #72]	; (401944 <vPortValidateInterruptPriority+0x54>)
  4018fa:	5c9b      	ldrb	r3, [r3, r2]
  4018fc:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4018fe:	4a12      	ldr	r2, [pc, #72]	; (401948 <vPortValidateInterruptPriority+0x58>)
  401900:	7812      	ldrb	r2, [r2, #0]
  401902:	429a      	cmp	r2, r3
  401904:	d90a      	bls.n	40191c <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  401906:	f04f 0380 	mov.w	r3, #128	; 0x80
  40190a:	b672      	cpsid	i
  40190c:	f383 8811 	msr	BASEPRI, r3
  401910:	f3bf 8f6f 	isb	sy
  401914:	f3bf 8f4f 	dsb	sy
  401918:	b662      	cpsie	i
  40191a:	e7fe      	b.n	40191a <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  40191c:	4b0b      	ldr	r3, [pc, #44]	; (40194c <vPortValidateInterruptPriority+0x5c>)
  40191e:	681b      	ldr	r3, [r3, #0]
  401920:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401924:	4a0a      	ldr	r2, [pc, #40]	; (401950 <vPortValidateInterruptPriority+0x60>)
  401926:	6812      	ldr	r2, [r2, #0]
  401928:	4293      	cmp	r3, r2
  40192a:	d90a      	bls.n	401942 <vPortValidateInterruptPriority+0x52>
  40192c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401930:	b672      	cpsid	i
  401932:	f383 8811 	msr	BASEPRI, r3
  401936:	f3bf 8f6f 	isb	sy
  40193a:	f3bf 8f4f 	dsb	sy
  40193e:	b662      	cpsie	i
  401940:	e7fe      	b.n	401940 <vPortValidateInterruptPriority+0x50>
  401942:	4770      	bx	lr
  401944:	e000e3f0 	.word	0xe000e3f0
  401948:	20400c68 	.word	0x20400c68
  40194c:	e000ed0c 	.word	0xe000ed0c
  401950:	20400c6c 	.word	0x20400c6c

00401954 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401954:	b510      	push	{r4, lr}
  401956:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401958:	4b06      	ldr	r3, [pc, #24]	; (401974 <pvPortMalloc+0x20>)
  40195a:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  40195c:	4620      	mov	r0, r4
  40195e:	4b06      	ldr	r3, [pc, #24]	; (401978 <pvPortMalloc+0x24>)
  401960:	4798      	blx	r3
  401962:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401964:	4b05      	ldr	r3, [pc, #20]	; (40197c <pvPortMalloc+0x28>)
  401966:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401968:	b10c      	cbz	r4, 40196e <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  40196a:	4620      	mov	r0, r4
  40196c:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  40196e:	4b04      	ldr	r3, [pc, #16]	; (401980 <pvPortMalloc+0x2c>)
  401970:	4798      	blx	r3
	return pvReturn;
  401972:	e7fa      	b.n	40196a <pvPortMalloc+0x16>
  401974:	004025fd 	.word	0x004025fd
  401978:	00403d51 	.word	0x00403d51
  40197c:	00402765 	.word	0x00402765
  401980:	00403597 	.word	0x00403597

00401984 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401984:	b148      	cbz	r0, 40199a <vPortFree+0x16>
{
  401986:	b510      	push	{r4, lr}
  401988:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  40198a:	4b04      	ldr	r3, [pc, #16]	; (40199c <vPortFree+0x18>)
  40198c:	4798      	blx	r3
		{
			free( pv );
  40198e:	4620      	mov	r0, r4
  401990:	4b03      	ldr	r3, [pc, #12]	; (4019a0 <vPortFree+0x1c>)
  401992:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401994:	4b03      	ldr	r3, [pc, #12]	; (4019a4 <vPortFree+0x20>)
  401996:	4798      	blx	r3
  401998:	bd10      	pop	{r4, pc}
  40199a:	4770      	bx	lr
  40199c:	004025fd 	.word	0x004025fd
  4019a0:	00403d61 	.word	0x00403d61
  4019a4:	00402765 	.word	0x00402765

004019a8 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4019a8:	b538      	push	{r3, r4, r5, lr}
  4019aa:	4604      	mov	r4, r0
  4019ac:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4019ae:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4019b0:	b95a      	cbnz	r2, 4019ca <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4019b2:	6803      	ldr	r3, [r0, #0]
  4019b4:	2b00      	cmp	r3, #0
  4019b6:	d12e      	bne.n	401a16 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4019b8:	6840      	ldr	r0, [r0, #4]
  4019ba:	4b1b      	ldr	r3, [pc, #108]	; (401a28 <prvCopyDataToQueue+0x80>)
  4019bc:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4019be:	2300      	movs	r3, #0
  4019c0:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4019c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4019c4:	3301      	adds	r3, #1
  4019c6:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4019c8:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  4019ca:	b96d      	cbnz	r5, 4019e8 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  4019cc:	6880      	ldr	r0, [r0, #8]
  4019ce:	4b17      	ldr	r3, [pc, #92]	; (401a2c <prvCopyDataToQueue+0x84>)
  4019d0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4019d2:	68a3      	ldr	r3, [r4, #8]
  4019d4:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4019d6:	4413      	add	r3, r2
  4019d8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4019da:	6862      	ldr	r2, [r4, #4]
  4019dc:	4293      	cmp	r3, r2
  4019de:	d31c      	bcc.n	401a1a <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4019e0:	6823      	ldr	r3, [r4, #0]
  4019e2:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4019e4:	2000      	movs	r0, #0
  4019e6:	e7ec      	b.n	4019c2 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4019e8:	68c0      	ldr	r0, [r0, #12]
  4019ea:	4b10      	ldr	r3, [pc, #64]	; (401a2c <prvCopyDataToQueue+0x84>)
  4019ec:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4019ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4019f0:	425b      	negs	r3, r3
  4019f2:	68e2      	ldr	r2, [r4, #12]
  4019f4:	441a      	add	r2, r3
  4019f6:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4019f8:	6821      	ldr	r1, [r4, #0]
  4019fa:	428a      	cmp	r2, r1
  4019fc:	d202      	bcs.n	401a04 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4019fe:	6862      	ldr	r2, [r4, #4]
  401a00:	4413      	add	r3, r2
  401a02:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401a04:	2d02      	cmp	r5, #2
  401a06:	d10a      	bne.n	401a1e <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401a08:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a0a:	b153      	cbz	r3, 401a22 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401a0c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a0e:	3b01      	subs	r3, #1
  401a10:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  401a12:	2000      	movs	r0, #0
  401a14:	e7d5      	b.n	4019c2 <prvCopyDataToQueue+0x1a>
  401a16:	2000      	movs	r0, #0
  401a18:	e7d3      	b.n	4019c2 <prvCopyDataToQueue+0x1a>
  401a1a:	2000      	movs	r0, #0
  401a1c:	e7d1      	b.n	4019c2 <prvCopyDataToQueue+0x1a>
  401a1e:	2000      	movs	r0, #0
  401a20:	e7cf      	b.n	4019c2 <prvCopyDataToQueue+0x1a>
  401a22:	2000      	movs	r0, #0
  401a24:	e7cd      	b.n	4019c2 <prvCopyDataToQueue+0x1a>
  401a26:	bf00      	nop
  401a28:	00402dad 	.word	0x00402dad
  401a2c:	004042d1 	.word	0x004042d1

00401a30 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  401a30:	b530      	push	{r4, r5, lr}
  401a32:	b083      	sub	sp, #12
  401a34:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  401a36:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401a38:	b174      	cbz	r4, 401a58 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401a3a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401a3c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401a3e:	429a      	cmp	r2, r3
  401a40:	d315      	bcc.n	401a6e <prvNotifyQueueSetContainer+0x3e>
  401a42:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a46:	b672      	cpsid	i
  401a48:	f383 8811 	msr	BASEPRI, r3
  401a4c:	f3bf 8f6f 	isb	sy
  401a50:	f3bf 8f4f 	dsb	sy
  401a54:	b662      	cpsie	i
  401a56:	e7fe      	b.n	401a56 <prvNotifyQueueSetContainer+0x26>
  401a58:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a5c:	b672      	cpsid	i
  401a5e:	f383 8811 	msr	BASEPRI, r3
  401a62:	f3bf 8f6f 	isb	sy
  401a66:	f3bf 8f4f 	dsb	sy
  401a6a:	b662      	cpsie	i
  401a6c:	e7fe      	b.n	401a6c <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401a6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401a70:	4293      	cmp	r3, r2
  401a72:	d803      	bhi.n	401a7c <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401a74:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401a76:	4628      	mov	r0, r5
  401a78:	b003      	add	sp, #12
  401a7a:	bd30      	pop	{r4, r5, pc}
  401a7c:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401a7e:	a901      	add	r1, sp, #4
  401a80:	4620      	mov	r0, r4
  401a82:	4b0b      	ldr	r3, [pc, #44]	; (401ab0 <prvNotifyQueueSetContainer+0x80>)
  401a84:	4798      	blx	r3
  401a86:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401a88:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a8e:	d10a      	bne.n	401aa6 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401a90:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401a92:	2b00      	cmp	r3, #0
  401a94:	d0ef      	beq.n	401a76 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  401a96:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401a9a:	4b06      	ldr	r3, [pc, #24]	; (401ab4 <prvNotifyQueueSetContainer+0x84>)
  401a9c:	4798      	blx	r3
  401a9e:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401aa0:	bf18      	it	ne
  401aa2:	2501      	movne	r5, #1
  401aa4:	e7e7      	b.n	401a76 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  401aa6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401aa8:	3301      	adds	r3, #1
  401aaa:	64a3      	str	r3, [r4, #72]	; 0x48
  401aac:	e7e3      	b.n	401a76 <prvNotifyQueueSetContainer+0x46>
  401aae:	bf00      	nop
  401ab0:	004019a9 	.word	0x004019a9
  401ab4:	00402b81 	.word	0x00402b81

00401ab8 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401ab8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401aba:	b172      	cbz	r2, 401ada <prvCopyDataFromQueue+0x22>
{
  401abc:	b510      	push	{r4, lr}
  401abe:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401ac0:	68c4      	ldr	r4, [r0, #12]
  401ac2:	4414      	add	r4, r2
  401ac4:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401ac6:	6840      	ldr	r0, [r0, #4]
  401ac8:	4284      	cmp	r4, r0
  401aca:	d301      	bcc.n	401ad0 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401acc:	6818      	ldr	r0, [r3, #0]
  401ace:	60d8      	str	r0, [r3, #12]
  401ad0:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401ad2:	68d9      	ldr	r1, [r3, #12]
  401ad4:	4b01      	ldr	r3, [pc, #4]	; (401adc <prvCopyDataFromQueue+0x24>)
  401ad6:	4798      	blx	r3
  401ad8:	bd10      	pop	{r4, pc}
  401ada:	4770      	bx	lr
  401adc:	004042d1 	.word	0x004042d1

00401ae0 <prvUnlockQueue>:
{
  401ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401ae2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401ae4:	4b22      	ldr	r3, [pc, #136]	; (401b70 <prvUnlockQueue+0x90>)
  401ae6:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401ae8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401aea:	2b00      	cmp	r3, #0
  401aec:	dd1b      	ble.n	401b26 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401aee:	4d21      	ldr	r5, [pc, #132]	; (401b74 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  401af0:	4f21      	ldr	r7, [pc, #132]	; (401b78 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401af2:	4e22      	ldr	r6, [pc, #136]	; (401b7c <prvUnlockQueue+0x9c>)
  401af4:	e00b      	b.n	401b0e <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401af6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401af8:	b1ab      	cbz	r3, 401b26 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401afa:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401afe:	47b0      	blx	r6
  401b00:	b978      	cbnz	r0, 401b22 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401b02:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401b04:	3b01      	subs	r3, #1
  401b06:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401b08:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401b0a:	2b00      	cmp	r3, #0
  401b0c:	dd0b      	ble.n	401b26 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  401b0e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401b10:	2b00      	cmp	r3, #0
  401b12:	d0f0      	beq.n	401af6 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401b14:	2100      	movs	r1, #0
  401b16:	4620      	mov	r0, r4
  401b18:	47a8      	blx	r5
  401b1a:	2801      	cmp	r0, #1
  401b1c:	d1f1      	bne.n	401b02 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  401b1e:	47b8      	blx	r7
  401b20:	e7ef      	b.n	401b02 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  401b22:	47b8      	blx	r7
  401b24:	e7ed      	b.n	401b02 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401b26:	f04f 33ff 	mov.w	r3, #4294967295
  401b2a:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401b2c:	4b14      	ldr	r3, [pc, #80]	; (401b80 <prvUnlockQueue+0xa0>)
  401b2e:	4798      	blx	r3
	taskENTER_CRITICAL();
  401b30:	4b0f      	ldr	r3, [pc, #60]	; (401b70 <prvUnlockQueue+0x90>)
  401b32:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401b34:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401b36:	2b00      	cmp	r3, #0
  401b38:	dd14      	ble.n	401b64 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401b3a:	6923      	ldr	r3, [r4, #16]
  401b3c:	b193      	cbz	r3, 401b64 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401b3e:	f104 0610 	add.w	r6, r4, #16
  401b42:	4d0e      	ldr	r5, [pc, #56]	; (401b7c <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401b44:	4f0c      	ldr	r7, [pc, #48]	; (401b78 <prvUnlockQueue+0x98>)
  401b46:	e007      	b.n	401b58 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401b48:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401b4a:	3b01      	subs	r3, #1
  401b4c:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401b4e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401b50:	2b00      	cmp	r3, #0
  401b52:	dd07      	ble.n	401b64 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401b54:	6923      	ldr	r3, [r4, #16]
  401b56:	b12b      	cbz	r3, 401b64 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401b58:	4630      	mov	r0, r6
  401b5a:	47a8      	blx	r5
  401b5c:	2800      	cmp	r0, #0
  401b5e:	d0f3      	beq.n	401b48 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401b60:	47b8      	blx	r7
  401b62:	e7f1      	b.n	401b48 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  401b64:	f04f 33ff 	mov.w	r3, #4294967295
  401b68:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  401b6a:	4b05      	ldr	r3, [pc, #20]	; (401b80 <prvUnlockQueue+0xa0>)
  401b6c:	4798      	blx	r3
  401b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401b70:	004016f9 	.word	0x004016f9
  401b74:	00401a31 	.word	0x00401a31
  401b78:	00402cdd 	.word	0x00402cdd
  401b7c:	00402b81 	.word	0x00402b81
  401b80:	00401745 	.word	0x00401745

00401b84 <xQueueGenericReset>:
{
  401b84:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401b86:	b308      	cbz	r0, 401bcc <xQueueGenericReset+0x48>
  401b88:	4604      	mov	r4, r0
  401b8a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401b8c:	4b1d      	ldr	r3, [pc, #116]	; (401c04 <xQueueGenericReset+0x80>)
  401b8e:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401b90:	6822      	ldr	r2, [r4, #0]
  401b92:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401b94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401b96:	fb03 f301 	mul.w	r3, r3, r1
  401b9a:	18d0      	adds	r0, r2, r3
  401b9c:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401b9e:	2000      	movs	r0, #0
  401ba0:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401ba2:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401ba4:	1a5b      	subs	r3, r3, r1
  401ba6:	4413      	add	r3, r2
  401ba8:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401baa:	f04f 33ff 	mov.w	r3, #4294967295
  401bae:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401bb0:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401bb2:	b9fd      	cbnz	r5, 401bf4 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401bb4:	6923      	ldr	r3, [r4, #16]
  401bb6:	b12b      	cbz	r3, 401bc4 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401bb8:	f104 0010 	add.w	r0, r4, #16
  401bbc:	4b12      	ldr	r3, [pc, #72]	; (401c08 <xQueueGenericReset+0x84>)
  401bbe:	4798      	blx	r3
  401bc0:	2801      	cmp	r0, #1
  401bc2:	d00e      	beq.n	401be2 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401bc4:	4b11      	ldr	r3, [pc, #68]	; (401c0c <xQueueGenericReset+0x88>)
  401bc6:	4798      	blx	r3
}
  401bc8:	2001      	movs	r0, #1
  401bca:	bd38      	pop	{r3, r4, r5, pc}
  401bcc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401bd0:	b672      	cpsid	i
  401bd2:	f383 8811 	msr	BASEPRI, r3
  401bd6:	f3bf 8f6f 	isb	sy
  401bda:	f3bf 8f4f 	dsb	sy
  401bde:	b662      	cpsie	i
  401be0:	e7fe      	b.n	401be0 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  401be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401be6:	4b0a      	ldr	r3, [pc, #40]	; (401c10 <xQueueGenericReset+0x8c>)
  401be8:	601a      	str	r2, [r3, #0]
  401bea:	f3bf 8f4f 	dsb	sy
  401bee:	f3bf 8f6f 	isb	sy
  401bf2:	e7e7      	b.n	401bc4 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401bf4:	f104 0010 	add.w	r0, r4, #16
  401bf8:	4d06      	ldr	r5, [pc, #24]	; (401c14 <xQueueGenericReset+0x90>)
  401bfa:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401bfc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401c00:	47a8      	blx	r5
  401c02:	e7df      	b.n	401bc4 <xQueueGenericReset+0x40>
  401c04:	004016f9 	.word	0x004016f9
  401c08:	00402b81 	.word	0x00402b81
  401c0c:	00401745 	.word	0x00401745
  401c10:	e000ed04 	.word	0xe000ed04
  401c14:	004015ad 	.word	0x004015ad

00401c18 <xQueueGenericCreate>:
{
  401c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401c1a:	b950      	cbnz	r0, 401c32 <xQueueGenericCreate+0x1a>
  401c1c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c20:	b672      	cpsid	i
  401c22:	f383 8811 	msr	BASEPRI, r3
  401c26:	f3bf 8f6f 	isb	sy
  401c2a:	f3bf 8f4f 	dsb	sy
  401c2e:	b662      	cpsie	i
  401c30:	e7fe      	b.n	401c30 <xQueueGenericCreate+0x18>
  401c32:	4606      	mov	r6, r0
  401c34:	4617      	mov	r7, r2
  401c36:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401c38:	b189      	cbz	r1, 401c5e <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401c3a:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401c3e:	3059      	adds	r0, #89	; 0x59
  401c40:	4b12      	ldr	r3, [pc, #72]	; (401c8c <xQueueGenericCreate+0x74>)
  401c42:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401c44:	4604      	mov	r4, r0
  401c46:	b9e8      	cbnz	r0, 401c84 <xQueueGenericCreate+0x6c>
  401c48:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c4c:	b672      	cpsid	i
  401c4e:	f383 8811 	msr	BASEPRI, r3
  401c52:	f3bf 8f6f 	isb	sy
  401c56:	f3bf 8f4f 	dsb	sy
  401c5a:	b662      	cpsie	i
  401c5c:	e7fe      	b.n	401c5c <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401c5e:	2058      	movs	r0, #88	; 0x58
  401c60:	4b0a      	ldr	r3, [pc, #40]	; (401c8c <xQueueGenericCreate+0x74>)
  401c62:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401c64:	4604      	mov	r4, r0
  401c66:	2800      	cmp	r0, #0
  401c68:	d0ee      	beq.n	401c48 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401c6a:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401c6c:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401c6e:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401c70:	2101      	movs	r1, #1
  401c72:	4620      	mov	r0, r4
  401c74:	4b06      	ldr	r3, [pc, #24]	; (401c90 <xQueueGenericCreate+0x78>)
  401c76:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  401c78:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  401c7c:	2300      	movs	r3, #0
  401c7e:	6563      	str	r3, [r4, #84]	; 0x54
}
  401c80:	4620      	mov	r0, r4
  401c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401c84:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401c88:	6003      	str	r3, [r0, #0]
  401c8a:	e7ef      	b.n	401c6c <xQueueGenericCreate+0x54>
  401c8c:	00401955 	.word	0x00401955
  401c90:	00401b85 	.word	0x00401b85

00401c94 <xQueueGenericSend>:
{
  401c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c98:	b085      	sub	sp, #20
  401c9a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401c9c:	b1b8      	cbz	r0, 401cce <xQueueGenericSend+0x3a>
  401c9e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401ca0:	b301      	cbz	r1, 401ce4 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401ca2:	2b02      	cmp	r3, #2
  401ca4:	d02c      	beq.n	401d00 <xQueueGenericSend+0x6c>
  401ca6:	461d      	mov	r5, r3
  401ca8:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401caa:	4b66      	ldr	r3, [pc, #408]	; (401e44 <xQueueGenericSend+0x1b0>)
  401cac:	4798      	blx	r3
  401cae:	2800      	cmp	r0, #0
  401cb0:	d134      	bne.n	401d1c <xQueueGenericSend+0x88>
  401cb2:	9b01      	ldr	r3, [sp, #4]
  401cb4:	2b00      	cmp	r3, #0
  401cb6:	d038      	beq.n	401d2a <xQueueGenericSend+0x96>
  401cb8:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cbc:	b672      	cpsid	i
  401cbe:	f383 8811 	msr	BASEPRI, r3
  401cc2:	f3bf 8f6f 	isb	sy
  401cc6:	f3bf 8f4f 	dsb	sy
  401cca:	b662      	cpsie	i
  401ccc:	e7fe      	b.n	401ccc <xQueueGenericSend+0x38>
  401cce:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cd2:	b672      	cpsid	i
  401cd4:	f383 8811 	msr	BASEPRI, r3
  401cd8:	f3bf 8f6f 	isb	sy
  401cdc:	f3bf 8f4f 	dsb	sy
  401ce0:	b662      	cpsie	i
  401ce2:	e7fe      	b.n	401ce2 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401ce4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401ce6:	2a00      	cmp	r2, #0
  401ce8:	d0db      	beq.n	401ca2 <xQueueGenericSend+0xe>
  401cea:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cee:	b672      	cpsid	i
  401cf0:	f383 8811 	msr	BASEPRI, r3
  401cf4:	f3bf 8f6f 	isb	sy
  401cf8:	f3bf 8f4f 	dsb	sy
  401cfc:	b662      	cpsie	i
  401cfe:	e7fe      	b.n	401cfe <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401d00:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  401d02:	2a01      	cmp	r2, #1
  401d04:	d0cf      	beq.n	401ca6 <xQueueGenericSend+0x12>
  401d06:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d0a:	b672      	cpsid	i
  401d0c:	f383 8811 	msr	BASEPRI, r3
  401d10:	f3bf 8f6f 	isb	sy
  401d14:	f3bf 8f4f 	dsb	sy
  401d18:	b662      	cpsie	i
  401d1a:	e7fe      	b.n	401d1a <xQueueGenericSend+0x86>
  401d1c:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  401d1e:	4e4a      	ldr	r6, [pc, #296]	; (401e48 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  401d20:	f8df a150 	ldr.w	sl, [pc, #336]	; 401e74 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  401d24:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401e54 <xQueueGenericSend+0x1c0>
  401d28:	e042      	b.n	401db0 <xQueueGenericSend+0x11c>
  401d2a:	2700      	movs	r7, #0
  401d2c:	e7f7      	b.n	401d1e <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401d2e:	462a      	mov	r2, r5
  401d30:	4641      	mov	r1, r8
  401d32:	4620      	mov	r0, r4
  401d34:	4b45      	ldr	r3, [pc, #276]	; (401e4c <xQueueGenericSend+0x1b8>)
  401d36:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  401d38:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401d3a:	b19b      	cbz	r3, 401d64 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401d3c:	4629      	mov	r1, r5
  401d3e:	4620      	mov	r0, r4
  401d40:	4b43      	ldr	r3, [pc, #268]	; (401e50 <xQueueGenericSend+0x1bc>)
  401d42:	4798      	blx	r3
  401d44:	2801      	cmp	r0, #1
  401d46:	d107      	bne.n	401d58 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401d48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d4c:	4b41      	ldr	r3, [pc, #260]	; (401e54 <xQueueGenericSend+0x1c0>)
  401d4e:	601a      	str	r2, [r3, #0]
  401d50:	f3bf 8f4f 	dsb	sy
  401d54:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401d58:	4b3f      	ldr	r3, [pc, #252]	; (401e58 <xQueueGenericSend+0x1c4>)
  401d5a:	4798      	blx	r3
				return pdPASS;
  401d5c:	2001      	movs	r0, #1
}
  401d5e:	b005      	add	sp, #20
  401d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401d64:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401d66:	b173      	cbz	r3, 401d86 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401d68:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401d6c:	4b3b      	ldr	r3, [pc, #236]	; (401e5c <xQueueGenericSend+0x1c8>)
  401d6e:	4798      	blx	r3
  401d70:	2801      	cmp	r0, #1
  401d72:	d1f1      	bne.n	401d58 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  401d74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d78:	4b36      	ldr	r3, [pc, #216]	; (401e54 <xQueueGenericSend+0x1c0>)
  401d7a:	601a      	str	r2, [r3, #0]
  401d7c:	f3bf 8f4f 	dsb	sy
  401d80:	f3bf 8f6f 	isb	sy
  401d84:	e7e8      	b.n	401d58 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  401d86:	2800      	cmp	r0, #0
  401d88:	d0e6      	beq.n	401d58 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401d8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d8e:	4b31      	ldr	r3, [pc, #196]	; (401e54 <xQueueGenericSend+0x1c0>)
  401d90:	601a      	str	r2, [r3, #0]
  401d92:	f3bf 8f4f 	dsb	sy
  401d96:	f3bf 8f6f 	isb	sy
  401d9a:	e7dd      	b.n	401d58 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  401d9c:	4b2e      	ldr	r3, [pc, #184]	; (401e58 <xQueueGenericSend+0x1c4>)
  401d9e:	4798      	blx	r3
					return errQUEUE_FULL;
  401da0:	2000      	movs	r0, #0
  401da2:	e7dc      	b.n	401d5e <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  401da4:	4620      	mov	r0, r4
  401da6:	4b2e      	ldr	r3, [pc, #184]	; (401e60 <xQueueGenericSend+0x1cc>)
  401da8:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401daa:	4b2e      	ldr	r3, [pc, #184]	; (401e64 <xQueueGenericSend+0x1d0>)
  401dac:	4798      	blx	r3
  401dae:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401db0:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401db2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401db4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401db6:	429a      	cmp	r2, r3
  401db8:	d3b9      	bcc.n	401d2e <xQueueGenericSend+0x9a>
  401dba:	2d02      	cmp	r5, #2
  401dbc:	d0b7      	beq.n	401d2e <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  401dbe:	9b01      	ldr	r3, [sp, #4]
  401dc0:	2b00      	cmp	r3, #0
  401dc2:	d0eb      	beq.n	401d9c <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  401dc4:	b90f      	cbnz	r7, 401dca <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  401dc6:	a802      	add	r0, sp, #8
  401dc8:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401dca:	4b23      	ldr	r3, [pc, #140]	; (401e58 <xQueueGenericSend+0x1c4>)
  401dcc:	4798      	blx	r3
		vTaskSuspendAll();
  401dce:	4b26      	ldr	r3, [pc, #152]	; (401e68 <xQueueGenericSend+0x1d4>)
  401dd0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401dd2:	47b0      	blx	r6
  401dd4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
  401dda:	d101      	bne.n	401de0 <xQueueGenericSend+0x14c>
  401ddc:	2300      	movs	r3, #0
  401dde:	6463      	str	r3, [r4, #68]	; 0x44
  401de0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401de2:	f1b3 3fff 	cmp.w	r3, #4294967295
  401de6:	d101      	bne.n	401dec <xQueueGenericSend+0x158>
  401de8:	2300      	movs	r3, #0
  401dea:	64a3      	str	r3, [r4, #72]	; 0x48
  401dec:	4b1a      	ldr	r3, [pc, #104]	; (401e58 <xQueueGenericSend+0x1c4>)
  401dee:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401df0:	a901      	add	r1, sp, #4
  401df2:	a802      	add	r0, sp, #8
  401df4:	4b1d      	ldr	r3, [pc, #116]	; (401e6c <xQueueGenericSend+0x1d8>)
  401df6:	4798      	blx	r3
  401df8:	b9e0      	cbnz	r0, 401e34 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  401dfa:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  401dfc:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  401e00:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  401e02:	4b15      	ldr	r3, [pc, #84]	; (401e58 <xQueueGenericSend+0x1c4>)
  401e04:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  401e06:	45bb      	cmp	fp, r7
  401e08:	d1cc      	bne.n	401da4 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401e0a:	9901      	ldr	r1, [sp, #4]
  401e0c:	f104 0010 	add.w	r0, r4, #16
  401e10:	4b17      	ldr	r3, [pc, #92]	; (401e70 <xQueueGenericSend+0x1dc>)
  401e12:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401e14:	4620      	mov	r0, r4
  401e16:	4b12      	ldr	r3, [pc, #72]	; (401e60 <xQueueGenericSend+0x1cc>)
  401e18:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401e1a:	4b12      	ldr	r3, [pc, #72]	; (401e64 <xQueueGenericSend+0x1d0>)
  401e1c:	4798      	blx	r3
  401e1e:	2800      	cmp	r0, #0
  401e20:	d1c5      	bne.n	401dae <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  401e22:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401e26:	f8c9 3000 	str.w	r3, [r9]
  401e2a:	f3bf 8f4f 	dsb	sy
  401e2e:	f3bf 8f6f 	isb	sy
  401e32:	e7bc      	b.n	401dae <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  401e34:	4620      	mov	r0, r4
  401e36:	4b0a      	ldr	r3, [pc, #40]	; (401e60 <xQueueGenericSend+0x1cc>)
  401e38:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401e3a:	4b0a      	ldr	r3, [pc, #40]	; (401e64 <xQueueGenericSend+0x1d0>)
  401e3c:	4798      	blx	r3
			return errQUEUE_FULL;
  401e3e:	2000      	movs	r0, #0
  401e40:	e78d      	b.n	401d5e <xQueueGenericSend+0xca>
  401e42:	bf00      	nop
  401e44:	00402ce9 	.word	0x00402ce9
  401e48:	004016f9 	.word	0x004016f9
  401e4c:	004019a9 	.word	0x004019a9
  401e50:	00401a31 	.word	0x00401a31
  401e54:	e000ed04 	.word	0xe000ed04
  401e58:	00401745 	.word	0x00401745
  401e5c:	00402b81 	.word	0x00402b81
  401e60:	00401ae1 	.word	0x00401ae1
  401e64:	00402765 	.word	0x00402765
  401e68:	004025fd 	.word	0x004025fd
  401e6c:	00402c49 	.word	0x00402c49
  401e70:	00402a7d 	.word	0x00402a7d
  401e74:	00402c19 	.word	0x00402c19

00401e78 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  401e78:	2800      	cmp	r0, #0
  401e7a:	d036      	beq.n	401eea <xQueueGenericSendFromISR+0x72>
{
  401e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401e80:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401e82:	2900      	cmp	r1, #0
  401e84:	d03c      	beq.n	401f00 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401e86:	2b02      	cmp	r3, #2
  401e88:	d048      	beq.n	401f1c <xQueueGenericSendFromISR+0xa4>
  401e8a:	461e      	mov	r6, r3
  401e8c:	4615      	mov	r5, r2
  401e8e:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401e90:	4b35      	ldr	r3, [pc, #212]	; (401f68 <xQueueGenericSendFromISR+0xf0>)
  401e92:	4798      	blx	r3
	__asm volatile
  401e94:	f3ef 8711 	mrs	r7, BASEPRI
  401e98:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e9c:	b672      	cpsid	i
  401e9e:	f383 8811 	msr	BASEPRI, r3
  401ea2:	f3bf 8f6f 	isb	sy
  401ea6:	f3bf 8f4f 	dsb	sy
  401eaa:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401eac:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401eae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401eb0:	429a      	cmp	r2, r3
  401eb2:	d301      	bcc.n	401eb8 <xQueueGenericSendFromISR+0x40>
  401eb4:	2e02      	cmp	r6, #2
  401eb6:	d14f      	bne.n	401f58 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401eb8:	4632      	mov	r2, r6
  401eba:	4641      	mov	r1, r8
  401ebc:	4620      	mov	r0, r4
  401ebe:	4b2b      	ldr	r3, [pc, #172]	; (401f6c <xQueueGenericSendFromISR+0xf4>)
  401ec0:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  401ec2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
  401ec8:	d141      	bne.n	401f4e <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  401eca:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401ecc:	2b00      	cmp	r3, #0
  401ece:	d033      	beq.n	401f38 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401ed0:	4631      	mov	r1, r6
  401ed2:	4620      	mov	r0, r4
  401ed4:	4b26      	ldr	r3, [pc, #152]	; (401f70 <xQueueGenericSendFromISR+0xf8>)
  401ed6:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401ed8:	2d00      	cmp	r5, #0
  401eda:	d03f      	beq.n	401f5c <xQueueGenericSendFromISR+0xe4>
  401edc:	2801      	cmp	r0, #1
  401ede:	d13d      	bne.n	401f5c <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401ee0:	6028      	str	r0, [r5, #0]
	__asm volatile
  401ee2:	f387 8811 	msr	BASEPRI, r7
}
  401ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  401eea:	f04f 0380 	mov.w	r3, #128	; 0x80
  401eee:	b672      	cpsid	i
  401ef0:	f383 8811 	msr	BASEPRI, r3
  401ef4:	f3bf 8f6f 	isb	sy
  401ef8:	f3bf 8f4f 	dsb	sy
  401efc:	b662      	cpsie	i
  401efe:	e7fe      	b.n	401efe <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401f00:	6c00      	ldr	r0, [r0, #64]	; 0x40
  401f02:	2800      	cmp	r0, #0
  401f04:	d0bf      	beq.n	401e86 <xQueueGenericSendFromISR+0xe>
  401f06:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f0a:	b672      	cpsid	i
  401f0c:	f383 8811 	msr	BASEPRI, r3
  401f10:	f3bf 8f6f 	isb	sy
  401f14:	f3bf 8f4f 	dsb	sy
  401f18:	b662      	cpsie	i
  401f1a:	e7fe      	b.n	401f1a <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401f1c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401f1e:	2801      	cmp	r0, #1
  401f20:	d0b3      	beq.n	401e8a <xQueueGenericSendFromISR+0x12>
  401f22:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f26:	b672      	cpsid	i
  401f28:	f383 8811 	msr	BASEPRI, r3
  401f2c:	f3bf 8f6f 	isb	sy
  401f30:	f3bf 8f4f 	dsb	sy
  401f34:	b662      	cpsie	i
  401f36:	e7fe      	b.n	401f36 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401f38:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401f3a:	b18b      	cbz	r3, 401f60 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401f3c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401f40:	4b0c      	ldr	r3, [pc, #48]	; (401f74 <xQueueGenericSendFromISR+0xfc>)
  401f42:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401f44:	b175      	cbz	r5, 401f64 <xQueueGenericSendFromISR+0xec>
  401f46:	b168      	cbz	r0, 401f64 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401f48:	2001      	movs	r0, #1
  401f4a:	6028      	str	r0, [r5, #0]
  401f4c:	e7c9      	b.n	401ee2 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  401f4e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401f50:	3301      	adds	r3, #1
  401f52:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401f54:	2001      	movs	r0, #1
  401f56:	e7c4      	b.n	401ee2 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  401f58:	2000      	movs	r0, #0
  401f5a:	e7c2      	b.n	401ee2 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  401f5c:	2001      	movs	r0, #1
  401f5e:	e7c0      	b.n	401ee2 <xQueueGenericSendFromISR+0x6a>
  401f60:	2001      	movs	r0, #1
  401f62:	e7be      	b.n	401ee2 <xQueueGenericSendFromISR+0x6a>
  401f64:	2001      	movs	r0, #1
  401f66:	e7bc      	b.n	401ee2 <xQueueGenericSendFromISR+0x6a>
  401f68:	004018f1 	.word	0x004018f1
  401f6c:	004019a9 	.word	0x004019a9
  401f70:	00401a31 	.word	0x00401a31
  401f74:	00402b81 	.word	0x00402b81

00401f78 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  401f78:	b170      	cbz	r0, 401f98 <xQueueGiveFromISR+0x20>
{
  401f7a:	b570      	push	{r4, r5, r6, lr}
  401f7c:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  401f7e:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401f80:	b1ab      	cbz	r3, 401fae <xQueueGiveFromISR+0x36>
  401f82:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f86:	b672      	cpsid	i
  401f88:	f383 8811 	msr	BASEPRI, r3
  401f8c:	f3bf 8f6f 	isb	sy
  401f90:	f3bf 8f4f 	dsb	sy
  401f94:	b662      	cpsie	i
  401f96:	e7fe      	b.n	401f96 <xQueueGiveFromISR+0x1e>
  401f98:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f9c:	b672      	cpsid	i
  401f9e:	f383 8811 	msr	BASEPRI, r3
  401fa2:	f3bf 8f6f 	isb	sy
  401fa6:	f3bf 8f4f 	dsb	sy
  401faa:	b662      	cpsie	i
  401fac:	e7fe      	b.n	401fac <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  401fae:	6803      	ldr	r3, [r0, #0]
  401fb0:	b333      	cbz	r3, 402000 <xQueueGiveFromISR+0x88>
  401fb2:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401fb4:	4b25      	ldr	r3, [pc, #148]	; (40204c <xQueueGiveFromISR+0xd4>)
  401fb6:	4798      	blx	r3
	__asm volatile
  401fb8:	f3ef 8611 	mrs	r6, BASEPRI
  401fbc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fc0:	b672      	cpsid	i
  401fc2:	f383 8811 	msr	BASEPRI, r3
  401fc6:	f3bf 8f6f 	isb	sy
  401fca:	f3bf 8f4f 	dsb	sy
  401fce:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401fd0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401fd2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401fd4:	429a      	cmp	r2, r3
  401fd6:	d231      	bcs.n	40203c <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  401fd8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401fda:	3301      	adds	r3, #1
  401fdc:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  401fde:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
  401fe4:	d125      	bne.n	402032 <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  401fe6:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401fe8:	b1c3      	cbz	r3, 40201c <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401fea:	2100      	movs	r1, #0
  401fec:	4620      	mov	r0, r4
  401fee:	4b18      	ldr	r3, [pc, #96]	; (402050 <xQueueGiveFromISR+0xd8>)
  401ff0:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401ff2:	b32d      	cbz	r5, 402040 <xQueueGiveFromISR+0xc8>
  401ff4:	2801      	cmp	r0, #1
  401ff6:	d123      	bne.n	402040 <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401ff8:	6028      	str	r0, [r5, #0]
	__asm volatile
  401ffa:	f386 8811 	msr	BASEPRI, r6
}
  401ffe:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  402000:	6843      	ldr	r3, [r0, #4]
  402002:	2b00      	cmp	r3, #0
  402004:	d0d5      	beq.n	401fb2 <xQueueGiveFromISR+0x3a>
	__asm volatile
  402006:	f04f 0380 	mov.w	r3, #128	; 0x80
  40200a:	b672      	cpsid	i
  40200c:	f383 8811 	msr	BASEPRI, r3
  402010:	f3bf 8f6f 	isb	sy
  402014:	f3bf 8f4f 	dsb	sy
  402018:	b662      	cpsie	i
  40201a:	e7fe      	b.n	40201a <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40201c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40201e:	b18b      	cbz	r3, 402044 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402020:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402024:	4b0b      	ldr	r3, [pc, #44]	; (402054 <xQueueGiveFromISR+0xdc>)
  402026:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402028:	b175      	cbz	r5, 402048 <xQueueGiveFromISR+0xd0>
  40202a:	b168      	cbz	r0, 402048 <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  40202c:	2001      	movs	r0, #1
  40202e:	6028      	str	r0, [r5, #0]
  402030:	e7e3      	b.n	401ffa <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  402032:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402034:	3301      	adds	r3, #1
  402036:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402038:	2001      	movs	r0, #1
  40203a:	e7de      	b.n	401ffa <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  40203c:	2000      	movs	r0, #0
  40203e:	e7dc      	b.n	401ffa <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  402040:	2001      	movs	r0, #1
  402042:	e7da      	b.n	401ffa <xQueueGiveFromISR+0x82>
  402044:	2001      	movs	r0, #1
  402046:	e7d8      	b.n	401ffa <xQueueGiveFromISR+0x82>
  402048:	2001      	movs	r0, #1
  40204a:	e7d6      	b.n	401ffa <xQueueGiveFromISR+0x82>
  40204c:	004018f1 	.word	0x004018f1
  402050:	00401a31 	.word	0x00401a31
  402054:	00402b81 	.word	0x00402b81

00402058 <xQueueGenericReceive>:
{
  402058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40205c:	b084      	sub	sp, #16
  40205e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402060:	b198      	cbz	r0, 40208a <xQueueGenericReceive+0x32>
  402062:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402064:	b1e1      	cbz	r1, 4020a0 <xQueueGenericReceive+0x48>
  402066:	4698      	mov	r8, r3
  402068:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40206a:	4b61      	ldr	r3, [pc, #388]	; (4021f0 <xQueueGenericReceive+0x198>)
  40206c:	4798      	blx	r3
  40206e:	bb28      	cbnz	r0, 4020bc <xQueueGenericReceive+0x64>
  402070:	9b01      	ldr	r3, [sp, #4]
  402072:	b353      	cbz	r3, 4020ca <xQueueGenericReceive+0x72>
  402074:	f04f 0380 	mov.w	r3, #128	; 0x80
  402078:	b672      	cpsid	i
  40207a:	f383 8811 	msr	BASEPRI, r3
  40207e:	f3bf 8f6f 	isb	sy
  402082:	f3bf 8f4f 	dsb	sy
  402086:	b662      	cpsie	i
  402088:	e7fe      	b.n	402088 <xQueueGenericReceive+0x30>
  40208a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40208e:	b672      	cpsid	i
  402090:	f383 8811 	msr	BASEPRI, r3
  402094:	f3bf 8f6f 	isb	sy
  402098:	f3bf 8f4f 	dsb	sy
  40209c:	b662      	cpsie	i
  40209e:	e7fe      	b.n	40209e <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4020a0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4020a2:	2a00      	cmp	r2, #0
  4020a4:	d0df      	beq.n	402066 <xQueueGenericReceive+0xe>
  4020a6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020aa:	b672      	cpsid	i
  4020ac:	f383 8811 	msr	BASEPRI, r3
  4020b0:	f3bf 8f6f 	isb	sy
  4020b4:	f3bf 8f4f 	dsb	sy
  4020b8:	b662      	cpsie	i
  4020ba:	e7fe      	b.n	4020ba <xQueueGenericReceive+0x62>
  4020bc:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  4020be:	4d4d      	ldr	r5, [pc, #308]	; (4021f4 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  4020c0:	f8df a160 	ldr.w	sl, [pc, #352]	; 402224 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  4020c4:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402204 <xQueueGenericReceive+0x1ac>
  4020c8:	e04b      	b.n	402162 <xQueueGenericReceive+0x10a>
  4020ca:	2600      	movs	r6, #0
  4020cc:	e7f7      	b.n	4020be <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  4020ce:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4020d0:	4639      	mov	r1, r7
  4020d2:	4620      	mov	r0, r4
  4020d4:	4b48      	ldr	r3, [pc, #288]	; (4021f8 <xQueueGenericReceive+0x1a0>)
  4020d6:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  4020d8:	f1b8 0f00 	cmp.w	r8, #0
  4020dc:	d11d      	bne.n	40211a <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  4020de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4020e0:	3b01      	subs	r3, #1
  4020e2:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4020e4:	6823      	ldr	r3, [r4, #0]
  4020e6:	b913      	cbnz	r3, 4020ee <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  4020e8:	4b44      	ldr	r3, [pc, #272]	; (4021fc <xQueueGenericReceive+0x1a4>)
  4020ea:	4798      	blx	r3
  4020ec:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4020ee:	6923      	ldr	r3, [r4, #16]
  4020f0:	b16b      	cbz	r3, 40210e <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4020f2:	f104 0010 	add.w	r0, r4, #16
  4020f6:	4b42      	ldr	r3, [pc, #264]	; (402200 <xQueueGenericReceive+0x1a8>)
  4020f8:	4798      	blx	r3
  4020fa:	2801      	cmp	r0, #1
  4020fc:	d107      	bne.n	40210e <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4020fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402102:	4b40      	ldr	r3, [pc, #256]	; (402204 <xQueueGenericReceive+0x1ac>)
  402104:	601a      	str	r2, [r3, #0]
  402106:	f3bf 8f4f 	dsb	sy
  40210a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  40210e:	4b3e      	ldr	r3, [pc, #248]	; (402208 <xQueueGenericReceive+0x1b0>)
  402110:	4798      	blx	r3
				return pdPASS;
  402112:	2001      	movs	r0, #1
}
  402114:	b004      	add	sp, #16
  402116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  40211a:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40211c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40211e:	2b00      	cmp	r3, #0
  402120:	d0f5      	beq.n	40210e <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402122:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402126:	4b36      	ldr	r3, [pc, #216]	; (402200 <xQueueGenericReceive+0x1a8>)
  402128:	4798      	blx	r3
  40212a:	2800      	cmp	r0, #0
  40212c:	d0ef      	beq.n	40210e <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  40212e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402132:	4b34      	ldr	r3, [pc, #208]	; (402204 <xQueueGenericReceive+0x1ac>)
  402134:	601a      	str	r2, [r3, #0]
  402136:	f3bf 8f4f 	dsb	sy
  40213a:	f3bf 8f6f 	isb	sy
  40213e:	e7e6      	b.n	40210e <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  402140:	4b31      	ldr	r3, [pc, #196]	; (402208 <xQueueGenericReceive+0x1b0>)
  402142:	4798      	blx	r3
					return errQUEUE_EMPTY;
  402144:	2000      	movs	r0, #0
  402146:	e7e5      	b.n	402114 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  402148:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40214a:	6860      	ldr	r0, [r4, #4]
  40214c:	4b2f      	ldr	r3, [pc, #188]	; (40220c <xQueueGenericReceive+0x1b4>)
  40214e:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402150:	4b2d      	ldr	r3, [pc, #180]	; (402208 <xQueueGenericReceive+0x1b0>)
  402152:	4798      	blx	r3
  402154:	e030      	b.n	4021b8 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  402156:	4620      	mov	r0, r4
  402158:	4b2d      	ldr	r3, [pc, #180]	; (402210 <xQueueGenericReceive+0x1b8>)
  40215a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40215c:	4b2d      	ldr	r3, [pc, #180]	; (402214 <xQueueGenericReceive+0x1bc>)
  40215e:	4798      	blx	r3
  402160:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402162:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402164:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402166:	2b00      	cmp	r3, #0
  402168:	d1b1      	bne.n	4020ce <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  40216a:	9b01      	ldr	r3, [sp, #4]
  40216c:	2b00      	cmp	r3, #0
  40216e:	d0e7      	beq.n	402140 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402170:	b90e      	cbnz	r6, 402176 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402172:	a802      	add	r0, sp, #8
  402174:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402176:	4b24      	ldr	r3, [pc, #144]	; (402208 <xQueueGenericReceive+0x1b0>)
  402178:	4798      	blx	r3
		vTaskSuspendAll();
  40217a:	4b27      	ldr	r3, [pc, #156]	; (402218 <xQueueGenericReceive+0x1c0>)
  40217c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40217e:	47a8      	blx	r5
  402180:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402182:	f1b3 3fff 	cmp.w	r3, #4294967295
  402186:	d101      	bne.n	40218c <xQueueGenericReceive+0x134>
  402188:	2300      	movs	r3, #0
  40218a:	6463      	str	r3, [r4, #68]	; 0x44
  40218c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40218e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402192:	d101      	bne.n	402198 <xQueueGenericReceive+0x140>
  402194:	2300      	movs	r3, #0
  402196:	64a3      	str	r3, [r4, #72]	; 0x48
  402198:	4b1b      	ldr	r3, [pc, #108]	; (402208 <xQueueGenericReceive+0x1b0>)
  40219a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40219c:	a901      	add	r1, sp, #4
  40219e:	a802      	add	r0, sp, #8
  4021a0:	4b1e      	ldr	r3, [pc, #120]	; (40221c <xQueueGenericReceive+0x1c4>)
  4021a2:	4798      	blx	r3
  4021a4:	b9e8      	cbnz	r0, 4021e2 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  4021a6:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  4021a8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  4021aa:	4b17      	ldr	r3, [pc, #92]	; (402208 <xQueueGenericReceive+0x1b0>)
  4021ac:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4021ae:	2e00      	cmp	r6, #0
  4021b0:	d1d1      	bne.n	402156 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4021b2:	6823      	ldr	r3, [r4, #0]
  4021b4:	2b00      	cmp	r3, #0
  4021b6:	d0c7      	beq.n	402148 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4021b8:	9901      	ldr	r1, [sp, #4]
  4021ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4021be:	4b18      	ldr	r3, [pc, #96]	; (402220 <xQueueGenericReceive+0x1c8>)
  4021c0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4021c2:	4620      	mov	r0, r4
  4021c4:	4b12      	ldr	r3, [pc, #72]	; (402210 <xQueueGenericReceive+0x1b8>)
  4021c6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4021c8:	4b12      	ldr	r3, [pc, #72]	; (402214 <xQueueGenericReceive+0x1bc>)
  4021ca:	4798      	blx	r3
  4021cc:	2800      	cmp	r0, #0
  4021ce:	d1c7      	bne.n	402160 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  4021d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4021d4:	f8c9 3000 	str.w	r3, [r9]
  4021d8:	f3bf 8f4f 	dsb	sy
  4021dc:	f3bf 8f6f 	isb	sy
  4021e0:	e7be      	b.n	402160 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  4021e2:	4620      	mov	r0, r4
  4021e4:	4b0a      	ldr	r3, [pc, #40]	; (402210 <xQueueGenericReceive+0x1b8>)
  4021e6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4021e8:	4b0a      	ldr	r3, [pc, #40]	; (402214 <xQueueGenericReceive+0x1bc>)
  4021ea:	4798      	blx	r3
			return errQUEUE_EMPTY;
  4021ec:	2000      	movs	r0, #0
  4021ee:	e791      	b.n	402114 <xQueueGenericReceive+0xbc>
  4021f0:	00402ce9 	.word	0x00402ce9
  4021f4:	004016f9 	.word	0x004016f9
  4021f8:	00401ab9 	.word	0x00401ab9
  4021fc:	00402e69 	.word	0x00402e69
  402200:	00402b81 	.word	0x00402b81
  402204:	e000ed04 	.word	0xe000ed04
  402208:	00401745 	.word	0x00401745
  40220c:	00402d09 	.word	0x00402d09
  402210:	00401ae1 	.word	0x00401ae1
  402214:	00402765 	.word	0x00402765
  402218:	004025fd 	.word	0x004025fd
  40221c:	00402c49 	.word	0x00402c49
  402220:	00402a7d 	.word	0x00402a7d
  402224:	00402c19 	.word	0x00402c19

00402228 <vQueueAddToRegistry>:
	{
  402228:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  40222a:	4b0b      	ldr	r3, [pc, #44]	; (402258 <vQueueAddToRegistry+0x30>)
  40222c:	681b      	ldr	r3, [r3, #0]
  40222e:	b153      	cbz	r3, 402246 <vQueueAddToRegistry+0x1e>
  402230:	2301      	movs	r3, #1
  402232:	4c09      	ldr	r4, [pc, #36]	; (402258 <vQueueAddToRegistry+0x30>)
  402234:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402238:	b132      	cbz	r2, 402248 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40223a:	3301      	adds	r3, #1
  40223c:	2b08      	cmp	r3, #8
  40223e:	d1f9      	bne.n	402234 <vQueueAddToRegistry+0xc>
	}
  402240:	f85d 4b04 	ldr.w	r4, [sp], #4
  402244:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402246:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402248:	4a03      	ldr	r2, [pc, #12]	; (402258 <vQueueAddToRegistry+0x30>)
  40224a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  40224e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402252:	6058      	str	r0, [r3, #4]
				break;
  402254:	e7f4      	b.n	402240 <vQueueAddToRegistry+0x18>
  402256:	bf00      	nop
  402258:	20400de8 	.word	0x20400de8

0040225c <vQueueWaitForMessageRestricted>:
	{
  40225c:	b570      	push	{r4, r5, r6, lr}
  40225e:	4604      	mov	r4, r0
  402260:	460d      	mov	r5, r1
  402262:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402264:	4b0f      	ldr	r3, [pc, #60]	; (4022a4 <vQueueWaitForMessageRestricted+0x48>)
  402266:	4798      	blx	r3
  402268:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40226a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40226e:	d00b      	beq.n	402288 <vQueueWaitForMessageRestricted+0x2c>
  402270:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402272:	f1b3 3fff 	cmp.w	r3, #4294967295
  402276:	d00a      	beq.n	40228e <vQueueWaitForMessageRestricted+0x32>
  402278:	4b0b      	ldr	r3, [pc, #44]	; (4022a8 <vQueueWaitForMessageRestricted+0x4c>)
  40227a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  40227c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40227e:	b14b      	cbz	r3, 402294 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402280:	4620      	mov	r0, r4
  402282:	4b0a      	ldr	r3, [pc, #40]	; (4022ac <vQueueWaitForMessageRestricted+0x50>)
  402284:	4798      	blx	r3
  402286:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402288:	2300      	movs	r3, #0
  40228a:	6463      	str	r3, [r4, #68]	; 0x44
  40228c:	e7f0      	b.n	402270 <vQueueWaitForMessageRestricted+0x14>
  40228e:	2300      	movs	r3, #0
  402290:	64a3      	str	r3, [r4, #72]	; 0x48
  402292:	e7f1      	b.n	402278 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402294:	4632      	mov	r2, r6
  402296:	4629      	mov	r1, r5
  402298:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40229c:	4b04      	ldr	r3, [pc, #16]	; (4022b0 <vQueueWaitForMessageRestricted+0x54>)
  40229e:	4798      	blx	r3
  4022a0:	e7ee      	b.n	402280 <vQueueWaitForMessageRestricted+0x24>
  4022a2:	bf00      	nop
  4022a4:	004016f9 	.word	0x004016f9
  4022a8:	00401745 	.word	0x00401745
  4022ac:	00401ae1 	.word	0x00401ae1
  4022b0:	00402b01 	.word	0x00402b01

004022b4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4022b4:	4b08      	ldr	r3, [pc, #32]	; (4022d8 <prvResetNextTaskUnblockTime+0x24>)
  4022b6:	681b      	ldr	r3, [r3, #0]
  4022b8:	681b      	ldr	r3, [r3, #0]
  4022ba:	b13b      	cbz	r3, 4022cc <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4022bc:	4b06      	ldr	r3, [pc, #24]	; (4022d8 <prvResetNextTaskUnblockTime+0x24>)
  4022be:	681b      	ldr	r3, [r3, #0]
  4022c0:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  4022c2:	68db      	ldr	r3, [r3, #12]
  4022c4:	685a      	ldr	r2, [r3, #4]
  4022c6:	4b05      	ldr	r3, [pc, #20]	; (4022dc <prvResetNextTaskUnblockTime+0x28>)
  4022c8:	601a      	str	r2, [r3, #0]
  4022ca:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  4022cc:	f04f 32ff 	mov.w	r2, #4294967295
  4022d0:	4b02      	ldr	r3, [pc, #8]	; (4022dc <prvResetNextTaskUnblockTime+0x28>)
  4022d2:	601a      	str	r2, [r3, #0]
  4022d4:	4770      	bx	lr
  4022d6:	bf00      	nop
  4022d8:	20400c74 	.word	0x20400c74
  4022dc:	20400d20 	.word	0x20400d20

004022e0 <prvAddCurrentTaskToDelayedList>:
{
  4022e0:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4022e2:	4b0f      	ldr	r3, [pc, #60]	; (402320 <prvAddCurrentTaskToDelayedList+0x40>)
  4022e4:	681b      	ldr	r3, [r3, #0]
  4022e6:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  4022e8:	4b0e      	ldr	r3, [pc, #56]	; (402324 <prvAddCurrentTaskToDelayedList+0x44>)
  4022ea:	681b      	ldr	r3, [r3, #0]
  4022ec:	4298      	cmp	r0, r3
  4022ee:	d30e      	bcc.n	40230e <prvAddCurrentTaskToDelayedList+0x2e>
  4022f0:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4022f2:	4b0d      	ldr	r3, [pc, #52]	; (402328 <prvAddCurrentTaskToDelayedList+0x48>)
  4022f4:	6818      	ldr	r0, [r3, #0]
  4022f6:	4b0a      	ldr	r3, [pc, #40]	; (402320 <prvAddCurrentTaskToDelayedList+0x40>)
  4022f8:	6819      	ldr	r1, [r3, #0]
  4022fa:	3104      	adds	r1, #4
  4022fc:	4b0b      	ldr	r3, [pc, #44]	; (40232c <prvAddCurrentTaskToDelayedList+0x4c>)
  4022fe:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402300:	4b0b      	ldr	r3, [pc, #44]	; (402330 <prvAddCurrentTaskToDelayedList+0x50>)
  402302:	681b      	ldr	r3, [r3, #0]
  402304:	429c      	cmp	r4, r3
  402306:	d201      	bcs.n	40230c <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402308:	4b09      	ldr	r3, [pc, #36]	; (402330 <prvAddCurrentTaskToDelayedList+0x50>)
  40230a:	601c      	str	r4, [r3, #0]
  40230c:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40230e:	4b09      	ldr	r3, [pc, #36]	; (402334 <prvAddCurrentTaskToDelayedList+0x54>)
  402310:	6818      	ldr	r0, [r3, #0]
  402312:	4b03      	ldr	r3, [pc, #12]	; (402320 <prvAddCurrentTaskToDelayedList+0x40>)
  402314:	6819      	ldr	r1, [r3, #0]
  402316:	3104      	adds	r1, #4
  402318:	4b04      	ldr	r3, [pc, #16]	; (40232c <prvAddCurrentTaskToDelayedList+0x4c>)
  40231a:	4798      	blx	r3
  40231c:	bd10      	pop	{r4, pc}
  40231e:	bf00      	nop
  402320:	20400c70 	.word	0x20400c70
  402324:	20400d68 	.word	0x20400d68
  402328:	20400c74 	.word	0x20400c74
  40232c:	004015e1 	.word	0x004015e1
  402330:	20400d20 	.word	0x20400d20
  402334:	20400c78 	.word	0x20400c78

00402338 <xTaskGenericCreate>:
{
  402338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40233c:	b083      	sub	sp, #12
  40233e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402340:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  402344:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  402346:	b160      	cbz	r0, 402362 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  402348:	2d04      	cmp	r5, #4
  40234a:	d915      	bls.n	402378 <xTaskGenericCreate+0x40>
  40234c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402350:	b672      	cpsid	i
  402352:	f383 8811 	msr	BASEPRI, r3
  402356:	f3bf 8f6f 	isb	sy
  40235a:	f3bf 8f4f 	dsb	sy
  40235e:	b662      	cpsie	i
  402360:	e7fe      	b.n	402360 <xTaskGenericCreate+0x28>
  402362:	f04f 0380 	mov.w	r3, #128	; 0x80
  402366:	b672      	cpsid	i
  402368:	f383 8811 	msr	BASEPRI, r3
  40236c:	f3bf 8f6f 	isb	sy
  402370:	f3bf 8f4f 	dsb	sy
  402374:	b662      	cpsie	i
  402376:	e7fe      	b.n	402376 <xTaskGenericCreate+0x3e>
  402378:	9001      	str	r0, [sp, #4]
  40237a:	4698      	mov	r8, r3
  40237c:	4691      	mov	r9, r2
  40237e:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402380:	b936      	cbnz	r6, 402390 <xTaskGenericCreate+0x58>
  402382:	0090      	lsls	r0, r2, #2
  402384:	4b62      	ldr	r3, [pc, #392]	; (402510 <xTaskGenericCreate+0x1d8>)
  402386:	4798      	blx	r3
		if( pxStack != NULL )
  402388:	4606      	mov	r6, r0
  40238a:	2800      	cmp	r0, #0
  40238c:	f000 809e 	beq.w	4024cc <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402390:	2058      	movs	r0, #88	; 0x58
  402392:	4b5f      	ldr	r3, [pc, #380]	; (402510 <xTaskGenericCreate+0x1d8>)
  402394:	4798      	blx	r3
			if( pxNewTCB != NULL )
  402396:	4604      	mov	r4, r0
  402398:	2800      	cmp	r0, #0
  40239a:	f000 8094 	beq.w	4024c6 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  40239e:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  4023a0:	ea4f 0289 	mov.w	r2, r9, lsl #2
  4023a4:	21a5      	movs	r1, #165	; 0xa5
  4023a6:	4630      	mov	r0, r6
  4023a8:	4b5a      	ldr	r3, [pc, #360]	; (402514 <xTaskGenericCreate+0x1dc>)
  4023aa:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  4023ac:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  4023b0:	444e      	add	r6, r9
  4023b2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4023b4:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  4023b8:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4023bc:	783b      	ldrb	r3, [r7, #0]
  4023be:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  4023c2:	783b      	ldrb	r3, [r7, #0]
  4023c4:	2b00      	cmp	r3, #0
  4023c6:	f040 8084 	bne.w	4024d2 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  4023ca:	2700      	movs	r7, #0
  4023cc:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  4023d0:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  4023d2:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  4023d4:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  4023d6:	f104 0904 	add.w	r9, r4, #4
  4023da:	4648      	mov	r0, r9
  4023dc:	f8df b184 	ldr.w	fp, [pc, #388]	; 402564 <xTaskGenericCreate+0x22c>
  4023e0:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  4023e2:	f104 0018 	add.w	r0, r4, #24
  4023e6:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  4023e8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4023ea:	f1c5 0305 	rsb	r3, r5, #5
  4023ee:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  4023f0:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  4023f2:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  4023f4:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4023f8:	4642      	mov	r2, r8
  4023fa:	9901      	ldr	r1, [sp, #4]
  4023fc:	4630      	mov	r0, r6
  4023fe:	4b46      	ldr	r3, [pc, #280]	; (402518 <xTaskGenericCreate+0x1e0>)
  402400:	4798      	blx	r3
  402402:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402404:	f1ba 0f00 	cmp.w	sl, #0
  402408:	d001      	beq.n	40240e <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  40240a:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  40240e:	4b43      	ldr	r3, [pc, #268]	; (40251c <xTaskGenericCreate+0x1e4>)
  402410:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  402412:	4a43      	ldr	r2, [pc, #268]	; (402520 <xTaskGenericCreate+0x1e8>)
  402414:	6813      	ldr	r3, [r2, #0]
  402416:	3301      	adds	r3, #1
  402418:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  40241a:	4b42      	ldr	r3, [pc, #264]	; (402524 <xTaskGenericCreate+0x1ec>)
  40241c:	681b      	ldr	r3, [r3, #0]
  40241e:	2b00      	cmp	r3, #0
  402420:	d166      	bne.n	4024f0 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  402422:	4b40      	ldr	r3, [pc, #256]	; (402524 <xTaskGenericCreate+0x1ec>)
  402424:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  402426:	6813      	ldr	r3, [r2, #0]
  402428:	2b01      	cmp	r3, #1
  40242a:	d121      	bne.n	402470 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  40242c:	4f3e      	ldr	r7, [pc, #248]	; (402528 <xTaskGenericCreate+0x1f0>)
  40242e:	4638      	mov	r0, r7
  402430:	4e3e      	ldr	r6, [pc, #248]	; (40252c <xTaskGenericCreate+0x1f4>)
  402432:	47b0      	blx	r6
  402434:	f107 0014 	add.w	r0, r7, #20
  402438:	47b0      	blx	r6
  40243a:	f107 0028 	add.w	r0, r7, #40	; 0x28
  40243e:	47b0      	blx	r6
  402440:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  402444:	47b0      	blx	r6
  402446:	f107 0050 	add.w	r0, r7, #80	; 0x50
  40244a:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  40244c:	f8df 8118 	ldr.w	r8, [pc, #280]	; 402568 <xTaskGenericCreate+0x230>
  402450:	4640      	mov	r0, r8
  402452:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  402454:	4f36      	ldr	r7, [pc, #216]	; (402530 <xTaskGenericCreate+0x1f8>)
  402456:	4638      	mov	r0, r7
  402458:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  40245a:	4836      	ldr	r0, [pc, #216]	; (402534 <xTaskGenericCreate+0x1fc>)
  40245c:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  40245e:	4836      	ldr	r0, [pc, #216]	; (402538 <xTaskGenericCreate+0x200>)
  402460:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  402462:	4836      	ldr	r0, [pc, #216]	; (40253c <xTaskGenericCreate+0x204>)
  402464:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  402466:	4b36      	ldr	r3, [pc, #216]	; (402540 <xTaskGenericCreate+0x208>)
  402468:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  40246c:	4b35      	ldr	r3, [pc, #212]	; (402544 <xTaskGenericCreate+0x20c>)
  40246e:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402470:	4a35      	ldr	r2, [pc, #212]	; (402548 <xTaskGenericCreate+0x210>)
  402472:	6813      	ldr	r3, [r2, #0]
  402474:	3301      	adds	r3, #1
  402476:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402478:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  40247a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40247c:	4a33      	ldr	r2, [pc, #204]	; (40254c <xTaskGenericCreate+0x214>)
  40247e:	6811      	ldr	r1, [r2, #0]
  402480:	2301      	movs	r3, #1
  402482:	4083      	lsls	r3, r0
  402484:	430b      	orrs	r3, r1
  402486:	6013      	str	r3, [r2, #0]
  402488:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40248c:	4649      	mov	r1, r9
  40248e:	4b26      	ldr	r3, [pc, #152]	; (402528 <xTaskGenericCreate+0x1f0>)
  402490:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402494:	4b2e      	ldr	r3, [pc, #184]	; (402550 <xTaskGenericCreate+0x218>)
  402496:	4798      	blx	r3
		taskEXIT_CRITICAL();
  402498:	4b2e      	ldr	r3, [pc, #184]	; (402554 <xTaskGenericCreate+0x21c>)
  40249a:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  40249c:	4b2e      	ldr	r3, [pc, #184]	; (402558 <xTaskGenericCreate+0x220>)
  40249e:	681b      	ldr	r3, [r3, #0]
  4024a0:	2b00      	cmp	r3, #0
  4024a2:	d031      	beq.n	402508 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  4024a4:	4b1f      	ldr	r3, [pc, #124]	; (402524 <xTaskGenericCreate+0x1ec>)
  4024a6:	681b      	ldr	r3, [r3, #0]
  4024a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4024aa:	429d      	cmp	r5, r3
  4024ac:	d92e      	bls.n	40250c <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  4024ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4024b2:	4b2a      	ldr	r3, [pc, #168]	; (40255c <xTaskGenericCreate+0x224>)
  4024b4:	601a      	str	r2, [r3, #0]
  4024b6:	f3bf 8f4f 	dsb	sy
  4024ba:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  4024be:	2001      	movs	r0, #1
}
  4024c0:	b003      	add	sp, #12
  4024c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  4024c6:	4630      	mov	r0, r6
  4024c8:	4b25      	ldr	r3, [pc, #148]	; (402560 <xTaskGenericCreate+0x228>)
  4024ca:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4024cc:	f04f 30ff 	mov.w	r0, #4294967295
  4024d0:	e7f6      	b.n	4024c0 <xTaskGenericCreate+0x188>
  4024d2:	463b      	mov	r3, r7
  4024d4:	f104 0234 	add.w	r2, r4, #52	; 0x34
  4024d8:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4024da:	7859      	ldrb	r1, [r3, #1]
  4024dc:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  4024e0:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  4024e4:	2900      	cmp	r1, #0
  4024e6:	f43f af70 	beq.w	4023ca <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4024ea:	42bb      	cmp	r3, r7
  4024ec:	d1f5      	bne.n	4024da <xTaskGenericCreate+0x1a2>
  4024ee:	e76c      	b.n	4023ca <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  4024f0:	4b19      	ldr	r3, [pc, #100]	; (402558 <xTaskGenericCreate+0x220>)
  4024f2:	681b      	ldr	r3, [r3, #0]
  4024f4:	2b00      	cmp	r3, #0
  4024f6:	d1bb      	bne.n	402470 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4024f8:	4b0a      	ldr	r3, [pc, #40]	; (402524 <xTaskGenericCreate+0x1ec>)
  4024fa:	681b      	ldr	r3, [r3, #0]
  4024fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4024fe:	429d      	cmp	r5, r3
  402500:	d3b6      	bcc.n	402470 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  402502:	4b08      	ldr	r3, [pc, #32]	; (402524 <xTaskGenericCreate+0x1ec>)
  402504:	601c      	str	r4, [r3, #0]
  402506:	e7b3      	b.n	402470 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  402508:	2001      	movs	r0, #1
  40250a:	e7d9      	b.n	4024c0 <xTaskGenericCreate+0x188>
  40250c:	2001      	movs	r0, #1
	return xReturn;
  40250e:	e7d7      	b.n	4024c0 <xTaskGenericCreate+0x188>
  402510:	00401955 	.word	0x00401955
  402514:	00404405 	.word	0x00404405
  402518:	004016ad 	.word	0x004016ad
  40251c:	004016f9 	.word	0x004016f9
  402520:	20400ce0 	.word	0x20400ce0
  402524:	20400c70 	.word	0x20400c70
  402528:	20400c7c 	.word	0x20400c7c
  40252c:	004015ad 	.word	0x004015ad
  402530:	20400d0c 	.word	0x20400d0c
  402534:	20400d28 	.word	0x20400d28
  402538:	20400d54 	.word	0x20400d54
  40253c:	20400d40 	.word	0x20400d40
  402540:	20400c74 	.word	0x20400c74
  402544:	20400c78 	.word	0x20400c78
  402548:	20400cec 	.word	0x20400cec
  40254c:	20400cf4 	.word	0x20400cf4
  402550:	004015c9 	.word	0x004015c9
  402554:	00401745 	.word	0x00401745
  402558:	20400d3c 	.word	0x20400d3c
  40255c:	e000ed04 	.word	0xe000ed04
  402560:	00401985 	.word	0x00401985
  402564:	004015c3 	.word	0x004015c3
  402568:	20400cf8 	.word	0x20400cf8

0040256c <vTaskStartScheduler>:
{
  40256c:	b510      	push	{r4, lr}
  40256e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402570:	2300      	movs	r3, #0
  402572:	9303      	str	r3, [sp, #12]
  402574:	9302      	str	r3, [sp, #8]
  402576:	9301      	str	r3, [sp, #4]
  402578:	9300      	str	r3, [sp, #0]
  40257a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40257e:	4917      	ldr	r1, [pc, #92]	; (4025dc <vTaskStartScheduler+0x70>)
  402580:	4817      	ldr	r0, [pc, #92]	; (4025e0 <vTaskStartScheduler+0x74>)
  402582:	4c18      	ldr	r4, [pc, #96]	; (4025e4 <vTaskStartScheduler+0x78>)
  402584:	47a0      	blx	r4
		if( xReturn == pdPASS )
  402586:	2801      	cmp	r0, #1
  402588:	d00b      	beq.n	4025a2 <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  40258a:	bb20      	cbnz	r0, 4025d6 <vTaskStartScheduler+0x6a>
  40258c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402590:	b672      	cpsid	i
  402592:	f383 8811 	msr	BASEPRI, r3
  402596:	f3bf 8f6f 	isb	sy
  40259a:	f3bf 8f4f 	dsb	sy
  40259e:	b662      	cpsie	i
  4025a0:	e7fe      	b.n	4025a0 <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  4025a2:	4b11      	ldr	r3, [pc, #68]	; (4025e8 <vTaskStartScheduler+0x7c>)
  4025a4:	4798      	blx	r3
	if( xReturn == pdPASS )
  4025a6:	2801      	cmp	r0, #1
  4025a8:	d1ef      	bne.n	40258a <vTaskStartScheduler+0x1e>
  4025aa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025ae:	b672      	cpsid	i
  4025b0:	f383 8811 	msr	BASEPRI, r3
  4025b4:	f3bf 8f6f 	isb	sy
  4025b8:	f3bf 8f4f 	dsb	sy
  4025bc:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  4025be:	f04f 32ff 	mov.w	r2, #4294967295
  4025c2:	4b0a      	ldr	r3, [pc, #40]	; (4025ec <vTaskStartScheduler+0x80>)
  4025c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  4025c6:	2201      	movs	r2, #1
  4025c8:	4b09      	ldr	r3, [pc, #36]	; (4025f0 <vTaskStartScheduler+0x84>)
  4025ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  4025cc:	2200      	movs	r2, #0
  4025ce:	4b09      	ldr	r3, [pc, #36]	; (4025f4 <vTaskStartScheduler+0x88>)
  4025d0:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  4025d2:	4b09      	ldr	r3, [pc, #36]	; (4025f8 <vTaskStartScheduler+0x8c>)
  4025d4:	4798      	blx	r3
}
  4025d6:	b004      	add	sp, #16
  4025d8:	bd10      	pop	{r4, pc}
  4025da:	bf00      	nop
  4025dc:	00409540 	.word	0x00409540
  4025e0:	00402915 	.word	0x00402915
  4025e4:	00402339 	.word	0x00402339
  4025e8:	00402f55 	.word	0x00402f55
  4025ec:	20400d20 	.word	0x20400d20
  4025f0:	20400d3c 	.word	0x20400d3c
  4025f4:	20400d68 	.word	0x20400d68
  4025f8:	0040182d 	.word	0x0040182d

004025fc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  4025fc:	4a02      	ldr	r2, [pc, #8]	; (402608 <vTaskSuspendAll+0xc>)
  4025fe:	6813      	ldr	r3, [r2, #0]
  402600:	3301      	adds	r3, #1
  402602:	6013      	str	r3, [r2, #0]
  402604:	4770      	bx	lr
  402606:	bf00      	nop
  402608:	20400ce8 	.word	0x20400ce8

0040260c <xTaskGetTickCount>:
		xTicks = xTickCount;
  40260c:	4b01      	ldr	r3, [pc, #4]	; (402614 <xTaskGetTickCount+0x8>)
  40260e:	6818      	ldr	r0, [r3, #0]
}
  402610:	4770      	bx	lr
  402612:	bf00      	nop
  402614:	20400d68 	.word	0x20400d68

00402618 <xTaskIncrementTick>:
{
  402618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40261c:	4b42      	ldr	r3, [pc, #264]	; (402728 <xTaskIncrementTick+0x110>)
  40261e:	681b      	ldr	r3, [r3, #0]
  402620:	2b00      	cmp	r3, #0
  402622:	d178      	bne.n	402716 <xTaskIncrementTick+0xfe>
		++xTickCount;
  402624:	4b41      	ldr	r3, [pc, #260]	; (40272c <xTaskIncrementTick+0x114>)
  402626:	681a      	ldr	r2, [r3, #0]
  402628:	3201      	adds	r2, #1
  40262a:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  40262c:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  40262e:	b9d6      	cbnz	r6, 402666 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  402630:	4b3f      	ldr	r3, [pc, #252]	; (402730 <xTaskIncrementTick+0x118>)
  402632:	681b      	ldr	r3, [r3, #0]
  402634:	681b      	ldr	r3, [r3, #0]
  402636:	b153      	cbz	r3, 40264e <xTaskIncrementTick+0x36>
  402638:	f04f 0380 	mov.w	r3, #128	; 0x80
  40263c:	b672      	cpsid	i
  40263e:	f383 8811 	msr	BASEPRI, r3
  402642:	f3bf 8f6f 	isb	sy
  402646:	f3bf 8f4f 	dsb	sy
  40264a:	b662      	cpsie	i
  40264c:	e7fe      	b.n	40264c <xTaskIncrementTick+0x34>
  40264e:	4a38      	ldr	r2, [pc, #224]	; (402730 <xTaskIncrementTick+0x118>)
  402650:	6811      	ldr	r1, [r2, #0]
  402652:	4b38      	ldr	r3, [pc, #224]	; (402734 <xTaskIncrementTick+0x11c>)
  402654:	6818      	ldr	r0, [r3, #0]
  402656:	6010      	str	r0, [r2, #0]
  402658:	6019      	str	r1, [r3, #0]
  40265a:	4a37      	ldr	r2, [pc, #220]	; (402738 <xTaskIncrementTick+0x120>)
  40265c:	6813      	ldr	r3, [r2, #0]
  40265e:	3301      	adds	r3, #1
  402660:	6013      	str	r3, [r2, #0]
  402662:	4b36      	ldr	r3, [pc, #216]	; (40273c <xTaskIncrementTick+0x124>)
  402664:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  402666:	4b36      	ldr	r3, [pc, #216]	; (402740 <xTaskIncrementTick+0x128>)
  402668:	681b      	ldr	r3, [r3, #0]
  40266a:	429e      	cmp	r6, r3
  40266c:	d218      	bcs.n	4026a0 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  40266e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402670:	4b34      	ldr	r3, [pc, #208]	; (402744 <xTaskIncrementTick+0x12c>)
  402672:	681b      	ldr	r3, [r3, #0]
  402674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402676:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40267a:	4a33      	ldr	r2, [pc, #204]	; (402748 <xTaskIncrementTick+0x130>)
  40267c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  402680:	2b02      	cmp	r3, #2
  402682:	bf28      	it	cs
  402684:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  402686:	4b31      	ldr	r3, [pc, #196]	; (40274c <xTaskIncrementTick+0x134>)
  402688:	681b      	ldr	r3, [r3, #0]
  40268a:	b90b      	cbnz	r3, 402690 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  40268c:	4b30      	ldr	r3, [pc, #192]	; (402750 <xTaskIncrementTick+0x138>)
  40268e:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  402690:	4b30      	ldr	r3, [pc, #192]	; (402754 <xTaskIncrementTick+0x13c>)
  402692:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402694:	2b00      	cmp	r3, #0
}
  402696:	bf0c      	ite	eq
  402698:	4620      	moveq	r0, r4
  40269a:	2001      	movne	r0, #1
  40269c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4026a0:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4026a2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 402730 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4026a6:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402760 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  4026aa:	4f2b      	ldr	r7, [pc, #172]	; (402758 <xTaskIncrementTick+0x140>)
  4026ac:	e01f      	b.n	4026ee <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  4026ae:	f04f 32ff 	mov.w	r2, #4294967295
  4026b2:	4b23      	ldr	r3, [pc, #140]	; (402740 <xTaskIncrementTick+0x128>)
  4026b4:	601a      	str	r2, [r3, #0]
						break;
  4026b6:	e7db      	b.n	402670 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  4026b8:	4a21      	ldr	r2, [pc, #132]	; (402740 <xTaskIncrementTick+0x128>)
  4026ba:	6013      	str	r3, [r2, #0]
							break;
  4026bc:	e7d8      	b.n	402670 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4026be:	f105 0018 	add.w	r0, r5, #24
  4026c2:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  4026c4:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4026c6:	683a      	ldr	r2, [r7, #0]
  4026c8:	2301      	movs	r3, #1
  4026ca:	4083      	lsls	r3, r0
  4026cc:	4313      	orrs	r3, r2
  4026ce:	603b      	str	r3, [r7, #0]
  4026d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4026d4:	4651      	mov	r1, sl
  4026d6:	4b1c      	ldr	r3, [pc, #112]	; (402748 <xTaskIncrementTick+0x130>)
  4026d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4026dc:	4b1f      	ldr	r3, [pc, #124]	; (40275c <xTaskIncrementTick+0x144>)
  4026de:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4026e0:	4b18      	ldr	r3, [pc, #96]	; (402744 <xTaskIncrementTick+0x12c>)
  4026e2:	681b      	ldr	r3, [r3, #0]
  4026e4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  4026e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  4026e8:	429a      	cmp	r2, r3
  4026ea:	bf28      	it	cs
  4026ec:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4026ee:	f8d9 3000 	ldr.w	r3, [r9]
  4026f2:	681b      	ldr	r3, [r3, #0]
  4026f4:	2b00      	cmp	r3, #0
  4026f6:	d0da      	beq.n	4026ae <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4026f8:	f8d9 3000 	ldr.w	r3, [r9]
  4026fc:	68db      	ldr	r3, [r3, #12]
  4026fe:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402700:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  402702:	429e      	cmp	r6, r3
  402704:	d3d8      	bcc.n	4026b8 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402706:	f105 0a04 	add.w	sl, r5, #4
  40270a:	4650      	mov	r0, sl
  40270c:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40270e:	6aab      	ldr	r3, [r5, #40]	; 0x28
  402710:	2b00      	cmp	r3, #0
  402712:	d1d4      	bne.n	4026be <xTaskIncrementTick+0xa6>
  402714:	e7d6      	b.n	4026c4 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  402716:	4a0d      	ldr	r2, [pc, #52]	; (40274c <xTaskIncrementTick+0x134>)
  402718:	6813      	ldr	r3, [r2, #0]
  40271a:	3301      	adds	r3, #1
  40271c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  40271e:	4b0c      	ldr	r3, [pc, #48]	; (402750 <xTaskIncrementTick+0x138>)
  402720:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  402722:	2400      	movs	r4, #0
  402724:	e7b4      	b.n	402690 <xTaskIncrementTick+0x78>
  402726:	bf00      	nop
  402728:	20400ce8 	.word	0x20400ce8
  40272c:	20400d68 	.word	0x20400d68
  402730:	20400c74 	.word	0x20400c74
  402734:	20400c78 	.word	0x20400c78
  402738:	20400d24 	.word	0x20400d24
  40273c:	004022b5 	.word	0x004022b5
  402740:	20400d20 	.word	0x20400d20
  402744:	20400c70 	.word	0x20400c70
  402748:	20400c7c 	.word	0x20400c7c
  40274c:	20400ce4 	.word	0x20400ce4
  402750:	00403595 	.word	0x00403595
  402754:	20400d6c 	.word	0x20400d6c
  402758:	20400cf4 	.word	0x20400cf4
  40275c:	004015c9 	.word	0x004015c9
  402760:	00401615 	.word	0x00401615

00402764 <xTaskResumeAll>:
{
  402764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  402768:	4b38      	ldr	r3, [pc, #224]	; (40284c <xTaskResumeAll+0xe8>)
  40276a:	681b      	ldr	r3, [r3, #0]
  40276c:	b953      	cbnz	r3, 402784 <xTaskResumeAll+0x20>
  40276e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402772:	b672      	cpsid	i
  402774:	f383 8811 	msr	BASEPRI, r3
  402778:	f3bf 8f6f 	isb	sy
  40277c:	f3bf 8f4f 	dsb	sy
  402780:	b662      	cpsie	i
  402782:	e7fe      	b.n	402782 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402784:	4b32      	ldr	r3, [pc, #200]	; (402850 <xTaskResumeAll+0xec>)
  402786:	4798      	blx	r3
		--uxSchedulerSuspended;
  402788:	4b30      	ldr	r3, [pc, #192]	; (40284c <xTaskResumeAll+0xe8>)
  40278a:	681a      	ldr	r2, [r3, #0]
  40278c:	3a01      	subs	r2, #1
  40278e:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402790:	681b      	ldr	r3, [r3, #0]
  402792:	2b00      	cmp	r3, #0
  402794:	d155      	bne.n	402842 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  402796:	4b2f      	ldr	r3, [pc, #188]	; (402854 <xTaskResumeAll+0xf0>)
  402798:	681b      	ldr	r3, [r3, #0]
  40279a:	2b00      	cmp	r3, #0
  40279c:	d132      	bne.n	402804 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  40279e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4027a0:	4b2d      	ldr	r3, [pc, #180]	; (402858 <xTaskResumeAll+0xf4>)
  4027a2:	4798      	blx	r3
}
  4027a4:	4620      	mov	r0, r4
  4027a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4027aa:	68fb      	ldr	r3, [r7, #12]
  4027ac:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4027ae:	f104 0018 	add.w	r0, r4, #24
  4027b2:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4027b4:	f104 0804 	add.w	r8, r4, #4
  4027b8:	4640      	mov	r0, r8
  4027ba:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  4027bc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4027be:	682a      	ldr	r2, [r5, #0]
  4027c0:	2301      	movs	r3, #1
  4027c2:	4083      	lsls	r3, r0
  4027c4:	4313      	orrs	r3, r2
  4027c6:	602b      	str	r3, [r5, #0]
  4027c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4027cc:	4641      	mov	r1, r8
  4027ce:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  4027d2:	4b22      	ldr	r3, [pc, #136]	; (40285c <xTaskResumeAll+0xf8>)
  4027d4:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4027d6:	4b22      	ldr	r3, [pc, #136]	; (402860 <xTaskResumeAll+0xfc>)
  4027d8:	681b      	ldr	r3, [r3, #0]
  4027da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4027dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4027de:	429a      	cmp	r2, r3
  4027e0:	d20c      	bcs.n	4027fc <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4027e2:	683b      	ldr	r3, [r7, #0]
  4027e4:	2b00      	cmp	r3, #0
  4027e6:	d1e0      	bne.n	4027aa <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  4027e8:	4b1e      	ldr	r3, [pc, #120]	; (402864 <xTaskResumeAll+0x100>)
  4027ea:	681b      	ldr	r3, [r3, #0]
  4027ec:	b1db      	cbz	r3, 402826 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4027ee:	4b1d      	ldr	r3, [pc, #116]	; (402864 <xTaskResumeAll+0x100>)
  4027f0:	681b      	ldr	r3, [r3, #0]
  4027f2:	b1c3      	cbz	r3, 402826 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4027f4:	4e1c      	ldr	r6, [pc, #112]	; (402868 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  4027f6:	4d1d      	ldr	r5, [pc, #116]	; (40286c <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  4027f8:	4c1a      	ldr	r4, [pc, #104]	; (402864 <xTaskResumeAll+0x100>)
  4027fa:	e00e      	b.n	40281a <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  4027fc:	2201      	movs	r2, #1
  4027fe:	4b1b      	ldr	r3, [pc, #108]	; (40286c <xTaskResumeAll+0x108>)
  402800:	601a      	str	r2, [r3, #0]
  402802:	e7ee      	b.n	4027e2 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402804:	4f1a      	ldr	r7, [pc, #104]	; (402870 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402806:	4e1b      	ldr	r6, [pc, #108]	; (402874 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  402808:	4d1b      	ldr	r5, [pc, #108]	; (402878 <xTaskResumeAll+0x114>)
  40280a:	f8df 9074 	ldr.w	r9, [pc, #116]	; 402880 <xTaskResumeAll+0x11c>
  40280e:	e7e8      	b.n	4027e2 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  402810:	6823      	ldr	r3, [r4, #0]
  402812:	3b01      	subs	r3, #1
  402814:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402816:	6823      	ldr	r3, [r4, #0]
  402818:	b12b      	cbz	r3, 402826 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40281a:	47b0      	blx	r6
  40281c:	2800      	cmp	r0, #0
  40281e:	d0f7      	beq.n	402810 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  402820:	2301      	movs	r3, #1
  402822:	602b      	str	r3, [r5, #0]
  402824:	e7f4      	b.n	402810 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  402826:	4b11      	ldr	r3, [pc, #68]	; (40286c <xTaskResumeAll+0x108>)
  402828:	681b      	ldr	r3, [r3, #0]
  40282a:	2b01      	cmp	r3, #1
  40282c:	d10b      	bne.n	402846 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  40282e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402832:	4b12      	ldr	r3, [pc, #72]	; (40287c <xTaskResumeAll+0x118>)
  402834:	601a      	str	r2, [r3, #0]
  402836:	f3bf 8f4f 	dsb	sy
  40283a:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  40283e:	2401      	movs	r4, #1
  402840:	e7ae      	b.n	4027a0 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  402842:	2400      	movs	r4, #0
  402844:	e7ac      	b.n	4027a0 <xTaskResumeAll+0x3c>
  402846:	2400      	movs	r4, #0
  402848:	e7aa      	b.n	4027a0 <xTaskResumeAll+0x3c>
  40284a:	bf00      	nop
  40284c:	20400ce8 	.word	0x20400ce8
  402850:	004016f9 	.word	0x004016f9
  402854:	20400ce0 	.word	0x20400ce0
  402858:	00401745 	.word	0x00401745
  40285c:	004015c9 	.word	0x004015c9
  402860:	20400c70 	.word	0x20400c70
  402864:	20400ce4 	.word	0x20400ce4
  402868:	00402619 	.word	0x00402619
  40286c:	20400d6c 	.word	0x20400d6c
  402870:	20400d28 	.word	0x20400d28
  402874:	00401615 	.word	0x00401615
  402878:	20400cf4 	.word	0x20400cf4
  40287c:	e000ed04 	.word	0xe000ed04
  402880:	20400c7c 	.word	0x20400c7c

00402884 <vTaskDelay>:
	{
  402884:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  402886:	2800      	cmp	r0, #0
  402888:	d029      	beq.n	4028de <vTaskDelay+0x5a>
  40288a:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  40288c:	4b18      	ldr	r3, [pc, #96]	; (4028f0 <vTaskDelay+0x6c>)
  40288e:	681b      	ldr	r3, [r3, #0]
  402890:	b153      	cbz	r3, 4028a8 <vTaskDelay+0x24>
  402892:	f04f 0380 	mov.w	r3, #128	; 0x80
  402896:	b672      	cpsid	i
  402898:	f383 8811 	msr	BASEPRI, r3
  40289c:	f3bf 8f6f 	isb	sy
  4028a0:	f3bf 8f4f 	dsb	sy
  4028a4:	b662      	cpsie	i
  4028a6:	e7fe      	b.n	4028a6 <vTaskDelay+0x22>
			vTaskSuspendAll();
  4028a8:	4b12      	ldr	r3, [pc, #72]	; (4028f4 <vTaskDelay+0x70>)
  4028aa:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  4028ac:	4b12      	ldr	r3, [pc, #72]	; (4028f8 <vTaskDelay+0x74>)
  4028ae:	681b      	ldr	r3, [r3, #0]
  4028b0:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4028b2:	4b12      	ldr	r3, [pc, #72]	; (4028fc <vTaskDelay+0x78>)
  4028b4:	6818      	ldr	r0, [r3, #0]
  4028b6:	3004      	adds	r0, #4
  4028b8:	4b11      	ldr	r3, [pc, #68]	; (402900 <vTaskDelay+0x7c>)
  4028ba:	4798      	blx	r3
  4028bc:	b948      	cbnz	r0, 4028d2 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4028be:	4b0f      	ldr	r3, [pc, #60]	; (4028fc <vTaskDelay+0x78>)
  4028c0:	681a      	ldr	r2, [r3, #0]
  4028c2:	4910      	ldr	r1, [pc, #64]	; (402904 <vTaskDelay+0x80>)
  4028c4:	680b      	ldr	r3, [r1, #0]
  4028c6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4028c8:	2201      	movs	r2, #1
  4028ca:	4082      	lsls	r2, r0
  4028cc:	ea23 0302 	bic.w	r3, r3, r2
  4028d0:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4028d2:	4620      	mov	r0, r4
  4028d4:	4b0c      	ldr	r3, [pc, #48]	; (402908 <vTaskDelay+0x84>)
  4028d6:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  4028d8:	4b0c      	ldr	r3, [pc, #48]	; (40290c <vTaskDelay+0x88>)
  4028da:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  4028dc:	b938      	cbnz	r0, 4028ee <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  4028de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4028e2:	4b0b      	ldr	r3, [pc, #44]	; (402910 <vTaskDelay+0x8c>)
  4028e4:	601a      	str	r2, [r3, #0]
  4028e6:	f3bf 8f4f 	dsb	sy
  4028ea:	f3bf 8f6f 	isb	sy
  4028ee:	bd10      	pop	{r4, pc}
  4028f0:	20400ce8 	.word	0x20400ce8
  4028f4:	004025fd 	.word	0x004025fd
  4028f8:	20400d68 	.word	0x20400d68
  4028fc:	20400c70 	.word	0x20400c70
  402900:	00401615 	.word	0x00401615
  402904:	20400cf4 	.word	0x20400cf4
  402908:	004022e1 	.word	0x004022e1
  40290c:	00402765 	.word	0x00402765
  402910:	e000ed04 	.word	0xe000ed04

00402914 <prvIdleTask>:
{
  402914:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  402916:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4029a0 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40291a:	4e19      	ldr	r6, [pc, #100]	; (402980 <prvIdleTask+0x6c>)
				taskYIELD();
  40291c:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4029a4 <prvIdleTask+0x90>
  402920:	e02a      	b.n	402978 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  402922:	4b18      	ldr	r3, [pc, #96]	; (402984 <prvIdleTask+0x70>)
  402924:	681b      	ldr	r3, [r3, #0]
  402926:	2b01      	cmp	r3, #1
  402928:	d81e      	bhi.n	402968 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40292a:	682b      	ldr	r3, [r5, #0]
  40292c:	2b00      	cmp	r3, #0
  40292e:	d0f8      	beq.n	402922 <prvIdleTask+0xe>
			vTaskSuspendAll();
  402930:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402932:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  402934:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  402936:	2c00      	cmp	r4, #0
  402938:	d0f7      	beq.n	40292a <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  40293a:	4b13      	ldr	r3, [pc, #76]	; (402988 <prvIdleTask+0x74>)
  40293c:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  40293e:	68f3      	ldr	r3, [r6, #12]
  402940:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402942:	1d20      	adds	r0, r4, #4
  402944:	4b11      	ldr	r3, [pc, #68]	; (40298c <prvIdleTask+0x78>)
  402946:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402948:	4a11      	ldr	r2, [pc, #68]	; (402990 <prvIdleTask+0x7c>)
  40294a:	6813      	ldr	r3, [r2, #0]
  40294c:	3b01      	subs	r3, #1
  40294e:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402950:	682b      	ldr	r3, [r5, #0]
  402952:	3b01      	subs	r3, #1
  402954:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  402956:	4b0f      	ldr	r3, [pc, #60]	; (402994 <prvIdleTask+0x80>)
  402958:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  40295a:	6b20      	ldr	r0, [r4, #48]	; 0x30
  40295c:	f8df a048 	ldr.w	sl, [pc, #72]	; 4029a8 <prvIdleTask+0x94>
  402960:	47d0      	blx	sl
		vPortFree( pxTCB );
  402962:	4620      	mov	r0, r4
  402964:	47d0      	blx	sl
  402966:	e7e0      	b.n	40292a <prvIdleTask+0x16>
				taskYIELD();
  402968:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40296c:	f8c9 3000 	str.w	r3, [r9]
  402970:	f3bf 8f4f 	dsb	sy
  402974:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402978:	4d07      	ldr	r5, [pc, #28]	; (402998 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  40297a:	4f08      	ldr	r7, [pc, #32]	; (40299c <prvIdleTask+0x88>)
  40297c:	e7d5      	b.n	40292a <prvIdleTask+0x16>
  40297e:	bf00      	nop
  402980:	20400d54 	.word	0x20400d54
  402984:	20400c7c 	.word	0x20400c7c
  402988:	004016f9 	.word	0x004016f9
  40298c:	00401615 	.word	0x00401615
  402990:	20400ce0 	.word	0x20400ce0
  402994:	00401745 	.word	0x00401745
  402998:	20400cf0 	.word	0x20400cf0
  40299c:	00402765 	.word	0x00402765
  4029a0:	004025fd 	.word	0x004025fd
  4029a4:	e000ed04 	.word	0xe000ed04
  4029a8:	00401985 	.word	0x00401985

004029ac <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  4029ac:	4b2d      	ldr	r3, [pc, #180]	; (402a64 <vTaskSwitchContext+0xb8>)
  4029ae:	681b      	ldr	r3, [r3, #0]
  4029b0:	2b00      	cmp	r3, #0
  4029b2:	d12c      	bne.n	402a0e <vTaskSwitchContext+0x62>
{
  4029b4:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  4029b6:	2200      	movs	r2, #0
  4029b8:	4b2b      	ldr	r3, [pc, #172]	; (402a68 <vTaskSwitchContext+0xbc>)
  4029ba:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  4029bc:	4b2b      	ldr	r3, [pc, #172]	; (402a6c <vTaskSwitchContext+0xc0>)
  4029be:	681b      	ldr	r3, [r3, #0]
  4029c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4029c2:	681a      	ldr	r2, [r3, #0]
  4029c4:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4029c8:	d103      	bne.n	4029d2 <vTaskSwitchContext+0x26>
  4029ca:	685a      	ldr	r2, [r3, #4]
  4029cc:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4029d0:	d021      	beq.n	402a16 <vTaskSwitchContext+0x6a>
  4029d2:	4b26      	ldr	r3, [pc, #152]	; (402a6c <vTaskSwitchContext+0xc0>)
  4029d4:	6818      	ldr	r0, [r3, #0]
  4029d6:	6819      	ldr	r1, [r3, #0]
  4029d8:	3134      	adds	r1, #52	; 0x34
  4029da:	4b25      	ldr	r3, [pc, #148]	; (402a70 <vTaskSwitchContext+0xc4>)
  4029dc:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4029de:	4b25      	ldr	r3, [pc, #148]	; (402a74 <vTaskSwitchContext+0xc8>)
  4029e0:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  4029e2:	fab3 f383 	clz	r3, r3
  4029e6:	b2db      	uxtb	r3, r3
  4029e8:	f1c3 031f 	rsb	r3, r3, #31
  4029ec:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4029f0:	4a21      	ldr	r2, [pc, #132]	; (402a78 <vTaskSwitchContext+0xcc>)
  4029f2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4029f6:	b9ba      	cbnz	r2, 402a28 <vTaskSwitchContext+0x7c>
	__asm volatile
  4029f8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029fc:	b672      	cpsid	i
  4029fe:	f383 8811 	msr	BASEPRI, r3
  402a02:	f3bf 8f6f 	isb	sy
  402a06:	f3bf 8f4f 	dsb	sy
  402a0a:	b662      	cpsie	i
  402a0c:	e7fe      	b.n	402a0c <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  402a0e:	2201      	movs	r2, #1
  402a10:	4b15      	ldr	r3, [pc, #84]	; (402a68 <vTaskSwitchContext+0xbc>)
  402a12:	601a      	str	r2, [r3, #0]
  402a14:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  402a16:	689a      	ldr	r2, [r3, #8]
  402a18:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402a1c:	d1d9      	bne.n	4029d2 <vTaskSwitchContext+0x26>
  402a1e:	68db      	ldr	r3, [r3, #12]
  402a20:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  402a24:	d1d5      	bne.n	4029d2 <vTaskSwitchContext+0x26>
  402a26:	e7da      	b.n	4029de <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402a28:	4a13      	ldr	r2, [pc, #76]	; (402a78 <vTaskSwitchContext+0xcc>)
  402a2a:	0099      	lsls	r1, r3, #2
  402a2c:	18c8      	adds	r0, r1, r3
  402a2e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  402a32:	6844      	ldr	r4, [r0, #4]
  402a34:	6864      	ldr	r4, [r4, #4]
  402a36:	6044      	str	r4, [r0, #4]
  402a38:	4419      	add	r1, r3
  402a3a:	4602      	mov	r2, r0
  402a3c:	3208      	adds	r2, #8
  402a3e:	4294      	cmp	r4, r2
  402a40:	d009      	beq.n	402a56 <vTaskSwitchContext+0xaa>
  402a42:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402a46:	4a0c      	ldr	r2, [pc, #48]	; (402a78 <vTaskSwitchContext+0xcc>)
  402a48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402a4c:	685b      	ldr	r3, [r3, #4]
  402a4e:	68da      	ldr	r2, [r3, #12]
  402a50:	4b06      	ldr	r3, [pc, #24]	; (402a6c <vTaskSwitchContext+0xc0>)
  402a52:	601a      	str	r2, [r3, #0]
  402a54:	bd10      	pop	{r4, pc}
  402a56:	6860      	ldr	r0, [r4, #4]
  402a58:	4a07      	ldr	r2, [pc, #28]	; (402a78 <vTaskSwitchContext+0xcc>)
  402a5a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  402a5e:	6050      	str	r0, [r2, #4]
  402a60:	e7ef      	b.n	402a42 <vTaskSwitchContext+0x96>
  402a62:	bf00      	nop
  402a64:	20400ce8 	.word	0x20400ce8
  402a68:	20400d6c 	.word	0x20400d6c
  402a6c:	20400c70 	.word	0x20400c70
  402a70:	0040357d 	.word	0x0040357d
  402a74:	20400cf4 	.word	0x20400cf4
  402a78:	20400c7c 	.word	0x20400c7c

00402a7c <vTaskPlaceOnEventList>:
{
  402a7c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  402a7e:	b1e0      	cbz	r0, 402aba <vTaskPlaceOnEventList+0x3e>
  402a80:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402a82:	4d17      	ldr	r5, [pc, #92]	; (402ae0 <vTaskPlaceOnEventList+0x64>)
  402a84:	6829      	ldr	r1, [r5, #0]
  402a86:	3118      	adds	r1, #24
  402a88:	4b16      	ldr	r3, [pc, #88]	; (402ae4 <vTaskPlaceOnEventList+0x68>)
  402a8a:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402a8c:	6828      	ldr	r0, [r5, #0]
  402a8e:	3004      	adds	r0, #4
  402a90:	4b15      	ldr	r3, [pc, #84]	; (402ae8 <vTaskPlaceOnEventList+0x6c>)
  402a92:	4798      	blx	r3
  402a94:	b940      	cbnz	r0, 402aa8 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402a96:	682a      	ldr	r2, [r5, #0]
  402a98:	4914      	ldr	r1, [pc, #80]	; (402aec <vTaskPlaceOnEventList+0x70>)
  402a9a:	680b      	ldr	r3, [r1, #0]
  402a9c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402a9e:	2201      	movs	r2, #1
  402aa0:	4082      	lsls	r2, r0
  402aa2:	ea23 0302 	bic.w	r3, r3, r2
  402aa6:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402aa8:	f1b4 3fff 	cmp.w	r4, #4294967295
  402aac:	d010      	beq.n	402ad0 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402aae:	4b10      	ldr	r3, [pc, #64]	; (402af0 <vTaskPlaceOnEventList+0x74>)
  402ab0:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402ab2:	4420      	add	r0, r4
  402ab4:	4b0f      	ldr	r3, [pc, #60]	; (402af4 <vTaskPlaceOnEventList+0x78>)
  402ab6:	4798      	blx	r3
  402ab8:	bd38      	pop	{r3, r4, r5, pc}
  402aba:	f04f 0380 	mov.w	r3, #128	; 0x80
  402abe:	b672      	cpsid	i
  402ac0:	f383 8811 	msr	BASEPRI, r3
  402ac4:	f3bf 8f6f 	isb	sy
  402ac8:	f3bf 8f4f 	dsb	sy
  402acc:	b662      	cpsie	i
  402ace:	e7fe      	b.n	402ace <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402ad0:	4b03      	ldr	r3, [pc, #12]	; (402ae0 <vTaskPlaceOnEventList+0x64>)
  402ad2:	6819      	ldr	r1, [r3, #0]
  402ad4:	3104      	adds	r1, #4
  402ad6:	4808      	ldr	r0, [pc, #32]	; (402af8 <vTaskPlaceOnEventList+0x7c>)
  402ad8:	4b08      	ldr	r3, [pc, #32]	; (402afc <vTaskPlaceOnEventList+0x80>)
  402ada:	4798      	blx	r3
  402adc:	bd38      	pop	{r3, r4, r5, pc}
  402ade:	bf00      	nop
  402ae0:	20400c70 	.word	0x20400c70
  402ae4:	004015e1 	.word	0x004015e1
  402ae8:	00401615 	.word	0x00401615
  402aec:	20400cf4 	.word	0x20400cf4
  402af0:	20400d68 	.word	0x20400d68
  402af4:	004022e1 	.word	0x004022e1
  402af8:	20400d40 	.word	0x20400d40
  402afc:	004015c9 	.word	0x004015c9

00402b00 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402b00:	b1e8      	cbz	r0, 402b3e <vTaskPlaceOnEventListRestricted+0x3e>
	{
  402b02:	b570      	push	{r4, r5, r6, lr}
  402b04:	4615      	mov	r5, r2
  402b06:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402b08:	4e16      	ldr	r6, [pc, #88]	; (402b64 <vTaskPlaceOnEventListRestricted+0x64>)
  402b0a:	6831      	ldr	r1, [r6, #0]
  402b0c:	3118      	adds	r1, #24
  402b0e:	4b16      	ldr	r3, [pc, #88]	; (402b68 <vTaskPlaceOnEventListRestricted+0x68>)
  402b10:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402b12:	6830      	ldr	r0, [r6, #0]
  402b14:	3004      	adds	r0, #4
  402b16:	4b15      	ldr	r3, [pc, #84]	; (402b6c <vTaskPlaceOnEventListRestricted+0x6c>)
  402b18:	4798      	blx	r3
  402b1a:	b940      	cbnz	r0, 402b2e <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402b1c:	6832      	ldr	r2, [r6, #0]
  402b1e:	4914      	ldr	r1, [pc, #80]	; (402b70 <vTaskPlaceOnEventListRestricted+0x70>)
  402b20:	680b      	ldr	r3, [r1, #0]
  402b22:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402b24:	2201      	movs	r2, #1
  402b26:	4082      	lsls	r2, r0
  402b28:	ea23 0302 	bic.w	r3, r3, r2
  402b2c:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  402b2e:	2d01      	cmp	r5, #1
  402b30:	d010      	beq.n	402b54 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  402b32:	4b10      	ldr	r3, [pc, #64]	; (402b74 <vTaskPlaceOnEventListRestricted+0x74>)
  402b34:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402b36:	4420      	add	r0, r4
  402b38:	4b0f      	ldr	r3, [pc, #60]	; (402b78 <vTaskPlaceOnEventListRestricted+0x78>)
  402b3a:	4798      	blx	r3
  402b3c:	bd70      	pop	{r4, r5, r6, pc}
  402b3e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b42:	b672      	cpsid	i
  402b44:	f383 8811 	msr	BASEPRI, r3
  402b48:	f3bf 8f6f 	isb	sy
  402b4c:	f3bf 8f4f 	dsb	sy
  402b50:	b662      	cpsie	i
  402b52:	e7fe      	b.n	402b52 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402b54:	4b03      	ldr	r3, [pc, #12]	; (402b64 <vTaskPlaceOnEventListRestricted+0x64>)
  402b56:	6819      	ldr	r1, [r3, #0]
  402b58:	3104      	adds	r1, #4
  402b5a:	4808      	ldr	r0, [pc, #32]	; (402b7c <vTaskPlaceOnEventListRestricted+0x7c>)
  402b5c:	4b02      	ldr	r3, [pc, #8]	; (402b68 <vTaskPlaceOnEventListRestricted+0x68>)
  402b5e:	4798      	blx	r3
  402b60:	bd70      	pop	{r4, r5, r6, pc}
  402b62:	bf00      	nop
  402b64:	20400c70 	.word	0x20400c70
  402b68:	004015c9 	.word	0x004015c9
  402b6c:	00401615 	.word	0x00401615
  402b70:	20400cf4 	.word	0x20400cf4
  402b74:	20400d68 	.word	0x20400d68
  402b78:	004022e1 	.word	0x004022e1
  402b7c:	20400d40 	.word	0x20400d40

00402b80 <xTaskRemoveFromEventList>:
{
  402b80:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402b82:	68c3      	ldr	r3, [r0, #12]
  402b84:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402b86:	b324      	cbz	r4, 402bd2 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402b88:	f104 0518 	add.w	r5, r4, #24
  402b8c:	4628      	mov	r0, r5
  402b8e:	4b1a      	ldr	r3, [pc, #104]	; (402bf8 <xTaskRemoveFromEventList+0x78>)
  402b90:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402b92:	4b1a      	ldr	r3, [pc, #104]	; (402bfc <xTaskRemoveFromEventList+0x7c>)
  402b94:	681b      	ldr	r3, [r3, #0]
  402b96:	bb3b      	cbnz	r3, 402be8 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402b98:	1d25      	adds	r5, r4, #4
  402b9a:	4628      	mov	r0, r5
  402b9c:	4b16      	ldr	r3, [pc, #88]	; (402bf8 <xTaskRemoveFromEventList+0x78>)
  402b9e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402ba0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402ba2:	4a17      	ldr	r2, [pc, #92]	; (402c00 <xTaskRemoveFromEventList+0x80>)
  402ba4:	6811      	ldr	r1, [r2, #0]
  402ba6:	2301      	movs	r3, #1
  402ba8:	4083      	lsls	r3, r0
  402baa:	430b      	orrs	r3, r1
  402bac:	6013      	str	r3, [r2, #0]
  402bae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402bb2:	4629      	mov	r1, r5
  402bb4:	4b13      	ldr	r3, [pc, #76]	; (402c04 <xTaskRemoveFromEventList+0x84>)
  402bb6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402bba:	4b13      	ldr	r3, [pc, #76]	; (402c08 <xTaskRemoveFromEventList+0x88>)
  402bbc:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402bbe:	4b13      	ldr	r3, [pc, #76]	; (402c0c <xTaskRemoveFromEventList+0x8c>)
  402bc0:	681b      	ldr	r3, [r3, #0]
  402bc2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402bc6:	429a      	cmp	r2, r3
  402bc8:	d913      	bls.n	402bf2 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402bca:	2001      	movs	r0, #1
  402bcc:	4b10      	ldr	r3, [pc, #64]	; (402c10 <xTaskRemoveFromEventList+0x90>)
  402bce:	6018      	str	r0, [r3, #0]
  402bd0:	bd38      	pop	{r3, r4, r5, pc}
  402bd2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bd6:	b672      	cpsid	i
  402bd8:	f383 8811 	msr	BASEPRI, r3
  402bdc:	f3bf 8f6f 	isb	sy
  402be0:	f3bf 8f4f 	dsb	sy
  402be4:	b662      	cpsie	i
  402be6:	e7fe      	b.n	402be6 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402be8:	4629      	mov	r1, r5
  402bea:	480a      	ldr	r0, [pc, #40]	; (402c14 <xTaskRemoveFromEventList+0x94>)
  402bec:	4b06      	ldr	r3, [pc, #24]	; (402c08 <xTaskRemoveFromEventList+0x88>)
  402bee:	4798      	blx	r3
  402bf0:	e7e5      	b.n	402bbe <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  402bf2:	2000      	movs	r0, #0
}
  402bf4:	bd38      	pop	{r3, r4, r5, pc}
  402bf6:	bf00      	nop
  402bf8:	00401615 	.word	0x00401615
  402bfc:	20400ce8 	.word	0x20400ce8
  402c00:	20400cf4 	.word	0x20400cf4
  402c04:	20400c7c 	.word	0x20400c7c
  402c08:	004015c9 	.word	0x004015c9
  402c0c:	20400c70 	.word	0x20400c70
  402c10:	20400d6c 	.word	0x20400d6c
  402c14:	20400d28 	.word	0x20400d28

00402c18 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  402c18:	b130      	cbz	r0, 402c28 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402c1a:	4a09      	ldr	r2, [pc, #36]	; (402c40 <vTaskSetTimeOutState+0x28>)
  402c1c:	6812      	ldr	r2, [r2, #0]
  402c1e:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402c20:	4a08      	ldr	r2, [pc, #32]	; (402c44 <vTaskSetTimeOutState+0x2c>)
  402c22:	6812      	ldr	r2, [r2, #0]
  402c24:	6042      	str	r2, [r0, #4]
  402c26:	4770      	bx	lr
  402c28:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c2c:	b672      	cpsid	i
  402c2e:	f383 8811 	msr	BASEPRI, r3
  402c32:	f3bf 8f6f 	isb	sy
  402c36:	f3bf 8f4f 	dsb	sy
  402c3a:	b662      	cpsie	i
  402c3c:	e7fe      	b.n	402c3c <vTaskSetTimeOutState+0x24>
  402c3e:	bf00      	nop
  402c40:	20400d24 	.word	0x20400d24
  402c44:	20400d68 	.word	0x20400d68

00402c48 <xTaskCheckForTimeOut>:
{
  402c48:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402c4a:	b1c0      	cbz	r0, 402c7e <xTaskCheckForTimeOut+0x36>
  402c4c:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402c4e:	b309      	cbz	r1, 402c94 <xTaskCheckForTimeOut+0x4c>
  402c50:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402c52:	4b1d      	ldr	r3, [pc, #116]	; (402cc8 <xTaskCheckForTimeOut+0x80>)
  402c54:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402c56:	4b1d      	ldr	r3, [pc, #116]	; (402ccc <xTaskCheckForTimeOut+0x84>)
  402c58:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402c5a:	682b      	ldr	r3, [r5, #0]
  402c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c60:	d02e      	beq.n	402cc0 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402c62:	491b      	ldr	r1, [pc, #108]	; (402cd0 <xTaskCheckForTimeOut+0x88>)
  402c64:	6809      	ldr	r1, [r1, #0]
  402c66:	6820      	ldr	r0, [r4, #0]
  402c68:	4288      	cmp	r0, r1
  402c6a:	d002      	beq.n	402c72 <xTaskCheckForTimeOut+0x2a>
  402c6c:	6861      	ldr	r1, [r4, #4]
  402c6e:	428a      	cmp	r2, r1
  402c70:	d228      	bcs.n	402cc4 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402c72:	6861      	ldr	r1, [r4, #4]
  402c74:	1a50      	subs	r0, r2, r1
  402c76:	4283      	cmp	r3, r0
  402c78:	d817      	bhi.n	402caa <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  402c7a:	2401      	movs	r4, #1
  402c7c:	e01c      	b.n	402cb8 <xTaskCheckForTimeOut+0x70>
  402c7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c82:	b672      	cpsid	i
  402c84:	f383 8811 	msr	BASEPRI, r3
  402c88:	f3bf 8f6f 	isb	sy
  402c8c:	f3bf 8f4f 	dsb	sy
  402c90:	b662      	cpsie	i
  402c92:	e7fe      	b.n	402c92 <xTaskCheckForTimeOut+0x4a>
  402c94:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c98:	b672      	cpsid	i
  402c9a:	f383 8811 	msr	BASEPRI, r3
  402c9e:	f3bf 8f6f 	isb	sy
  402ca2:	f3bf 8f4f 	dsb	sy
  402ca6:	b662      	cpsie	i
  402ca8:	e7fe      	b.n	402ca8 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402caa:	1a9b      	subs	r3, r3, r2
  402cac:	440b      	add	r3, r1
  402cae:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402cb0:	4620      	mov	r0, r4
  402cb2:	4b08      	ldr	r3, [pc, #32]	; (402cd4 <xTaskCheckForTimeOut+0x8c>)
  402cb4:	4798      	blx	r3
			xReturn = pdFALSE;
  402cb6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402cb8:	4b07      	ldr	r3, [pc, #28]	; (402cd8 <xTaskCheckForTimeOut+0x90>)
  402cba:	4798      	blx	r3
}
  402cbc:	4620      	mov	r0, r4
  402cbe:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402cc0:	2400      	movs	r4, #0
  402cc2:	e7f9      	b.n	402cb8 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402cc4:	2401      	movs	r4, #1
  402cc6:	e7f7      	b.n	402cb8 <xTaskCheckForTimeOut+0x70>
  402cc8:	004016f9 	.word	0x004016f9
  402ccc:	20400d68 	.word	0x20400d68
  402cd0:	20400d24 	.word	0x20400d24
  402cd4:	00402c19 	.word	0x00402c19
  402cd8:	00401745 	.word	0x00401745

00402cdc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402cdc:	2201      	movs	r2, #1
  402cde:	4b01      	ldr	r3, [pc, #4]	; (402ce4 <vTaskMissedYield+0x8>)
  402ce0:	601a      	str	r2, [r3, #0]
  402ce2:	4770      	bx	lr
  402ce4:	20400d6c 	.word	0x20400d6c

00402ce8 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402ce8:	4b05      	ldr	r3, [pc, #20]	; (402d00 <xTaskGetSchedulerState+0x18>)
  402cea:	681b      	ldr	r3, [r3, #0]
  402cec:	b133      	cbz	r3, 402cfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402cee:	4b05      	ldr	r3, [pc, #20]	; (402d04 <xTaskGetSchedulerState+0x1c>)
  402cf0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402cf2:	2b00      	cmp	r3, #0
  402cf4:	bf0c      	ite	eq
  402cf6:	2002      	moveq	r0, #2
  402cf8:	2000      	movne	r0, #0
  402cfa:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402cfc:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  402cfe:	4770      	bx	lr
  402d00:	20400d3c 	.word	0x20400d3c
  402d04:	20400ce8 	.word	0x20400ce8

00402d08 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402d08:	2800      	cmp	r0, #0
  402d0a:	d044      	beq.n	402d96 <vTaskPriorityInherit+0x8e>
	{
  402d0c:	b538      	push	{r3, r4, r5, lr}
  402d0e:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402d10:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402d12:	4921      	ldr	r1, [pc, #132]	; (402d98 <vTaskPriorityInherit+0x90>)
  402d14:	6809      	ldr	r1, [r1, #0]
  402d16:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402d18:	428a      	cmp	r2, r1
  402d1a:	d214      	bcs.n	402d46 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402d1c:	6981      	ldr	r1, [r0, #24]
  402d1e:	2900      	cmp	r1, #0
  402d20:	db05      	blt.n	402d2e <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402d22:	491d      	ldr	r1, [pc, #116]	; (402d98 <vTaskPriorityInherit+0x90>)
  402d24:	6809      	ldr	r1, [r1, #0]
  402d26:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402d28:	f1c1 0105 	rsb	r1, r1, #5
  402d2c:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402d2e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402d32:	491a      	ldr	r1, [pc, #104]	; (402d9c <vTaskPriorityInherit+0x94>)
  402d34:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402d38:	6961      	ldr	r1, [r4, #20]
  402d3a:	4291      	cmp	r1, r2
  402d3c:	d004      	beq.n	402d48 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402d3e:	4a16      	ldr	r2, [pc, #88]	; (402d98 <vTaskPriorityInherit+0x90>)
  402d40:	6812      	ldr	r2, [r2, #0]
  402d42:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402d44:	62e2      	str	r2, [r4, #44]	; 0x2c
  402d46:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402d48:	1d25      	adds	r5, r4, #4
  402d4a:	4628      	mov	r0, r5
  402d4c:	4b14      	ldr	r3, [pc, #80]	; (402da0 <vTaskPriorityInherit+0x98>)
  402d4e:	4798      	blx	r3
  402d50:	b970      	cbnz	r0, 402d70 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402d52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402d54:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402d58:	4a10      	ldr	r2, [pc, #64]	; (402d9c <vTaskPriorityInherit+0x94>)
  402d5a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402d5e:	b93a      	cbnz	r2, 402d70 <vTaskPriorityInherit+0x68>
  402d60:	4810      	ldr	r0, [pc, #64]	; (402da4 <vTaskPriorityInherit+0x9c>)
  402d62:	6802      	ldr	r2, [r0, #0]
  402d64:	2101      	movs	r1, #1
  402d66:	fa01 f303 	lsl.w	r3, r1, r3
  402d6a:	ea22 0303 	bic.w	r3, r2, r3
  402d6e:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402d70:	4b09      	ldr	r3, [pc, #36]	; (402d98 <vTaskPriorityInherit+0x90>)
  402d72:	681b      	ldr	r3, [r3, #0]
  402d74:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402d76:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  402d78:	4a0a      	ldr	r2, [pc, #40]	; (402da4 <vTaskPriorityInherit+0x9c>)
  402d7a:	6811      	ldr	r1, [r2, #0]
  402d7c:	2301      	movs	r3, #1
  402d7e:	4083      	lsls	r3, r0
  402d80:	430b      	orrs	r3, r1
  402d82:	6013      	str	r3, [r2, #0]
  402d84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402d88:	4629      	mov	r1, r5
  402d8a:	4b04      	ldr	r3, [pc, #16]	; (402d9c <vTaskPriorityInherit+0x94>)
  402d8c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402d90:	4b05      	ldr	r3, [pc, #20]	; (402da8 <vTaskPriorityInherit+0xa0>)
  402d92:	4798      	blx	r3
  402d94:	bd38      	pop	{r3, r4, r5, pc}
  402d96:	4770      	bx	lr
  402d98:	20400c70 	.word	0x20400c70
  402d9c:	20400c7c 	.word	0x20400c7c
  402da0:	00401615 	.word	0x00401615
  402da4:	20400cf4 	.word	0x20400cf4
  402da8:	004015c9 	.word	0x004015c9

00402dac <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402dac:	2800      	cmp	r0, #0
  402dae:	d04d      	beq.n	402e4c <xTaskPriorityDisinherit+0xa0>
	{
  402db0:	b538      	push	{r3, r4, r5, lr}
  402db2:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402db4:	4a27      	ldr	r2, [pc, #156]	; (402e54 <xTaskPriorityDisinherit+0xa8>)
  402db6:	6812      	ldr	r2, [r2, #0]
  402db8:	4290      	cmp	r0, r2
  402dba:	d00a      	beq.n	402dd2 <xTaskPriorityDisinherit+0x26>
  402dbc:	f04f 0380 	mov.w	r3, #128	; 0x80
  402dc0:	b672      	cpsid	i
  402dc2:	f383 8811 	msr	BASEPRI, r3
  402dc6:	f3bf 8f6f 	isb	sy
  402dca:	f3bf 8f4f 	dsb	sy
  402dce:	b662      	cpsie	i
  402dd0:	e7fe      	b.n	402dd0 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402dd2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402dd4:	b952      	cbnz	r2, 402dec <xTaskPriorityDisinherit+0x40>
  402dd6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402dda:	b672      	cpsid	i
  402ddc:	f383 8811 	msr	BASEPRI, r3
  402de0:	f3bf 8f6f 	isb	sy
  402de4:	f3bf 8f4f 	dsb	sy
  402de8:	b662      	cpsie	i
  402dea:	e7fe      	b.n	402dea <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  402dec:	3a01      	subs	r2, #1
  402dee:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402df0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402df2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402df4:	4288      	cmp	r0, r1
  402df6:	d02b      	beq.n	402e50 <xTaskPriorityDisinherit+0xa4>
  402df8:	bb52      	cbnz	r2, 402e50 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402dfa:	1d25      	adds	r5, r4, #4
  402dfc:	4628      	mov	r0, r5
  402dfe:	4b16      	ldr	r3, [pc, #88]	; (402e58 <xTaskPriorityDisinherit+0xac>)
  402e00:	4798      	blx	r3
  402e02:	b968      	cbnz	r0, 402e20 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402e04:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402e06:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402e0a:	4b14      	ldr	r3, [pc, #80]	; (402e5c <xTaskPriorityDisinherit+0xb0>)
  402e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402e10:	b933      	cbnz	r3, 402e20 <xTaskPriorityDisinherit+0x74>
  402e12:	4813      	ldr	r0, [pc, #76]	; (402e60 <xTaskPriorityDisinherit+0xb4>)
  402e14:	6803      	ldr	r3, [r0, #0]
  402e16:	2201      	movs	r2, #1
  402e18:	408a      	lsls	r2, r1
  402e1a:	ea23 0302 	bic.w	r3, r3, r2
  402e1e:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402e20:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402e22:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402e24:	f1c0 0305 	rsb	r3, r0, #5
  402e28:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  402e2a:	4a0d      	ldr	r2, [pc, #52]	; (402e60 <xTaskPriorityDisinherit+0xb4>)
  402e2c:	6811      	ldr	r1, [r2, #0]
  402e2e:	2401      	movs	r4, #1
  402e30:	fa04 f300 	lsl.w	r3, r4, r0
  402e34:	430b      	orrs	r3, r1
  402e36:	6013      	str	r3, [r2, #0]
  402e38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402e3c:	4629      	mov	r1, r5
  402e3e:	4b07      	ldr	r3, [pc, #28]	; (402e5c <xTaskPriorityDisinherit+0xb0>)
  402e40:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402e44:	4b07      	ldr	r3, [pc, #28]	; (402e64 <xTaskPriorityDisinherit+0xb8>)
  402e46:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  402e48:	4620      	mov	r0, r4
  402e4a:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  402e4c:	2000      	movs	r0, #0
  402e4e:	4770      	bx	lr
  402e50:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402e52:	bd38      	pop	{r3, r4, r5, pc}
  402e54:	20400c70 	.word	0x20400c70
  402e58:	00401615 	.word	0x00401615
  402e5c:	20400c7c 	.word	0x20400c7c
  402e60:	20400cf4 	.word	0x20400cf4
  402e64:	004015c9 	.word	0x004015c9

00402e68 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  402e68:	4b05      	ldr	r3, [pc, #20]	; (402e80 <pvTaskIncrementMutexHeldCount+0x18>)
  402e6a:	681b      	ldr	r3, [r3, #0]
  402e6c:	b123      	cbz	r3, 402e78 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  402e6e:	4b04      	ldr	r3, [pc, #16]	; (402e80 <pvTaskIncrementMutexHeldCount+0x18>)
  402e70:	681a      	ldr	r2, [r3, #0]
  402e72:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  402e74:	3301      	adds	r3, #1
  402e76:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  402e78:	4b01      	ldr	r3, [pc, #4]	; (402e80 <pvTaskIncrementMutexHeldCount+0x18>)
  402e7a:	6818      	ldr	r0, [r3, #0]
	}
  402e7c:	4770      	bx	lr
  402e7e:	bf00      	nop
  402e80:	20400c70 	.word	0x20400c70

00402e84 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402e84:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402e86:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402e88:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  402e8a:	4291      	cmp	r1, r2
  402e8c:	d80c      	bhi.n	402ea8 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  402e8e:	1ad2      	subs	r2, r2, r3
  402e90:	6983      	ldr	r3, [r0, #24]
  402e92:	429a      	cmp	r2, r3
  402e94:	d301      	bcc.n	402e9a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402e96:	2001      	movs	r0, #1
  402e98:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402e9a:	1d01      	adds	r1, r0, #4
  402e9c:	4b09      	ldr	r3, [pc, #36]	; (402ec4 <prvInsertTimerInActiveList+0x40>)
  402e9e:	6818      	ldr	r0, [r3, #0]
  402ea0:	4b09      	ldr	r3, [pc, #36]	; (402ec8 <prvInsertTimerInActiveList+0x44>)
  402ea2:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402ea4:	2000      	movs	r0, #0
  402ea6:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402ea8:	429a      	cmp	r2, r3
  402eaa:	d203      	bcs.n	402eb4 <prvInsertTimerInActiveList+0x30>
  402eac:	4299      	cmp	r1, r3
  402eae:	d301      	bcc.n	402eb4 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402eb0:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402eb2:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402eb4:	1d01      	adds	r1, r0, #4
  402eb6:	4b05      	ldr	r3, [pc, #20]	; (402ecc <prvInsertTimerInActiveList+0x48>)
  402eb8:	6818      	ldr	r0, [r3, #0]
  402eba:	4b03      	ldr	r3, [pc, #12]	; (402ec8 <prvInsertTimerInActiveList+0x44>)
  402ebc:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402ebe:	2000      	movs	r0, #0
  402ec0:	bd08      	pop	{r3, pc}
  402ec2:	bf00      	nop
  402ec4:	20400d74 	.word	0x20400d74
  402ec8:	004015e1 	.word	0x004015e1
  402ecc:	20400d70 	.word	0x20400d70

00402ed0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402ed0:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402ed2:	4b15      	ldr	r3, [pc, #84]	; (402f28 <prvCheckForValidListAndQueue+0x58>)
  402ed4:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402ed6:	4b15      	ldr	r3, [pc, #84]	; (402f2c <prvCheckForValidListAndQueue+0x5c>)
  402ed8:	681b      	ldr	r3, [r3, #0]
  402eda:	b113      	cbz	r3, 402ee2 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402edc:	4b14      	ldr	r3, [pc, #80]	; (402f30 <prvCheckForValidListAndQueue+0x60>)
  402ede:	4798      	blx	r3
  402ee0:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402ee2:	4d14      	ldr	r5, [pc, #80]	; (402f34 <prvCheckForValidListAndQueue+0x64>)
  402ee4:	4628      	mov	r0, r5
  402ee6:	4e14      	ldr	r6, [pc, #80]	; (402f38 <prvCheckForValidListAndQueue+0x68>)
  402ee8:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402eea:	4c14      	ldr	r4, [pc, #80]	; (402f3c <prvCheckForValidListAndQueue+0x6c>)
  402eec:	4620      	mov	r0, r4
  402eee:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402ef0:	4b13      	ldr	r3, [pc, #76]	; (402f40 <prvCheckForValidListAndQueue+0x70>)
  402ef2:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402ef4:	4b13      	ldr	r3, [pc, #76]	; (402f44 <prvCheckForValidListAndQueue+0x74>)
  402ef6:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402ef8:	2200      	movs	r2, #0
  402efa:	2110      	movs	r1, #16
  402efc:	2005      	movs	r0, #5
  402efe:	4b12      	ldr	r3, [pc, #72]	; (402f48 <prvCheckForValidListAndQueue+0x78>)
  402f00:	4798      	blx	r3
  402f02:	4b0a      	ldr	r3, [pc, #40]	; (402f2c <prvCheckForValidListAndQueue+0x5c>)
  402f04:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  402f06:	b118      	cbz	r0, 402f10 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  402f08:	4910      	ldr	r1, [pc, #64]	; (402f4c <prvCheckForValidListAndQueue+0x7c>)
  402f0a:	4b11      	ldr	r3, [pc, #68]	; (402f50 <prvCheckForValidListAndQueue+0x80>)
  402f0c:	4798      	blx	r3
  402f0e:	e7e5      	b.n	402edc <prvCheckForValidListAndQueue+0xc>
  402f10:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f14:	b672      	cpsid	i
  402f16:	f383 8811 	msr	BASEPRI, r3
  402f1a:	f3bf 8f6f 	isb	sy
  402f1e:	f3bf 8f4f 	dsb	sy
  402f22:	b662      	cpsie	i
  402f24:	e7fe      	b.n	402f24 <prvCheckForValidListAndQueue+0x54>
  402f26:	bf00      	nop
  402f28:	004016f9 	.word	0x004016f9
  402f2c:	20400da4 	.word	0x20400da4
  402f30:	00401745 	.word	0x00401745
  402f34:	20400d78 	.word	0x20400d78
  402f38:	004015ad 	.word	0x004015ad
  402f3c:	20400d8c 	.word	0x20400d8c
  402f40:	20400d70 	.word	0x20400d70
  402f44:	20400d74 	.word	0x20400d74
  402f48:	00401c19 	.word	0x00401c19
  402f4c:	00409548 	.word	0x00409548
  402f50:	00402229 	.word	0x00402229

00402f54 <xTimerCreateTimerTask>:
{
  402f54:	b510      	push	{r4, lr}
  402f56:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  402f58:	4b0f      	ldr	r3, [pc, #60]	; (402f98 <xTimerCreateTimerTask+0x44>)
  402f5a:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402f5c:	4b0f      	ldr	r3, [pc, #60]	; (402f9c <xTimerCreateTimerTask+0x48>)
  402f5e:	681b      	ldr	r3, [r3, #0]
  402f60:	b173      	cbz	r3, 402f80 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402f62:	2300      	movs	r3, #0
  402f64:	9303      	str	r3, [sp, #12]
  402f66:	9302      	str	r3, [sp, #8]
  402f68:	9301      	str	r3, [sp, #4]
  402f6a:	2204      	movs	r2, #4
  402f6c:	9200      	str	r2, [sp, #0]
  402f6e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402f72:	490b      	ldr	r1, [pc, #44]	; (402fa0 <xTimerCreateTimerTask+0x4c>)
  402f74:	480b      	ldr	r0, [pc, #44]	; (402fa4 <xTimerCreateTimerTask+0x50>)
  402f76:	4c0c      	ldr	r4, [pc, #48]	; (402fa8 <xTimerCreateTimerTask+0x54>)
  402f78:	47a0      	blx	r4
	configASSERT( xReturn );
  402f7a:	b108      	cbz	r0, 402f80 <xTimerCreateTimerTask+0x2c>
}
  402f7c:	b004      	add	sp, #16
  402f7e:	bd10      	pop	{r4, pc}
  402f80:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f84:	b672      	cpsid	i
  402f86:	f383 8811 	msr	BASEPRI, r3
  402f8a:	f3bf 8f6f 	isb	sy
  402f8e:	f3bf 8f4f 	dsb	sy
  402f92:	b662      	cpsie	i
  402f94:	e7fe      	b.n	402f94 <xTimerCreateTimerTask+0x40>
  402f96:	bf00      	nop
  402f98:	00402ed1 	.word	0x00402ed1
  402f9c:	20400da4 	.word	0x20400da4
  402fa0:	00409550 	.word	0x00409550
  402fa4:	004030d5 	.word	0x004030d5
  402fa8:	00402339 	.word	0x00402339

00402fac <xTimerGenericCommand>:
	configASSERT( xTimer );
  402fac:	b1d8      	cbz	r0, 402fe6 <xTimerGenericCommand+0x3a>
{
  402fae:	b530      	push	{r4, r5, lr}
  402fb0:	b085      	sub	sp, #20
  402fb2:	4615      	mov	r5, r2
  402fb4:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  402fb6:	4a15      	ldr	r2, [pc, #84]	; (40300c <xTimerGenericCommand+0x60>)
  402fb8:	6810      	ldr	r0, [r2, #0]
  402fba:	b320      	cbz	r0, 403006 <xTimerGenericCommand+0x5a>
  402fbc:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  402fbe:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402fc0:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402fc2:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402fc4:	2905      	cmp	r1, #5
  402fc6:	dc19      	bgt.n	402ffc <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402fc8:	4b11      	ldr	r3, [pc, #68]	; (403010 <xTimerGenericCommand+0x64>)
  402fca:	4798      	blx	r3
  402fcc:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402fce:	f04f 0300 	mov.w	r3, #0
  402fd2:	bf0c      	ite	eq
  402fd4:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402fd6:	461a      	movne	r2, r3
  402fd8:	4669      	mov	r1, sp
  402fda:	480c      	ldr	r0, [pc, #48]	; (40300c <xTimerGenericCommand+0x60>)
  402fdc:	6800      	ldr	r0, [r0, #0]
  402fde:	4c0d      	ldr	r4, [pc, #52]	; (403014 <xTimerGenericCommand+0x68>)
  402fe0:	47a0      	blx	r4
}
  402fe2:	b005      	add	sp, #20
  402fe4:	bd30      	pop	{r4, r5, pc}
  402fe6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402fea:	b672      	cpsid	i
  402fec:	f383 8811 	msr	BASEPRI, r3
  402ff0:	f3bf 8f6f 	isb	sy
  402ff4:	f3bf 8f4f 	dsb	sy
  402ff8:	b662      	cpsie	i
  402ffa:	e7fe      	b.n	402ffa <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402ffc:	2300      	movs	r3, #0
  402ffe:	4669      	mov	r1, sp
  403000:	4c05      	ldr	r4, [pc, #20]	; (403018 <xTimerGenericCommand+0x6c>)
  403002:	47a0      	blx	r4
  403004:	e7ed      	b.n	402fe2 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  403006:	2000      	movs	r0, #0
	return xReturn;
  403008:	e7eb      	b.n	402fe2 <xTimerGenericCommand+0x36>
  40300a:	bf00      	nop
  40300c:	20400da4 	.word	0x20400da4
  403010:	00402ce9 	.word	0x00402ce9
  403014:	00401c95 	.word	0x00401c95
  403018:	00401e79 	.word	0x00401e79

0040301c <prvSampleTimeNow>:
{
  40301c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403020:	b082      	sub	sp, #8
  403022:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  403024:	4b24      	ldr	r3, [pc, #144]	; (4030b8 <prvSampleTimeNow+0x9c>)
  403026:	4798      	blx	r3
  403028:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  40302a:	4b24      	ldr	r3, [pc, #144]	; (4030bc <prvSampleTimeNow+0xa0>)
  40302c:	681b      	ldr	r3, [r3, #0]
  40302e:	4298      	cmp	r0, r3
  403030:	d31b      	bcc.n	40306a <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  403032:	2300      	movs	r3, #0
  403034:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  403038:	4b20      	ldr	r3, [pc, #128]	; (4030bc <prvSampleTimeNow+0xa0>)
  40303a:	601f      	str	r7, [r3, #0]
}
  40303c:	4638      	mov	r0, r7
  40303e:	b002      	add	sp, #8
  403040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403044:	2100      	movs	r1, #0
  403046:	9100      	str	r1, [sp, #0]
  403048:	460b      	mov	r3, r1
  40304a:	4652      	mov	r2, sl
  40304c:	4620      	mov	r0, r4
  40304e:	4c1c      	ldr	r4, [pc, #112]	; (4030c0 <prvSampleTimeNow+0xa4>)
  403050:	47a0      	blx	r4
				configASSERT( xResult );
  403052:	b960      	cbnz	r0, 40306e <prvSampleTimeNow+0x52>
  403054:	f04f 0380 	mov.w	r3, #128	; 0x80
  403058:	b672      	cpsid	i
  40305a:	f383 8811 	msr	BASEPRI, r3
  40305e:	f3bf 8f6f 	isb	sy
  403062:	f3bf 8f4f 	dsb	sy
  403066:	b662      	cpsie	i
  403068:	e7fe      	b.n	403068 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40306a:	4d16      	ldr	r5, [pc, #88]	; (4030c4 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40306c:	4e16      	ldr	r6, [pc, #88]	; (4030c8 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40306e:	682b      	ldr	r3, [r5, #0]
  403070:	681a      	ldr	r2, [r3, #0]
  403072:	b1c2      	cbz	r2, 4030a6 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403074:	68db      	ldr	r3, [r3, #12]
  403076:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40307a:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40307c:	f104 0904 	add.w	r9, r4, #4
  403080:	4648      	mov	r0, r9
  403082:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403084:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403086:	4620      	mov	r0, r4
  403088:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40308a:	69e3      	ldr	r3, [r4, #28]
  40308c:	2b01      	cmp	r3, #1
  40308e:	d1ee      	bne.n	40306e <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403090:	69a3      	ldr	r3, [r4, #24]
  403092:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403094:	459a      	cmp	sl, r3
  403096:	d2d5      	bcs.n	403044 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403098:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40309a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40309c:	4649      	mov	r1, r9
  40309e:	6828      	ldr	r0, [r5, #0]
  4030a0:	4b0a      	ldr	r3, [pc, #40]	; (4030cc <prvSampleTimeNow+0xb0>)
  4030a2:	4798      	blx	r3
  4030a4:	e7e3      	b.n	40306e <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  4030a6:	4a0a      	ldr	r2, [pc, #40]	; (4030d0 <prvSampleTimeNow+0xb4>)
  4030a8:	6810      	ldr	r0, [r2, #0]
  4030aa:	4906      	ldr	r1, [pc, #24]	; (4030c4 <prvSampleTimeNow+0xa8>)
  4030ac:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  4030ae:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  4030b0:	2301      	movs	r3, #1
  4030b2:	f8c8 3000 	str.w	r3, [r8]
  4030b6:	e7bf      	b.n	403038 <prvSampleTimeNow+0x1c>
  4030b8:	0040260d 	.word	0x0040260d
  4030bc:	20400da0 	.word	0x20400da0
  4030c0:	00402fad 	.word	0x00402fad
  4030c4:	20400d70 	.word	0x20400d70
  4030c8:	00401615 	.word	0x00401615
  4030cc:	004015e1 	.word	0x004015e1
  4030d0:	20400d74 	.word	0x20400d74

004030d4 <prvTimerTask>:
{
  4030d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4030d8:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4030da:	4e75      	ldr	r6, [pc, #468]	; (4032b0 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  4030dc:	4f75      	ldr	r7, [pc, #468]	; (4032b4 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  4030de:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4032dc <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4030e2:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 4032e0 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4030e6:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  4030e8:	681a      	ldr	r2, [r3, #0]
  4030ea:	2a00      	cmp	r2, #0
  4030ec:	f000 80ce 	beq.w	40328c <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4030f0:	68db      	ldr	r3, [r3, #12]
  4030f2:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  4030f4:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4030f6:	a804      	add	r0, sp, #16
  4030f8:	4b6f      	ldr	r3, [pc, #444]	; (4032b8 <prvTimerTask+0x1e4>)
  4030fa:	4798      	blx	r3
  4030fc:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4030fe:	9b04      	ldr	r3, [sp, #16]
  403100:	2b00      	cmp	r3, #0
  403102:	d144      	bne.n	40318e <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403104:	42a0      	cmp	r0, r4
  403106:	d212      	bcs.n	40312e <prvTimerTask+0x5a>
  403108:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40310a:	1b61      	subs	r1, r4, r5
  40310c:	4b6b      	ldr	r3, [pc, #428]	; (4032bc <prvTimerTask+0x1e8>)
  40310e:	6818      	ldr	r0, [r3, #0]
  403110:	4b6b      	ldr	r3, [pc, #428]	; (4032c0 <prvTimerTask+0x1ec>)
  403112:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403114:	4b6b      	ldr	r3, [pc, #428]	; (4032c4 <prvTimerTask+0x1f0>)
  403116:	4798      	blx	r3
  403118:	2800      	cmp	r0, #0
  40311a:	d13a      	bne.n	403192 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  40311c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403120:	f8c9 3000 	str.w	r3, [r9]
  403124:	f3bf 8f4f 	dsb	sy
  403128:	f3bf 8f6f 	isb	sy
  40312c:	e031      	b.n	403192 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  40312e:	4b65      	ldr	r3, [pc, #404]	; (4032c4 <prvTimerTask+0x1f0>)
  403130:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403132:	6833      	ldr	r3, [r6, #0]
  403134:	68db      	ldr	r3, [r3, #12]
  403136:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40313a:	f10a 0004 	add.w	r0, sl, #4
  40313e:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403140:	f8da 301c 	ldr.w	r3, [sl, #28]
  403144:	2b01      	cmp	r3, #1
  403146:	d004      	beq.n	403152 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403148:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  40314c:	4650      	mov	r0, sl
  40314e:	4798      	blx	r3
  403150:	e01f      	b.n	403192 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403152:	f8da 1018 	ldr.w	r1, [sl, #24]
  403156:	4623      	mov	r3, r4
  403158:	462a      	mov	r2, r5
  40315a:	4421      	add	r1, r4
  40315c:	4650      	mov	r0, sl
  40315e:	4d5a      	ldr	r5, [pc, #360]	; (4032c8 <prvTimerTask+0x1f4>)
  403160:	47a8      	blx	r5
  403162:	2801      	cmp	r0, #1
  403164:	d1f0      	bne.n	403148 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403166:	2100      	movs	r1, #0
  403168:	9100      	str	r1, [sp, #0]
  40316a:	460b      	mov	r3, r1
  40316c:	4622      	mov	r2, r4
  40316e:	4650      	mov	r0, sl
  403170:	4c56      	ldr	r4, [pc, #344]	; (4032cc <prvTimerTask+0x1f8>)
  403172:	47a0      	blx	r4
			configASSERT( xResult );
  403174:	2800      	cmp	r0, #0
  403176:	d1e7      	bne.n	403148 <prvTimerTask+0x74>
  403178:	f04f 0380 	mov.w	r3, #128	; 0x80
  40317c:	b672      	cpsid	i
  40317e:	f383 8811 	msr	BASEPRI, r3
  403182:	f3bf 8f6f 	isb	sy
  403186:	f3bf 8f4f 	dsb	sy
  40318a:	b662      	cpsie	i
  40318c:	e7fe      	b.n	40318c <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  40318e:	4b4d      	ldr	r3, [pc, #308]	; (4032c4 <prvTimerTask+0x1f0>)
  403190:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403192:	4d4a      	ldr	r5, [pc, #296]	; (4032bc <prvTimerTask+0x1e8>)
  403194:	4c4e      	ldr	r4, [pc, #312]	; (4032d0 <prvTimerTask+0x1fc>)
  403196:	e006      	b.n	4031a6 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403198:	9907      	ldr	r1, [sp, #28]
  40319a:	9806      	ldr	r0, [sp, #24]
  40319c:	9b05      	ldr	r3, [sp, #20]
  40319e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  4031a0:	9b04      	ldr	r3, [sp, #16]
  4031a2:	2b00      	cmp	r3, #0
  4031a4:	da09      	bge.n	4031ba <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  4031a6:	2300      	movs	r3, #0
  4031a8:	461a      	mov	r2, r3
  4031aa:	a904      	add	r1, sp, #16
  4031ac:	6828      	ldr	r0, [r5, #0]
  4031ae:	47a0      	blx	r4
  4031b0:	2800      	cmp	r0, #0
  4031b2:	d098      	beq.n	4030e6 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  4031b4:	9b04      	ldr	r3, [sp, #16]
  4031b6:	2b00      	cmp	r3, #0
  4031b8:	dbee      	blt.n	403198 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4031ba:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4031be:	f8da 3014 	ldr.w	r3, [sl, #20]
  4031c2:	b113      	cbz	r3, 4031ca <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4031c4:	f10a 0004 	add.w	r0, sl, #4
  4031c8:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4031ca:	a803      	add	r0, sp, #12
  4031cc:	4b3a      	ldr	r3, [pc, #232]	; (4032b8 <prvTimerTask+0x1e4>)
  4031ce:	4798      	blx	r3
			switch( xMessage.xMessageID )
  4031d0:	9b04      	ldr	r3, [sp, #16]
  4031d2:	2b09      	cmp	r3, #9
  4031d4:	d8e7      	bhi.n	4031a6 <prvTimerTask+0xd2>
  4031d6:	a201      	add	r2, pc, #4	; (adr r2, 4031dc <prvTimerTask+0x108>)
  4031d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4031dc:	00403205 	.word	0x00403205
  4031e0:	00403205 	.word	0x00403205
  4031e4:	00403205 	.word	0x00403205
  4031e8:	004031a7 	.word	0x004031a7
  4031ec:	00403259 	.word	0x00403259
  4031f0:	00403285 	.word	0x00403285
  4031f4:	00403205 	.word	0x00403205
  4031f8:	00403205 	.word	0x00403205
  4031fc:	004031a7 	.word	0x004031a7
  403200:	00403259 	.word	0x00403259
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403204:	9c05      	ldr	r4, [sp, #20]
  403206:	f8da 1018 	ldr.w	r1, [sl, #24]
  40320a:	4623      	mov	r3, r4
  40320c:	4602      	mov	r2, r0
  40320e:	4421      	add	r1, r4
  403210:	4650      	mov	r0, sl
  403212:	4c2d      	ldr	r4, [pc, #180]	; (4032c8 <prvTimerTask+0x1f4>)
  403214:	47a0      	blx	r4
  403216:	2801      	cmp	r0, #1
  403218:	d1bc      	bne.n	403194 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40321a:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  40321e:	4650      	mov	r0, sl
  403220:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403222:	f8da 301c 	ldr.w	r3, [sl, #28]
  403226:	2b01      	cmp	r3, #1
  403228:	d1b4      	bne.n	403194 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40322a:	f8da 2018 	ldr.w	r2, [sl, #24]
  40322e:	2100      	movs	r1, #0
  403230:	9100      	str	r1, [sp, #0]
  403232:	460b      	mov	r3, r1
  403234:	9805      	ldr	r0, [sp, #20]
  403236:	4402      	add	r2, r0
  403238:	4650      	mov	r0, sl
  40323a:	4c24      	ldr	r4, [pc, #144]	; (4032cc <prvTimerTask+0x1f8>)
  40323c:	47a0      	blx	r4
							configASSERT( xResult );
  40323e:	2800      	cmp	r0, #0
  403240:	d1a8      	bne.n	403194 <prvTimerTask+0xc0>
  403242:	f04f 0380 	mov.w	r3, #128	; 0x80
  403246:	b672      	cpsid	i
  403248:	f383 8811 	msr	BASEPRI, r3
  40324c:	f3bf 8f6f 	isb	sy
  403250:	f3bf 8f4f 	dsb	sy
  403254:	b662      	cpsie	i
  403256:	e7fe      	b.n	403256 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403258:	9905      	ldr	r1, [sp, #20]
  40325a:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40325e:	b131      	cbz	r1, 40326e <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403260:	4603      	mov	r3, r0
  403262:	4602      	mov	r2, r0
  403264:	4401      	add	r1, r0
  403266:	4650      	mov	r0, sl
  403268:	4c17      	ldr	r4, [pc, #92]	; (4032c8 <prvTimerTask+0x1f4>)
  40326a:	47a0      	blx	r4
  40326c:	e792      	b.n	403194 <prvTimerTask+0xc0>
  40326e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403272:	b672      	cpsid	i
  403274:	f383 8811 	msr	BASEPRI, r3
  403278:	f3bf 8f6f 	isb	sy
  40327c:	f3bf 8f4f 	dsb	sy
  403280:	b662      	cpsie	i
  403282:	e7fe      	b.n	403282 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403284:	4650      	mov	r0, sl
  403286:	4b13      	ldr	r3, [pc, #76]	; (4032d4 <prvTimerTask+0x200>)
  403288:	4798      	blx	r3
  40328a:	e783      	b.n	403194 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  40328c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40328e:	a804      	add	r0, sp, #16
  403290:	4b09      	ldr	r3, [pc, #36]	; (4032b8 <prvTimerTask+0x1e4>)
  403292:	4798      	blx	r3
  403294:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403296:	9b04      	ldr	r3, [sp, #16]
  403298:	2b00      	cmp	r3, #0
  40329a:	f47f af78 	bne.w	40318e <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40329e:	4b0e      	ldr	r3, [pc, #56]	; (4032d8 <prvTimerTask+0x204>)
  4032a0:	681b      	ldr	r3, [r3, #0]
  4032a2:	681a      	ldr	r2, [r3, #0]
  4032a4:	fab2 f282 	clz	r2, r2
  4032a8:	0952      	lsrs	r2, r2, #5
  4032aa:	2400      	movs	r4, #0
  4032ac:	e72d      	b.n	40310a <prvTimerTask+0x36>
  4032ae:	bf00      	nop
  4032b0:	20400d70 	.word	0x20400d70
  4032b4:	004025fd 	.word	0x004025fd
  4032b8:	0040301d 	.word	0x0040301d
  4032bc:	20400da4 	.word	0x20400da4
  4032c0:	0040225d 	.word	0x0040225d
  4032c4:	00402765 	.word	0x00402765
  4032c8:	00402e85 	.word	0x00402e85
  4032cc:	00402fad 	.word	0x00402fad
  4032d0:	00402059 	.word	0x00402059
  4032d4:	00401985 	.word	0x00401985
  4032d8:	20400d74 	.word	0x20400d74
  4032dc:	e000ed04 	.word	0xe000ed04
  4032e0:	00401615 	.word	0x00401615

004032e4 <RTT_init>:

extern void vApplicationMallocFailedHook(void) {
	configASSERT( ( volatile void * ) NULL );
}

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  4032e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4032e8:	ed2d 8b02 	vpush	{d8}
  4032ec:	b082      	sub	sp, #8
  4032ee:	eeb0 8a40 	vmov.f32	s16, s0
  4032f2:	4680      	mov	r8, r0
  4032f4:	460f      	mov	r7, r1

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
	
	rtt_sel_source(RTT, false);
  4032f6:	4c20      	ldr	r4, [pc, #128]	; (403378 <RTT_init+0x94>)
  4032f8:	2100      	movs	r1, #0
  4032fa:	4620      	mov	r0, r4
  4032fc:	4b1f      	ldr	r3, [pc, #124]	; (40337c <RTT_init+0x98>)
  4032fe:	4798      	blx	r3
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  403300:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 403380 <RTT_init+0x9c>
  403304:	eec7 7a08 	vdiv.f32	s15, s14, s16
  403308:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40330c:	edcd 7a01 	vstr	s15, [sp, #4]
	rtt_init(RTT, pllPreScale);
  403310:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  403314:	4620      	mov	r0, r4
  403316:	4b1b      	ldr	r3, [pc, #108]	; (403384 <RTT_init+0xa0>)
  403318:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  40331a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
  40331e:	d116      	bne.n	40334e <RTT_init+0x6a>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403320:	4b19      	ldr	r3, [pc, #100]	; (403388 <RTT_init+0xa4>)
  403322:	2208      	movs	r2, #8
  403324:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403328:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40332c:	2180      	movs	r1, #128	; 0x80
  40332e:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403332:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 4);
	NVIC_EnableIRQ(RTT_IRQn);

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  403334:	f417 3f40 	tst.w	r7, #196608	; 0x30000
  403338:	d119      	bne.n	40336e <RTT_init+0x8a>
	rtt_enable_interrupt(RTT, rttIRQSource);
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  40333a:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  40333e:	480e      	ldr	r0, [pc, #56]	; (403378 <RTT_init+0x94>)
  403340:	4b12      	ldr	r3, [pc, #72]	; (40338c <RTT_init+0xa8>)
  403342:	4798      	blx	r3
}
  403344:	b002      	add	sp, #8
  403346:	ecbd 8b02 	vpop	{d8}
  40334a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ul_previous_time = rtt_read_timer_value(RTT);
  40334e:	4620      	mov	r0, r4
  403350:	4b0f      	ldr	r3, [pc, #60]	; (403390 <RTT_init+0xac>)
  403352:	4798      	blx	r3
  403354:	4604      	mov	r4, r0
		while (ul_previous_time == rtt_read_timer_value(RTT));
  403356:	4e08      	ldr	r6, [pc, #32]	; (403378 <RTT_init+0x94>)
  403358:	4d0d      	ldr	r5, [pc, #52]	; (403390 <RTT_init+0xac>)
  40335a:	4630      	mov	r0, r6
  40335c:	47a8      	blx	r5
  40335e:	4284      	cmp	r4, r0
  403360:	d0fb      	beq.n	40335a <RTT_init+0x76>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  403362:	eb04 0108 	add.w	r1, r4, r8
  403366:	4804      	ldr	r0, [pc, #16]	; (403378 <RTT_init+0x94>)
  403368:	4b0a      	ldr	r3, [pc, #40]	; (403394 <RTT_init+0xb0>)
  40336a:	4798      	blx	r3
  40336c:	e7d8      	b.n	403320 <RTT_init+0x3c>
	rtt_enable_interrupt(RTT, rttIRQSource);
  40336e:	4639      	mov	r1, r7
  403370:	4801      	ldr	r0, [pc, #4]	; (403378 <RTT_init+0x94>)
  403372:	4b09      	ldr	r3, [pc, #36]	; (403398 <RTT_init+0xb4>)
  403374:	4798      	blx	r3
  403376:	e7e5      	b.n	403344 <RTT_init+0x60>
  403378:	400e1830 	.word	0x400e1830
  40337c:	004004ed 	.word	0x004004ed
  403380:	47000000 	.word	0x47000000
  403384:	004004d9 	.word	0x004004d9
  403388:	e000e100 	.word	0xe000e100
  40338c:	0040052d 	.word	0x0040052d
  403390:	00400541 	.word	0x00400541
  403394:	00400559 	.word	0x00400559
  403398:	00400519 	.word	0x00400519

0040339c <task_sensor>:
	for(;;){
		vTaskDelay(1000);
	}
}

static void task_sensor(void *pvParameters){
  40339c:	b508      	push	{r3, lr}
	for (;;)  {
		vTaskDelay(1000);
  40339e:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
  4033a2:	4c02      	ldr	r4, [pc, #8]	; (4033ac <task_sensor+0x10>)
  4033a4:	4628      	mov	r0, r5
  4033a6:	47a0      	blx	r4
  4033a8:	e7fc      	b.n	4033a4 <task_sensor+0x8>
  4033aa:	bf00      	nop
  4033ac:	00402885 	.word	0x00402885

004033b0 <task_oled>:
static void task_oled(void *pvParameters){
  4033b0:	b508      	push	{r3, lr}
	gfx_mono_ssd1306_init();
  4033b2:	4b04      	ldr	r3, [pc, #16]	; (4033c4 <task_oled+0x14>)
  4033b4:	4798      	blx	r3
		vTaskDelay(1000);
  4033b6:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
  4033ba:	4c03      	ldr	r4, [pc, #12]	; (4033c8 <task_oled+0x18>)
  4033bc:	4628      	mov	r0, r5
  4033be:	47a0      	blx	r4
  4033c0:	e7fc      	b.n	4033bc <task_oled+0xc>
  4033c2:	bf00      	nop
  4033c4:	0040080d 	.word	0x0040080d
  4033c8:	00402885 	.word	0x00402885

004033cc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4033cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4033ce:	b083      	sub	sp, #12
  4033d0:	4605      	mov	r5, r0
  4033d2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4033d4:	2300      	movs	r3, #0
  4033d6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4033d8:	4b2a      	ldr	r3, [pc, #168]	; (403484 <usart_serial_getchar+0xb8>)
  4033da:	4298      	cmp	r0, r3
  4033dc:	d013      	beq.n	403406 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4033de:	4b2a      	ldr	r3, [pc, #168]	; (403488 <usart_serial_getchar+0xbc>)
  4033e0:	4298      	cmp	r0, r3
  4033e2:	d018      	beq.n	403416 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4033e4:	4b29      	ldr	r3, [pc, #164]	; (40348c <usart_serial_getchar+0xc0>)
  4033e6:	4298      	cmp	r0, r3
  4033e8:	d01d      	beq.n	403426 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4033ea:	4b29      	ldr	r3, [pc, #164]	; (403490 <usart_serial_getchar+0xc4>)
  4033ec:	429d      	cmp	r5, r3
  4033ee:	d022      	beq.n	403436 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4033f0:	4b28      	ldr	r3, [pc, #160]	; (403494 <usart_serial_getchar+0xc8>)
  4033f2:	429d      	cmp	r5, r3
  4033f4:	d027      	beq.n	403446 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4033f6:	4b28      	ldr	r3, [pc, #160]	; (403498 <usart_serial_getchar+0xcc>)
  4033f8:	429d      	cmp	r5, r3
  4033fa:	d02e      	beq.n	40345a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4033fc:	4b27      	ldr	r3, [pc, #156]	; (40349c <usart_serial_getchar+0xd0>)
  4033fe:	429d      	cmp	r5, r3
  403400:	d035      	beq.n	40346e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403402:	b003      	add	sp, #12
  403404:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403406:	461f      	mov	r7, r3
  403408:	4e25      	ldr	r6, [pc, #148]	; (4034a0 <usart_serial_getchar+0xd4>)
  40340a:	4621      	mov	r1, r4
  40340c:	4638      	mov	r0, r7
  40340e:	47b0      	blx	r6
  403410:	2800      	cmp	r0, #0
  403412:	d1fa      	bne.n	40340a <usart_serial_getchar+0x3e>
  403414:	e7e9      	b.n	4033ea <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403416:	461f      	mov	r7, r3
  403418:	4e21      	ldr	r6, [pc, #132]	; (4034a0 <usart_serial_getchar+0xd4>)
  40341a:	4621      	mov	r1, r4
  40341c:	4638      	mov	r0, r7
  40341e:	47b0      	blx	r6
  403420:	2800      	cmp	r0, #0
  403422:	d1fa      	bne.n	40341a <usart_serial_getchar+0x4e>
  403424:	e7e4      	b.n	4033f0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403426:	461f      	mov	r7, r3
  403428:	4e1d      	ldr	r6, [pc, #116]	; (4034a0 <usart_serial_getchar+0xd4>)
  40342a:	4621      	mov	r1, r4
  40342c:	4638      	mov	r0, r7
  40342e:	47b0      	blx	r6
  403430:	2800      	cmp	r0, #0
  403432:	d1fa      	bne.n	40342a <usart_serial_getchar+0x5e>
  403434:	e7df      	b.n	4033f6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403436:	461f      	mov	r7, r3
  403438:	4e19      	ldr	r6, [pc, #100]	; (4034a0 <usart_serial_getchar+0xd4>)
  40343a:	4621      	mov	r1, r4
  40343c:	4638      	mov	r0, r7
  40343e:	47b0      	blx	r6
  403440:	2800      	cmp	r0, #0
  403442:	d1fa      	bne.n	40343a <usart_serial_getchar+0x6e>
  403444:	e7da      	b.n	4033fc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403446:	461e      	mov	r6, r3
  403448:	4d16      	ldr	r5, [pc, #88]	; (4034a4 <usart_serial_getchar+0xd8>)
  40344a:	a901      	add	r1, sp, #4
  40344c:	4630      	mov	r0, r6
  40344e:	47a8      	blx	r5
  403450:	2800      	cmp	r0, #0
  403452:	d1fa      	bne.n	40344a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403454:	9b01      	ldr	r3, [sp, #4]
  403456:	7023      	strb	r3, [r4, #0]
  403458:	e7d3      	b.n	403402 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40345a:	461e      	mov	r6, r3
  40345c:	4d11      	ldr	r5, [pc, #68]	; (4034a4 <usart_serial_getchar+0xd8>)
  40345e:	a901      	add	r1, sp, #4
  403460:	4630      	mov	r0, r6
  403462:	47a8      	blx	r5
  403464:	2800      	cmp	r0, #0
  403466:	d1fa      	bne.n	40345e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403468:	9b01      	ldr	r3, [sp, #4]
  40346a:	7023      	strb	r3, [r4, #0]
  40346c:	e7c9      	b.n	403402 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40346e:	461e      	mov	r6, r3
  403470:	4d0c      	ldr	r5, [pc, #48]	; (4034a4 <usart_serial_getchar+0xd8>)
  403472:	a901      	add	r1, sp, #4
  403474:	4630      	mov	r0, r6
  403476:	47a8      	blx	r5
  403478:	2800      	cmp	r0, #0
  40347a:	d1fa      	bne.n	403472 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40347c:	9b01      	ldr	r3, [sp, #4]
  40347e:	7023      	strb	r3, [r4, #0]
}
  403480:	e7bf      	b.n	403402 <usart_serial_getchar+0x36>
  403482:	bf00      	nop
  403484:	400e0800 	.word	0x400e0800
  403488:	400e0a00 	.word	0x400e0a00
  40348c:	400e1a00 	.word	0x400e1a00
  403490:	400e1c00 	.word	0x400e1c00
  403494:	40024000 	.word	0x40024000
  403498:	40028000 	.word	0x40028000
  40349c:	4002c000 	.word	0x4002c000
  4034a0:	004011d7 	.word	0x004011d7
  4034a4:	004012e3 	.word	0x004012e3

004034a8 <usart_serial_putchar>:
{
  4034a8:	b570      	push	{r4, r5, r6, lr}
  4034aa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4034ac:	4b2a      	ldr	r3, [pc, #168]	; (403558 <usart_serial_putchar+0xb0>)
  4034ae:	4298      	cmp	r0, r3
  4034b0:	d013      	beq.n	4034da <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4034b2:	4b2a      	ldr	r3, [pc, #168]	; (40355c <usart_serial_putchar+0xb4>)
  4034b4:	4298      	cmp	r0, r3
  4034b6:	d019      	beq.n	4034ec <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4034b8:	4b29      	ldr	r3, [pc, #164]	; (403560 <usart_serial_putchar+0xb8>)
  4034ba:	4298      	cmp	r0, r3
  4034bc:	d01f      	beq.n	4034fe <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4034be:	4b29      	ldr	r3, [pc, #164]	; (403564 <usart_serial_putchar+0xbc>)
  4034c0:	4298      	cmp	r0, r3
  4034c2:	d025      	beq.n	403510 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4034c4:	4b28      	ldr	r3, [pc, #160]	; (403568 <usart_serial_putchar+0xc0>)
  4034c6:	4298      	cmp	r0, r3
  4034c8:	d02b      	beq.n	403522 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4034ca:	4b28      	ldr	r3, [pc, #160]	; (40356c <usart_serial_putchar+0xc4>)
  4034cc:	4298      	cmp	r0, r3
  4034ce:	d031      	beq.n	403534 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4034d0:	4b27      	ldr	r3, [pc, #156]	; (403570 <usart_serial_putchar+0xc8>)
  4034d2:	4298      	cmp	r0, r3
  4034d4:	d037      	beq.n	403546 <usart_serial_putchar+0x9e>
	return 0;
  4034d6:	2000      	movs	r0, #0
}
  4034d8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4034da:	461e      	mov	r6, r3
  4034dc:	4d25      	ldr	r5, [pc, #148]	; (403574 <usart_serial_putchar+0xcc>)
  4034de:	4621      	mov	r1, r4
  4034e0:	4630      	mov	r0, r6
  4034e2:	47a8      	blx	r5
  4034e4:	2800      	cmp	r0, #0
  4034e6:	d1fa      	bne.n	4034de <usart_serial_putchar+0x36>
		return 1;
  4034e8:	2001      	movs	r0, #1
  4034ea:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4034ec:	461e      	mov	r6, r3
  4034ee:	4d21      	ldr	r5, [pc, #132]	; (403574 <usart_serial_putchar+0xcc>)
  4034f0:	4621      	mov	r1, r4
  4034f2:	4630      	mov	r0, r6
  4034f4:	47a8      	blx	r5
  4034f6:	2800      	cmp	r0, #0
  4034f8:	d1fa      	bne.n	4034f0 <usart_serial_putchar+0x48>
		return 1;
  4034fa:	2001      	movs	r0, #1
  4034fc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4034fe:	461e      	mov	r6, r3
  403500:	4d1c      	ldr	r5, [pc, #112]	; (403574 <usart_serial_putchar+0xcc>)
  403502:	4621      	mov	r1, r4
  403504:	4630      	mov	r0, r6
  403506:	47a8      	blx	r5
  403508:	2800      	cmp	r0, #0
  40350a:	d1fa      	bne.n	403502 <usart_serial_putchar+0x5a>
		return 1;
  40350c:	2001      	movs	r0, #1
  40350e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403510:	461e      	mov	r6, r3
  403512:	4d18      	ldr	r5, [pc, #96]	; (403574 <usart_serial_putchar+0xcc>)
  403514:	4621      	mov	r1, r4
  403516:	4630      	mov	r0, r6
  403518:	47a8      	blx	r5
  40351a:	2800      	cmp	r0, #0
  40351c:	d1fa      	bne.n	403514 <usart_serial_putchar+0x6c>
		return 1;
  40351e:	2001      	movs	r0, #1
  403520:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403522:	461e      	mov	r6, r3
  403524:	4d14      	ldr	r5, [pc, #80]	; (403578 <usart_serial_putchar+0xd0>)
  403526:	4621      	mov	r1, r4
  403528:	4630      	mov	r0, r6
  40352a:	47a8      	blx	r5
  40352c:	2800      	cmp	r0, #0
  40352e:	d1fa      	bne.n	403526 <usart_serial_putchar+0x7e>
		return 1;
  403530:	2001      	movs	r0, #1
  403532:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403534:	461e      	mov	r6, r3
  403536:	4d10      	ldr	r5, [pc, #64]	; (403578 <usart_serial_putchar+0xd0>)
  403538:	4621      	mov	r1, r4
  40353a:	4630      	mov	r0, r6
  40353c:	47a8      	blx	r5
  40353e:	2800      	cmp	r0, #0
  403540:	d1fa      	bne.n	403538 <usart_serial_putchar+0x90>
		return 1;
  403542:	2001      	movs	r0, #1
  403544:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403546:	461e      	mov	r6, r3
  403548:	4d0b      	ldr	r5, [pc, #44]	; (403578 <usart_serial_putchar+0xd0>)
  40354a:	4621      	mov	r1, r4
  40354c:	4630      	mov	r0, r6
  40354e:	47a8      	blx	r5
  403550:	2800      	cmp	r0, #0
  403552:	d1fa      	bne.n	40354a <usart_serial_putchar+0xa2>
		return 1;
  403554:	2001      	movs	r0, #1
  403556:	bd70      	pop	{r4, r5, r6, pc}
  403558:	400e0800 	.word	0x400e0800
  40355c:	400e0a00 	.word	0x400e0a00
  403560:	400e1a00 	.word	0x400e1a00
  403564:	400e1c00 	.word	0x400e1c00
  403568:	40024000 	.word	0x40024000
  40356c:	40028000 	.word	0x40028000
  403570:	4002c000 	.word	0x4002c000
  403574:	004011c5 	.word	0x004011c5
  403578:	004012cd 	.word	0x004012cd

0040357c <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  40357c:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  40357e:	460a      	mov	r2, r1
  403580:	4601      	mov	r1, r0
  403582:	4802      	ldr	r0, [pc, #8]	; (40358c <vApplicationStackOverflowHook+0x10>)
  403584:	4b02      	ldr	r3, [pc, #8]	; (403590 <vApplicationStackOverflowHook+0x14>)
  403586:	4798      	blx	r3
  403588:	e7fe      	b.n	403588 <vApplicationStackOverflowHook+0xc>
  40358a:	bf00      	nop
  40358c:	004096a4 	.word	0x004096a4
  403590:	004044b9 	.word	0x004044b9

00403594 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  403594:	4770      	bx	lr

00403596 <vApplicationMallocFailedHook>:
  403596:	f04f 0380 	mov.w	r3, #128	; 0x80
  40359a:	b672      	cpsid	i
  40359c:	f383 8811 	msr	BASEPRI, r3
  4035a0:	f3bf 8f6f 	isb	sy
  4035a4:	f3bf 8f4f 	dsb	sy
  4035a8:	b662      	cpsie	i
  4035aa:	e7fe      	b.n	4035aa <vApplicationMallocFailedHook+0x14>

004035ac <RTT_Handler>:
void RTT_Handler(void){
  4035ac:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  4035ae:	480a      	ldr	r0, [pc, #40]	; (4035d8 <RTT_Handler+0x2c>)
  4035b0:	4b0a      	ldr	r3, [pc, #40]	; (4035dc <RTT_Handler+0x30>)
  4035b2:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS){
  4035b4:	f010 0f01 	tst.w	r0, #1
  4035b8:	d100      	bne.n	4035bc <RTT_Handler+0x10>
  4035ba:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(xSemaphoreRTT, &xHigherPriorityTaskWoken);
  4035bc:	4908      	ldr	r1, [pc, #32]	; (4035e0 <RTT_Handler+0x34>)
  4035be:	4b09      	ldr	r3, [pc, #36]	; (4035e4 <RTT_Handler+0x38>)
  4035c0:	6818      	ldr	r0, [r3, #0]
  4035c2:	4b09      	ldr	r3, [pc, #36]	; (4035e8 <RTT_Handler+0x3c>)
  4035c4:	4798      	blx	r3
		RTT_init(4, 16, RTT_MR_ALMIEN);
  4035c6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4035ca:	2010      	movs	r0, #16
  4035cc:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
  4035d0:	4b06      	ldr	r3, [pc, #24]	; (4035ec <RTT_Handler+0x40>)
  4035d2:	4798      	blx	r3
}
  4035d4:	e7f1      	b.n	4035ba <RTT_Handler+0xe>
  4035d6:	bf00      	nop
  4035d8:	400e1830 	.word	0x400e1830
  4035dc:	00400555 	.word	0x00400555
  4035e0:	20400014 	.word	0x20400014
  4035e4:	20400e34 	.word	0x20400e34
  4035e8:	00401f79 	.word	0x00401f79
  4035ec:	004032e5 	.word	0x004032e5

004035f0 <TC7_Handler>:
void TC7_Handler(void) {
  4035f0:	b500      	push	{lr}
  4035f2:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC2, 1);
  4035f4:	2101      	movs	r1, #1
  4035f6:	4806      	ldr	r0, [pc, #24]	; (403610 <TC7_Handler+0x20>)
  4035f8:	4b06      	ldr	r3, [pc, #24]	; (403614 <TC7_Handler+0x24>)
  4035fa:	4798      	blx	r3
  4035fc:	9001      	str	r0, [sp, #4]
	xSemaphoreGiveFromISR(xSemaphoreTC, &xHigherPriorityTaskWoken);
  4035fe:	4906      	ldr	r1, [pc, #24]	; (403618 <TC7_Handler+0x28>)
  403600:	4b06      	ldr	r3, [pc, #24]	; (40361c <TC7_Handler+0x2c>)
  403602:	6818      	ldr	r0, [r3, #0]
  403604:	4b06      	ldr	r3, [pc, #24]	; (403620 <TC7_Handler+0x30>)
  403606:	4798      	blx	r3
}
  403608:	b003      	add	sp, #12
  40360a:	f85d fb04 	ldr.w	pc, [sp], #4
  40360e:	bf00      	nop
  403610:	40014000 	.word	0x40014000
  403614:	00400719 	.word	0x00400719
  403618:	20400014 	.word	0x20400014
  40361c:	20400e3c 	.word	0x20400e3c
  403620:	00401f79 	.word	0x00401f79

00403624 <RTC_Handler>:
void RTC_Handler(void) {
  403624:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  403626:	4810      	ldr	r0, [pc, #64]	; (403668 <RTC_Handler+0x44>)
  403628:	4b10      	ldr	r3, [pc, #64]	; (40366c <RTC_Handler+0x48>)
  40362a:	4798      	blx	r3
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  40362c:	f010 0f02 	tst.w	r0, #2
  403630:	d114      	bne.n	40365c <RTC_Handler+0x38>
	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  403632:	4d0d      	ldr	r5, [pc, #52]	; (403668 <RTC_Handler+0x44>)
  403634:	2104      	movs	r1, #4
  403636:	4628      	mov	r0, r5
  403638:	4c0d      	ldr	r4, [pc, #52]	; (403670 <RTC_Handler+0x4c>)
  40363a:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  40363c:	2102      	movs	r1, #2
  40363e:	4628      	mov	r0, r5
  403640:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  403642:	2101      	movs	r1, #1
  403644:	4628      	mov	r0, r5
  403646:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  403648:	2108      	movs	r1, #8
  40364a:	4628      	mov	r0, r5
  40364c:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  40364e:	2110      	movs	r1, #16
  403650:	4628      	mov	r0, r5
  403652:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  403654:	2120      	movs	r1, #32
  403656:	4628      	mov	r0, r5
  403658:	47a0      	blx	r4
  40365a:	bd38      	pop	{r3, r4, r5, pc}
		xSemaphoreGiveFromISR(xSemaphoreRTC, &xHigherPriorityTaskWoken);
  40365c:	4905      	ldr	r1, [pc, #20]	; (403674 <RTC_Handler+0x50>)
  40365e:	4b06      	ldr	r3, [pc, #24]	; (403678 <RTC_Handler+0x54>)
  403660:	6818      	ldr	r0, [r3, #0]
  403662:	4b06      	ldr	r3, [pc, #24]	; (40367c <RTC_Handler+0x58>)
  403664:	4798      	blx	r3
  403666:	e7e4      	b.n	403632 <RTC_Handler+0xe>
  403668:	400e1860 	.word	0x400e1860
  40366c:	004004d1 	.word	0x004004d1
  403670:	004004d5 	.word	0x004004d5
  403674:	20400014 	.word	0x20400014
  403678:	20400e30 	.word	0x20400e30
  40367c:	00401f79 	.word	0x00401f79

00403680 <TC_init>:
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  403680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403684:	b084      	sub	sp, #16
  403686:	4605      	mov	r5, r0
  403688:	460c      	mov	r4, r1
  40368a:	4616      	mov	r6, r2
  40368c:	461f      	mov	r7, r3
	pmc_enable_periph_clk(ID_TC);
  40368e:	4608      	mov	r0, r1
  403690:	4b1f      	ldr	r3, [pc, #124]	; (403710 <TC_init+0x90>)
  403692:	4798      	blx	r3
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  403694:	491f      	ldr	r1, [pc, #124]	; (403714 <TC_init+0x94>)
  403696:	9100      	str	r1, [sp, #0]
  403698:	ab02      	add	r3, sp, #8
  40369a:	aa03      	add	r2, sp, #12
  40369c:	4638      	mov	r0, r7
  40369e:	f8df 8094 	ldr.w	r8, [pc, #148]	; 403734 <TC_init+0xb4>
  4036a2:	47c0      	blx	r8
	if(ul_tcclks == 0 )
  4036a4:	9b02      	ldr	r3, [sp, #8]
  4036a6:	b33b      	cbz	r3, 4036f8 <TC_init+0x78>
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4036a8:	9a02      	ldr	r2, [sp, #8]
  4036aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4036ae:	4631      	mov	r1, r6
  4036b0:	4628      	mov	r0, r5
  4036b2:	4b19      	ldr	r3, [pc, #100]	; (403718 <TC_init+0x98>)
  4036b4:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4036b6:	9b03      	ldr	r3, [sp, #12]
  4036b8:	4a16      	ldr	r2, [pc, #88]	; (403714 <TC_init+0x94>)
  4036ba:	fbb2 f2f3 	udiv	r2, r2, r3
  4036be:	fbb2 f2f7 	udiv	r2, r2, r7
  4036c2:	4631      	mov	r1, r6
  4036c4:	4628      	mov	r0, r5
  4036c6:	4b15      	ldr	r3, [pc, #84]	; (40371c <TC_init+0x9c>)
  4036c8:	4798      	blx	r3
	NVIC_SetPriority(ID_TC, 4);
  4036ca:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  4036cc:	2b00      	cmp	r3, #0
  4036ce:	db17      	blt.n	403700 <TC_init+0x80>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4036d0:	4a13      	ldr	r2, [pc, #76]	; (403720 <TC_init+0xa0>)
  4036d2:	2180      	movs	r1, #128	; 0x80
  4036d4:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4036d6:	095b      	lsrs	r3, r3, #5
  4036d8:	f004 041f 	and.w	r4, r4, #31
  4036dc:	2201      	movs	r2, #1
  4036de:	fa02 f404 	lsl.w	r4, r2, r4
  4036e2:	4a10      	ldr	r2, [pc, #64]	; (403724 <TC_init+0xa4>)
  4036e4:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4036e8:	2210      	movs	r2, #16
  4036ea:	4631      	mov	r1, r6
  4036ec:	4628      	mov	r0, r5
  4036ee:	4b0e      	ldr	r3, [pc, #56]	; (403728 <TC_init+0xa8>)
  4036f0:	4798      	blx	r3
}
  4036f2:	b004      	add	sp, #16
  4036f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	pmc_enable_pck(PMC_PCK_6);
  4036f8:	2006      	movs	r0, #6
  4036fa:	4b0c      	ldr	r3, [pc, #48]	; (40372c <TC_init+0xac>)
  4036fc:	4798      	blx	r3
  4036fe:	e7d3      	b.n	4036a8 <TC_init+0x28>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403700:	f004 010f 	and.w	r1, r4, #15
  403704:	4a0a      	ldr	r2, [pc, #40]	; (403730 <TC_init+0xb0>)
  403706:	440a      	add	r2, r1
  403708:	2180      	movs	r1, #128	; 0x80
  40370a:	7611      	strb	r1, [r2, #24]
  40370c:	e7e3      	b.n	4036d6 <TC_init+0x56>
  40370e:	bf00      	nop
  403710:	0040115d 	.word	0x0040115d
  403714:	11e1a300 	.word	0x11e1a300
  403718:	004006e7 	.word	0x004006e7
  40371c:	00400709 	.word	0x00400709
  403720:	e000e400 	.word	0xe000e400
  403724:	e000e100 	.word	0xe000e100
  403728:	00400711 	.word	0x00400711
  40372c:	004011b1 	.word	0x004011b1
  403730:	e000ecfc 	.word	0xe000ecfc
  403734:	00400721 	.word	0x00400721

00403738 <RTC_init>:
void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type) {
  403738:	b082      	sub	sp, #8
  40373a:	b570      	push	{r4, r5, r6, lr}
  40373c:	b082      	sub	sp, #8
  40373e:	4605      	mov	r5, r0
  403740:	460c      	mov	r4, r1
  403742:	a906      	add	r1, sp, #24
  403744:	e881 000c 	stmia.w	r1, {r2, r3}
	pmc_enable_periph_clk(ID_RTC);
  403748:	2002      	movs	r0, #2
  40374a:	4b1d      	ldr	r3, [pc, #116]	; (4037c0 <RTC_init+0x88>)
  40374c:	4798      	blx	r3
	rtc_set_hour_mode(rtc, 0);
  40374e:	2100      	movs	r1, #0
  403750:	4628      	mov	r0, r5
  403752:	4b1c      	ldr	r3, [pc, #112]	; (4037c4 <RTC_init+0x8c>)
  403754:	4798      	blx	r3
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  403756:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403758:	9300      	str	r3, [sp, #0]
  40375a:	9b08      	ldr	r3, [sp, #32]
  40375c:	9a07      	ldr	r2, [sp, #28]
  40375e:	9906      	ldr	r1, [sp, #24]
  403760:	4628      	mov	r0, r5
  403762:	4e19      	ldr	r6, [pc, #100]	; (4037c8 <RTC_init+0x90>)
  403764:	47b0      	blx	r6
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  403766:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403768:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40376a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40376c:	4628      	mov	r0, r5
  40376e:	4e17      	ldr	r6, [pc, #92]	; (4037cc <RTC_init+0x94>)
  403770:	47b0      	blx	r6
	NVIC_DisableIRQ(id_rtc);
  403772:	b262      	sxtb	r2, r4
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403774:	b2e4      	uxtb	r4, r4
  403776:	f004 011f 	and.w	r1, r4, #31
  40377a:	2301      	movs	r3, #1
  40377c:	408b      	lsls	r3, r1
  40377e:	0956      	lsrs	r6, r2, #5
  403780:	4813      	ldr	r0, [pc, #76]	; (4037d0 <RTC_init+0x98>)
  403782:	eb00 0186 	add.w	r1, r0, r6, lsl #2
  403786:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40378a:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  if(IRQn < 0) {
  40378e:	2a00      	cmp	r2, #0
  403790:	db0f      	blt.n	4037b2 <RTC_init+0x7a>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403792:	490f      	ldr	r1, [pc, #60]	; (4037d0 <RTC_init+0x98>)
  403794:	4411      	add	r1, r2
  403796:	2280      	movs	r2, #128	; 0x80
  403798:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40379c:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
	rtc_enable_interrupt(rtc,  irq_type);
  4037a0:	990d      	ldr	r1, [sp, #52]	; 0x34
  4037a2:	4628      	mov	r0, r5
  4037a4:	4b0b      	ldr	r3, [pc, #44]	; (4037d4 <RTC_init+0x9c>)
  4037a6:	4798      	blx	r3
}
  4037a8:	b002      	add	sp, #8
  4037aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  4037ae:	b002      	add	sp, #8
  4037b0:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4037b2:	f004 040f 	and.w	r4, r4, #15
  4037b6:	4a08      	ldr	r2, [pc, #32]	; (4037d8 <RTC_init+0xa0>)
  4037b8:	2180      	movs	r1, #128	; 0x80
  4037ba:	5511      	strb	r1, [r2, r4]
  4037bc:	e7ee      	b.n	40379c <RTC_init+0x64>
  4037be:	bf00      	nop
  4037c0:	0040115d 	.word	0x0040115d
  4037c4:	004001ad 	.word	0x004001ad
  4037c8:	004003b9 	.word	0x004003b9
  4037cc:	00400221 	.word	0x00400221
  4037d0:	e000e100 	.word	0xe000e100
  4037d4:	004001c3 	.word	0x004001c3
  4037d8:	e000ed14 	.word	0xe000ed14

004037dc <but_callback1>:
	pio_set(LED1_PIO, LED1_MASK);
	pio_set(LED2_PIO, LED2_MASK);
	pio_set(LED3_PIO, LED3_MASK);
}

void but_callback1(void){
  4037dc:	b570      	push	{r4, r5, r6, lr}
  4037de:	b094      	sub	sp, #80	; 0x50
	printf("Entrou");
  4037e0:	4820      	ldr	r0, [pc, #128]	; (403864 <but_callback1+0x88>)
  4037e2:	4b21      	ldr	r3, [pc, #132]	; (403868 <but_callback1+0x8c>)
  4037e4:	4798      	blx	r3
	calendar rtc_initial = {2018, 3, 19, 12, 15, 45 ,1};
  4037e6:	ac0d      	add	r4, sp, #52	; 0x34
  4037e8:	4d20      	ldr	r5, [pc, #128]	; (40386c <but_callback1+0x90>)
  4037ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4037ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4037ee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4037f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_IER_SECEN);
  4037f6:	4e1e      	ldr	r6, [pc, #120]	; (403870 <but_callback1+0x94>)
  4037f8:	2304      	movs	r3, #4
  4037fa:	9305      	str	r3, [sp, #20]
  4037fc:	466c      	mov	r4, sp
  4037fe:	ad0f      	add	r5, sp, #60	; 0x3c
  403800:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  403802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  403804:	682b      	ldr	r3, [r5, #0]
  403806:	6023      	str	r3, [r4, #0]
  403808:	ab0d      	add	r3, sp, #52	; 0x34
  40380a:	cb0c      	ldmia	r3, {r2, r3}
  40380c:	2102      	movs	r1, #2
  40380e:	4630      	mov	r0, r6
  403810:	4c18      	ldr	r4, [pc, #96]	; (403874 <but_callback1+0x98>)
  403812:	47a0      	blx	r4
	
	/* Leitura do valor atual do RTC */
	uint32_t current_hour, current_min, current_sec;
	uint32_t current_year, current_month, current_day, current_week;
	rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
  403814:	ab0a      	add	r3, sp, #40	; 0x28
  403816:	aa0b      	add	r2, sp, #44	; 0x2c
  403818:	a90c      	add	r1, sp, #48	; 0x30
  40381a:	4630      	mov	r0, r6
  40381c:	4c16      	ldr	r4, [pc, #88]	; (403878 <but_callback1+0x9c>)
  40381e:	47a0      	blx	r4
	rtc_get_date(RTC, &current_year, &current_month, &current_day, &current_week);
  403820:	ab06      	add	r3, sp, #24
  403822:	9300      	str	r3, [sp, #0]
  403824:	ab07      	add	r3, sp, #28
  403826:	aa08      	add	r2, sp, #32
  403828:	a909      	add	r1, sp, #36	; 0x24
  40382a:	4630      	mov	r0, r6
  40382c:	4c13      	ldr	r4, [pc, #76]	; (40387c <but_callback1+0xa0>)
  40382e:	47a0      	blx	r4
	
	/* configura alarme do RTC para daqui 20 segundos */
	rtc_set_date_alarm(RTC, 1, current_month, 1, current_day);
  403830:	9b07      	ldr	r3, [sp, #28]
  403832:	9300      	str	r3, [sp, #0]
  403834:	2301      	movs	r3, #1
  403836:	9a08      	ldr	r2, [sp, #32]
  403838:	4619      	mov	r1, r3
  40383a:	4630      	mov	r0, r6
  40383c:	4c10      	ldr	r4, [pc, #64]	; (403880 <but_callback1+0xa4>)
  40383e:	47a0      	blx	r4
	rtc_set_time_alarm(RTC, 1, current_hour, 1, current_min, 1, current_sec + 20);
  403840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403842:	3314      	adds	r3, #20
  403844:	9302      	str	r3, [sp, #8]
  403846:	2101      	movs	r1, #1
  403848:	9101      	str	r1, [sp, #4]
  40384a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40384c:	9300      	str	r3, [sp, #0]
  40384e:	460b      	mov	r3, r1
  403850:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403852:	4630      	mov	r0, r6
  403854:	4c0b      	ldr	r4, [pc, #44]	; (403884 <but_callback1+0xa8>)
  403856:	47a0      	blx	r4
	
	printf("Inicializou o RTC\n");
  403858:	480b      	ldr	r0, [pc, #44]	; (403888 <but_callback1+0xac>)
  40385a:	4b0c      	ldr	r3, [pc, #48]	; (40388c <but_callback1+0xb0>)
  40385c:	4798      	blx	r3
}
  40385e:	b014      	add	sp, #80	; 0x50
  403860:	bd70      	pop	{r4, r5, r6, pc}
  403862:	bf00      	nop
  403864:	00409574 	.word	0x00409574
  403868:	004044b9 	.word	0x004044b9
  40386c:	00409558 	.word	0x00409558
  403870:	400e1860 	.word	0x400e1860
  403874:	00403739 	.word	0x00403739
  403878:	004001c7 	.word	0x004001c7
  40387c:	00400345 	.word	0x00400345
  403880:	00400471 	.word	0x00400471
  403884:	004002b1 	.word	0x004002b1
  403888:	0040957c 	.word	0x0040957c
  40388c:	0040457d 	.word	0x0040457d

00403890 <led_pisca>:
void led_pisca(int led){
  403890:	b510      	push	{r4, lr}
	if (led == 1){
  403892:	2801      	cmp	r0, #1
  403894:	d004      	beq.n	4038a0 <led_pisca+0x10>
	if (led == 2){
  403896:	2802      	cmp	r0, #2
  403898:	d00f      	beq.n	4038ba <led_pisca+0x2a>
	if (led == 3){
  40389a:	2803      	cmp	r0, #3
  40389c:	d01c      	beq.n	4038d8 <led_pisca+0x48>
  40389e:	bd10      	pop	{r4, pc}
		pio_clear(LED1_PIO, LED1_MASK);
  4038a0:	4c14      	ldr	r4, [pc, #80]	; (4038f4 <led_pisca+0x64>)
  4038a2:	2101      	movs	r1, #1
  4038a4:	4620      	mov	r0, r4
  4038a6:	4b14      	ldr	r3, [pc, #80]	; (4038f8 <led_pisca+0x68>)
  4038a8:	4798      	blx	r3
		vTaskDelay(50);
  4038aa:	2032      	movs	r0, #50	; 0x32
  4038ac:	4b13      	ldr	r3, [pc, #76]	; (4038fc <led_pisca+0x6c>)
  4038ae:	4798      	blx	r3
		pio_set(LED1_PIO, LED1_MASK);
  4038b0:	2101      	movs	r1, #1
  4038b2:	4620      	mov	r0, r4
  4038b4:	4b12      	ldr	r3, [pc, #72]	; (403900 <led_pisca+0x70>)
  4038b6:	4798      	blx	r3
  4038b8:	bd10      	pop	{r4, pc}
		pio_clear(LED2_PIO, LED2_MASK);
  4038ba:	4c12      	ldr	r4, [pc, #72]	; (403904 <led_pisca+0x74>)
  4038bc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4038c0:	4620      	mov	r0, r4
  4038c2:	4b0d      	ldr	r3, [pc, #52]	; (4038f8 <led_pisca+0x68>)
  4038c4:	4798      	blx	r3
		vTaskDelay(50);
  4038c6:	2032      	movs	r0, #50	; 0x32
  4038c8:	4b0c      	ldr	r3, [pc, #48]	; (4038fc <led_pisca+0x6c>)
  4038ca:	4798      	blx	r3
		pio_set(LED2_PIO, LED2_MASK);
  4038cc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4038d0:	4620      	mov	r0, r4
  4038d2:	4b0b      	ldr	r3, [pc, #44]	; (403900 <led_pisca+0x70>)
  4038d4:	4798      	blx	r3
  4038d6:	bd10      	pop	{r4, pc}
		pio_clear(LED3_PIO, LED3_MASK);
  4038d8:	4c0b      	ldr	r4, [pc, #44]	; (403908 <led_pisca+0x78>)
  4038da:	2104      	movs	r1, #4
  4038dc:	4620      	mov	r0, r4
  4038de:	4b06      	ldr	r3, [pc, #24]	; (4038f8 <led_pisca+0x68>)
  4038e0:	4798      	blx	r3
		vTaskDelay(50);
  4038e2:	2032      	movs	r0, #50	; 0x32
  4038e4:	4b05      	ldr	r3, [pc, #20]	; (4038fc <led_pisca+0x6c>)
  4038e6:	4798      	blx	r3
		pio_set(LED3_PIO, LED3_MASK);
  4038e8:	2104      	movs	r1, #4
  4038ea:	4620      	mov	r0, r4
  4038ec:	4b04      	ldr	r3, [pc, #16]	; (403900 <led_pisca+0x70>)
  4038ee:	4798      	blx	r3
}
  4038f0:	e7d5      	b.n	40389e <led_pisca+0xe>
  4038f2:	bf00      	nop
  4038f4:	400e0e00 	.word	0x400e0e00
  4038f8:	00400d55 	.word	0x00400d55
  4038fc:	00402885 	.word	0x00402885
  403900:	00400d51 	.word	0x00400d51
  403904:	400e1200 	.word	0x400e1200
  403908:	400e1000 	.word	0x400e1000

0040390c <task_rtc>:
static void task_rtc(void *pvParameters){
  40390c:	b508      	push	{r3, lr}
		if (xSemaphoreTake(xSemaphoreRTC, 100)){
  40390e:	4d09      	ldr	r5, [pc, #36]	; (403934 <task_rtc+0x28>)
  403910:	4c09      	ldr	r4, [pc, #36]	; (403938 <task_rtc+0x2c>)
			led_pisca(3);
  403912:	4e0a      	ldr	r6, [pc, #40]	; (40393c <task_rtc+0x30>)
  403914:	e003      	b.n	40391e <task_rtc+0x12>
		vTaskDelay(500);
  403916:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40391a:	4b09      	ldr	r3, [pc, #36]	; (403940 <task_rtc+0x34>)
  40391c:	4798      	blx	r3
		if (xSemaphoreTake(xSemaphoreRTC, 100)){
  40391e:	2300      	movs	r3, #0
  403920:	2264      	movs	r2, #100	; 0x64
  403922:	4619      	mov	r1, r3
  403924:	6828      	ldr	r0, [r5, #0]
  403926:	47a0      	blx	r4
  403928:	2800      	cmp	r0, #0
  40392a:	d0f4      	beq.n	403916 <task_rtc+0xa>
			led_pisca(3);
  40392c:	2003      	movs	r0, #3
  40392e:	47b0      	blx	r6
  403930:	e7f1      	b.n	403916 <task_rtc+0xa>
  403932:	bf00      	nop
  403934:	20400e30 	.word	0x20400e30
  403938:	00402059 	.word	0x00402059
  40393c:	00403891 	.word	0x00403891
  403940:	00402885 	.word	0x00402885

00403944 <task_tc>:
static void task_tc(void *pvParameters){
  403944:	b508      	push	{r3, lr}
		if (xSemaphoreTake(xSemaphoreTC, 100)){
  403946:	4e09      	ldr	r6, [pc, #36]	; (40396c <task_tc+0x28>)
  403948:	2464      	movs	r4, #100	; 0x64
  40394a:	4d09      	ldr	r5, [pc, #36]	; (403970 <task_tc+0x2c>)
  40394c:	e002      	b.n	403954 <task_tc+0x10>
		vTaskDelay(100);
  40394e:	4620      	mov	r0, r4
  403950:	4b08      	ldr	r3, [pc, #32]	; (403974 <task_tc+0x30>)
  403952:	4798      	blx	r3
		if (xSemaphoreTake(xSemaphoreTC, 100)){
  403954:	2300      	movs	r3, #0
  403956:	4622      	mov	r2, r4
  403958:	4619      	mov	r1, r3
  40395a:	6830      	ldr	r0, [r6, #0]
  40395c:	47a8      	blx	r5
  40395e:	2800      	cmp	r0, #0
  403960:	d0f5      	beq.n	40394e <task_tc+0xa>
			led_pisca(1);
  403962:	2001      	movs	r0, #1
  403964:	4b04      	ldr	r3, [pc, #16]	; (403978 <task_tc+0x34>)
  403966:	4798      	blx	r3
  403968:	e7f1      	b.n	40394e <task_tc+0xa>
  40396a:	bf00      	nop
  40396c:	20400e3c 	.word	0x20400e3c
  403970:	00402059 	.word	0x00402059
  403974:	00402885 	.word	0x00402885
  403978:	00403891 	.word	0x00403891

0040397c <task_rtt>:
static void task_rtt(void *pvParameters){
  40397c:	b508      	push	{r3, lr}
		if (xSemaphoreTake(xSemaphoreRTT, 100)){
  40397e:	4d0c      	ldr	r5, [pc, #48]	; (4039b0 <task_rtt+0x34>)
  403980:	4c0c      	ldr	r4, [pc, #48]	; (4039b4 <task_rtt+0x38>)
			led_pisca(2);
  403982:	4e0d      	ldr	r6, [pc, #52]	; (4039b8 <task_rtt+0x3c>)
  403984:	e003      	b.n	40398e <task_rtt+0x12>
		vTaskDelay(500);
  403986:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40398a:	4b0c      	ldr	r3, [pc, #48]	; (4039bc <task_rtt+0x40>)
  40398c:	4798      	blx	r3
		if (xSemaphoreTake(xSemaphoreRTT, 100)){
  40398e:	2300      	movs	r3, #0
  403990:	2264      	movs	r2, #100	; 0x64
  403992:	4619      	mov	r1, r3
  403994:	6828      	ldr	r0, [r5, #0]
  403996:	47a0      	blx	r4
  403998:	2800      	cmp	r0, #0
  40399a:	d0f4      	beq.n	403986 <task_rtt+0xa>
			led_pisca(2);
  40399c:	2002      	movs	r0, #2
  40399e:	47b0      	blx	r6
			RTT_init(4, 16, RTT_MR_ALMIEN);
  4039a0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4039a4:	2010      	movs	r0, #16
  4039a6:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
  4039aa:	4b05      	ldr	r3, [pc, #20]	; (4039c0 <task_rtt+0x44>)
  4039ac:	4798      	blx	r3
  4039ae:	e7ea      	b.n	403986 <task_rtt+0xa>
  4039b0:	20400e34 	.word	0x20400e34
  4039b4:	00402059 	.word	0x00402059
  4039b8:	00403891 	.word	0x00403891
  4039bc:	00402885 	.word	0x00402885
  4039c0:	004032e5 	.word	0x004032e5

004039c4 <led_init>:
void led_init(){
  4039c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pmc_enable_periph_clk(LED1_ID);
  4039c6:	200a      	movs	r0, #10
  4039c8:	4d14      	ldr	r5, [pc, #80]	; (403a1c <led_init+0x58>)
  4039ca:	47a8      	blx	r5
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_MASK, PIO_DEFAULT | PIO_DEBOUNCE);
  4039cc:	4f14      	ldr	r7, [pc, #80]	; (403a20 <led_init+0x5c>)
  4039ce:	2308      	movs	r3, #8
  4039d0:	2201      	movs	r2, #1
  4039d2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4039d6:	4638      	mov	r0, r7
  4039d8:	4c12      	ldr	r4, [pc, #72]	; (403a24 <led_init+0x60>)
  4039da:	47a0      	blx	r4
	pmc_enable_periph_clk(LED2_ID);
  4039dc:	200c      	movs	r0, #12
  4039de:	47a8      	blx	r5
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_MASK, PIO_DEFAULT | PIO_DEBOUNCE);
  4039e0:	4e11      	ldr	r6, [pc, #68]	; (403a28 <led_init+0x64>)
  4039e2:	2308      	movs	r3, #8
  4039e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4039e8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4039ec:	4630      	mov	r0, r6
  4039ee:	47a0      	blx	r4
	pmc_enable_periph_clk(LED3_ID);
  4039f0:	200b      	movs	r0, #11
  4039f2:	47a8      	blx	r5
	pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_MASK, PIO_DEFAULT | PIO_DEBOUNCE);
  4039f4:	4d0d      	ldr	r5, [pc, #52]	; (403a2c <led_init+0x68>)
  4039f6:	2308      	movs	r3, #8
  4039f8:	2204      	movs	r2, #4
  4039fa:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4039fe:	4628      	mov	r0, r5
  403a00:	47a0      	blx	r4
	pio_set(LED1_PIO, LED1_MASK);
  403a02:	2101      	movs	r1, #1
  403a04:	4638      	mov	r0, r7
  403a06:	4c0a      	ldr	r4, [pc, #40]	; (403a30 <led_init+0x6c>)
  403a08:	47a0      	blx	r4
	pio_set(LED2_PIO, LED2_MASK);
  403a0a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403a0e:	4630      	mov	r0, r6
  403a10:	47a0      	blx	r4
	pio_set(LED3_PIO, LED3_MASK);
  403a12:	2104      	movs	r1, #4
  403a14:	4628      	mov	r0, r5
  403a16:	47a0      	blx	r4
  403a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403a1a:	bf00      	nop
  403a1c:	0040115d 	.word	0x0040115d
  403a20:	400e0e00 	.word	0x400e0e00
  403a24:	00400e49 	.word	0x00400e49
  403a28:	400e1200 	.word	0x400e1200
  403a2c:	400e1000 	.word	0x400e1000
  403a30:	00400d51 	.word	0x00400d51

00403a34 <button_init>:

void button_init(void){
  403a34:	b530      	push	{r4, r5, lr}
  403a36:	b083      	sub	sp, #12
	pmc_enable_periph_clk(BUT1_ID);					
  403a38:	2010      	movs	r0, #16
  403a3a:	4b12      	ldr	r3, [pc, #72]	; (403a84 <button_init+0x50>)
  403a3c:	4798      	blx	r3
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  403a3e:	4c12      	ldr	r4, [pc, #72]	; (403a88 <button_init+0x54>)
  403a40:	2309      	movs	r3, #9
  403a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403a46:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403a4a:	4620      	mov	r0, r4
  403a4c:	4d0f      	ldr	r5, [pc, #60]	; (403a8c <button_init+0x58>)
  403a4e:	47a8      	blx	r5
	pio_handler_set(BUT1_PIO, BUT1_ID, BUT1_MASK, PIO_IT_FALL_EDGE, &but_callback1);
  403a50:	4b0f      	ldr	r3, [pc, #60]	; (403a90 <button_init+0x5c>)
  403a52:	9300      	str	r3, [sp, #0]
  403a54:	2350      	movs	r3, #80	; 0x50
  403a56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403a5a:	2110      	movs	r1, #16
  403a5c:	4620      	mov	r0, r4
  403a5e:	4d0d      	ldr	r5, [pc, #52]	; (403a94 <button_init+0x60>)
  403a60:	47a8      	blx	r5
	pio_enable_interrupt(BUT1_PIO, BUT1_MASK);
  403a62:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403a66:	4620      	mov	r0, r4
  403a68:	4b0b      	ldr	r3, [pc, #44]	; (403a98 <button_init+0x64>)
  403a6a:	4798      	blx	r3
	pio_get_interrupt_status(BUT1_PIO);
  403a6c:	4620      	mov	r0, r4
  403a6e:	4b0b      	ldr	r3, [pc, #44]	; (403a9c <button_init+0x68>)
  403a70:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403a72:	4b0b      	ldr	r3, [pc, #44]	; (403aa0 <button_init+0x6c>)
  403a74:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  403a78:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403a7a:	2280      	movs	r2, #128	; 0x80
  403a7c:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ(BUT1_ID);
	NVIC_SetPriority(BUT1_ID, 4);
	
}
  403a80:	b003      	add	sp, #12
  403a82:	bd30      	pop	{r4, r5, pc}
  403a84:	0040115d 	.word	0x0040115d
  403a88:	400e1400 	.word	0x400e1400
  403a8c:	00400e49 	.word	0x00400e49
  403a90:	004037dd 	.word	0x004037dd
  403a94:	00400f69 	.word	0x00400f69
  403a98:	00400f0b 	.word	0x00400f0b
  403a9c:	00400f0f 	.word	0x00400f0f
  403aa0:	e000e100 	.word	0xe000e100

00403aa4 <main>:

int main(void) {
  403aa4:	b500      	push	{lr}
  403aa6:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  403aa8:	4b65      	ldr	r3, [pc, #404]	; (403c40 <main+0x19c>)
  403aaa:	4798      	blx	r3
	board_init();
  403aac:	4b65      	ldr	r3, [pc, #404]	; (403c44 <main+0x1a0>)
  403aae:	4798      	blx	r3
	led_init();
  403ab0:	4b65      	ldr	r3, [pc, #404]	; (403c48 <main+0x1a4>)
  403ab2:	4798      	blx	r3
	button_init();
  403ab4:	4b65      	ldr	r3, [pc, #404]	; (403c4c <main+0x1a8>)
  403ab6:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403ab8:	4d65      	ldr	r5, [pc, #404]	; (403c50 <main+0x1ac>)
  403aba:	4b66      	ldr	r3, [pc, #408]	; (403c54 <main+0x1b0>)
  403abc:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403abe:	4a66      	ldr	r2, [pc, #408]	; (403c58 <main+0x1b4>)
  403ac0:	4b66      	ldr	r3, [pc, #408]	; (403c5c <main+0x1b8>)
  403ac2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403ac4:	4a66      	ldr	r2, [pc, #408]	; (403c60 <main+0x1bc>)
  403ac6:	4b67      	ldr	r3, [pc, #412]	; (403c64 <main+0x1c0>)
  403ac8:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  403aca:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403ace:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  403ad0:	23c0      	movs	r3, #192	; 0xc0
  403ad2:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  403ad4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403ad8:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  403ada:	2400      	movs	r4, #0
  403adc:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403ade:	9408      	str	r4, [sp, #32]
  403ae0:	200e      	movs	r0, #14
  403ae2:	4b61      	ldr	r3, [pc, #388]	; (403c68 <main+0x1c4>)
  403ae4:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  403ae6:	4a61      	ldr	r2, [pc, #388]	; (403c6c <main+0x1c8>)
  403ae8:	a904      	add	r1, sp, #16
  403aea:	4628      	mov	r0, r5
  403aec:	4b60      	ldr	r3, [pc, #384]	; (403c70 <main+0x1cc>)
  403aee:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403af0:	4628      	mov	r0, r5
  403af2:	4b60      	ldr	r3, [pc, #384]	; (403c74 <main+0x1d0>)
  403af4:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403af6:	4628      	mov	r0, r5
  403af8:	4b5f      	ldr	r3, [pc, #380]	; (403c78 <main+0x1d4>)
  403afa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403afc:	4e5f      	ldr	r6, [pc, #380]	; (403c7c <main+0x1d8>)
  403afe:	6833      	ldr	r3, [r6, #0]
  403b00:	4621      	mov	r1, r4
  403b02:	6898      	ldr	r0, [r3, #8]
  403b04:	4d5e      	ldr	r5, [pc, #376]	; (403c80 <main+0x1dc>)
  403b06:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403b08:	6833      	ldr	r3, [r6, #0]
  403b0a:	4621      	mov	r1, r4
  403b0c:	6858      	ldr	r0, [r3, #4]
  403b0e:	47a8      	blx	r5
	setbuf(stdout, NULL);
  403b10:	6833      	ldr	r3, [r6, #0]
  403b12:	4621      	mov	r1, r4
  403b14:	6898      	ldr	r0, [r3, #8]
  403b16:	47a8      	blx	r5
	/* Initialize the console uart */
	configure_console();
	printf("Comecou\n");
  403b18:	485a      	ldr	r0, [pc, #360]	; (403c84 <main+0x1e0>)
  403b1a:	4b5b      	ldr	r3, [pc, #364]	; (403c88 <main+0x1e4>)
  403b1c:	4798      	blx	r3
	
	WDT->WDT_MR = WDT_MR_WDDIS;  
  403b1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403b22:	4b5a      	ldr	r3, [pc, #360]	; (403c8c <main+0x1e8>)
  403b24:	605a      	str	r2, [r3, #4]
	
	xSemaphoreRTT = xSemaphoreCreateBinary();
  403b26:	2203      	movs	r2, #3
  403b28:	4621      	mov	r1, r4
  403b2a:	2001      	movs	r0, #1
  403b2c:	4d58      	ldr	r5, [pc, #352]	; (403c90 <main+0x1ec>)
  403b2e:	47a8      	blx	r5
  403b30:	4b58      	ldr	r3, [pc, #352]	; (403c94 <main+0x1f0>)
  403b32:	6018      	str	r0, [r3, #0]
	xSemaphoreRTC = xSemaphoreCreateBinary();
  403b34:	2203      	movs	r2, #3
  403b36:	4621      	mov	r1, r4
  403b38:	2001      	movs	r0, #1
  403b3a:	47a8      	blx	r5
  403b3c:	4b56      	ldr	r3, [pc, #344]	; (403c98 <main+0x1f4>)
  403b3e:	6018      	str	r0, [r3, #0]
	xSemaphoreTC = xSemaphoreCreateBinary();
  403b40:	2203      	movs	r2, #3
  403b42:	4621      	mov	r1, r4
  403b44:	2001      	movs	r0, #1
  403b46:	47a8      	blx	r5
  403b48:	4b54      	ldr	r3, [pc, #336]	; (403c9c <main+0x1f8>)
  403b4a:	6018      	str	r0, [r3, #0]
	
	/* Create task to control oled */
	if (xTaskCreate(task_oled, "oled", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  403b4c:	9403      	str	r4, [sp, #12]
  403b4e:	9402      	str	r4, [sp, #8]
  403b50:	9401      	str	r4, [sp, #4]
  403b52:	9400      	str	r4, [sp, #0]
  403b54:	4623      	mov	r3, r4
  403b56:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403b5a:	4951      	ldr	r1, [pc, #324]	; (403ca0 <main+0x1fc>)
  403b5c:	4851      	ldr	r0, [pc, #324]	; (403ca4 <main+0x200>)
  403b5e:	4c52      	ldr	r4, [pc, #328]	; (403ca8 <main+0x204>)
  403b60:	47a0      	blx	r4
  403b62:	2801      	cmp	r0, #1
  403b64:	d002      	beq.n	403b6c <main+0xc8>
		printf("Failed to create oled task\r\n");
  403b66:	4851      	ldr	r0, [pc, #324]	; (403cac <main+0x208>)
  403b68:	4b47      	ldr	r3, [pc, #284]	; (403c88 <main+0x1e4>)
  403b6a:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_sensor, "sensor", TASK_SENSOR_STACK_SIZE, NULL, TASK_SENSOR_STACK_PRIORITY, NULL) != pdPASS){
  403b6c:	2300      	movs	r3, #0
  403b6e:	9303      	str	r3, [sp, #12]
  403b70:	9302      	str	r3, [sp, #8]
  403b72:	9301      	str	r3, [sp, #4]
  403b74:	9300      	str	r3, [sp, #0]
  403b76:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403b7a:	494d      	ldr	r1, [pc, #308]	; (403cb0 <main+0x20c>)
  403b7c:	484d      	ldr	r0, [pc, #308]	; (403cb4 <main+0x210>)
  403b7e:	4c4a      	ldr	r4, [pc, #296]	; (403ca8 <main+0x204>)
  403b80:	47a0      	blx	r4
  403b82:	2801      	cmp	r0, #1
  403b84:	d002      	beq.n	403b8c <main+0xe8>
		printf("Failed to create sensor task\r\n");
  403b86:	484c      	ldr	r0, [pc, #304]	; (403cb8 <main+0x214>)
  403b88:	4b3f      	ldr	r3, [pc, #252]	; (403c88 <main+0x1e4>)
  403b8a:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_rtt, "rtt", TASK_SENSOR_STACK_SIZE, NULL, TASK_SENSOR_STACK_PRIORITY, NULL) != pdPASS){
  403b8c:	2300      	movs	r3, #0
  403b8e:	9303      	str	r3, [sp, #12]
  403b90:	9302      	str	r3, [sp, #8]
  403b92:	9301      	str	r3, [sp, #4]
  403b94:	9300      	str	r3, [sp, #0]
  403b96:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403b9a:	4948      	ldr	r1, [pc, #288]	; (403cbc <main+0x218>)
  403b9c:	4848      	ldr	r0, [pc, #288]	; (403cc0 <main+0x21c>)
  403b9e:	4c42      	ldr	r4, [pc, #264]	; (403ca8 <main+0x204>)
  403ba0:	47a0      	blx	r4
  403ba2:	2801      	cmp	r0, #1
  403ba4:	d002      	beq.n	403bac <main+0x108>
		printf("Failed to create rtt task\r\n");
  403ba6:	4847      	ldr	r0, [pc, #284]	; (403cc4 <main+0x220>)
  403ba8:	4b37      	ldr	r3, [pc, #220]	; (403c88 <main+0x1e4>)
  403baa:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_tc, "tc", TASK_SENSOR_STACK_SIZE, NULL, TASK_SENSOR_STACK_PRIORITY, NULL) != pdPASS){
  403bac:	2300      	movs	r3, #0
  403bae:	9303      	str	r3, [sp, #12]
  403bb0:	9302      	str	r3, [sp, #8]
  403bb2:	9301      	str	r3, [sp, #4]
  403bb4:	9300      	str	r3, [sp, #0]
  403bb6:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403bba:	4943      	ldr	r1, [pc, #268]	; (403cc8 <main+0x224>)
  403bbc:	4843      	ldr	r0, [pc, #268]	; (403ccc <main+0x228>)
  403bbe:	4c3a      	ldr	r4, [pc, #232]	; (403ca8 <main+0x204>)
  403bc0:	47a0      	blx	r4
  403bc2:	2801      	cmp	r0, #1
  403bc4:	d002      	beq.n	403bcc <main+0x128>
		printf("Failed to create tc task\r\n");
  403bc6:	4842      	ldr	r0, [pc, #264]	; (403cd0 <main+0x22c>)
  403bc8:	4b2f      	ldr	r3, [pc, #188]	; (403c88 <main+0x1e4>)
  403bca:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_rtc, "rtc", TASK_SENSOR_STACK_SIZE, NULL, TASK_SENSOR_STACK_PRIORITY, NULL) != pdPASS){
  403bcc:	2300      	movs	r3, #0
  403bce:	9303      	str	r3, [sp, #12]
  403bd0:	9302      	str	r3, [sp, #8]
  403bd2:	9301      	str	r3, [sp, #4]
  403bd4:	9300      	str	r3, [sp, #0]
  403bd6:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403bda:	493e      	ldr	r1, [pc, #248]	; (403cd4 <main+0x230>)
  403bdc:	483e      	ldr	r0, [pc, #248]	; (403cd8 <main+0x234>)
  403bde:	4c32      	ldr	r4, [pc, #200]	; (403ca8 <main+0x204>)
  403be0:	47a0      	blx	r4
  403be2:	2801      	cmp	r0, #1
  403be4:	d002      	beq.n	403bec <main+0x148>
		printf("Failed to create rtc task\r\n");
  403be6:	483d      	ldr	r0, [pc, #244]	; (403cdc <main+0x238>)
  403be8:	4b27      	ldr	r3, [pc, #156]	; (403c88 <main+0x1e4>)
  403bea:	4798      	blx	r3
	}
	
	if (xSemaphoreRTT == NULL){
  403bec:	4b29      	ldr	r3, [pc, #164]	; (403c94 <main+0x1f0>)
  403bee:	681b      	ldr	r3, [r3, #0]
  403bf0:	b1d3      	cbz	r3, 403c28 <main+0x184>
		printf("Failed to create semaphore RTT\n");
	}
	if (xSemaphoreTC == NULL){
  403bf2:	4b2a      	ldr	r3, [pc, #168]	; (403c9c <main+0x1f8>)
  403bf4:	681b      	ldr	r3, [r3, #0]
  403bf6:	b1db      	cbz	r3, 403c30 <main+0x18c>
		printf("Failed to create semaphore TC\n");
	}
	if (xSemaphoreRTC == NULL){
  403bf8:	4b27      	ldr	r3, [pc, #156]	; (403c98 <main+0x1f4>)
  403bfa:	681b      	ldr	r3, [r3, #0]
  403bfc:	b1e3      	cbz	r3, 403c38 <main+0x194>
		printf("Failed to create semaphore RTC\n");
	}

	TC_init(TC2, ID_TC7, 1, 4);
  403bfe:	4c38      	ldr	r4, [pc, #224]	; (403ce0 <main+0x23c>)
  403c00:	2304      	movs	r3, #4
  403c02:	2201      	movs	r2, #1
  403c04:	2130      	movs	r1, #48	; 0x30
  403c06:	4620      	mov	r0, r4
  403c08:	4d36      	ldr	r5, [pc, #216]	; (403ce4 <main+0x240>)
  403c0a:	47a8      	blx	r5
	tc_start(TC2, 1);
  403c0c:	2101      	movs	r1, #1
  403c0e:	4620      	mov	r0, r4
  403c10:	4b35      	ldr	r3, [pc, #212]	; (403ce8 <main+0x244>)
  403c12:	4798      	blx	r3
	
	RTT_init(4, 16, RTT_MR_ALMIEN);
  403c14:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  403c18:	2010      	movs	r0, #16
  403c1a:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
  403c1e:	4b33      	ldr	r3, [pc, #204]	; (403cec <main+0x248>)
  403c20:	4798      	blx	r3
	/* Start the scheduler. */
	vTaskStartScheduler();
  403c22:	4b33      	ldr	r3, [pc, #204]	; (403cf0 <main+0x24c>)
  403c24:	4798      	blx	r3
  403c26:	e7fe      	b.n	403c26 <main+0x182>
		printf("Failed to create semaphore RTT\n");
  403c28:	4832      	ldr	r0, [pc, #200]	; (403cf4 <main+0x250>)
  403c2a:	4b17      	ldr	r3, [pc, #92]	; (403c88 <main+0x1e4>)
  403c2c:	4798      	blx	r3
  403c2e:	e7e0      	b.n	403bf2 <main+0x14e>
		printf("Failed to create semaphore TC\n");
  403c30:	4831      	ldr	r0, [pc, #196]	; (403cf8 <main+0x254>)
  403c32:	4b15      	ldr	r3, [pc, #84]	; (403c88 <main+0x1e4>)
  403c34:	4798      	blx	r3
  403c36:	e7df      	b.n	403bf8 <main+0x154>
		printf("Failed to create semaphore RTC\n");
  403c38:	4830      	ldr	r0, [pc, #192]	; (403cfc <main+0x258>)
  403c3a:	4b13      	ldr	r3, [pc, #76]	; (403c88 <main+0x1e4>)
  403c3c:	4798      	blx	r3
  403c3e:	e7de      	b.n	403bfe <main+0x15a>
  403c40:	00400abd 	.word	0x00400abd
  403c44:	00400bb9 	.word	0x00400bb9
  403c48:	004039c5 	.word	0x004039c5
  403c4c:	00403a35 	.word	0x00403a35
  403c50:	40028000 	.word	0x40028000
  403c54:	20400de4 	.word	0x20400de4
  403c58:	004034a9 	.word	0x004034a9
  403c5c:	20400de0 	.word	0x20400de0
  403c60:	004033cd 	.word	0x004033cd
  403c64:	20400ddc 	.word	0x20400ddc
  403c68:	0040115d 	.word	0x0040115d
  403c6c:	08f0d180 	.word	0x08f0d180
  403c70:	0040126d 	.word	0x0040126d
  403c74:	004012c1 	.word	0x004012c1
  403c78:	004012c7 	.word	0x004012c7
  403c7c:	20400018 	.word	0x20400018
  403c80:	004045b1 	.word	0x004045b1
  403c84:	00409590 	.word	0x00409590
  403c88:	0040457d 	.word	0x0040457d
  403c8c:	400e1850 	.word	0x400e1850
  403c90:	00401c19 	.word	0x00401c19
  403c94:	20400e34 	.word	0x20400e34
  403c98:	20400e30 	.word	0x20400e30
  403c9c:	20400e3c 	.word	0x20400e3c
  403ca0:	00409598 	.word	0x00409598
  403ca4:	004033b1 	.word	0x004033b1
  403ca8:	00402339 	.word	0x00402339
  403cac:	004095a0 	.word	0x004095a0
  403cb0:	004095bc 	.word	0x004095bc
  403cb4:	0040339d 	.word	0x0040339d
  403cb8:	004095c4 	.word	0x004095c4
  403cbc:	004095e4 	.word	0x004095e4
  403cc0:	0040397d 	.word	0x0040397d
  403cc4:	004095e8 	.word	0x004095e8
  403cc8:	00409604 	.word	0x00409604
  403ccc:	00403945 	.word	0x00403945
  403cd0:	00409608 	.word	0x00409608
  403cd4:	00409624 	.word	0x00409624
  403cd8:	0040390d 	.word	0x0040390d
  403cdc:	00409628 	.word	0x00409628
  403ce0:	40014000 	.word	0x40014000
  403ce4:	00403681 	.word	0x00403681
  403ce8:	00400701 	.word	0x00400701
  403cec:	004032e5 	.word	0x004032e5
  403cf0:	0040256d 	.word	0x0040256d
  403cf4:	00409644 	.word	0x00409644
  403cf8:	00409664 	.word	0x00409664
  403cfc:	00409684 	.word	0x00409684

00403d00 <__libc_init_array>:
  403d00:	b570      	push	{r4, r5, r6, lr}
  403d02:	4e0f      	ldr	r6, [pc, #60]	; (403d40 <__libc_init_array+0x40>)
  403d04:	4d0f      	ldr	r5, [pc, #60]	; (403d44 <__libc_init_array+0x44>)
  403d06:	1b76      	subs	r6, r6, r5
  403d08:	10b6      	asrs	r6, r6, #2
  403d0a:	bf18      	it	ne
  403d0c:	2400      	movne	r4, #0
  403d0e:	d005      	beq.n	403d1c <__libc_init_array+0x1c>
  403d10:	3401      	adds	r4, #1
  403d12:	f855 3b04 	ldr.w	r3, [r5], #4
  403d16:	4798      	blx	r3
  403d18:	42a6      	cmp	r6, r4
  403d1a:	d1f9      	bne.n	403d10 <__libc_init_array+0x10>
  403d1c:	4e0a      	ldr	r6, [pc, #40]	; (403d48 <__libc_init_array+0x48>)
  403d1e:	4d0b      	ldr	r5, [pc, #44]	; (403d4c <__libc_init_array+0x4c>)
  403d20:	1b76      	subs	r6, r6, r5
  403d22:	f005 fe0f 	bl	409944 <_init>
  403d26:	10b6      	asrs	r6, r6, #2
  403d28:	bf18      	it	ne
  403d2a:	2400      	movne	r4, #0
  403d2c:	d006      	beq.n	403d3c <__libc_init_array+0x3c>
  403d2e:	3401      	adds	r4, #1
  403d30:	f855 3b04 	ldr.w	r3, [r5], #4
  403d34:	4798      	blx	r3
  403d36:	42a6      	cmp	r6, r4
  403d38:	d1f9      	bne.n	403d2e <__libc_init_array+0x2e>
  403d3a:	bd70      	pop	{r4, r5, r6, pc}
  403d3c:	bd70      	pop	{r4, r5, r6, pc}
  403d3e:	bf00      	nop
  403d40:	00409950 	.word	0x00409950
  403d44:	00409950 	.word	0x00409950
  403d48:	00409958 	.word	0x00409958
  403d4c:	00409950 	.word	0x00409950

00403d50 <malloc>:
  403d50:	4b02      	ldr	r3, [pc, #8]	; (403d5c <malloc+0xc>)
  403d52:	4601      	mov	r1, r0
  403d54:	6818      	ldr	r0, [r3, #0]
  403d56:	f000 b80b 	b.w	403d70 <_malloc_r>
  403d5a:	bf00      	nop
  403d5c:	20400018 	.word	0x20400018

00403d60 <free>:
  403d60:	4b02      	ldr	r3, [pc, #8]	; (403d6c <free+0xc>)
  403d62:	4601      	mov	r1, r0
  403d64:	6818      	ldr	r0, [r3, #0]
  403d66:	f003 ba33 	b.w	4071d0 <_free_r>
  403d6a:	bf00      	nop
  403d6c:	20400018 	.word	0x20400018

00403d70 <_malloc_r>:
  403d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d74:	f101 060b 	add.w	r6, r1, #11
  403d78:	2e16      	cmp	r6, #22
  403d7a:	b083      	sub	sp, #12
  403d7c:	4605      	mov	r5, r0
  403d7e:	f240 809e 	bls.w	403ebe <_malloc_r+0x14e>
  403d82:	f036 0607 	bics.w	r6, r6, #7
  403d86:	f100 80bd 	bmi.w	403f04 <_malloc_r+0x194>
  403d8a:	42b1      	cmp	r1, r6
  403d8c:	f200 80ba 	bhi.w	403f04 <_malloc_r+0x194>
  403d90:	f000 fb86 	bl	4044a0 <__malloc_lock>
  403d94:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403d98:	f0c0 8293 	bcc.w	4042c2 <_malloc_r+0x552>
  403d9c:	0a73      	lsrs	r3, r6, #9
  403d9e:	f000 80b8 	beq.w	403f12 <_malloc_r+0x1a2>
  403da2:	2b04      	cmp	r3, #4
  403da4:	f200 8179 	bhi.w	40409a <_malloc_r+0x32a>
  403da8:	09b3      	lsrs	r3, r6, #6
  403daa:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403dae:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403db2:	00c3      	lsls	r3, r0, #3
  403db4:	4fbf      	ldr	r7, [pc, #764]	; (4040b4 <_malloc_r+0x344>)
  403db6:	443b      	add	r3, r7
  403db8:	f1a3 0108 	sub.w	r1, r3, #8
  403dbc:	685c      	ldr	r4, [r3, #4]
  403dbe:	42a1      	cmp	r1, r4
  403dc0:	d106      	bne.n	403dd0 <_malloc_r+0x60>
  403dc2:	e00c      	b.n	403dde <_malloc_r+0x6e>
  403dc4:	2a00      	cmp	r2, #0
  403dc6:	f280 80aa 	bge.w	403f1e <_malloc_r+0x1ae>
  403dca:	68e4      	ldr	r4, [r4, #12]
  403dcc:	42a1      	cmp	r1, r4
  403dce:	d006      	beq.n	403dde <_malloc_r+0x6e>
  403dd0:	6863      	ldr	r3, [r4, #4]
  403dd2:	f023 0303 	bic.w	r3, r3, #3
  403dd6:	1b9a      	subs	r2, r3, r6
  403dd8:	2a0f      	cmp	r2, #15
  403dda:	ddf3      	ble.n	403dc4 <_malloc_r+0x54>
  403ddc:	4670      	mov	r0, lr
  403dde:	693c      	ldr	r4, [r7, #16]
  403de0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4040c8 <_malloc_r+0x358>
  403de4:	4574      	cmp	r4, lr
  403de6:	f000 81ab 	beq.w	404140 <_malloc_r+0x3d0>
  403dea:	6863      	ldr	r3, [r4, #4]
  403dec:	f023 0303 	bic.w	r3, r3, #3
  403df0:	1b9a      	subs	r2, r3, r6
  403df2:	2a0f      	cmp	r2, #15
  403df4:	f300 8190 	bgt.w	404118 <_malloc_r+0x3a8>
  403df8:	2a00      	cmp	r2, #0
  403dfa:	f8c7 e014 	str.w	lr, [r7, #20]
  403dfe:	f8c7 e010 	str.w	lr, [r7, #16]
  403e02:	f280 809d 	bge.w	403f40 <_malloc_r+0x1d0>
  403e06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403e0a:	f080 8161 	bcs.w	4040d0 <_malloc_r+0x360>
  403e0e:	08db      	lsrs	r3, r3, #3
  403e10:	f103 0c01 	add.w	ip, r3, #1
  403e14:	1099      	asrs	r1, r3, #2
  403e16:	687a      	ldr	r2, [r7, #4]
  403e18:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403e1c:	f8c4 8008 	str.w	r8, [r4, #8]
  403e20:	2301      	movs	r3, #1
  403e22:	408b      	lsls	r3, r1
  403e24:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403e28:	4313      	orrs	r3, r2
  403e2a:	3908      	subs	r1, #8
  403e2c:	60e1      	str	r1, [r4, #12]
  403e2e:	607b      	str	r3, [r7, #4]
  403e30:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403e34:	f8c8 400c 	str.w	r4, [r8, #12]
  403e38:	1082      	asrs	r2, r0, #2
  403e3a:	2401      	movs	r4, #1
  403e3c:	4094      	lsls	r4, r2
  403e3e:	429c      	cmp	r4, r3
  403e40:	f200 808b 	bhi.w	403f5a <_malloc_r+0x1ea>
  403e44:	421c      	tst	r4, r3
  403e46:	d106      	bne.n	403e56 <_malloc_r+0xe6>
  403e48:	f020 0003 	bic.w	r0, r0, #3
  403e4c:	0064      	lsls	r4, r4, #1
  403e4e:	421c      	tst	r4, r3
  403e50:	f100 0004 	add.w	r0, r0, #4
  403e54:	d0fa      	beq.n	403e4c <_malloc_r+0xdc>
  403e56:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403e5a:	46cc      	mov	ip, r9
  403e5c:	4680      	mov	r8, r0
  403e5e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403e62:	459c      	cmp	ip, r3
  403e64:	d107      	bne.n	403e76 <_malloc_r+0x106>
  403e66:	e16d      	b.n	404144 <_malloc_r+0x3d4>
  403e68:	2a00      	cmp	r2, #0
  403e6a:	f280 817b 	bge.w	404164 <_malloc_r+0x3f4>
  403e6e:	68db      	ldr	r3, [r3, #12]
  403e70:	459c      	cmp	ip, r3
  403e72:	f000 8167 	beq.w	404144 <_malloc_r+0x3d4>
  403e76:	6859      	ldr	r1, [r3, #4]
  403e78:	f021 0103 	bic.w	r1, r1, #3
  403e7c:	1b8a      	subs	r2, r1, r6
  403e7e:	2a0f      	cmp	r2, #15
  403e80:	ddf2      	ble.n	403e68 <_malloc_r+0xf8>
  403e82:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403e86:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403e8a:	9300      	str	r3, [sp, #0]
  403e8c:	199c      	adds	r4, r3, r6
  403e8e:	4628      	mov	r0, r5
  403e90:	f046 0601 	orr.w	r6, r6, #1
  403e94:	f042 0501 	orr.w	r5, r2, #1
  403e98:	605e      	str	r6, [r3, #4]
  403e9a:	f8c8 c00c 	str.w	ip, [r8, #12]
  403e9e:	f8cc 8008 	str.w	r8, [ip, #8]
  403ea2:	617c      	str	r4, [r7, #20]
  403ea4:	613c      	str	r4, [r7, #16]
  403ea6:	f8c4 e00c 	str.w	lr, [r4, #12]
  403eaa:	f8c4 e008 	str.w	lr, [r4, #8]
  403eae:	6065      	str	r5, [r4, #4]
  403eb0:	505a      	str	r2, [r3, r1]
  403eb2:	f000 fafb 	bl	4044ac <__malloc_unlock>
  403eb6:	9b00      	ldr	r3, [sp, #0]
  403eb8:	f103 0408 	add.w	r4, r3, #8
  403ebc:	e01e      	b.n	403efc <_malloc_r+0x18c>
  403ebe:	2910      	cmp	r1, #16
  403ec0:	d820      	bhi.n	403f04 <_malloc_r+0x194>
  403ec2:	f000 faed 	bl	4044a0 <__malloc_lock>
  403ec6:	2610      	movs	r6, #16
  403ec8:	2318      	movs	r3, #24
  403eca:	2002      	movs	r0, #2
  403ecc:	4f79      	ldr	r7, [pc, #484]	; (4040b4 <_malloc_r+0x344>)
  403ece:	443b      	add	r3, r7
  403ed0:	f1a3 0208 	sub.w	r2, r3, #8
  403ed4:	685c      	ldr	r4, [r3, #4]
  403ed6:	4294      	cmp	r4, r2
  403ed8:	f000 813d 	beq.w	404156 <_malloc_r+0x3e6>
  403edc:	6863      	ldr	r3, [r4, #4]
  403ede:	68e1      	ldr	r1, [r4, #12]
  403ee0:	68a6      	ldr	r6, [r4, #8]
  403ee2:	f023 0303 	bic.w	r3, r3, #3
  403ee6:	4423      	add	r3, r4
  403ee8:	4628      	mov	r0, r5
  403eea:	685a      	ldr	r2, [r3, #4]
  403eec:	60f1      	str	r1, [r6, #12]
  403eee:	f042 0201 	orr.w	r2, r2, #1
  403ef2:	608e      	str	r6, [r1, #8]
  403ef4:	605a      	str	r2, [r3, #4]
  403ef6:	f000 fad9 	bl	4044ac <__malloc_unlock>
  403efa:	3408      	adds	r4, #8
  403efc:	4620      	mov	r0, r4
  403efe:	b003      	add	sp, #12
  403f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f04:	2400      	movs	r4, #0
  403f06:	230c      	movs	r3, #12
  403f08:	4620      	mov	r0, r4
  403f0a:	602b      	str	r3, [r5, #0]
  403f0c:	b003      	add	sp, #12
  403f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f12:	2040      	movs	r0, #64	; 0x40
  403f14:	f44f 7300 	mov.w	r3, #512	; 0x200
  403f18:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403f1c:	e74a      	b.n	403db4 <_malloc_r+0x44>
  403f1e:	4423      	add	r3, r4
  403f20:	68e1      	ldr	r1, [r4, #12]
  403f22:	685a      	ldr	r2, [r3, #4]
  403f24:	68a6      	ldr	r6, [r4, #8]
  403f26:	f042 0201 	orr.w	r2, r2, #1
  403f2a:	60f1      	str	r1, [r6, #12]
  403f2c:	4628      	mov	r0, r5
  403f2e:	608e      	str	r6, [r1, #8]
  403f30:	605a      	str	r2, [r3, #4]
  403f32:	f000 fabb 	bl	4044ac <__malloc_unlock>
  403f36:	3408      	adds	r4, #8
  403f38:	4620      	mov	r0, r4
  403f3a:	b003      	add	sp, #12
  403f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f40:	4423      	add	r3, r4
  403f42:	4628      	mov	r0, r5
  403f44:	685a      	ldr	r2, [r3, #4]
  403f46:	f042 0201 	orr.w	r2, r2, #1
  403f4a:	605a      	str	r2, [r3, #4]
  403f4c:	f000 faae 	bl	4044ac <__malloc_unlock>
  403f50:	3408      	adds	r4, #8
  403f52:	4620      	mov	r0, r4
  403f54:	b003      	add	sp, #12
  403f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f5a:	68bc      	ldr	r4, [r7, #8]
  403f5c:	6863      	ldr	r3, [r4, #4]
  403f5e:	f023 0803 	bic.w	r8, r3, #3
  403f62:	45b0      	cmp	r8, r6
  403f64:	d304      	bcc.n	403f70 <_malloc_r+0x200>
  403f66:	eba8 0306 	sub.w	r3, r8, r6
  403f6a:	2b0f      	cmp	r3, #15
  403f6c:	f300 8085 	bgt.w	40407a <_malloc_r+0x30a>
  403f70:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4040cc <_malloc_r+0x35c>
  403f74:	4b50      	ldr	r3, [pc, #320]	; (4040b8 <_malloc_r+0x348>)
  403f76:	f8d9 2000 	ldr.w	r2, [r9]
  403f7a:	681b      	ldr	r3, [r3, #0]
  403f7c:	3201      	adds	r2, #1
  403f7e:	4433      	add	r3, r6
  403f80:	eb04 0a08 	add.w	sl, r4, r8
  403f84:	f000 8155 	beq.w	404232 <_malloc_r+0x4c2>
  403f88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403f8c:	330f      	adds	r3, #15
  403f8e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403f92:	f02b 0b0f 	bic.w	fp, fp, #15
  403f96:	4659      	mov	r1, fp
  403f98:	4628      	mov	r0, r5
  403f9a:	f000 faf7 	bl	40458c <_sbrk_r>
  403f9e:	1c41      	adds	r1, r0, #1
  403fa0:	4602      	mov	r2, r0
  403fa2:	f000 80fc 	beq.w	40419e <_malloc_r+0x42e>
  403fa6:	4582      	cmp	sl, r0
  403fa8:	f200 80f7 	bhi.w	40419a <_malloc_r+0x42a>
  403fac:	4b43      	ldr	r3, [pc, #268]	; (4040bc <_malloc_r+0x34c>)
  403fae:	6819      	ldr	r1, [r3, #0]
  403fb0:	4459      	add	r1, fp
  403fb2:	6019      	str	r1, [r3, #0]
  403fb4:	f000 814d 	beq.w	404252 <_malloc_r+0x4e2>
  403fb8:	f8d9 0000 	ldr.w	r0, [r9]
  403fbc:	3001      	adds	r0, #1
  403fbe:	bf1b      	ittet	ne
  403fc0:	eba2 0a0a 	subne.w	sl, r2, sl
  403fc4:	4451      	addne	r1, sl
  403fc6:	f8c9 2000 	streq.w	r2, [r9]
  403fca:	6019      	strne	r1, [r3, #0]
  403fcc:	f012 0107 	ands.w	r1, r2, #7
  403fd0:	f000 8115 	beq.w	4041fe <_malloc_r+0x48e>
  403fd4:	f1c1 0008 	rsb	r0, r1, #8
  403fd8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403fdc:	4402      	add	r2, r0
  403fde:	3108      	adds	r1, #8
  403fe0:	eb02 090b 	add.w	r9, r2, fp
  403fe4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403fe8:	eba1 0909 	sub.w	r9, r1, r9
  403fec:	4649      	mov	r1, r9
  403fee:	4628      	mov	r0, r5
  403ff0:	9301      	str	r3, [sp, #4]
  403ff2:	9200      	str	r2, [sp, #0]
  403ff4:	f000 faca 	bl	40458c <_sbrk_r>
  403ff8:	1c43      	adds	r3, r0, #1
  403ffa:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403ffe:	f000 8143 	beq.w	404288 <_malloc_r+0x518>
  404002:	1a80      	subs	r0, r0, r2
  404004:	4448      	add	r0, r9
  404006:	f040 0001 	orr.w	r0, r0, #1
  40400a:	6819      	ldr	r1, [r3, #0]
  40400c:	60ba      	str	r2, [r7, #8]
  40400e:	4449      	add	r1, r9
  404010:	42bc      	cmp	r4, r7
  404012:	6050      	str	r0, [r2, #4]
  404014:	6019      	str	r1, [r3, #0]
  404016:	d017      	beq.n	404048 <_malloc_r+0x2d8>
  404018:	f1b8 0f0f 	cmp.w	r8, #15
  40401c:	f240 80fb 	bls.w	404216 <_malloc_r+0x4a6>
  404020:	6860      	ldr	r0, [r4, #4]
  404022:	f1a8 020c 	sub.w	r2, r8, #12
  404026:	f022 0207 	bic.w	r2, r2, #7
  40402a:	eb04 0e02 	add.w	lr, r4, r2
  40402e:	f000 0001 	and.w	r0, r0, #1
  404032:	f04f 0c05 	mov.w	ip, #5
  404036:	4310      	orrs	r0, r2
  404038:	2a0f      	cmp	r2, #15
  40403a:	6060      	str	r0, [r4, #4]
  40403c:	f8ce c004 	str.w	ip, [lr, #4]
  404040:	f8ce c008 	str.w	ip, [lr, #8]
  404044:	f200 8117 	bhi.w	404276 <_malloc_r+0x506>
  404048:	4b1d      	ldr	r3, [pc, #116]	; (4040c0 <_malloc_r+0x350>)
  40404a:	68bc      	ldr	r4, [r7, #8]
  40404c:	681a      	ldr	r2, [r3, #0]
  40404e:	4291      	cmp	r1, r2
  404050:	bf88      	it	hi
  404052:	6019      	strhi	r1, [r3, #0]
  404054:	4b1b      	ldr	r3, [pc, #108]	; (4040c4 <_malloc_r+0x354>)
  404056:	681a      	ldr	r2, [r3, #0]
  404058:	4291      	cmp	r1, r2
  40405a:	6862      	ldr	r2, [r4, #4]
  40405c:	bf88      	it	hi
  40405e:	6019      	strhi	r1, [r3, #0]
  404060:	f022 0203 	bic.w	r2, r2, #3
  404064:	4296      	cmp	r6, r2
  404066:	eba2 0306 	sub.w	r3, r2, r6
  40406a:	d801      	bhi.n	404070 <_malloc_r+0x300>
  40406c:	2b0f      	cmp	r3, #15
  40406e:	dc04      	bgt.n	40407a <_malloc_r+0x30a>
  404070:	4628      	mov	r0, r5
  404072:	f000 fa1b 	bl	4044ac <__malloc_unlock>
  404076:	2400      	movs	r4, #0
  404078:	e740      	b.n	403efc <_malloc_r+0x18c>
  40407a:	19a2      	adds	r2, r4, r6
  40407c:	f043 0301 	orr.w	r3, r3, #1
  404080:	f046 0601 	orr.w	r6, r6, #1
  404084:	6066      	str	r6, [r4, #4]
  404086:	4628      	mov	r0, r5
  404088:	60ba      	str	r2, [r7, #8]
  40408a:	6053      	str	r3, [r2, #4]
  40408c:	f000 fa0e 	bl	4044ac <__malloc_unlock>
  404090:	3408      	adds	r4, #8
  404092:	4620      	mov	r0, r4
  404094:	b003      	add	sp, #12
  404096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40409a:	2b14      	cmp	r3, #20
  40409c:	d971      	bls.n	404182 <_malloc_r+0x412>
  40409e:	2b54      	cmp	r3, #84	; 0x54
  4040a0:	f200 80a3 	bhi.w	4041ea <_malloc_r+0x47a>
  4040a4:	0b33      	lsrs	r3, r6, #12
  4040a6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4040aa:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4040ae:	00c3      	lsls	r3, r0, #3
  4040b0:	e680      	b.n	403db4 <_malloc_r+0x44>
  4040b2:	bf00      	nop
  4040b4:	20400448 	.word	0x20400448
  4040b8:	20400dd8 	.word	0x20400dd8
  4040bc:	20400da8 	.word	0x20400da8
  4040c0:	20400dd0 	.word	0x20400dd0
  4040c4:	20400dd4 	.word	0x20400dd4
  4040c8:	20400450 	.word	0x20400450
  4040cc:	20400850 	.word	0x20400850
  4040d0:	0a5a      	lsrs	r2, r3, #9
  4040d2:	2a04      	cmp	r2, #4
  4040d4:	d95b      	bls.n	40418e <_malloc_r+0x41e>
  4040d6:	2a14      	cmp	r2, #20
  4040d8:	f200 80ae 	bhi.w	404238 <_malloc_r+0x4c8>
  4040dc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4040e0:	00c9      	lsls	r1, r1, #3
  4040e2:	325b      	adds	r2, #91	; 0x5b
  4040e4:	eb07 0c01 	add.w	ip, r7, r1
  4040e8:	5879      	ldr	r1, [r7, r1]
  4040ea:	f1ac 0c08 	sub.w	ip, ip, #8
  4040ee:	458c      	cmp	ip, r1
  4040f0:	f000 8088 	beq.w	404204 <_malloc_r+0x494>
  4040f4:	684a      	ldr	r2, [r1, #4]
  4040f6:	f022 0203 	bic.w	r2, r2, #3
  4040fa:	4293      	cmp	r3, r2
  4040fc:	d273      	bcs.n	4041e6 <_malloc_r+0x476>
  4040fe:	6889      	ldr	r1, [r1, #8]
  404100:	458c      	cmp	ip, r1
  404102:	d1f7      	bne.n	4040f4 <_malloc_r+0x384>
  404104:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404108:	687b      	ldr	r3, [r7, #4]
  40410a:	60e2      	str	r2, [r4, #12]
  40410c:	f8c4 c008 	str.w	ip, [r4, #8]
  404110:	6094      	str	r4, [r2, #8]
  404112:	f8cc 400c 	str.w	r4, [ip, #12]
  404116:	e68f      	b.n	403e38 <_malloc_r+0xc8>
  404118:	19a1      	adds	r1, r4, r6
  40411a:	f046 0c01 	orr.w	ip, r6, #1
  40411e:	f042 0601 	orr.w	r6, r2, #1
  404122:	f8c4 c004 	str.w	ip, [r4, #4]
  404126:	4628      	mov	r0, r5
  404128:	6179      	str	r1, [r7, #20]
  40412a:	6139      	str	r1, [r7, #16]
  40412c:	f8c1 e00c 	str.w	lr, [r1, #12]
  404130:	f8c1 e008 	str.w	lr, [r1, #8]
  404134:	604e      	str	r6, [r1, #4]
  404136:	50e2      	str	r2, [r4, r3]
  404138:	f000 f9b8 	bl	4044ac <__malloc_unlock>
  40413c:	3408      	adds	r4, #8
  40413e:	e6dd      	b.n	403efc <_malloc_r+0x18c>
  404140:	687b      	ldr	r3, [r7, #4]
  404142:	e679      	b.n	403e38 <_malloc_r+0xc8>
  404144:	f108 0801 	add.w	r8, r8, #1
  404148:	f018 0f03 	tst.w	r8, #3
  40414c:	f10c 0c08 	add.w	ip, ip, #8
  404150:	f47f ae85 	bne.w	403e5e <_malloc_r+0xee>
  404154:	e02d      	b.n	4041b2 <_malloc_r+0x442>
  404156:	68dc      	ldr	r4, [r3, #12]
  404158:	42a3      	cmp	r3, r4
  40415a:	bf08      	it	eq
  40415c:	3002      	addeq	r0, #2
  40415e:	f43f ae3e 	beq.w	403dde <_malloc_r+0x6e>
  404162:	e6bb      	b.n	403edc <_malloc_r+0x16c>
  404164:	4419      	add	r1, r3
  404166:	461c      	mov	r4, r3
  404168:	684a      	ldr	r2, [r1, #4]
  40416a:	68db      	ldr	r3, [r3, #12]
  40416c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404170:	f042 0201 	orr.w	r2, r2, #1
  404174:	604a      	str	r2, [r1, #4]
  404176:	4628      	mov	r0, r5
  404178:	60f3      	str	r3, [r6, #12]
  40417a:	609e      	str	r6, [r3, #8]
  40417c:	f000 f996 	bl	4044ac <__malloc_unlock>
  404180:	e6bc      	b.n	403efc <_malloc_r+0x18c>
  404182:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404186:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40418a:	00c3      	lsls	r3, r0, #3
  40418c:	e612      	b.n	403db4 <_malloc_r+0x44>
  40418e:	099a      	lsrs	r2, r3, #6
  404190:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404194:	00c9      	lsls	r1, r1, #3
  404196:	3238      	adds	r2, #56	; 0x38
  404198:	e7a4      	b.n	4040e4 <_malloc_r+0x374>
  40419a:	42bc      	cmp	r4, r7
  40419c:	d054      	beq.n	404248 <_malloc_r+0x4d8>
  40419e:	68bc      	ldr	r4, [r7, #8]
  4041a0:	6862      	ldr	r2, [r4, #4]
  4041a2:	f022 0203 	bic.w	r2, r2, #3
  4041a6:	e75d      	b.n	404064 <_malloc_r+0x2f4>
  4041a8:	f859 3908 	ldr.w	r3, [r9], #-8
  4041ac:	4599      	cmp	r9, r3
  4041ae:	f040 8086 	bne.w	4042be <_malloc_r+0x54e>
  4041b2:	f010 0f03 	tst.w	r0, #3
  4041b6:	f100 30ff 	add.w	r0, r0, #4294967295
  4041ba:	d1f5      	bne.n	4041a8 <_malloc_r+0x438>
  4041bc:	687b      	ldr	r3, [r7, #4]
  4041be:	ea23 0304 	bic.w	r3, r3, r4
  4041c2:	607b      	str	r3, [r7, #4]
  4041c4:	0064      	lsls	r4, r4, #1
  4041c6:	429c      	cmp	r4, r3
  4041c8:	f63f aec7 	bhi.w	403f5a <_malloc_r+0x1ea>
  4041cc:	2c00      	cmp	r4, #0
  4041ce:	f43f aec4 	beq.w	403f5a <_malloc_r+0x1ea>
  4041d2:	421c      	tst	r4, r3
  4041d4:	4640      	mov	r0, r8
  4041d6:	f47f ae3e 	bne.w	403e56 <_malloc_r+0xe6>
  4041da:	0064      	lsls	r4, r4, #1
  4041dc:	421c      	tst	r4, r3
  4041de:	f100 0004 	add.w	r0, r0, #4
  4041e2:	d0fa      	beq.n	4041da <_malloc_r+0x46a>
  4041e4:	e637      	b.n	403e56 <_malloc_r+0xe6>
  4041e6:	468c      	mov	ip, r1
  4041e8:	e78c      	b.n	404104 <_malloc_r+0x394>
  4041ea:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4041ee:	d815      	bhi.n	40421c <_malloc_r+0x4ac>
  4041f0:	0bf3      	lsrs	r3, r6, #15
  4041f2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4041f6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4041fa:	00c3      	lsls	r3, r0, #3
  4041fc:	e5da      	b.n	403db4 <_malloc_r+0x44>
  4041fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404202:	e6ed      	b.n	403fe0 <_malloc_r+0x270>
  404204:	687b      	ldr	r3, [r7, #4]
  404206:	1092      	asrs	r2, r2, #2
  404208:	2101      	movs	r1, #1
  40420a:	fa01 f202 	lsl.w	r2, r1, r2
  40420e:	4313      	orrs	r3, r2
  404210:	607b      	str	r3, [r7, #4]
  404212:	4662      	mov	r2, ip
  404214:	e779      	b.n	40410a <_malloc_r+0x39a>
  404216:	2301      	movs	r3, #1
  404218:	6053      	str	r3, [r2, #4]
  40421a:	e729      	b.n	404070 <_malloc_r+0x300>
  40421c:	f240 5254 	movw	r2, #1364	; 0x554
  404220:	4293      	cmp	r3, r2
  404222:	d822      	bhi.n	40426a <_malloc_r+0x4fa>
  404224:	0cb3      	lsrs	r3, r6, #18
  404226:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40422a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40422e:	00c3      	lsls	r3, r0, #3
  404230:	e5c0      	b.n	403db4 <_malloc_r+0x44>
  404232:	f103 0b10 	add.w	fp, r3, #16
  404236:	e6ae      	b.n	403f96 <_malloc_r+0x226>
  404238:	2a54      	cmp	r2, #84	; 0x54
  40423a:	d829      	bhi.n	404290 <_malloc_r+0x520>
  40423c:	0b1a      	lsrs	r2, r3, #12
  40423e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404242:	00c9      	lsls	r1, r1, #3
  404244:	326e      	adds	r2, #110	; 0x6e
  404246:	e74d      	b.n	4040e4 <_malloc_r+0x374>
  404248:	4b20      	ldr	r3, [pc, #128]	; (4042cc <_malloc_r+0x55c>)
  40424a:	6819      	ldr	r1, [r3, #0]
  40424c:	4459      	add	r1, fp
  40424e:	6019      	str	r1, [r3, #0]
  404250:	e6b2      	b.n	403fb8 <_malloc_r+0x248>
  404252:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404256:	2800      	cmp	r0, #0
  404258:	f47f aeae 	bne.w	403fb8 <_malloc_r+0x248>
  40425c:	eb08 030b 	add.w	r3, r8, fp
  404260:	68ba      	ldr	r2, [r7, #8]
  404262:	f043 0301 	orr.w	r3, r3, #1
  404266:	6053      	str	r3, [r2, #4]
  404268:	e6ee      	b.n	404048 <_malloc_r+0x2d8>
  40426a:	207f      	movs	r0, #127	; 0x7f
  40426c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404270:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404274:	e59e      	b.n	403db4 <_malloc_r+0x44>
  404276:	f104 0108 	add.w	r1, r4, #8
  40427a:	4628      	mov	r0, r5
  40427c:	9300      	str	r3, [sp, #0]
  40427e:	f002 ffa7 	bl	4071d0 <_free_r>
  404282:	9b00      	ldr	r3, [sp, #0]
  404284:	6819      	ldr	r1, [r3, #0]
  404286:	e6df      	b.n	404048 <_malloc_r+0x2d8>
  404288:	2001      	movs	r0, #1
  40428a:	f04f 0900 	mov.w	r9, #0
  40428e:	e6bc      	b.n	40400a <_malloc_r+0x29a>
  404290:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404294:	d805      	bhi.n	4042a2 <_malloc_r+0x532>
  404296:	0bda      	lsrs	r2, r3, #15
  404298:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40429c:	00c9      	lsls	r1, r1, #3
  40429e:	3277      	adds	r2, #119	; 0x77
  4042a0:	e720      	b.n	4040e4 <_malloc_r+0x374>
  4042a2:	f240 5154 	movw	r1, #1364	; 0x554
  4042a6:	428a      	cmp	r2, r1
  4042a8:	d805      	bhi.n	4042b6 <_malloc_r+0x546>
  4042aa:	0c9a      	lsrs	r2, r3, #18
  4042ac:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4042b0:	00c9      	lsls	r1, r1, #3
  4042b2:	327c      	adds	r2, #124	; 0x7c
  4042b4:	e716      	b.n	4040e4 <_malloc_r+0x374>
  4042b6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4042ba:	227e      	movs	r2, #126	; 0x7e
  4042bc:	e712      	b.n	4040e4 <_malloc_r+0x374>
  4042be:	687b      	ldr	r3, [r7, #4]
  4042c0:	e780      	b.n	4041c4 <_malloc_r+0x454>
  4042c2:	08f0      	lsrs	r0, r6, #3
  4042c4:	f106 0308 	add.w	r3, r6, #8
  4042c8:	e600      	b.n	403ecc <_malloc_r+0x15c>
  4042ca:	bf00      	nop
  4042cc:	20400da8 	.word	0x20400da8

004042d0 <memcpy>:
  4042d0:	4684      	mov	ip, r0
  4042d2:	ea41 0300 	orr.w	r3, r1, r0
  4042d6:	f013 0303 	ands.w	r3, r3, #3
  4042da:	d16d      	bne.n	4043b8 <memcpy+0xe8>
  4042dc:	3a40      	subs	r2, #64	; 0x40
  4042de:	d341      	bcc.n	404364 <memcpy+0x94>
  4042e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042e4:	f840 3b04 	str.w	r3, [r0], #4
  4042e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4042ec:	f840 3b04 	str.w	r3, [r0], #4
  4042f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4042f4:	f840 3b04 	str.w	r3, [r0], #4
  4042f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4042fc:	f840 3b04 	str.w	r3, [r0], #4
  404300:	f851 3b04 	ldr.w	r3, [r1], #4
  404304:	f840 3b04 	str.w	r3, [r0], #4
  404308:	f851 3b04 	ldr.w	r3, [r1], #4
  40430c:	f840 3b04 	str.w	r3, [r0], #4
  404310:	f851 3b04 	ldr.w	r3, [r1], #4
  404314:	f840 3b04 	str.w	r3, [r0], #4
  404318:	f851 3b04 	ldr.w	r3, [r1], #4
  40431c:	f840 3b04 	str.w	r3, [r0], #4
  404320:	f851 3b04 	ldr.w	r3, [r1], #4
  404324:	f840 3b04 	str.w	r3, [r0], #4
  404328:	f851 3b04 	ldr.w	r3, [r1], #4
  40432c:	f840 3b04 	str.w	r3, [r0], #4
  404330:	f851 3b04 	ldr.w	r3, [r1], #4
  404334:	f840 3b04 	str.w	r3, [r0], #4
  404338:	f851 3b04 	ldr.w	r3, [r1], #4
  40433c:	f840 3b04 	str.w	r3, [r0], #4
  404340:	f851 3b04 	ldr.w	r3, [r1], #4
  404344:	f840 3b04 	str.w	r3, [r0], #4
  404348:	f851 3b04 	ldr.w	r3, [r1], #4
  40434c:	f840 3b04 	str.w	r3, [r0], #4
  404350:	f851 3b04 	ldr.w	r3, [r1], #4
  404354:	f840 3b04 	str.w	r3, [r0], #4
  404358:	f851 3b04 	ldr.w	r3, [r1], #4
  40435c:	f840 3b04 	str.w	r3, [r0], #4
  404360:	3a40      	subs	r2, #64	; 0x40
  404362:	d2bd      	bcs.n	4042e0 <memcpy+0x10>
  404364:	3230      	adds	r2, #48	; 0x30
  404366:	d311      	bcc.n	40438c <memcpy+0xbc>
  404368:	f851 3b04 	ldr.w	r3, [r1], #4
  40436c:	f840 3b04 	str.w	r3, [r0], #4
  404370:	f851 3b04 	ldr.w	r3, [r1], #4
  404374:	f840 3b04 	str.w	r3, [r0], #4
  404378:	f851 3b04 	ldr.w	r3, [r1], #4
  40437c:	f840 3b04 	str.w	r3, [r0], #4
  404380:	f851 3b04 	ldr.w	r3, [r1], #4
  404384:	f840 3b04 	str.w	r3, [r0], #4
  404388:	3a10      	subs	r2, #16
  40438a:	d2ed      	bcs.n	404368 <memcpy+0x98>
  40438c:	320c      	adds	r2, #12
  40438e:	d305      	bcc.n	40439c <memcpy+0xcc>
  404390:	f851 3b04 	ldr.w	r3, [r1], #4
  404394:	f840 3b04 	str.w	r3, [r0], #4
  404398:	3a04      	subs	r2, #4
  40439a:	d2f9      	bcs.n	404390 <memcpy+0xc0>
  40439c:	3204      	adds	r2, #4
  40439e:	d008      	beq.n	4043b2 <memcpy+0xe2>
  4043a0:	07d2      	lsls	r2, r2, #31
  4043a2:	bf1c      	itt	ne
  4043a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4043a8:	f800 3b01 	strbne.w	r3, [r0], #1
  4043ac:	d301      	bcc.n	4043b2 <memcpy+0xe2>
  4043ae:	880b      	ldrh	r3, [r1, #0]
  4043b0:	8003      	strh	r3, [r0, #0]
  4043b2:	4660      	mov	r0, ip
  4043b4:	4770      	bx	lr
  4043b6:	bf00      	nop
  4043b8:	2a08      	cmp	r2, #8
  4043ba:	d313      	bcc.n	4043e4 <memcpy+0x114>
  4043bc:	078b      	lsls	r3, r1, #30
  4043be:	d08d      	beq.n	4042dc <memcpy+0xc>
  4043c0:	f010 0303 	ands.w	r3, r0, #3
  4043c4:	d08a      	beq.n	4042dc <memcpy+0xc>
  4043c6:	f1c3 0304 	rsb	r3, r3, #4
  4043ca:	1ad2      	subs	r2, r2, r3
  4043cc:	07db      	lsls	r3, r3, #31
  4043ce:	bf1c      	itt	ne
  4043d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4043d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4043d8:	d380      	bcc.n	4042dc <memcpy+0xc>
  4043da:	f831 3b02 	ldrh.w	r3, [r1], #2
  4043de:	f820 3b02 	strh.w	r3, [r0], #2
  4043e2:	e77b      	b.n	4042dc <memcpy+0xc>
  4043e4:	3a04      	subs	r2, #4
  4043e6:	d3d9      	bcc.n	40439c <memcpy+0xcc>
  4043e8:	3a01      	subs	r2, #1
  4043ea:	f811 3b01 	ldrb.w	r3, [r1], #1
  4043ee:	f800 3b01 	strb.w	r3, [r0], #1
  4043f2:	d2f9      	bcs.n	4043e8 <memcpy+0x118>
  4043f4:	780b      	ldrb	r3, [r1, #0]
  4043f6:	7003      	strb	r3, [r0, #0]
  4043f8:	784b      	ldrb	r3, [r1, #1]
  4043fa:	7043      	strb	r3, [r0, #1]
  4043fc:	788b      	ldrb	r3, [r1, #2]
  4043fe:	7083      	strb	r3, [r0, #2]
  404400:	4660      	mov	r0, ip
  404402:	4770      	bx	lr

00404404 <memset>:
  404404:	b470      	push	{r4, r5, r6}
  404406:	0786      	lsls	r6, r0, #30
  404408:	d046      	beq.n	404498 <memset+0x94>
  40440a:	1e54      	subs	r4, r2, #1
  40440c:	2a00      	cmp	r2, #0
  40440e:	d041      	beq.n	404494 <memset+0x90>
  404410:	b2ca      	uxtb	r2, r1
  404412:	4603      	mov	r3, r0
  404414:	e002      	b.n	40441c <memset+0x18>
  404416:	f114 34ff 	adds.w	r4, r4, #4294967295
  40441a:	d33b      	bcc.n	404494 <memset+0x90>
  40441c:	f803 2b01 	strb.w	r2, [r3], #1
  404420:	079d      	lsls	r5, r3, #30
  404422:	d1f8      	bne.n	404416 <memset+0x12>
  404424:	2c03      	cmp	r4, #3
  404426:	d92e      	bls.n	404486 <memset+0x82>
  404428:	b2cd      	uxtb	r5, r1
  40442a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40442e:	2c0f      	cmp	r4, #15
  404430:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404434:	d919      	bls.n	40446a <memset+0x66>
  404436:	f103 0210 	add.w	r2, r3, #16
  40443a:	4626      	mov	r6, r4
  40443c:	3e10      	subs	r6, #16
  40443e:	2e0f      	cmp	r6, #15
  404440:	f842 5c10 	str.w	r5, [r2, #-16]
  404444:	f842 5c0c 	str.w	r5, [r2, #-12]
  404448:	f842 5c08 	str.w	r5, [r2, #-8]
  40444c:	f842 5c04 	str.w	r5, [r2, #-4]
  404450:	f102 0210 	add.w	r2, r2, #16
  404454:	d8f2      	bhi.n	40443c <memset+0x38>
  404456:	f1a4 0210 	sub.w	r2, r4, #16
  40445a:	f022 020f 	bic.w	r2, r2, #15
  40445e:	f004 040f 	and.w	r4, r4, #15
  404462:	3210      	adds	r2, #16
  404464:	2c03      	cmp	r4, #3
  404466:	4413      	add	r3, r2
  404468:	d90d      	bls.n	404486 <memset+0x82>
  40446a:	461e      	mov	r6, r3
  40446c:	4622      	mov	r2, r4
  40446e:	3a04      	subs	r2, #4
  404470:	2a03      	cmp	r2, #3
  404472:	f846 5b04 	str.w	r5, [r6], #4
  404476:	d8fa      	bhi.n	40446e <memset+0x6a>
  404478:	1f22      	subs	r2, r4, #4
  40447a:	f022 0203 	bic.w	r2, r2, #3
  40447e:	3204      	adds	r2, #4
  404480:	4413      	add	r3, r2
  404482:	f004 0403 	and.w	r4, r4, #3
  404486:	b12c      	cbz	r4, 404494 <memset+0x90>
  404488:	b2c9      	uxtb	r1, r1
  40448a:	441c      	add	r4, r3
  40448c:	f803 1b01 	strb.w	r1, [r3], #1
  404490:	429c      	cmp	r4, r3
  404492:	d1fb      	bne.n	40448c <memset+0x88>
  404494:	bc70      	pop	{r4, r5, r6}
  404496:	4770      	bx	lr
  404498:	4614      	mov	r4, r2
  40449a:	4603      	mov	r3, r0
  40449c:	e7c2      	b.n	404424 <memset+0x20>
  40449e:	bf00      	nop

004044a0 <__malloc_lock>:
  4044a0:	4801      	ldr	r0, [pc, #4]	; (4044a8 <__malloc_lock+0x8>)
  4044a2:	f003 b92f 	b.w	407704 <__retarget_lock_acquire_recursive>
  4044a6:	bf00      	nop
  4044a8:	20400e50 	.word	0x20400e50

004044ac <__malloc_unlock>:
  4044ac:	4801      	ldr	r0, [pc, #4]	; (4044b4 <__malloc_unlock+0x8>)
  4044ae:	f003 b92b 	b.w	407708 <__retarget_lock_release_recursive>
  4044b2:	bf00      	nop
  4044b4:	20400e50 	.word	0x20400e50

004044b8 <printf>:
  4044b8:	b40f      	push	{r0, r1, r2, r3}
  4044ba:	b500      	push	{lr}
  4044bc:	4907      	ldr	r1, [pc, #28]	; (4044dc <printf+0x24>)
  4044be:	b083      	sub	sp, #12
  4044c0:	ab04      	add	r3, sp, #16
  4044c2:	6808      	ldr	r0, [r1, #0]
  4044c4:	f853 2b04 	ldr.w	r2, [r3], #4
  4044c8:	6881      	ldr	r1, [r0, #8]
  4044ca:	9301      	str	r3, [sp, #4]
  4044cc:	f000 f9c6 	bl	40485c <_vfprintf_r>
  4044d0:	b003      	add	sp, #12
  4044d2:	f85d eb04 	ldr.w	lr, [sp], #4
  4044d6:	b004      	add	sp, #16
  4044d8:	4770      	bx	lr
  4044da:	bf00      	nop
  4044dc:	20400018 	.word	0x20400018

004044e0 <_puts_r>:
  4044e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4044e2:	4605      	mov	r5, r0
  4044e4:	b089      	sub	sp, #36	; 0x24
  4044e6:	4608      	mov	r0, r1
  4044e8:	460c      	mov	r4, r1
  4044ea:	f000 f949 	bl	404780 <strlen>
  4044ee:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4044f0:	4f21      	ldr	r7, [pc, #132]	; (404578 <_puts_r+0x98>)
  4044f2:	9404      	str	r4, [sp, #16]
  4044f4:	2601      	movs	r6, #1
  4044f6:	1c44      	adds	r4, r0, #1
  4044f8:	a904      	add	r1, sp, #16
  4044fa:	2202      	movs	r2, #2
  4044fc:	9403      	str	r4, [sp, #12]
  4044fe:	9005      	str	r0, [sp, #20]
  404500:	68ac      	ldr	r4, [r5, #8]
  404502:	9706      	str	r7, [sp, #24]
  404504:	9607      	str	r6, [sp, #28]
  404506:	9101      	str	r1, [sp, #4]
  404508:	9202      	str	r2, [sp, #8]
  40450a:	b353      	cbz	r3, 404562 <_puts_r+0x82>
  40450c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40450e:	f013 0f01 	tst.w	r3, #1
  404512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404516:	b29a      	uxth	r2, r3
  404518:	d101      	bne.n	40451e <_puts_r+0x3e>
  40451a:	0590      	lsls	r0, r2, #22
  40451c:	d525      	bpl.n	40456a <_puts_r+0x8a>
  40451e:	0491      	lsls	r1, r2, #18
  404520:	d406      	bmi.n	404530 <_puts_r+0x50>
  404522:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404524:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404528:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40452c:	81a3      	strh	r3, [r4, #12]
  40452e:	6662      	str	r2, [r4, #100]	; 0x64
  404530:	4628      	mov	r0, r5
  404532:	aa01      	add	r2, sp, #4
  404534:	4621      	mov	r1, r4
  404536:	f002 ff31 	bl	40739c <__sfvwrite_r>
  40453a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40453c:	2800      	cmp	r0, #0
  40453e:	bf0c      	ite	eq
  404540:	250a      	moveq	r5, #10
  404542:	f04f 35ff 	movne.w	r5, #4294967295
  404546:	07da      	lsls	r2, r3, #31
  404548:	d402      	bmi.n	404550 <_puts_r+0x70>
  40454a:	89a3      	ldrh	r3, [r4, #12]
  40454c:	059b      	lsls	r3, r3, #22
  40454e:	d502      	bpl.n	404556 <_puts_r+0x76>
  404550:	4628      	mov	r0, r5
  404552:	b009      	add	sp, #36	; 0x24
  404554:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404556:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404558:	f003 f8d6 	bl	407708 <__retarget_lock_release_recursive>
  40455c:	4628      	mov	r0, r5
  40455e:	b009      	add	sp, #36	; 0x24
  404560:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404562:	4628      	mov	r0, r5
  404564:	f002 fd92 	bl	40708c <__sinit>
  404568:	e7d0      	b.n	40450c <_puts_r+0x2c>
  40456a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40456c:	f003 f8ca 	bl	407704 <__retarget_lock_acquire_recursive>
  404570:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404574:	b29a      	uxth	r2, r3
  404576:	e7d2      	b.n	40451e <_puts_r+0x3e>
  404578:	004096c0 	.word	0x004096c0

0040457c <puts>:
  40457c:	4b02      	ldr	r3, [pc, #8]	; (404588 <puts+0xc>)
  40457e:	4601      	mov	r1, r0
  404580:	6818      	ldr	r0, [r3, #0]
  404582:	f7ff bfad 	b.w	4044e0 <_puts_r>
  404586:	bf00      	nop
  404588:	20400018 	.word	0x20400018

0040458c <_sbrk_r>:
  40458c:	b538      	push	{r3, r4, r5, lr}
  40458e:	4c07      	ldr	r4, [pc, #28]	; (4045ac <_sbrk_r+0x20>)
  404590:	2300      	movs	r3, #0
  404592:	4605      	mov	r5, r0
  404594:	4608      	mov	r0, r1
  404596:	6023      	str	r3, [r4, #0]
  404598:	f7fc ffe0 	bl	40155c <_sbrk>
  40459c:	1c43      	adds	r3, r0, #1
  40459e:	d000      	beq.n	4045a2 <_sbrk_r+0x16>
  4045a0:	bd38      	pop	{r3, r4, r5, pc}
  4045a2:	6823      	ldr	r3, [r4, #0]
  4045a4:	2b00      	cmp	r3, #0
  4045a6:	d0fb      	beq.n	4045a0 <_sbrk_r+0x14>
  4045a8:	602b      	str	r3, [r5, #0]
  4045aa:	bd38      	pop	{r3, r4, r5, pc}
  4045ac:	20400e64 	.word	0x20400e64

004045b0 <setbuf>:
  4045b0:	2900      	cmp	r1, #0
  4045b2:	bf0c      	ite	eq
  4045b4:	2202      	moveq	r2, #2
  4045b6:	2200      	movne	r2, #0
  4045b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4045bc:	f000 b800 	b.w	4045c0 <setvbuf>

004045c0 <setvbuf>:
  4045c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4045c4:	4c61      	ldr	r4, [pc, #388]	; (40474c <setvbuf+0x18c>)
  4045c6:	6825      	ldr	r5, [r4, #0]
  4045c8:	b083      	sub	sp, #12
  4045ca:	4604      	mov	r4, r0
  4045cc:	460f      	mov	r7, r1
  4045ce:	4690      	mov	r8, r2
  4045d0:	461e      	mov	r6, r3
  4045d2:	b115      	cbz	r5, 4045da <setvbuf+0x1a>
  4045d4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4045d6:	2b00      	cmp	r3, #0
  4045d8:	d064      	beq.n	4046a4 <setvbuf+0xe4>
  4045da:	f1b8 0f02 	cmp.w	r8, #2
  4045de:	d006      	beq.n	4045ee <setvbuf+0x2e>
  4045e0:	f1b8 0f01 	cmp.w	r8, #1
  4045e4:	f200 809f 	bhi.w	404726 <setvbuf+0x166>
  4045e8:	2e00      	cmp	r6, #0
  4045ea:	f2c0 809c 	blt.w	404726 <setvbuf+0x166>
  4045ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4045f0:	07d8      	lsls	r0, r3, #31
  4045f2:	d534      	bpl.n	40465e <setvbuf+0x9e>
  4045f4:	4621      	mov	r1, r4
  4045f6:	4628      	mov	r0, r5
  4045f8:	f002 fcf0 	bl	406fdc <_fflush_r>
  4045fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4045fe:	b141      	cbz	r1, 404612 <setvbuf+0x52>
  404600:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404604:	4299      	cmp	r1, r3
  404606:	d002      	beq.n	40460e <setvbuf+0x4e>
  404608:	4628      	mov	r0, r5
  40460a:	f002 fde1 	bl	4071d0 <_free_r>
  40460e:	2300      	movs	r3, #0
  404610:	6323      	str	r3, [r4, #48]	; 0x30
  404612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404616:	2200      	movs	r2, #0
  404618:	61a2      	str	r2, [r4, #24]
  40461a:	6062      	str	r2, [r4, #4]
  40461c:	061a      	lsls	r2, r3, #24
  40461e:	d43a      	bmi.n	404696 <setvbuf+0xd6>
  404620:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404624:	f023 0303 	bic.w	r3, r3, #3
  404628:	f1b8 0f02 	cmp.w	r8, #2
  40462c:	81a3      	strh	r3, [r4, #12]
  40462e:	d01d      	beq.n	40466c <setvbuf+0xac>
  404630:	ab01      	add	r3, sp, #4
  404632:	466a      	mov	r2, sp
  404634:	4621      	mov	r1, r4
  404636:	4628      	mov	r0, r5
  404638:	f003 f868 	bl	40770c <__swhatbuf_r>
  40463c:	89a3      	ldrh	r3, [r4, #12]
  40463e:	4318      	orrs	r0, r3
  404640:	81a0      	strh	r0, [r4, #12]
  404642:	2e00      	cmp	r6, #0
  404644:	d132      	bne.n	4046ac <setvbuf+0xec>
  404646:	9e00      	ldr	r6, [sp, #0]
  404648:	4630      	mov	r0, r6
  40464a:	f7ff fb81 	bl	403d50 <malloc>
  40464e:	4607      	mov	r7, r0
  404650:	2800      	cmp	r0, #0
  404652:	d06b      	beq.n	40472c <setvbuf+0x16c>
  404654:	89a3      	ldrh	r3, [r4, #12]
  404656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40465a:	81a3      	strh	r3, [r4, #12]
  40465c:	e028      	b.n	4046b0 <setvbuf+0xf0>
  40465e:	89a3      	ldrh	r3, [r4, #12]
  404660:	0599      	lsls	r1, r3, #22
  404662:	d4c7      	bmi.n	4045f4 <setvbuf+0x34>
  404664:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404666:	f003 f84d 	bl	407704 <__retarget_lock_acquire_recursive>
  40466a:	e7c3      	b.n	4045f4 <setvbuf+0x34>
  40466c:	2500      	movs	r5, #0
  40466e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404670:	2600      	movs	r6, #0
  404672:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404676:	f043 0302 	orr.w	r3, r3, #2
  40467a:	2001      	movs	r0, #1
  40467c:	60a6      	str	r6, [r4, #8]
  40467e:	07ce      	lsls	r6, r1, #31
  404680:	81a3      	strh	r3, [r4, #12]
  404682:	6022      	str	r2, [r4, #0]
  404684:	6122      	str	r2, [r4, #16]
  404686:	6160      	str	r0, [r4, #20]
  404688:	d401      	bmi.n	40468e <setvbuf+0xce>
  40468a:	0598      	lsls	r0, r3, #22
  40468c:	d53e      	bpl.n	40470c <setvbuf+0x14c>
  40468e:	4628      	mov	r0, r5
  404690:	b003      	add	sp, #12
  404692:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404696:	6921      	ldr	r1, [r4, #16]
  404698:	4628      	mov	r0, r5
  40469a:	f002 fd99 	bl	4071d0 <_free_r>
  40469e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4046a2:	e7bd      	b.n	404620 <setvbuf+0x60>
  4046a4:	4628      	mov	r0, r5
  4046a6:	f002 fcf1 	bl	40708c <__sinit>
  4046aa:	e796      	b.n	4045da <setvbuf+0x1a>
  4046ac:	2f00      	cmp	r7, #0
  4046ae:	d0cb      	beq.n	404648 <setvbuf+0x88>
  4046b0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4046b2:	2b00      	cmp	r3, #0
  4046b4:	d033      	beq.n	40471e <setvbuf+0x15e>
  4046b6:	9b00      	ldr	r3, [sp, #0]
  4046b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4046bc:	6027      	str	r7, [r4, #0]
  4046be:	429e      	cmp	r6, r3
  4046c0:	bf1c      	itt	ne
  4046c2:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4046c6:	81a2      	strhne	r2, [r4, #12]
  4046c8:	f1b8 0f01 	cmp.w	r8, #1
  4046cc:	bf04      	itt	eq
  4046ce:	f042 0201 	orreq.w	r2, r2, #1
  4046d2:	81a2      	strheq	r2, [r4, #12]
  4046d4:	b292      	uxth	r2, r2
  4046d6:	f012 0308 	ands.w	r3, r2, #8
  4046da:	6127      	str	r7, [r4, #16]
  4046dc:	6166      	str	r6, [r4, #20]
  4046de:	d00e      	beq.n	4046fe <setvbuf+0x13e>
  4046e0:	07d1      	lsls	r1, r2, #31
  4046e2:	d51a      	bpl.n	40471a <setvbuf+0x15a>
  4046e4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4046e6:	4276      	negs	r6, r6
  4046e8:	2300      	movs	r3, #0
  4046ea:	f015 0501 	ands.w	r5, r5, #1
  4046ee:	61a6      	str	r6, [r4, #24]
  4046f0:	60a3      	str	r3, [r4, #8]
  4046f2:	d009      	beq.n	404708 <setvbuf+0x148>
  4046f4:	2500      	movs	r5, #0
  4046f6:	4628      	mov	r0, r5
  4046f8:	b003      	add	sp, #12
  4046fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4046fe:	60a3      	str	r3, [r4, #8]
  404700:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404702:	f015 0501 	ands.w	r5, r5, #1
  404706:	d1f5      	bne.n	4046f4 <setvbuf+0x134>
  404708:	0593      	lsls	r3, r2, #22
  40470a:	d4c0      	bmi.n	40468e <setvbuf+0xce>
  40470c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40470e:	f002 fffb 	bl	407708 <__retarget_lock_release_recursive>
  404712:	4628      	mov	r0, r5
  404714:	b003      	add	sp, #12
  404716:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40471a:	60a6      	str	r6, [r4, #8]
  40471c:	e7f0      	b.n	404700 <setvbuf+0x140>
  40471e:	4628      	mov	r0, r5
  404720:	f002 fcb4 	bl	40708c <__sinit>
  404724:	e7c7      	b.n	4046b6 <setvbuf+0xf6>
  404726:	f04f 35ff 	mov.w	r5, #4294967295
  40472a:	e7b0      	b.n	40468e <setvbuf+0xce>
  40472c:	f8dd 9000 	ldr.w	r9, [sp]
  404730:	45b1      	cmp	r9, r6
  404732:	d004      	beq.n	40473e <setvbuf+0x17e>
  404734:	4648      	mov	r0, r9
  404736:	f7ff fb0b 	bl	403d50 <malloc>
  40473a:	4607      	mov	r7, r0
  40473c:	b920      	cbnz	r0, 404748 <setvbuf+0x188>
  40473e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404742:	f04f 35ff 	mov.w	r5, #4294967295
  404746:	e792      	b.n	40466e <setvbuf+0xae>
  404748:	464e      	mov	r6, r9
  40474a:	e783      	b.n	404654 <setvbuf+0x94>
  40474c:	20400018 	.word	0x20400018
	...

00404780 <strlen>:
  404780:	f890 f000 	pld	[r0]
  404784:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404788:	f020 0107 	bic.w	r1, r0, #7
  40478c:	f06f 0c00 	mvn.w	ip, #0
  404790:	f010 0407 	ands.w	r4, r0, #7
  404794:	f891 f020 	pld	[r1, #32]
  404798:	f040 8049 	bne.w	40482e <strlen+0xae>
  40479c:	f04f 0400 	mov.w	r4, #0
  4047a0:	f06f 0007 	mvn.w	r0, #7
  4047a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4047a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4047ac:	f100 0008 	add.w	r0, r0, #8
  4047b0:	fa82 f24c 	uadd8	r2, r2, ip
  4047b4:	faa4 f28c 	sel	r2, r4, ip
  4047b8:	fa83 f34c 	uadd8	r3, r3, ip
  4047bc:	faa2 f38c 	sel	r3, r2, ip
  4047c0:	bb4b      	cbnz	r3, 404816 <strlen+0x96>
  4047c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4047c6:	fa82 f24c 	uadd8	r2, r2, ip
  4047ca:	f100 0008 	add.w	r0, r0, #8
  4047ce:	faa4 f28c 	sel	r2, r4, ip
  4047d2:	fa83 f34c 	uadd8	r3, r3, ip
  4047d6:	faa2 f38c 	sel	r3, r2, ip
  4047da:	b9e3      	cbnz	r3, 404816 <strlen+0x96>
  4047dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4047e0:	fa82 f24c 	uadd8	r2, r2, ip
  4047e4:	f100 0008 	add.w	r0, r0, #8
  4047e8:	faa4 f28c 	sel	r2, r4, ip
  4047ec:	fa83 f34c 	uadd8	r3, r3, ip
  4047f0:	faa2 f38c 	sel	r3, r2, ip
  4047f4:	b97b      	cbnz	r3, 404816 <strlen+0x96>
  4047f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4047fa:	f101 0120 	add.w	r1, r1, #32
  4047fe:	fa82 f24c 	uadd8	r2, r2, ip
  404802:	f100 0008 	add.w	r0, r0, #8
  404806:	faa4 f28c 	sel	r2, r4, ip
  40480a:	fa83 f34c 	uadd8	r3, r3, ip
  40480e:	faa2 f38c 	sel	r3, r2, ip
  404812:	2b00      	cmp	r3, #0
  404814:	d0c6      	beq.n	4047a4 <strlen+0x24>
  404816:	2a00      	cmp	r2, #0
  404818:	bf04      	itt	eq
  40481a:	3004      	addeq	r0, #4
  40481c:	461a      	moveq	r2, r3
  40481e:	ba12      	rev	r2, r2
  404820:	fab2 f282 	clz	r2, r2
  404824:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404828:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40482c:	4770      	bx	lr
  40482e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404832:	f004 0503 	and.w	r5, r4, #3
  404836:	f1c4 0000 	rsb	r0, r4, #0
  40483a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40483e:	f014 0f04 	tst.w	r4, #4
  404842:	f891 f040 	pld	[r1, #64]	; 0x40
  404846:	fa0c f505 	lsl.w	r5, ip, r5
  40484a:	ea62 0205 	orn	r2, r2, r5
  40484e:	bf1c      	itt	ne
  404850:	ea63 0305 	ornne	r3, r3, r5
  404854:	4662      	movne	r2, ip
  404856:	f04f 0400 	mov.w	r4, #0
  40485a:	e7a9      	b.n	4047b0 <strlen+0x30>

0040485c <_vfprintf_r>:
  40485c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404860:	b0c1      	sub	sp, #260	; 0x104
  404862:	461d      	mov	r5, r3
  404864:	468a      	mov	sl, r1
  404866:	4691      	mov	r9, r2
  404868:	4604      	mov	r4, r0
  40486a:	9008      	str	r0, [sp, #32]
  40486c:	f002 ff38 	bl	4076e0 <_localeconv_r>
  404870:	6803      	ldr	r3, [r0, #0]
  404872:	9315      	str	r3, [sp, #84]	; 0x54
  404874:	4618      	mov	r0, r3
  404876:	f7ff ff83 	bl	404780 <strlen>
  40487a:	950e      	str	r5, [sp, #56]	; 0x38
  40487c:	9014      	str	r0, [sp, #80]	; 0x50
  40487e:	b11c      	cbz	r4, 404888 <_vfprintf_r+0x2c>
  404880:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404882:	2b00      	cmp	r3, #0
  404884:	f000 825f 	beq.w	404d46 <_vfprintf_r+0x4ea>
  404888:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  40488c:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  404890:	f013 0f01 	tst.w	r3, #1
  404894:	b293      	uxth	r3, r2
  404896:	d102      	bne.n	40489e <_vfprintf_r+0x42>
  404898:	0599      	lsls	r1, r3, #22
  40489a:	f140 8275 	bpl.w	404d88 <_vfprintf_r+0x52c>
  40489e:	049f      	lsls	r7, r3, #18
  4048a0:	d40a      	bmi.n	4048b8 <_vfprintf_r+0x5c>
  4048a2:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  4048a6:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  4048aa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4048ae:	f8aa 300c 	strh.w	r3, [sl, #12]
  4048b2:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  4048b6:	b29b      	uxth	r3, r3
  4048b8:	071e      	lsls	r6, r3, #28
  4048ba:	f140 8223 	bpl.w	404d04 <_vfprintf_r+0x4a8>
  4048be:	f8da 2010 	ldr.w	r2, [sl, #16]
  4048c2:	2a00      	cmp	r2, #0
  4048c4:	f000 821e 	beq.w	404d04 <_vfprintf_r+0x4a8>
  4048c8:	f003 021a 	and.w	r2, r3, #26
  4048cc:	2a0a      	cmp	r2, #10
  4048ce:	f000 823e 	beq.w	404d4e <_vfprintf_r+0x4f2>
  4048d2:	2300      	movs	r3, #0
  4048d4:	4618      	mov	r0, r3
  4048d6:	9311      	str	r3, [sp, #68]	; 0x44
  4048d8:	9313      	str	r3, [sp, #76]	; 0x4c
  4048da:	9312      	str	r3, [sp, #72]	; 0x48
  4048dc:	9325      	str	r3, [sp, #148]	; 0x94
  4048de:	9324      	str	r3, [sp, #144]	; 0x90
  4048e0:	9318      	str	r3, [sp, #96]	; 0x60
  4048e2:	9319      	str	r3, [sp, #100]	; 0x64
  4048e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4048e6:	ab30      	add	r3, sp, #192	; 0xc0
  4048e8:	9323      	str	r3, [sp, #140]	; 0x8c
  4048ea:	4698      	mov	r8, r3
  4048ec:	9016      	str	r0, [sp, #88]	; 0x58
  4048ee:	9017      	str	r0, [sp, #92]	; 0x5c
  4048f0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4048f4:	f899 3000 	ldrb.w	r3, [r9]
  4048f8:	464c      	mov	r4, r9
  4048fa:	b1eb      	cbz	r3, 404938 <_vfprintf_r+0xdc>
  4048fc:	2b25      	cmp	r3, #37	; 0x25
  4048fe:	d102      	bne.n	404906 <_vfprintf_r+0xaa>
  404900:	e01a      	b.n	404938 <_vfprintf_r+0xdc>
  404902:	2b25      	cmp	r3, #37	; 0x25
  404904:	d003      	beq.n	40490e <_vfprintf_r+0xb2>
  404906:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40490a:	2b00      	cmp	r3, #0
  40490c:	d1f9      	bne.n	404902 <_vfprintf_r+0xa6>
  40490e:	eba4 0509 	sub.w	r5, r4, r9
  404912:	b18d      	cbz	r5, 404938 <_vfprintf_r+0xdc>
  404914:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404916:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404918:	f8c8 9000 	str.w	r9, [r8]
  40491c:	3301      	adds	r3, #1
  40491e:	442a      	add	r2, r5
  404920:	2b07      	cmp	r3, #7
  404922:	f8c8 5004 	str.w	r5, [r8, #4]
  404926:	9225      	str	r2, [sp, #148]	; 0x94
  404928:	9324      	str	r3, [sp, #144]	; 0x90
  40492a:	f300 8201 	bgt.w	404d30 <_vfprintf_r+0x4d4>
  40492e:	f108 0808 	add.w	r8, r8, #8
  404932:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404934:	442b      	add	r3, r5
  404936:	930b      	str	r3, [sp, #44]	; 0x2c
  404938:	7823      	ldrb	r3, [r4, #0]
  40493a:	2b00      	cmp	r3, #0
  40493c:	f000 83f0 	beq.w	405120 <_vfprintf_r+0x8c4>
  404940:	2300      	movs	r3, #0
  404942:	461a      	mov	r2, r3
  404944:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404948:	4619      	mov	r1, r3
  40494a:	930c      	str	r3, [sp, #48]	; 0x30
  40494c:	469b      	mov	fp, r3
  40494e:	7866      	ldrb	r6, [r4, #1]
  404950:	f04f 33ff 	mov.w	r3, #4294967295
  404954:	f104 0901 	add.w	r9, r4, #1
  404958:	9309      	str	r3, [sp, #36]	; 0x24
  40495a:	f109 0901 	add.w	r9, r9, #1
  40495e:	f1a6 0320 	sub.w	r3, r6, #32
  404962:	2b58      	cmp	r3, #88	; 0x58
  404964:	f200 83bf 	bhi.w	4050e6 <_vfprintf_r+0x88a>
  404968:	e8df f013 	tbh	[pc, r3, lsl #1]
  40496c:	03bd02e0 	.word	0x03bd02e0
  404970:	034f03bd 	.word	0x034f03bd
  404974:	03bd03bd 	.word	0x03bd03bd
  404978:	03bd03bd 	.word	0x03bd03bd
  40497c:	03bd03bd 	.word	0x03bd03bd
  404980:	03080354 	.word	0x03080354
  404984:	021a03bd 	.word	0x021a03bd
  404988:	03bd02e8 	.word	0x03bd02e8
  40498c:	033a0303 	.word	0x033a0303
  404990:	033a033a 	.word	0x033a033a
  404994:	033a033a 	.word	0x033a033a
  404998:	033a033a 	.word	0x033a033a
  40499c:	033a033a 	.word	0x033a033a
  4049a0:	03bd03bd 	.word	0x03bd03bd
  4049a4:	03bd03bd 	.word	0x03bd03bd
  4049a8:	03bd03bd 	.word	0x03bd03bd
  4049ac:	03bd03bd 	.word	0x03bd03bd
  4049b0:	03bd03bd 	.word	0x03bd03bd
  4049b4:	03620349 	.word	0x03620349
  4049b8:	036203bd 	.word	0x036203bd
  4049bc:	03bd03bd 	.word	0x03bd03bd
  4049c0:	03bd03bd 	.word	0x03bd03bd
  4049c4:	03bd03a2 	.word	0x03bd03a2
  4049c8:	006f03bd 	.word	0x006f03bd
  4049cc:	03bd03bd 	.word	0x03bd03bd
  4049d0:	03bd03bd 	.word	0x03bd03bd
  4049d4:	005903bd 	.word	0x005903bd
  4049d8:	03bd03bd 	.word	0x03bd03bd
  4049dc:	03bd031e 	.word	0x03bd031e
  4049e0:	03bd03bd 	.word	0x03bd03bd
  4049e4:	03bd03bd 	.word	0x03bd03bd
  4049e8:	03bd03bd 	.word	0x03bd03bd
  4049ec:	03bd03bd 	.word	0x03bd03bd
  4049f0:	032403bd 	.word	0x032403bd
  4049f4:	03620273 	.word	0x03620273
  4049f8:	03620362 	.word	0x03620362
  4049fc:	027302b7 	.word	0x027302b7
  404a00:	03bd03bd 	.word	0x03bd03bd
  404a04:	03bd02bc 	.word	0x03bd02bc
  404a08:	007102c9 	.word	0x007102c9
  404a0c:	0247030d 	.word	0x0247030d
  404a10:	025203bd 	.word	0x025203bd
  404a14:	005b03bd 	.word	0x005b03bd
  404a18:	03bd03bd 	.word	0x03bd03bd
  404a1c:	021f      	.short	0x021f
  404a1e:	f04b 0b10 	orr.w	fp, fp, #16
  404a22:	f01b 0f20 	tst.w	fp, #32
  404a26:	f040 8353 	bne.w	4050d0 <_vfprintf_r+0x874>
  404a2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404a2c:	f01b 0f10 	tst.w	fp, #16
  404a30:	4613      	mov	r3, r2
  404a32:	f040 85b4 	bne.w	40559e <_vfprintf_r+0xd42>
  404a36:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404a3a:	f000 85b0 	beq.w	40559e <_vfprintf_r+0xd42>
  404a3e:	8814      	ldrh	r4, [r2, #0]
  404a40:	3204      	adds	r2, #4
  404a42:	2500      	movs	r5, #0
  404a44:	2301      	movs	r3, #1
  404a46:	920e      	str	r2, [sp, #56]	; 0x38
  404a48:	e014      	b.n	404a74 <_vfprintf_r+0x218>
  404a4a:	f04b 0b10 	orr.w	fp, fp, #16
  404a4e:	f01b 0320 	ands.w	r3, fp, #32
  404a52:	f040 8332 	bne.w	4050ba <_vfprintf_r+0x85e>
  404a56:	f01b 0210 	ands.w	r2, fp, #16
  404a5a:	f040 8589 	bne.w	405570 <_vfprintf_r+0xd14>
  404a5e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  404a62:	f000 8585 	beq.w	405570 <_vfprintf_r+0xd14>
  404a66:	990e      	ldr	r1, [sp, #56]	; 0x38
  404a68:	4613      	mov	r3, r2
  404a6a:	460a      	mov	r2, r1
  404a6c:	3204      	adds	r2, #4
  404a6e:	880c      	ldrh	r4, [r1, #0]
  404a70:	920e      	str	r2, [sp, #56]	; 0x38
  404a72:	2500      	movs	r5, #0
  404a74:	f04f 0a00 	mov.w	sl, #0
  404a78:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404a7c:	9909      	ldr	r1, [sp, #36]	; 0x24
  404a7e:	1c4a      	adds	r2, r1, #1
  404a80:	f000 820b 	beq.w	404e9a <_vfprintf_r+0x63e>
  404a84:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  404a88:	9206      	str	r2, [sp, #24]
  404a8a:	ea54 0205 	orrs.w	r2, r4, r5
  404a8e:	f040 820a 	bne.w	404ea6 <_vfprintf_r+0x64a>
  404a92:	2900      	cmp	r1, #0
  404a94:	f040 846f 	bne.w	405376 <_vfprintf_r+0xb1a>
  404a98:	2b00      	cmp	r3, #0
  404a9a:	f040 852d 	bne.w	4054f8 <_vfprintf_r+0xc9c>
  404a9e:	f01b 0301 	ands.w	r3, fp, #1
  404aa2:	930d      	str	r3, [sp, #52]	; 0x34
  404aa4:	f000 8668 	beq.w	405778 <_vfprintf_r+0xf1c>
  404aa8:	af40      	add	r7, sp, #256	; 0x100
  404aaa:	2330      	movs	r3, #48	; 0x30
  404aac:	f807 3d41 	strb.w	r3, [r7, #-65]!
  404ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404ab2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404ab4:	4293      	cmp	r3, r2
  404ab6:	bfb8      	it	lt
  404ab8:	4613      	movlt	r3, r2
  404aba:	9307      	str	r3, [sp, #28]
  404abc:	2300      	movs	r3, #0
  404abe:	9310      	str	r3, [sp, #64]	; 0x40
  404ac0:	f1ba 0f00 	cmp.w	sl, #0
  404ac4:	d002      	beq.n	404acc <_vfprintf_r+0x270>
  404ac6:	9b07      	ldr	r3, [sp, #28]
  404ac8:	3301      	adds	r3, #1
  404aca:	9307      	str	r3, [sp, #28]
  404acc:	9b06      	ldr	r3, [sp, #24]
  404ace:	f013 0302 	ands.w	r3, r3, #2
  404ad2:	930f      	str	r3, [sp, #60]	; 0x3c
  404ad4:	d002      	beq.n	404adc <_vfprintf_r+0x280>
  404ad6:	9b07      	ldr	r3, [sp, #28]
  404ad8:	3302      	adds	r3, #2
  404ada:	9307      	str	r3, [sp, #28]
  404adc:	9b06      	ldr	r3, [sp, #24]
  404ade:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  404ae2:	f040 831b 	bne.w	40511c <_vfprintf_r+0x8c0>
  404ae6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404ae8:	9a07      	ldr	r2, [sp, #28]
  404aea:	eba3 0b02 	sub.w	fp, r3, r2
  404aee:	f1bb 0f00 	cmp.w	fp, #0
  404af2:	f340 8313 	ble.w	40511c <_vfprintf_r+0x8c0>
  404af6:	f1bb 0f10 	cmp.w	fp, #16
  404afa:	9925      	ldr	r1, [sp, #148]	; 0x94
  404afc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404afe:	dd28      	ble.n	404b52 <_vfprintf_r+0x2f6>
  404b00:	4643      	mov	r3, r8
  404b02:	2410      	movs	r4, #16
  404b04:	46a8      	mov	r8, r5
  404b06:	f8dd a020 	ldr.w	sl, [sp, #32]
  404b0a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404b0c:	e006      	b.n	404b1c <_vfprintf_r+0x2c0>
  404b0e:	f1ab 0b10 	sub.w	fp, fp, #16
  404b12:	f1bb 0f10 	cmp.w	fp, #16
  404b16:	f103 0308 	add.w	r3, r3, #8
  404b1a:	dd18      	ble.n	404b4e <_vfprintf_r+0x2f2>
  404b1c:	3201      	adds	r2, #1
  404b1e:	48b9      	ldr	r0, [pc, #740]	; (404e04 <_vfprintf_r+0x5a8>)
  404b20:	9224      	str	r2, [sp, #144]	; 0x90
  404b22:	3110      	adds	r1, #16
  404b24:	2a07      	cmp	r2, #7
  404b26:	9125      	str	r1, [sp, #148]	; 0x94
  404b28:	e883 0011 	stmia.w	r3, {r0, r4}
  404b2c:	ddef      	ble.n	404b0e <_vfprintf_r+0x2b2>
  404b2e:	aa23      	add	r2, sp, #140	; 0x8c
  404b30:	4629      	mov	r1, r5
  404b32:	4650      	mov	r0, sl
  404b34:	f003 fc3c 	bl	4083b0 <__sprint_r>
  404b38:	2800      	cmp	r0, #0
  404b3a:	f040 836a 	bne.w	405212 <_vfprintf_r+0x9b6>
  404b3e:	f1ab 0b10 	sub.w	fp, fp, #16
  404b42:	f1bb 0f10 	cmp.w	fp, #16
  404b46:	9925      	ldr	r1, [sp, #148]	; 0x94
  404b48:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404b4a:	ab30      	add	r3, sp, #192	; 0xc0
  404b4c:	dce6      	bgt.n	404b1c <_vfprintf_r+0x2c0>
  404b4e:	4645      	mov	r5, r8
  404b50:	4698      	mov	r8, r3
  404b52:	3201      	adds	r2, #1
  404b54:	4bab      	ldr	r3, [pc, #684]	; (404e04 <_vfprintf_r+0x5a8>)
  404b56:	9224      	str	r2, [sp, #144]	; 0x90
  404b58:	eb0b 0401 	add.w	r4, fp, r1
  404b5c:	2a07      	cmp	r2, #7
  404b5e:	9425      	str	r4, [sp, #148]	; 0x94
  404b60:	e888 0808 	stmia.w	r8, {r3, fp}
  404b64:	f300 84cd 	bgt.w	405502 <_vfprintf_r+0xca6>
  404b68:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404b6c:	f108 0808 	add.w	r8, r8, #8
  404b70:	f1ba 0f00 	cmp.w	sl, #0
  404b74:	d00e      	beq.n	404b94 <_vfprintf_r+0x338>
  404b76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b78:	3301      	adds	r3, #1
  404b7a:	3401      	adds	r4, #1
  404b7c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404b80:	2201      	movs	r2, #1
  404b82:	2b07      	cmp	r3, #7
  404b84:	9425      	str	r4, [sp, #148]	; 0x94
  404b86:	9324      	str	r3, [sp, #144]	; 0x90
  404b88:	e888 0006 	stmia.w	r8, {r1, r2}
  404b8c:	f300 840a 	bgt.w	4053a4 <_vfprintf_r+0xb48>
  404b90:	f108 0808 	add.w	r8, r8, #8
  404b94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404b96:	b16b      	cbz	r3, 404bb4 <_vfprintf_r+0x358>
  404b98:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b9a:	3301      	adds	r3, #1
  404b9c:	3402      	adds	r4, #2
  404b9e:	a91c      	add	r1, sp, #112	; 0x70
  404ba0:	2202      	movs	r2, #2
  404ba2:	2b07      	cmp	r3, #7
  404ba4:	9425      	str	r4, [sp, #148]	; 0x94
  404ba6:	9324      	str	r3, [sp, #144]	; 0x90
  404ba8:	e888 0006 	stmia.w	r8, {r1, r2}
  404bac:	f300 8406 	bgt.w	4053bc <_vfprintf_r+0xb60>
  404bb0:	f108 0808 	add.w	r8, r8, #8
  404bb4:	2d80      	cmp	r5, #128	; 0x80
  404bb6:	f000 832e 	beq.w	405216 <_vfprintf_r+0x9ba>
  404bba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404bbc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404bbe:	eba3 0a02 	sub.w	sl, r3, r2
  404bc2:	f1ba 0f00 	cmp.w	sl, #0
  404bc6:	dd3b      	ble.n	404c40 <_vfprintf_r+0x3e4>
  404bc8:	f1ba 0f10 	cmp.w	sl, #16
  404bcc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404bce:	4d8e      	ldr	r5, [pc, #568]	; (404e08 <_vfprintf_r+0x5ac>)
  404bd0:	dd2b      	ble.n	404c2a <_vfprintf_r+0x3ce>
  404bd2:	4642      	mov	r2, r8
  404bd4:	4621      	mov	r1, r4
  404bd6:	46b0      	mov	r8, r6
  404bd8:	f04f 0b10 	mov.w	fp, #16
  404bdc:	462e      	mov	r6, r5
  404bde:	9c08      	ldr	r4, [sp, #32]
  404be0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404be2:	e006      	b.n	404bf2 <_vfprintf_r+0x396>
  404be4:	f1aa 0a10 	sub.w	sl, sl, #16
  404be8:	f1ba 0f10 	cmp.w	sl, #16
  404bec:	f102 0208 	add.w	r2, r2, #8
  404bf0:	dd17      	ble.n	404c22 <_vfprintf_r+0x3c6>
  404bf2:	3301      	adds	r3, #1
  404bf4:	3110      	adds	r1, #16
  404bf6:	2b07      	cmp	r3, #7
  404bf8:	9125      	str	r1, [sp, #148]	; 0x94
  404bfa:	9324      	str	r3, [sp, #144]	; 0x90
  404bfc:	e882 0840 	stmia.w	r2, {r6, fp}
  404c00:	ddf0      	ble.n	404be4 <_vfprintf_r+0x388>
  404c02:	aa23      	add	r2, sp, #140	; 0x8c
  404c04:	4629      	mov	r1, r5
  404c06:	4620      	mov	r0, r4
  404c08:	f003 fbd2 	bl	4083b0 <__sprint_r>
  404c0c:	2800      	cmp	r0, #0
  404c0e:	f040 8300 	bne.w	405212 <_vfprintf_r+0x9b6>
  404c12:	f1aa 0a10 	sub.w	sl, sl, #16
  404c16:	f1ba 0f10 	cmp.w	sl, #16
  404c1a:	9925      	ldr	r1, [sp, #148]	; 0x94
  404c1c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c1e:	aa30      	add	r2, sp, #192	; 0xc0
  404c20:	dce7      	bgt.n	404bf2 <_vfprintf_r+0x396>
  404c22:	4635      	mov	r5, r6
  404c24:	460c      	mov	r4, r1
  404c26:	4646      	mov	r6, r8
  404c28:	4690      	mov	r8, r2
  404c2a:	3301      	adds	r3, #1
  404c2c:	4454      	add	r4, sl
  404c2e:	2b07      	cmp	r3, #7
  404c30:	9425      	str	r4, [sp, #148]	; 0x94
  404c32:	9324      	str	r3, [sp, #144]	; 0x90
  404c34:	e888 0420 	stmia.w	r8, {r5, sl}
  404c38:	f300 83a9 	bgt.w	40538e <_vfprintf_r+0xb32>
  404c3c:	f108 0808 	add.w	r8, r8, #8
  404c40:	9b06      	ldr	r3, [sp, #24]
  404c42:	05db      	lsls	r3, r3, #23
  404c44:	f100 8285 	bmi.w	405152 <_vfprintf_r+0x8f6>
  404c48:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c4a:	990d      	ldr	r1, [sp, #52]	; 0x34
  404c4c:	f8c8 7000 	str.w	r7, [r8]
  404c50:	3301      	adds	r3, #1
  404c52:	440c      	add	r4, r1
  404c54:	2b07      	cmp	r3, #7
  404c56:	9425      	str	r4, [sp, #148]	; 0x94
  404c58:	f8c8 1004 	str.w	r1, [r8, #4]
  404c5c:	9324      	str	r3, [sp, #144]	; 0x90
  404c5e:	f300 8375 	bgt.w	40534c <_vfprintf_r+0xaf0>
  404c62:	f108 0808 	add.w	r8, r8, #8
  404c66:	9b06      	ldr	r3, [sp, #24]
  404c68:	0759      	lsls	r1, r3, #29
  404c6a:	d53b      	bpl.n	404ce4 <_vfprintf_r+0x488>
  404c6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404c6e:	9a07      	ldr	r2, [sp, #28]
  404c70:	1a9d      	subs	r5, r3, r2
  404c72:	2d00      	cmp	r5, #0
  404c74:	dd36      	ble.n	404ce4 <_vfprintf_r+0x488>
  404c76:	2d10      	cmp	r5, #16
  404c78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c7a:	dd21      	ble.n	404cc0 <_vfprintf_r+0x464>
  404c7c:	2610      	movs	r6, #16
  404c7e:	9f08      	ldr	r7, [sp, #32]
  404c80:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  404c84:	e004      	b.n	404c90 <_vfprintf_r+0x434>
  404c86:	3d10      	subs	r5, #16
  404c88:	2d10      	cmp	r5, #16
  404c8a:	f108 0808 	add.w	r8, r8, #8
  404c8e:	dd17      	ble.n	404cc0 <_vfprintf_r+0x464>
  404c90:	3301      	adds	r3, #1
  404c92:	4a5c      	ldr	r2, [pc, #368]	; (404e04 <_vfprintf_r+0x5a8>)
  404c94:	9324      	str	r3, [sp, #144]	; 0x90
  404c96:	3410      	adds	r4, #16
  404c98:	2b07      	cmp	r3, #7
  404c9a:	9425      	str	r4, [sp, #148]	; 0x94
  404c9c:	e888 0044 	stmia.w	r8, {r2, r6}
  404ca0:	ddf1      	ble.n	404c86 <_vfprintf_r+0x42a>
  404ca2:	aa23      	add	r2, sp, #140	; 0x8c
  404ca4:	4651      	mov	r1, sl
  404ca6:	4638      	mov	r0, r7
  404ca8:	f003 fb82 	bl	4083b0 <__sprint_r>
  404cac:	2800      	cmp	r0, #0
  404cae:	f040 823f 	bne.w	405130 <_vfprintf_r+0x8d4>
  404cb2:	3d10      	subs	r5, #16
  404cb4:	2d10      	cmp	r5, #16
  404cb6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404cb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cba:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404cbe:	dce7      	bgt.n	404c90 <_vfprintf_r+0x434>
  404cc0:	3301      	adds	r3, #1
  404cc2:	4a50      	ldr	r2, [pc, #320]	; (404e04 <_vfprintf_r+0x5a8>)
  404cc4:	9324      	str	r3, [sp, #144]	; 0x90
  404cc6:	442c      	add	r4, r5
  404cc8:	2b07      	cmp	r3, #7
  404cca:	9425      	str	r4, [sp, #148]	; 0x94
  404ccc:	e888 0024 	stmia.w	r8, {r2, r5}
  404cd0:	dd08      	ble.n	404ce4 <_vfprintf_r+0x488>
  404cd2:	aa23      	add	r2, sp, #140	; 0x8c
  404cd4:	990a      	ldr	r1, [sp, #40]	; 0x28
  404cd6:	9808      	ldr	r0, [sp, #32]
  404cd8:	f003 fb6a 	bl	4083b0 <__sprint_r>
  404cdc:	2800      	cmp	r0, #0
  404cde:	f040 8347 	bne.w	405370 <_vfprintf_r+0xb14>
  404ce2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404ce4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404ce6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404ce8:	9907      	ldr	r1, [sp, #28]
  404cea:	428a      	cmp	r2, r1
  404cec:	bfac      	ite	ge
  404cee:	189b      	addge	r3, r3, r2
  404cf0:	185b      	addlt	r3, r3, r1
  404cf2:	930b      	str	r3, [sp, #44]	; 0x2c
  404cf4:	2c00      	cmp	r4, #0
  404cf6:	f040 8333 	bne.w	405360 <_vfprintf_r+0xb04>
  404cfa:	2300      	movs	r3, #0
  404cfc:	9324      	str	r3, [sp, #144]	; 0x90
  404cfe:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404d02:	e5f7      	b.n	4048f4 <_vfprintf_r+0x98>
  404d04:	4651      	mov	r1, sl
  404d06:	9808      	ldr	r0, [sp, #32]
  404d08:	f001 f896 	bl	405e38 <__swsetup_r>
  404d0c:	2800      	cmp	r0, #0
  404d0e:	d038      	beq.n	404d82 <_vfprintf_r+0x526>
  404d10:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  404d14:	07dd      	lsls	r5, r3, #31
  404d16:	d404      	bmi.n	404d22 <_vfprintf_r+0x4c6>
  404d18:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404d1c:	059c      	lsls	r4, r3, #22
  404d1e:	f140 85ca 	bpl.w	4058b6 <_vfprintf_r+0x105a>
  404d22:	f04f 33ff 	mov.w	r3, #4294967295
  404d26:	930b      	str	r3, [sp, #44]	; 0x2c
  404d28:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404d2a:	b041      	add	sp, #260	; 0x104
  404d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d30:	aa23      	add	r2, sp, #140	; 0x8c
  404d32:	990a      	ldr	r1, [sp, #40]	; 0x28
  404d34:	9808      	ldr	r0, [sp, #32]
  404d36:	f003 fb3b 	bl	4083b0 <__sprint_r>
  404d3a:	2800      	cmp	r0, #0
  404d3c:	f040 8318 	bne.w	405370 <_vfprintf_r+0xb14>
  404d40:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404d44:	e5f5      	b.n	404932 <_vfprintf_r+0xd6>
  404d46:	9808      	ldr	r0, [sp, #32]
  404d48:	f002 f9a0 	bl	40708c <__sinit>
  404d4c:	e59c      	b.n	404888 <_vfprintf_r+0x2c>
  404d4e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  404d52:	2a00      	cmp	r2, #0
  404d54:	f6ff adbd 	blt.w	4048d2 <_vfprintf_r+0x76>
  404d58:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  404d5c:	07d0      	lsls	r0, r2, #31
  404d5e:	d405      	bmi.n	404d6c <_vfprintf_r+0x510>
  404d60:	0599      	lsls	r1, r3, #22
  404d62:	d403      	bmi.n	404d6c <_vfprintf_r+0x510>
  404d64:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  404d68:	f002 fcce 	bl	407708 <__retarget_lock_release_recursive>
  404d6c:	462b      	mov	r3, r5
  404d6e:	464a      	mov	r2, r9
  404d70:	4651      	mov	r1, sl
  404d72:	9808      	ldr	r0, [sp, #32]
  404d74:	f001 f81e 	bl	405db4 <__sbprintf>
  404d78:	900b      	str	r0, [sp, #44]	; 0x2c
  404d7a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404d7c:	b041      	add	sp, #260	; 0x104
  404d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d82:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404d86:	e59f      	b.n	4048c8 <_vfprintf_r+0x6c>
  404d88:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  404d8c:	f002 fcba 	bl	407704 <__retarget_lock_acquire_recursive>
  404d90:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  404d94:	b293      	uxth	r3, r2
  404d96:	e582      	b.n	40489e <_vfprintf_r+0x42>
  404d98:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d9a:	930e      	str	r3, [sp, #56]	; 0x38
  404d9c:	4240      	negs	r0, r0
  404d9e:	900c      	str	r0, [sp, #48]	; 0x30
  404da0:	f04b 0b04 	orr.w	fp, fp, #4
  404da4:	f899 6000 	ldrb.w	r6, [r9]
  404da8:	e5d7      	b.n	40495a <_vfprintf_r+0xfe>
  404daa:	2a00      	cmp	r2, #0
  404dac:	f040 87df 	bne.w	405d6e <_vfprintf_r+0x1512>
  404db0:	4b16      	ldr	r3, [pc, #88]	; (404e0c <_vfprintf_r+0x5b0>)
  404db2:	9318      	str	r3, [sp, #96]	; 0x60
  404db4:	f01b 0f20 	tst.w	fp, #32
  404db8:	f040 84b9 	bne.w	40572e <_vfprintf_r+0xed2>
  404dbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404dbe:	f01b 0f10 	tst.w	fp, #16
  404dc2:	4613      	mov	r3, r2
  404dc4:	f040 83dc 	bne.w	405580 <_vfprintf_r+0xd24>
  404dc8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404dcc:	f000 83d8 	beq.w	405580 <_vfprintf_r+0xd24>
  404dd0:	3304      	adds	r3, #4
  404dd2:	8814      	ldrh	r4, [r2, #0]
  404dd4:	930e      	str	r3, [sp, #56]	; 0x38
  404dd6:	2500      	movs	r5, #0
  404dd8:	f01b 0f01 	tst.w	fp, #1
  404ddc:	f000 8322 	beq.w	405424 <_vfprintf_r+0xbc8>
  404de0:	ea54 0305 	orrs.w	r3, r4, r5
  404de4:	f000 831e 	beq.w	405424 <_vfprintf_r+0xbc8>
  404de8:	2330      	movs	r3, #48	; 0x30
  404dea:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404dee:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  404df2:	f04b 0b02 	orr.w	fp, fp, #2
  404df6:	2302      	movs	r3, #2
  404df8:	e63c      	b.n	404a74 <_vfprintf_r+0x218>
  404dfa:	f04b 0b20 	orr.w	fp, fp, #32
  404dfe:	f899 6000 	ldrb.w	r6, [r9]
  404e02:	e5aa      	b.n	40495a <_vfprintf_r+0xfe>
  404e04:	00409708 	.word	0x00409708
  404e08:	00409718 	.word	0x00409718
  404e0c:	004096e8 	.word	0x004096e8
  404e10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404e12:	6817      	ldr	r7, [r2, #0]
  404e14:	2400      	movs	r4, #0
  404e16:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  404e1a:	1d15      	adds	r5, r2, #4
  404e1c:	2f00      	cmp	r7, #0
  404e1e:	f000 864e 	beq.w	405abe <_vfprintf_r+0x1262>
  404e22:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404e24:	1c53      	adds	r3, r2, #1
  404e26:	f000 85cc 	beq.w	4059c2 <_vfprintf_r+0x1166>
  404e2a:	4621      	mov	r1, r4
  404e2c:	4638      	mov	r0, r7
  404e2e:	f002 fce7 	bl	407800 <memchr>
  404e32:	2800      	cmp	r0, #0
  404e34:	f000 8697 	beq.w	405b66 <_vfprintf_r+0x130a>
  404e38:	1bc3      	subs	r3, r0, r7
  404e3a:	930d      	str	r3, [sp, #52]	; 0x34
  404e3c:	9409      	str	r4, [sp, #36]	; 0x24
  404e3e:	950e      	str	r5, [sp, #56]	; 0x38
  404e40:	f8cd b018 	str.w	fp, [sp, #24]
  404e44:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404e48:	9307      	str	r3, [sp, #28]
  404e4a:	9410      	str	r4, [sp, #64]	; 0x40
  404e4c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404e50:	e636      	b.n	404ac0 <_vfprintf_r+0x264>
  404e52:	2a00      	cmp	r2, #0
  404e54:	f040 8796 	bne.w	405d84 <_vfprintf_r+0x1528>
  404e58:	f01b 0f20 	tst.w	fp, #32
  404e5c:	f040 845a 	bne.w	405714 <_vfprintf_r+0xeb8>
  404e60:	f01b 0f10 	tst.w	fp, #16
  404e64:	f040 83a2 	bne.w	4055ac <_vfprintf_r+0xd50>
  404e68:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404e6c:	f000 839e 	beq.w	4055ac <_vfprintf_r+0xd50>
  404e70:	990e      	ldr	r1, [sp, #56]	; 0x38
  404e72:	f9b1 4000 	ldrsh.w	r4, [r1]
  404e76:	3104      	adds	r1, #4
  404e78:	17e5      	asrs	r5, r4, #31
  404e7a:	4622      	mov	r2, r4
  404e7c:	462b      	mov	r3, r5
  404e7e:	910e      	str	r1, [sp, #56]	; 0x38
  404e80:	2a00      	cmp	r2, #0
  404e82:	f173 0300 	sbcs.w	r3, r3, #0
  404e86:	f2c0 8487 	blt.w	405798 <_vfprintf_r+0xf3c>
  404e8a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e8c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404e90:	1c4a      	adds	r2, r1, #1
  404e92:	f04f 0301 	mov.w	r3, #1
  404e96:	f47f adf5 	bne.w	404a84 <_vfprintf_r+0x228>
  404e9a:	ea54 0205 	orrs.w	r2, r4, r5
  404e9e:	f000 826c 	beq.w	40537a <_vfprintf_r+0xb1e>
  404ea2:	f8cd b018 	str.w	fp, [sp, #24]
  404ea6:	2b01      	cmp	r3, #1
  404ea8:	f000 8308 	beq.w	4054bc <_vfprintf_r+0xc60>
  404eac:	2b02      	cmp	r3, #2
  404eae:	f040 8295 	bne.w	4053dc <_vfprintf_r+0xb80>
  404eb2:	9818      	ldr	r0, [sp, #96]	; 0x60
  404eb4:	af30      	add	r7, sp, #192	; 0xc0
  404eb6:	0923      	lsrs	r3, r4, #4
  404eb8:	f004 010f 	and.w	r1, r4, #15
  404ebc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404ec0:	092a      	lsrs	r2, r5, #4
  404ec2:	461c      	mov	r4, r3
  404ec4:	4615      	mov	r5, r2
  404ec6:	5c43      	ldrb	r3, [r0, r1]
  404ec8:	f807 3d01 	strb.w	r3, [r7, #-1]!
  404ecc:	ea54 0305 	orrs.w	r3, r4, r5
  404ed0:	d1f1      	bne.n	404eb6 <_vfprintf_r+0x65a>
  404ed2:	ab30      	add	r3, sp, #192	; 0xc0
  404ed4:	1bdb      	subs	r3, r3, r7
  404ed6:	930d      	str	r3, [sp, #52]	; 0x34
  404ed8:	e5ea      	b.n	404ab0 <_vfprintf_r+0x254>
  404eda:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404ede:	f899 6000 	ldrb.w	r6, [r9]
  404ee2:	e53a      	b.n	40495a <_vfprintf_r+0xfe>
  404ee4:	f899 6000 	ldrb.w	r6, [r9]
  404ee8:	2e6c      	cmp	r6, #108	; 0x6c
  404eea:	bf03      	ittte	eq
  404eec:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  404ef0:	f04b 0b20 	orreq.w	fp, fp, #32
  404ef4:	f109 0901 	addeq.w	r9, r9, #1
  404ef8:	f04b 0b10 	orrne.w	fp, fp, #16
  404efc:	e52d      	b.n	40495a <_vfprintf_r+0xfe>
  404efe:	2a00      	cmp	r2, #0
  404f00:	f040 874c 	bne.w	405d9c <_vfprintf_r+0x1540>
  404f04:	f01b 0f20 	tst.w	fp, #32
  404f08:	f040 853f 	bne.w	40598a <_vfprintf_r+0x112e>
  404f0c:	f01b 0f10 	tst.w	fp, #16
  404f10:	f040 80fc 	bne.w	40510c <_vfprintf_r+0x8b0>
  404f14:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404f18:	f000 80f8 	beq.w	40510c <_vfprintf_r+0x8b0>
  404f1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404f1e:	6813      	ldr	r3, [r2, #0]
  404f20:	3204      	adds	r2, #4
  404f22:	920e      	str	r2, [sp, #56]	; 0x38
  404f24:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  404f28:	801a      	strh	r2, [r3, #0]
  404f2a:	e4e3      	b.n	4048f4 <_vfprintf_r+0x98>
  404f2c:	f899 6000 	ldrb.w	r6, [r9]
  404f30:	2900      	cmp	r1, #0
  404f32:	f47f ad12 	bne.w	40495a <_vfprintf_r+0xfe>
  404f36:	2201      	movs	r2, #1
  404f38:	2120      	movs	r1, #32
  404f3a:	e50e      	b.n	40495a <_vfprintf_r+0xfe>
  404f3c:	f899 6000 	ldrb.w	r6, [r9]
  404f40:	2e2a      	cmp	r6, #42	; 0x2a
  404f42:	f109 0001 	add.w	r0, r9, #1
  404f46:	f000 86f1 	beq.w	405d2c <_vfprintf_r+0x14d0>
  404f4a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404f4e:	2b09      	cmp	r3, #9
  404f50:	4681      	mov	r9, r0
  404f52:	bf98      	it	ls
  404f54:	2000      	movls	r0, #0
  404f56:	f200 863d 	bhi.w	405bd4 <_vfprintf_r+0x1378>
  404f5a:	f819 6b01 	ldrb.w	r6, [r9], #1
  404f5e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404f62:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  404f66:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404f6a:	2b09      	cmp	r3, #9
  404f6c:	d9f5      	bls.n	404f5a <_vfprintf_r+0x6fe>
  404f6e:	9009      	str	r0, [sp, #36]	; 0x24
  404f70:	e4f5      	b.n	40495e <_vfprintf_r+0x102>
  404f72:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404f76:	f899 6000 	ldrb.w	r6, [r9]
  404f7a:	e4ee      	b.n	40495a <_vfprintf_r+0xfe>
  404f7c:	f899 6000 	ldrb.w	r6, [r9]
  404f80:	2201      	movs	r2, #1
  404f82:	212b      	movs	r1, #43	; 0x2b
  404f84:	e4e9      	b.n	40495a <_vfprintf_r+0xfe>
  404f86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404f88:	4bae      	ldr	r3, [pc, #696]	; (405244 <_vfprintf_r+0x9e8>)
  404f8a:	6814      	ldr	r4, [r2, #0]
  404f8c:	9318      	str	r3, [sp, #96]	; 0x60
  404f8e:	2678      	movs	r6, #120	; 0x78
  404f90:	2330      	movs	r3, #48	; 0x30
  404f92:	3204      	adds	r2, #4
  404f94:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404f98:	f04b 0b02 	orr.w	fp, fp, #2
  404f9c:	920e      	str	r2, [sp, #56]	; 0x38
  404f9e:	2500      	movs	r5, #0
  404fa0:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  404fa4:	2302      	movs	r3, #2
  404fa6:	e565      	b.n	404a74 <_vfprintf_r+0x218>
  404fa8:	2a00      	cmp	r2, #0
  404faa:	f040 86e4 	bne.w	405d76 <_vfprintf_r+0x151a>
  404fae:	4ba6      	ldr	r3, [pc, #664]	; (405248 <_vfprintf_r+0x9ec>)
  404fb0:	9318      	str	r3, [sp, #96]	; 0x60
  404fb2:	e6ff      	b.n	404db4 <_vfprintf_r+0x558>
  404fb4:	990e      	ldr	r1, [sp, #56]	; 0x38
  404fb6:	f8cd b018 	str.w	fp, [sp, #24]
  404fba:	680a      	ldr	r2, [r1, #0]
  404fbc:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404fc0:	2300      	movs	r3, #0
  404fc2:	460a      	mov	r2, r1
  404fc4:	469a      	mov	sl, r3
  404fc6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404fca:	3204      	adds	r2, #4
  404fcc:	2301      	movs	r3, #1
  404fce:	9307      	str	r3, [sp, #28]
  404fd0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  404fd4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  404fd8:	920e      	str	r2, [sp, #56]	; 0x38
  404fda:	930d      	str	r3, [sp, #52]	; 0x34
  404fdc:	af26      	add	r7, sp, #152	; 0x98
  404fde:	e575      	b.n	404acc <_vfprintf_r+0x270>
  404fe0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404fe4:	2000      	movs	r0, #0
  404fe6:	f819 6b01 	ldrb.w	r6, [r9], #1
  404fea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404fee:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  404ff2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  404ff6:	2b09      	cmp	r3, #9
  404ff8:	d9f5      	bls.n	404fe6 <_vfprintf_r+0x78a>
  404ffa:	900c      	str	r0, [sp, #48]	; 0x30
  404ffc:	e4af      	b.n	40495e <_vfprintf_r+0x102>
  404ffe:	2a00      	cmp	r2, #0
  405000:	f040 86c8 	bne.w	405d94 <_vfprintf_r+0x1538>
  405004:	f04b 0b10 	orr.w	fp, fp, #16
  405008:	e726      	b.n	404e58 <_vfprintf_r+0x5fc>
  40500a:	f04b 0b01 	orr.w	fp, fp, #1
  40500e:	f899 6000 	ldrb.w	r6, [r9]
  405012:	e4a2      	b.n	40495a <_vfprintf_r+0xfe>
  405014:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405016:	6823      	ldr	r3, [r4, #0]
  405018:	930c      	str	r3, [sp, #48]	; 0x30
  40501a:	4618      	mov	r0, r3
  40501c:	2800      	cmp	r0, #0
  40501e:	4623      	mov	r3, r4
  405020:	f103 0304 	add.w	r3, r3, #4
  405024:	f6ff aeb8 	blt.w	404d98 <_vfprintf_r+0x53c>
  405028:	930e      	str	r3, [sp, #56]	; 0x38
  40502a:	f899 6000 	ldrb.w	r6, [r9]
  40502e:	e494      	b.n	40495a <_vfprintf_r+0xfe>
  405030:	2a00      	cmp	r2, #0
  405032:	f040 86b7 	bne.w	405da4 <_vfprintf_r+0x1548>
  405036:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405038:	3507      	adds	r5, #7
  40503a:	f025 0307 	bic.w	r3, r5, #7
  40503e:	f103 0208 	add.w	r2, r3, #8
  405042:	920e      	str	r2, [sp, #56]	; 0x38
  405044:	681a      	ldr	r2, [r3, #0]
  405046:	9213      	str	r2, [sp, #76]	; 0x4c
  405048:	685b      	ldr	r3, [r3, #4]
  40504a:	9312      	str	r3, [sp, #72]	; 0x48
  40504c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40504e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  405050:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  405054:	4628      	mov	r0, r5
  405056:	4621      	mov	r1, r4
  405058:	f04f 32ff 	mov.w	r2, #4294967295
  40505c:	4b7b      	ldr	r3, [pc, #492]	; (40524c <_vfprintf_r+0x9f0>)
  40505e:	f004 f8a9 	bl	4091b4 <__aeabi_dcmpun>
  405062:	2800      	cmp	r0, #0
  405064:	f040 83a2 	bne.w	4057ac <_vfprintf_r+0xf50>
  405068:	4628      	mov	r0, r5
  40506a:	4621      	mov	r1, r4
  40506c:	f04f 32ff 	mov.w	r2, #4294967295
  405070:	4b76      	ldr	r3, [pc, #472]	; (40524c <_vfprintf_r+0x9f0>)
  405072:	f004 f881 	bl	409178 <__aeabi_dcmple>
  405076:	2800      	cmp	r0, #0
  405078:	f040 8398 	bne.w	4057ac <_vfprintf_r+0xf50>
  40507c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40507e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  405080:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405082:	9912      	ldr	r1, [sp, #72]	; 0x48
  405084:	f004 f86e 	bl	409164 <__aeabi_dcmplt>
  405088:	2800      	cmp	r0, #0
  40508a:	f040 8435 	bne.w	4058f8 <_vfprintf_r+0x109c>
  40508e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  405092:	4f6f      	ldr	r7, [pc, #444]	; (405250 <_vfprintf_r+0x9f4>)
  405094:	4b6f      	ldr	r3, [pc, #444]	; (405254 <_vfprintf_r+0x9f8>)
  405096:	2203      	movs	r2, #3
  405098:	2100      	movs	r1, #0
  40509a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40509e:	9207      	str	r2, [sp, #28]
  4050a0:	9109      	str	r1, [sp, #36]	; 0x24
  4050a2:	9006      	str	r0, [sp, #24]
  4050a4:	2e47      	cmp	r6, #71	; 0x47
  4050a6:	bfd8      	it	le
  4050a8:	461f      	movle	r7, r3
  4050aa:	920d      	str	r2, [sp, #52]	; 0x34
  4050ac:	9110      	str	r1, [sp, #64]	; 0x40
  4050ae:	e507      	b.n	404ac0 <_vfprintf_r+0x264>
  4050b0:	f04b 0b08 	orr.w	fp, fp, #8
  4050b4:	f899 6000 	ldrb.w	r6, [r9]
  4050b8:	e44f      	b.n	40495a <_vfprintf_r+0xfe>
  4050ba:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4050bc:	3507      	adds	r5, #7
  4050be:	f025 0307 	bic.w	r3, r5, #7
  4050c2:	f103 0208 	add.w	r2, r3, #8
  4050c6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4050ca:	920e      	str	r2, [sp, #56]	; 0x38
  4050cc:	2300      	movs	r3, #0
  4050ce:	e4d1      	b.n	404a74 <_vfprintf_r+0x218>
  4050d0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4050d2:	3507      	adds	r5, #7
  4050d4:	f025 0307 	bic.w	r3, r5, #7
  4050d8:	f103 0208 	add.w	r2, r3, #8
  4050dc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4050e0:	920e      	str	r2, [sp, #56]	; 0x38
  4050e2:	2301      	movs	r3, #1
  4050e4:	e4c6      	b.n	404a74 <_vfprintf_r+0x218>
  4050e6:	2a00      	cmp	r2, #0
  4050e8:	f040 8650 	bne.w	405d8c <_vfprintf_r+0x1530>
  4050ec:	b1c6      	cbz	r6, 405120 <_vfprintf_r+0x8c4>
  4050ee:	2300      	movs	r3, #0
  4050f0:	2201      	movs	r2, #1
  4050f2:	469a      	mov	sl, r3
  4050f4:	9207      	str	r2, [sp, #28]
  4050f6:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  4050fa:	f8cd b018 	str.w	fp, [sp, #24]
  4050fe:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405102:	9309      	str	r3, [sp, #36]	; 0x24
  405104:	9310      	str	r3, [sp, #64]	; 0x40
  405106:	920d      	str	r2, [sp, #52]	; 0x34
  405108:	af26      	add	r7, sp, #152	; 0x98
  40510a:	e4df      	b.n	404acc <_vfprintf_r+0x270>
  40510c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40510e:	6813      	ldr	r3, [r2, #0]
  405110:	3204      	adds	r2, #4
  405112:	920e      	str	r2, [sp, #56]	; 0x38
  405114:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405116:	601a      	str	r2, [r3, #0]
  405118:	f7ff bbec 	b.w	4048f4 <_vfprintf_r+0x98>
  40511c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40511e:	e527      	b.n	404b70 <_vfprintf_r+0x314>
  405120:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405122:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  405126:	2b00      	cmp	r3, #0
  405128:	f040 8594 	bne.w	405c54 <_vfprintf_r+0x13f8>
  40512c:	2300      	movs	r3, #0
  40512e:	9324      	str	r3, [sp, #144]	; 0x90
  405130:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  405134:	f013 0f01 	tst.w	r3, #1
  405138:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  40513c:	d102      	bne.n	405144 <_vfprintf_r+0x8e8>
  40513e:	059a      	lsls	r2, r3, #22
  405140:	f140 8249 	bpl.w	4055d6 <_vfprintf_r+0xd7a>
  405144:	065b      	lsls	r3, r3, #25
  405146:	f53f adec 	bmi.w	404d22 <_vfprintf_r+0x4c6>
  40514a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40514c:	b041      	add	sp, #260	; 0x104
  40514e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405152:	2e65      	cmp	r6, #101	; 0x65
  405154:	f340 80b2 	ble.w	4052bc <_vfprintf_r+0xa60>
  405158:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40515a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40515c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40515e:	9912      	ldr	r1, [sp, #72]	; 0x48
  405160:	f003 fff6 	bl	409150 <__aeabi_dcmpeq>
  405164:	2800      	cmp	r0, #0
  405166:	f000 8160 	beq.w	40542a <_vfprintf_r+0xbce>
  40516a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40516c:	4a3a      	ldr	r2, [pc, #232]	; (405258 <_vfprintf_r+0x9fc>)
  40516e:	f8c8 2000 	str.w	r2, [r8]
  405172:	3301      	adds	r3, #1
  405174:	3401      	adds	r4, #1
  405176:	2201      	movs	r2, #1
  405178:	2b07      	cmp	r3, #7
  40517a:	9425      	str	r4, [sp, #148]	; 0x94
  40517c:	9324      	str	r3, [sp, #144]	; 0x90
  40517e:	f8c8 2004 	str.w	r2, [r8, #4]
  405182:	f300 83bf 	bgt.w	405904 <_vfprintf_r+0x10a8>
  405186:	f108 0808 	add.w	r8, r8, #8
  40518a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40518c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40518e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405190:	4293      	cmp	r3, r2
  405192:	db03      	blt.n	40519c <_vfprintf_r+0x940>
  405194:	9b06      	ldr	r3, [sp, #24]
  405196:	07df      	lsls	r7, r3, #31
  405198:	f57f ad65 	bpl.w	404c66 <_vfprintf_r+0x40a>
  40519c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40519e:	9914      	ldr	r1, [sp, #80]	; 0x50
  4051a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4051a2:	f8c8 2000 	str.w	r2, [r8]
  4051a6:	3301      	adds	r3, #1
  4051a8:	440c      	add	r4, r1
  4051aa:	2b07      	cmp	r3, #7
  4051ac:	f8c8 1004 	str.w	r1, [r8, #4]
  4051b0:	9425      	str	r4, [sp, #148]	; 0x94
  4051b2:	9324      	str	r3, [sp, #144]	; 0x90
  4051b4:	f300 83f8 	bgt.w	4059a8 <_vfprintf_r+0x114c>
  4051b8:	f108 0808 	add.w	r8, r8, #8
  4051bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4051be:	1e5e      	subs	r6, r3, #1
  4051c0:	2e00      	cmp	r6, #0
  4051c2:	f77f ad50 	ble.w	404c66 <_vfprintf_r+0x40a>
  4051c6:	2e10      	cmp	r6, #16
  4051c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4051ca:	4d24      	ldr	r5, [pc, #144]	; (40525c <_vfprintf_r+0xa00>)
  4051cc:	f340 81dd 	ble.w	40558a <_vfprintf_r+0xd2e>
  4051d0:	2710      	movs	r7, #16
  4051d2:	f8dd a020 	ldr.w	sl, [sp, #32]
  4051d6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4051da:	e005      	b.n	4051e8 <_vfprintf_r+0x98c>
  4051dc:	f108 0808 	add.w	r8, r8, #8
  4051e0:	3e10      	subs	r6, #16
  4051e2:	2e10      	cmp	r6, #16
  4051e4:	f340 81d1 	ble.w	40558a <_vfprintf_r+0xd2e>
  4051e8:	3301      	adds	r3, #1
  4051ea:	3410      	adds	r4, #16
  4051ec:	2b07      	cmp	r3, #7
  4051ee:	9425      	str	r4, [sp, #148]	; 0x94
  4051f0:	9324      	str	r3, [sp, #144]	; 0x90
  4051f2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4051f6:	ddf1      	ble.n	4051dc <_vfprintf_r+0x980>
  4051f8:	aa23      	add	r2, sp, #140	; 0x8c
  4051fa:	4659      	mov	r1, fp
  4051fc:	4650      	mov	r0, sl
  4051fe:	f003 f8d7 	bl	4083b0 <__sprint_r>
  405202:	2800      	cmp	r0, #0
  405204:	f040 83cd 	bne.w	4059a2 <_vfprintf_r+0x1146>
  405208:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40520a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40520c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405210:	e7e6      	b.n	4051e0 <_vfprintf_r+0x984>
  405212:	46aa      	mov	sl, r5
  405214:	e78c      	b.n	405130 <_vfprintf_r+0x8d4>
  405216:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405218:	9a07      	ldr	r2, [sp, #28]
  40521a:	eba3 0a02 	sub.w	sl, r3, r2
  40521e:	f1ba 0f00 	cmp.w	sl, #0
  405222:	f77f acca 	ble.w	404bba <_vfprintf_r+0x35e>
  405226:	f1ba 0f10 	cmp.w	sl, #16
  40522a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40522c:	4d0b      	ldr	r5, [pc, #44]	; (40525c <_vfprintf_r+0xa00>)
  40522e:	dd39      	ble.n	4052a4 <_vfprintf_r+0xa48>
  405230:	4642      	mov	r2, r8
  405232:	4621      	mov	r1, r4
  405234:	46b0      	mov	r8, r6
  405236:	f04f 0b10 	mov.w	fp, #16
  40523a:	462e      	mov	r6, r5
  40523c:	9c08      	ldr	r4, [sp, #32]
  40523e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405240:	e015      	b.n	40526e <_vfprintf_r+0xa12>
  405242:	bf00      	nop
  405244:	004096e8 	.word	0x004096e8
  405248:	004096d4 	.word	0x004096d4
  40524c:	7fefffff 	.word	0x7fefffff
  405250:	004096c8 	.word	0x004096c8
  405254:	004096c4 	.word	0x004096c4
  405258:	00409704 	.word	0x00409704
  40525c:	00409718 	.word	0x00409718
  405260:	f1aa 0a10 	sub.w	sl, sl, #16
  405264:	f1ba 0f10 	cmp.w	sl, #16
  405268:	f102 0208 	add.w	r2, r2, #8
  40526c:	dd16      	ble.n	40529c <_vfprintf_r+0xa40>
  40526e:	3301      	adds	r3, #1
  405270:	3110      	adds	r1, #16
  405272:	2b07      	cmp	r3, #7
  405274:	9125      	str	r1, [sp, #148]	; 0x94
  405276:	9324      	str	r3, [sp, #144]	; 0x90
  405278:	e882 0840 	stmia.w	r2, {r6, fp}
  40527c:	ddf0      	ble.n	405260 <_vfprintf_r+0xa04>
  40527e:	aa23      	add	r2, sp, #140	; 0x8c
  405280:	4629      	mov	r1, r5
  405282:	4620      	mov	r0, r4
  405284:	f003 f894 	bl	4083b0 <__sprint_r>
  405288:	2800      	cmp	r0, #0
  40528a:	d1c2      	bne.n	405212 <_vfprintf_r+0x9b6>
  40528c:	f1aa 0a10 	sub.w	sl, sl, #16
  405290:	f1ba 0f10 	cmp.w	sl, #16
  405294:	9925      	ldr	r1, [sp, #148]	; 0x94
  405296:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405298:	aa30      	add	r2, sp, #192	; 0xc0
  40529a:	dce8      	bgt.n	40526e <_vfprintf_r+0xa12>
  40529c:	4635      	mov	r5, r6
  40529e:	460c      	mov	r4, r1
  4052a0:	4646      	mov	r6, r8
  4052a2:	4690      	mov	r8, r2
  4052a4:	3301      	adds	r3, #1
  4052a6:	4454      	add	r4, sl
  4052a8:	2b07      	cmp	r3, #7
  4052aa:	9425      	str	r4, [sp, #148]	; 0x94
  4052ac:	9324      	str	r3, [sp, #144]	; 0x90
  4052ae:	e888 0420 	stmia.w	r8, {r5, sl}
  4052b2:	f300 8264 	bgt.w	40577e <_vfprintf_r+0xf22>
  4052b6:	f108 0808 	add.w	r8, r8, #8
  4052ba:	e47e      	b.n	404bba <_vfprintf_r+0x35e>
  4052bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4052be:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4052c0:	2b01      	cmp	r3, #1
  4052c2:	f340 81fd 	ble.w	4056c0 <_vfprintf_r+0xe64>
  4052c6:	3601      	adds	r6, #1
  4052c8:	3401      	adds	r4, #1
  4052ca:	2301      	movs	r3, #1
  4052cc:	2e07      	cmp	r6, #7
  4052ce:	9425      	str	r4, [sp, #148]	; 0x94
  4052d0:	9624      	str	r6, [sp, #144]	; 0x90
  4052d2:	f8c8 7000 	str.w	r7, [r8]
  4052d6:	f8c8 3004 	str.w	r3, [r8, #4]
  4052da:	f300 820e 	bgt.w	4056fa <_vfprintf_r+0xe9e>
  4052de:	f108 0808 	add.w	r8, r8, #8
  4052e2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4052e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4052e6:	f8c8 3000 	str.w	r3, [r8]
  4052ea:	3601      	adds	r6, #1
  4052ec:	4414      	add	r4, r2
  4052ee:	2e07      	cmp	r6, #7
  4052f0:	9425      	str	r4, [sp, #148]	; 0x94
  4052f2:	9624      	str	r6, [sp, #144]	; 0x90
  4052f4:	f8c8 2004 	str.w	r2, [r8, #4]
  4052f8:	f300 822e 	bgt.w	405758 <_vfprintf_r+0xefc>
  4052fc:	f108 0808 	add.w	r8, r8, #8
  405300:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405302:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405304:	9813      	ldr	r0, [sp, #76]	; 0x4c
  405306:	9912      	ldr	r1, [sp, #72]	; 0x48
  405308:	f003 ff22 	bl	409150 <__aeabi_dcmpeq>
  40530c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40530e:	2800      	cmp	r0, #0
  405310:	f040 8106 	bne.w	405520 <_vfprintf_r+0xcc4>
  405314:	3b01      	subs	r3, #1
  405316:	3601      	adds	r6, #1
  405318:	3701      	adds	r7, #1
  40531a:	441c      	add	r4, r3
  40531c:	2e07      	cmp	r6, #7
  40531e:	9624      	str	r6, [sp, #144]	; 0x90
  405320:	9425      	str	r4, [sp, #148]	; 0x94
  405322:	f8c8 7000 	str.w	r7, [r8]
  405326:	f8c8 3004 	str.w	r3, [r8, #4]
  40532a:	f300 81d9 	bgt.w	4056e0 <_vfprintf_r+0xe84>
  40532e:	f108 0808 	add.w	r8, r8, #8
  405332:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405334:	f8c8 2004 	str.w	r2, [r8, #4]
  405338:	3601      	adds	r6, #1
  40533a:	4414      	add	r4, r2
  40533c:	ab1f      	add	r3, sp, #124	; 0x7c
  40533e:	2e07      	cmp	r6, #7
  405340:	9425      	str	r4, [sp, #148]	; 0x94
  405342:	9624      	str	r6, [sp, #144]	; 0x90
  405344:	f8c8 3000 	str.w	r3, [r8]
  405348:	f77f ac8b 	ble.w	404c62 <_vfprintf_r+0x406>
  40534c:	aa23      	add	r2, sp, #140	; 0x8c
  40534e:	990a      	ldr	r1, [sp, #40]	; 0x28
  405350:	9808      	ldr	r0, [sp, #32]
  405352:	f003 f82d 	bl	4083b0 <__sprint_r>
  405356:	b958      	cbnz	r0, 405370 <_vfprintf_r+0xb14>
  405358:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40535a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40535e:	e482      	b.n	404c66 <_vfprintf_r+0x40a>
  405360:	aa23      	add	r2, sp, #140	; 0x8c
  405362:	990a      	ldr	r1, [sp, #40]	; 0x28
  405364:	9808      	ldr	r0, [sp, #32]
  405366:	f003 f823 	bl	4083b0 <__sprint_r>
  40536a:	2800      	cmp	r0, #0
  40536c:	f43f acc5 	beq.w	404cfa <_vfprintf_r+0x49e>
  405370:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  405374:	e6dc      	b.n	405130 <_vfprintf_r+0x8d4>
  405376:	f8dd b018 	ldr.w	fp, [sp, #24]
  40537a:	2b01      	cmp	r3, #1
  40537c:	f000 8121 	beq.w	4055c2 <_vfprintf_r+0xd66>
  405380:	2b02      	cmp	r3, #2
  405382:	d127      	bne.n	4053d4 <_vfprintf_r+0xb78>
  405384:	f8cd b018 	str.w	fp, [sp, #24]
  405388:	2400      	movs	r4, #0
  40538a:	2500      	movs	r5, #0
  40538c:	e591      	b.n	404eb2 <_vfprintf_r+0x656>
  40538e:	aa23      	add	r2, sp, #140	; 0x8c
  405390:	990a      	ldr	r1, [sp, #40]	; 0x28
  405392:	9808      	ldr	r0, [sp, #32]
  405394:	f003 f80c 	bl	4083b0 <__sprint_r>
  405398:	2800      	cmp	r0, #0
  40539a:	d1e9      	bne.n	405370 <_vfprintf_r+0xb14>
  40539c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40539e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4053a2:	e44d      	b.n	404c40 <_vfprintf_r+0x3e4>
  4053a4:	aa23      	add	r2, sp, #140	; 0x8c
  4053a6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4053a8:	9808      	ldr	r0, [sp, #32]
  4053aa:	f003 f801 	bl	4083b0 <__sprint_r>
  4053ae:	2800      	cmp	r0, #0
  4053b0:	d1de      	bne.n	405370 <_vfprintf_r+0xb14>
  4053b2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053b4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4053b8:	f7ff bbec 	b.w	404b94 <_vfprintf_r+0x338>
  4053bc:	aa23      	add	r2, sp, #140	; 0x8c
  4053be:	990a      	ldr	r1, [sp, #40]	; 0x28
  4053c0:	9808      	ldr	r0, [sp, #32]
  4053c2:	f002 fff5 	bl	4083b0 <__sprint_r>
  4053c6:	2800      	cmp	r0, #0
  4053c8:	d1d2      	bne.n	405370 <_vfprintf_r+0xb14>
  4053ca:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053cc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4053d0:	f7ff bbf0 	b.w	404bb4 <_vfprintf_r+0x358>
  4053d4:	f8cd b018 	str.w	fp, [sp, #24]
  4053d8:	2400      	movs	r4, #0
  4053da:	2500      	movs	r5, #0
  4053dc:	a930      	add	r1, sp, #192	; 0xc0
  4053de:	e000      	b.n	4053e2 <_vfprintf_r+0xb86>
  4053e0:	4639      	mov	r1, r7
  4053e2:	08e2      	lsrs	r2, r4, #3
  4053e4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4053e8:	08e8      	lsrs	r0, r5, #3
  4053ea:	f004 0307 	and.w	r3, r4, #7
  4053ee:	4605      	mov	r5, r0
  4053f0:	4614      	mov	r4, r2
  4053f2:	3330      	adds	r3, #48	; 0x30
  4053f4:	ea54 0205 	orrs.w	r2, r4, r5
  4053f8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4053fc:	f101 37ff 	add.w	r7, r1, #4294967295
  405400:	d1ee      	bne.n	4053e0 <_vfprintf_r+0xb84>
  405402:	9a06      	ldr	r2, [sp, #24]
  405404:	07d2      	lsls	r2, r2, #31
  405406:	f57f ad64 	bpl.w	404ed2 <_vfprintf_r+0x676>
  40540a:	2b30      	cmp	r3, #48	; 0x30
  40540c:	f43f ad61 	beq.w	404ed2 <_vfprintf_r+0x676>
  405410:	2330      	movs	r3, #48	; 0x30
  405412:	3902      	subs	r1, #2
  405414:	f807 3c01 	strb.w	r3, [r7, #-1]
  405418:	ab30      	add	r3, sp, #192	; 0xc0
  40541a:	1a5b      	subs	r3, r3, r1
  40541c:	930d      	str	r3, [sp, #52]	; 0x34
  40541e:	460f      	mov	r7, r1
  405420:	f7ff bb46 	b.w	404ab0 <_vfprintf_r+0x254>
  405424:	2302      	movs	r3, #2
  405426:	f7ff bb25 	b.w	404a74 <_vfprintf_r+0x218>
  40542a:	991d      	ldr	r1, [sp, #116]	; 0x74
  40542c:	2900      	cmp	r1, #0
  40542e:	f340 8274 	ble.w	40591a <_vfprintf_r+0x10be>
  405432:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405434:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405436:	4293      	cmp	r3, r2
  405438:	bfa8      	it	ge
  40543a:	4613      	movge	r3, r2
  40543c:	2b00      	cmp	r3, #0
  40543e:	461e      	mov	r6, r3
  405440:	dd0d      	ble.n	40545e <_vfprintf_r+0xc02>
  405442:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405444:	f8c8 7000 	str.w	r7, [r8]
  405448:	3301      	adds	r3, #1
  40544a:	4434      	add	r4, r6
  40544c:	2b07      	cmp	r3, #7
  40544e:	9425      	str	r4, [sp, #148]	; 0x94
  405450:	f8c8 6004 	str.w	r6, [r8, #4]
  405454:	9324      	str	r3, [sp, #144]	; 0x90
  405456:	f300 8324 	bgt.w	405aa2 <_vfprintf_r+0x1246>
  40545a:	f108 0808 	add.w	r8, r8, #8
  40545e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405460:	2e00      	cmp	r6, #0
  405462:	bfa8      	it	ge
  405464:	1b9b      	subge	r3, r3, r6
  405466:	2b00      	cmp	r3, #0
  405468:	461e      	mov	r6, r3
  40546a:	f340 80d0 	ble.w	40560e <_vfprintf_r+0xdb2>
  40546e:	2e10      	cmp	r6, #16
  405470:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405472:	4dc0      	ldr	r5, [pc, #768]	; (405774 <_vfprintf_r+0xf18>)
  405474:	f340 80b7 	ble.w	4055e6 <_vfprintf_r+0xd8a>
  405478:	4622      	mov	r2, r4
  40547a:	f04f 0a10 	mov.w	sl, #16
  40547e:	f8dd b020 	ldr.w	fp, [sp, #32]
  405482:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405484:	e005      	b.n	405492 <_vfprintf_r+0xc36>
  405486:	f108 0808 	add.w	r8, r8, #8
  40548a:	3e10      	subs	r6, #16
  40548c:	2e10      	cmp	r6, #16
  40548e:	f340 80a9 	ble.w	4055e4 <_vfprintf_r+0xd88>
  405492:	3301      	adds	r3, #1
  405494:	3210      	adds	r2, #16
  405496:	2b07      	cmp	r3, #7
  405498:	9225      	str	r2, [sp, #148]	; 0x94
  40549a:	9324      	str	r3, [sp, #144]	; 0x90
  40549c:	e888 0420 	stmia.w	r8, {r5, sl}
  4054a0:	ddf1      	ble.n	405486 <_vfprintf_r+0xc2a>
  4054a2:	aa23      	add	r2, sp, #140	; 0x8c
  4054a4:	4621      	mov	r1, r4
  4054a6:	4658      	mov	r0, fp
  4054a8:	f002 ff82 	bl	4083b0 <__sprint_r>
  4054ac:	2800      	cmp	r0, #0
  4054ae:	f040 8324 	bne.w	405afa <_vfprintf_r+0x129e>
  4054b2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4054b4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054b6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4054ba:	e7e6      	b.n	40548a <_vfprintf_r+0xc2e>
  4054bc:	2d00      	cmp	r5, #0
  4054be:	bf08      	it	eq
  4054c0:	2c0a      	cmpeq	r4, #10
  4054c2:	d37c      	bcc.n	4055be <_vfprintf_r+0xd62>
  4054c4:	af30      	add	r7, sp, #192	; 0xc0
  4054c6:	4620      	mov	r0, r4
  4054c8:	4629      	mov	r1, r5
  4054ca:	220a      	movs	r2, #10
  4054cc:	2300      	movs	r3, #0
  4054ce:	f003 feaf 	bl	409230 <__aeabi_uldivmod>
  4054d2:	3230      	adds	r2, #48	; 0x30
  4054d4:	f807 2d01 	strb.w	r2, [r7, #-1]!
  4054d8:	4620      	mov	r0, r4
  4054da:	4629      	mov	r1, r5
  4054dc:	2300      	movs	r3, #0
  4054de:	220a      	movs	r2, #10
  4054e0:	f003 fea6 	bl	409230 <__aeabi_uldivmod>
  4054e4:	4604      	mov	r4, r0
  4054e6:	460d      	mov	r5, r1
  4054e8:	ea54 0305 	orrs.w	r3, r4, r5
  4054ec:	d1eb      	bne.n	4054c6 <_vfprintf_r+0xc6a>
  4054ee:	ab30      	add	r3, sp, #192	; 0xc0
  4054f0:	1bdb      	subs	r3, r3, r7
  4054f2:	930d      	str	r3, [sp, #52]	; 0x34
  4054f4:	f7ff badc 	b.w	404ab0 <_vfprintf_r+0x254>
  4054f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4054fa:	930d      	str	r3, [sp, #52]	; 0x34
  4054fc:	af30      	add	r7, sp, #192	; 0xc0
  4054fe:	f7ff bad7 	b.w	404ab0 <_vfprintf_r+0x254>
  405502:	aa23      	add	r2, sp, #140	; 0x8c
  405504:	990a      	ldr	r1, [sp, #40]	; 0x28
  405506:	9808      	ldr	r0, [sp, #32]
  405508:	f002 ff52 	bl	4083b0 <__sprint_r>
  40550c:	2800      	cmp	r0, #0
  40550e:	f47f af2f 	bne.w	405370 <_vfprintf_r+0xb14>
  405512:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  405516:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405518:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40551c:	f7ff bb28 	b.w	404b70 <_vfprintf_r+0x314>
  405520:	1e5f      	subs	r7, r3, #1
  405522:	2f00      	cmp	r7, #0
  405524:	f77f af05 	ble.w	405332 <_vfprintf_r+0xad6>
  405528:	2f10      	cmp	r7, #16
  40552a:	4d92      	ldr	r5, [pc, #584]	; (405774 <_vfprintf_r+0xf18>)
  40552c:	f340 810a 	ble.w	405744 <_vfprintf_r+0xee8>
  405530:	f04f 0a10 	mov.w	sl, #16
  405534:	f8dd b020 	ldr.w	fp, [sp, #32]
  405538:	e005      	b.n	405546 <_vfprintf_r+0xcea>
  40553a:	f108 0808 	add.w	r8, r8, #8
  40553e:	3f10      	subs	r7, #16
  405540:	2f10      	cmp	r7, #16
  405542:	f340 80ff 	ble.w	405744 <_vfprintf_r+0xee8>
  405546:	3601      	adds	r6, #1
  405548:	3410      	adds	r4, #16
  40554a:	2e07      	cmp	r6, #7
  40554c:	9425      	str	r4, [sp, #148]	; 0x94
  40554e:	9624      	str	r6, [sp, #144]	; 0x90
  405550:	e888 0420 	stmia.w	r8, {r5, sl}
  405554:	ddf1      	ble.n	40553a <_vfprintf_r+0xcde>
  405556:	aa23      	add	r2, sp, #140	; 0x8c
  405558:	990a      	ldr	r1, [sp, #40]	; 0x28
  40555a:	4658      	mov	r0, fp
  40555c:	f002 ff28 	bl	4083b0 <__sprint_r>
  405560:	2800      	cmp	r0, #0
  405562:	f47f af05 	bne.w	405370 <_vfprintf_r+0xb14>
  405566:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405568:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40556a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40556e:	e7e6      	b.n	40553e <_vfprintf_r+0xce2>
  405570:	990e      	ldr	r1, [sp, #56]	; 0x38
  405572:	460a      	mov	r2, r1
  405574:	3204      	adds	r2, #4
  405576:	680c      	ldr	r4, [r1, #0]
  405578:	920e      	str	r2, [sp, #56]	; 0x38
  40557a:	2500      	movs	r5, #0
  40557c:	f7ff ba7a 	b.w	404a74 <_vfprintf_r+0x218>
  405580:	681c      	ldr	r4, [r3, #0]
  405582:	3304      	adds	r3, #4
  405584:	930e      	str	r3, [sp, #56]	; 0x38
  405586:	2500      	movs	r5, #0
  405588:	e426      	b.n	404dd8 <_vfprintf_r+0x57c>
  40558a:	3301      	adds	r3, #1
  40558c:	4434      	add	r4, r6
  40558e:	2b07      	cmp	r3, #7
  405590:	9425      	str	r4, [sp, #148]	; 0x94
  405592:	9324      	str	r3, [sp, #144]	; 0x90
  405594:	e888 0060 	stmia.w	r8, {r5, r6}
  405598:	f77f ab63 	ble.w	404c62 <_vfprintf_r+0x406>
  40559c:	e6d6      	b.n	40534c <_vfprintf_r+0xaf0>
  40559e:	3204      	adds	r2, #4
  4055a0:	681c      	ldr	r4, [r3, #0]
  4055a2:	920e      	str	r2, [sp, #56]	; 0x38
  4055a4:	2301      	movs	r3, #1
  4055a6:	2500      	movs	r5, #0
  4055a8:	f7ff ba64 	b.w	404a74 <_vfprintf_r+0x218>
  4055ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4055ae:	6814      	ldr	r4, [r2, #0]
  4055b0:	4613      	mov	r3, r2
  4055b2:	3304      	adds	r3, #4
  4055b4:	17e5      	asrs	r5, r4, #31
  4055b6:	930e      	str	r3, [sp, #56]	; 0x38
  4055b8:	4622      	mov	r2, r4
  4055ba:	462b      	mov	r3, r5
  4055bc:	e460      	b.n	404e80 <_vfprintf_r+0x624>
  4055be:	f8dd b018 	ldr.w	fp, [sp, #24]
  4055c2:	f8cd b018 	str.w	fp, [sp, #24]
  4055c6:	af40      	add	r7, sp, #256	; 0x100
  4055c8:	3430      	adds	r4, #48	; 0x30
  4055ca:	2301      	movs	r3, #1
  4055cc:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4055d0:	930d      	str	r3, [sp, #52]	; 0x34
  4055d2:	f7ff ba6d 	b.w	404ab0 <_vfprintf_r+0x254>
  4055d6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4055da:	f002 f895 	bl	407708 <__retarget_lock_release_recursive>
  4055de:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4055e2:	e5af      	b.n	405144 <_vfprintf_r+0x8e8>
  4055e4:	4614      	mov	r4, r2
  4055e6:	3301      	adds	r3, #1
  4055e8:	4434      	add	r4, r6
  4055ea:	2b07      	cmp	r3, #7
  4055ec:	9425      	str	r4, [sp, #148]	; 0x94
  4055ee:	9324      	str	r3, [sp, #144]	; 0x90
  4055f0:	e888 0060 	stmia.w	r8, {r5, r6}
  4055f4:	f340 816d 	ble.w	4058d2 <_vfprintf_r+0x1076>
  4055f8:	aa23      	add	r2, sp, #140	; 0x8c
  4055fa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4055fc:	9808      	ldr	r0, [sp, #32]
  4055fe:	f002 fed7 	bl	4083b0 <__sprint_r>
  405602:	2800      	cmp	r0, #0
  405604:	f47f aeb4 	bne.w	405370 <_vfprintf_r+0xb14>
  405608:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40560a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40560e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405610:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405612:	4293      	cmp	r3, r2
  405614:	f280 8158 	bge.w	4058c8 <_vfprintf_r+0x106c>
  405618:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40561a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40561c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40561e:	f8c8 1000 	str.w	r1, [r8]
  405622:	3201      	adds	r2, #1
  405624:	4404      	add	r4, r0
  405626:	2a07      	cmp	r2, #7
  405628:	9425      	str	r4, [sp, #148]	; 0x94
  40562a:	f8c8 0004 	str.w	r0, [r8, #4]
  40562e:	9224      	str	r2, [sp, #144]	; 0x90
  405630:	f300 8152 	bgt.w	4058d8 <_vfprintf_r+0x107c>
  405634:	f108 0808 	add.w	r8, r8, #8
  405638:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40563a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40563c:	1ad3      	subs	r3, r2, r3
  40563e:	1a56      	subs	r6, r2, r1
  405640:	429e      	cmp	r6, r3
  405642:	bfa8      	it	ge
  405644:	461e      	movge	r6, r3
  405646:	2e00      	cmp	r6, #0
  405648:	dd0e      	ble.n	405668 <_vfprintf_r+0xe0c>
  40564a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40564c:	f8c8 6004 	str.w	r6, [r8, #4]
  405650:	3201      	adds	r2, #1
  405652:	440f      	add	r7, r1
  405654:	4434      	add	r4, r6
  405656:	2a07      	cmp	r2, #7
  405658:	f8c8 7000 	str.w	r7, [r8]
  40565c:	9425      	str	r4, [sp, #148]	; 0x94
  40565e:	9224      	str	r2, [sp, #144]	; 0x90
  405660:	f300 823c 	bgt.w	405adc <_vfprintf_r+0x1280>
  405664:	f108 0808 	add.w	r8, r8, #8
  405668:	2e00      	cmp	r6, #0
  40566a:	bfac      	ite	ge
  40566c:	1b9e      	subge	r6, r3, r6
  40566e:	461e      	movlt	r6, r3
  405670:	2e00      	cmp	r6, #0
  405672:	f77f aaf8 	ble.w	404c66 <_vfprintf_r+0x40a>
  405676:	2e10      	cmp	r6, #16
  405678:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40567a:	4d3e      	ldr	r5, [pc, #248]	; (405774 <_vfprintf_r+0xf18>)
  40567c:	dd85      	ble.n	40558a <_vfprintf_r+0xd2e>
  40567e:	2710      	movs	r7, #16
  405680:	f8dd a020 	ldr.w	sl, [sp, #32]
  405684:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405688:	e005      	b.n	405696 <_vfprintf_r+0xe3a>
  40568a:	f108 0808 	add.w	r8, r8, #8
  40568e:	3e10      	subs	r6, #16
  405690:	2e10      	cmp	r6, #16
  405692:	f77f af7a 	ble.w	40558a <_vfprintf_r+0xd2e>
  405696:	3301      	adds	r3, #1
  405698:	3410      	adds	r4, #16
  40569a:	2b07      	cmp	r3, #7
  40569c:	9425      	str	r4, [sp, #148]	; 0x94
  40569e:	9324      	str	r3, [sp, #144]	; 0x90
  4056a0:	e888 00a0 	stmia.w	r8, {r5, r7}
  4056a4:	ddf1      	ble.n	40568a <_vfprintf_r+0xe2e>
  4056a6:	aa23      	add	r2, sp, #140	; 0x8c
  4056a8:	4659      	mov	r1, fp
  4056aa:	4650      	mov	r0, sl
  4056ac:	f002 fe80 	bl	4083b0 <__sprint_r>
  4056b0:	2800      	cmp	r0, #0
  4056b2:	f040 8176 	bne.w	4059a2 <_vfprintf_r+0x1146>
  4056b6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4056b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056ba:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4056be:	e7e6      	b.n	40568e <_vfprintf_r+0xe32>
  4056c0:	9b06      	ldr	r3, [sp, #24]
  4056c2:	07d8      	lsls	r0, r3, #31
  4056c4:	f53f adff 	bmi.w	4052c6 <_vfprintf_r+0xa6a>
  4056c8:	3601      	adds	r6, #1
  4056ca:	3401      	adds	r4, #1
  4056cc:	2301      	movs	r3, #1
  4056ce:	2e07      	cmp	r6, #7
  4056d0:	9425      	str	r4, [sp, #148]	; 0x94
  4056d2:	9624      	str	r6, [sp, #144]	; 0x90
  4056d4:	f8c8 7000 	str.w	r7, [r8]
  4056d8:	f8c8 3004 	str.w	r3, [r8, #4]
  4056dc:	f77f ae27 	ble.w	40532e <_vfprintf_r+0xad2>
  4056e0:	aa23      	add	r2, sp, #140	; 0x8c
  4056e2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4056e4:	9808      	ldr	r0, [sp, #32]
  4056e6:	f002 fe63 	bl	4083b0 <__sprint_r>
  4056ea:	2800      	cmp	r0, #0
  4056ec:	f47f ae40 	bne.w	405370 <_vfprintf_r+0xb14>
  4056f0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4056f2:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4056f4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4056f8:	e61b      	b.n	405332 <_vfprintf_r+0xad6>
  4056fa:	aa23      	add	r2, sp, #140	; 0x8c
  4056fc:	990a      	ldr	r1, [sp, #40]	; 0x28
  4056fe:	9808      	ldr	r0, [sp, #32]
  405700:	f002 fe56 	bl	4083b0 <__sprint_r>
  405704:	2800      	cmp	r0, #0
  405706:	f47f ae33 	bne.w	405370 <_vfprintf_r+0xb14>
  40570a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40570c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40570e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405712:	e5e6      	b.n	4052e2 <_vfprintf_r+0xa86>
  405714:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405716:	3507      	adds	r5, #7
  405718:	f025 0507 	bic.w	r5, r5, #7
  40571c:	e9d5 2300 	ldrd	r2, r3, [r5]
  405720:	f105 0108 	add.w	r1, r5, #8
  405724:	910e      	str	r1, [sp, #56]	; 0x38
  405726:	4614      	mov	r4, r2
  405728:	461d      	mov	r5, r3
  40572a:	f7ff bba9 	b.w	404e80 <_vfprintf_r+0x624>
  40572e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405730:	3507      	adds	r5, #7
  405732:	f025 0307 	bic.w	r3, r5, #7
  405736:	f103 0208 	add.w	r2, r3, #8
  40573a:	920e      	str	r2, [sp, #56]	; 0x38
  40573c:	e9d3 4500 	ldrd	r4, r5, [r3]
  405740:	f7ff bb4a 	b.w	404dd8 <_vfprintf_r+0x57c>
  405744:	3601      	adds	r6, #1
  405746:	443c      	add	r4, r7
  405748:	2e07      	cmp	r6, #7
  40574a:	9425      	str	r4, [sp, #148]	; 0x94
  40574c:	9624      	str	r6, [sp, #144]	; 0x90
  40574e:	e888 00a0 	stmia.w	r8, {r5, r7}
  405752:	f77f adec 	ble.w	40532e <_vfprintf_r+0xad2>
  405756:	e7c3      	b.n	4056e0 <_vfprintf_r+0xe84>
  405758:	aa23      	add	r2, sp, #140	; 0x8c
  40575a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40575c:	9808      	ldr	r0, [sp, #32]
  40575e:	f002 fe27 	bl	4083b0 <__sprint_r>
  405762:	2800      	cmp	r0, #0
  405764:	f47f ae04 	bne.w	405370 <_vfprintf_r+0xb14>
  405768:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40576a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40576c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405770:	e5c6      	b.n	405300 <_vfprintf_r+0xaa4>
  405772:	bf00      	nop
  405774:	00409718 	.word	0x00409718
  405778:	af30      	add	r7, sp, #192	; 0xc0
  40577a:	f7ff b999 	b.w	404ab0 <_vfprintf_r+0x254>
  40577e:	aa23      	add	r2, sp, #140	; 0x8c
  405780:	990a      	ldr	r1, [sp, #40]	; 0x28
  405782:	9808      	ldr	r0, [sp, #32]
  405784:	f002 fe14 	bl	4083b0 <__sprint_r>
  405788:	2800      	cmp	r0, #0
  40578a:	f47f adf1 	bne.w	405370 <_vfprintf_r+0xb14>
  40578e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405790:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405794:	f7ff ba11 	b.w	404bba <_vfprintf_r+0x35e>
  405798:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40579c:	4264      	negs	r4, r4
  40579e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4057a2:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4057a6:	2301      	movs	r3, #1
  4057a8:	f7ff b968 	b.w	404a7c <_vfprintf_r+0x220>
  4057ac:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  4057ae:	4622      	mov	r2, r4
  4057b0:	4620      	mov	r0, r4
  4057b2:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4057b4:	4623      	mov	r3, r4
  4057b6:	4621      	mov	r1, r4
  4057b8:	f003 fcfc 	bl	4091b4 <__aeabi_dcmpun>
  4057bc:	2800      	cmp	r0, #0
  4057be:	f040 828c 	bne.w	405cda <_vfprintf_r+0x147e>
  4057c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4057c4:	3301      	adds	r3, #1
  4057c6:	f026 0320 	bic.w	r3, r6, #32
  4057ca:	930d      	str	r3, [sp, #52]	; 0x34
  4057cc:	f000 8091 	beq.w	4058f2 <_vfprintf_r+0x1096>
  4057d0:	2b47      	cmp	r3, #71	; 0x47
  4057d2:	d104      	bne.n	4057de <_vfprintf_r+0xf82>
  4057d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4057d6:	2b00      	cmp	r3, #0
  4057d8:	bf08      	it	eq
  4057da:	2301      	moveq	r3, #1
  4057dc:	9309      	str	r3, [sp, #36]	; 0x24
  4057de:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4057e2:	9306      	str	r3, [sp, #24]
  4057e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4057e6:	f1b3 0a00 	subs.w	sl, r3, #0
  4057ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4057ec:	9307      	str	r3, [sp, #28]
  4057ee:	bfbb      	ittet	lt
  4057f0:	4653      	movlt	r3, sl
  4057f2:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  4057f6:	2300      	movge	r3, #0
  4057f8:	232d      	movlt	r3, #45	; 0x2d
  4057fa:	2e66      	cmp	r6, #102	; 0x66
  4057fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4057fe:	f000 817f 	beq.w	405b00 <_vfprintf_r+0x12a4>
  405802:	2e46      	cmp	r6, #70	; 0x46
  405804:	f000 81d4 	beq.w	405bb0 <_vfprintf_r+0x1354>
  405808:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40580a:	9a07      	ldr	r2, [sp, #28]
  40580c:	2b45      	cmp	r3, #69	; 0x45
  40580e:	bf0c      	ite	eq
  405810:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  405812:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  405814:	a821      	add	r0, sp, #132	; 0x84
  405816:	a91e      	add	r1, sp, #120	; 0x78
  405818:	bf08      	it	eq
  40581a:	1c5d      	addeq	r5, r3, #1
  40581c:	9004      	str	r0, [sp, #16]
  40581e:	9103      	str	r1, [sp, #12]
  405820:	a81d      	add	r0, sp, #116	; 0x74
  405822:	2102      	movs	r1, #2
  405824:	9002      	str	r0, [sp, #8]
  405826:	4653      	mov	r3, sl
  405828:	9501      	str	r5, [sp, #4]
  40582a:	9100      	str	r1, [sp, #0]
  40582c:	9808      	ldr	r0, [sp, #32]
  40582e:	f000 fc0b 	bl	406048 <_dtoa_r>
  405832:	2e67      	cmp	r6, #103	; 0x67
  405834:	4607      	mov	r7, r0
  405836:	f040 81af 	bne.w	405b98 <_vfprintf_r+0x133c>
  40583a:	f01b 0f01 	tst.w	fp, #1
  40583e:	f000 8213 	beq.w	405c68 <_vfprintf_r+0x140c>
  405842:	197c      	adds	r4, r7, r5
  405844:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405846:	9807      	ldr	r0, [sp, #28]
  405848:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40584a:	4651      	mov	r1, sl
  40584c:	f003 fc80 	bl	409150 <__aeabi_dcmpeq>
  405850:	2800      	cmp	r0, #0
  405852:	f040 8132 	bne.w	405aba <_vfprintf_r+0x125e>
  405856:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405858:	42a3      	cmp	r3, r4
  40585a:	d206      	bcs.n	40586a <_vfprintf_r+0x100e>
  40585c:	2130      	movs	r1, #48	; 0x30
  40585e:	1c5a      	adds	r2, r3, #1
  405860:	9221      	str	r2, [sp, #132]	; 0x84
  405862:	7019      	strb	r1, [r3, #0]
  405864:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405866:	429c      	cmp	r4, r3
  405868:	d8f9      	bhi.n	40585e <_vfprintf_r+0x1002>
  40586a:	1bdb      	subs	r3, r3, r7
  40586c:	9311      	str	r3, [sp, #68]	; 0x44
  40586e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405870:	2b47      	cmp	r3, #71	; 0x47
  405872:	f000 80b9 	beq.w	4059e8 <_vfprintf_r+0x118c>
  405876:	2e65      	cmp	r6, #101	; 0x65
  405878:	f340 8276 	ble.w	405d68 <_vfprintf_r+0x150c>
  40587c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40587e:	9310      	str	r3, [sp, #64]	; 0x40
  405880:	2e66      	cmp	r6, #102	; 0x66
  405882:	f000 8162 	beq.w	405b4a <_vfprintf_r+0x12ee>
  405886:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405888:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40588a:	4619      	mov	r1, r3
  40588c:	4291      	cmp	r1, r2
  40588e:	f300 814f 	bgt.w	405b30 <_vfprintf_r+0x12d4>
  405892:	f01b 0f01 	tst.w	fp, #1
  405896:	f040 8209 	bne.w	405cac <_vfprintf_r+0x1450>
  40589a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40589e:	9307      	str	r3, [sp, #28]
  4058a0:	920d      	str	r2, [sp, #52]	; 0x34
  4058a2:	2667      	movs	r6, #103	; 0x67
  4058a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4058a6:	2b00      	cmp	r3, #0
  4058a8:	f040 8096 	bne.w	4059d8 <_vfprintf_r+0x117c>
  4058ac:	9309      	str	r3, [sp, #36]	; 0x24
  4058ae:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4058b2:	f7ff b905 	b.w	404ac0 <_vfprintf_r+0x264>
  4058b6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4058ba:	f001 ff25 	bl	407708 <__retarget_lock_release_recursive>
  4058be:	f04f 33ff 	mov.w	r3, #4294967295
  4058c2:	930b      	str	r3, [sp, #44]	; 0x2c
  4058c4:	f7ff ba30 	b.w	404d28 <_vfprintf_r+0x4cc>
  4058c8:	9a06      	ldr	r2, [sp, #24]
  4058ca:	07d5      	lsls	r5, r2, #31
  4058cc:	f57f aeb4 	bpl.w	405638 <_vfprintf_r+0xddc>
  4058d0:	e6a2      	b.n	405618 <_vfprintf_r+0xdbc>
  4058d2:	f108 0808 	add.w	r8, r8, #8
  4058d6:	e69a      	b.n	40560e <_vfprintf_r+0xdb2>
  4058d8:	aa23      	add	r2, sp, #140	; 0x8c
  4058da:	990a      	ldr	r1, [sp, #40]	; 0x28
  4058dc:	9808      	ldr	r0, [sp, #32]
  4058de:	f002 fd67 	bl	4083b0 <__sprint_r>
  4058e2:	2800      	cmp	r0, #0
  4058e4:	f47f ad44 	bne.w	405370 <_vfprintf_r+0xb14>
  4058e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4058ea:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4058ec:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4058f0:	e6a2      	b.n	405638 <_vfprintf_r+0xddc>
  4058f2:	2306      	movs	r3, #6
  4058f4:	9309      	str	r3, [sp, #36]	; 0x24
  4058f6:	e772      	b.n	4057de <_vfprintf_r+0xf82>
  4058f8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4058fc:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  405900:	f7ff bbc7 	b.w	405092 <_vfprintf_r+0x836>
  405904:	aa23      	add	r2, sp, #140	; 0x8c
  405906:	990a      	ldr	r1, [sp, #40]	; 0x28
  405908:	9808      	ldr	r0, [sp, #32]
  40590a:	f002 fd51 	bl	4083b0 <__sprint_r>
  40590e:	2800      	cmp	r0, #0
  405910:	f47f ad2e 	bne.w	405370 <_vfprintf_r+0xb14>
  405914:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405918:	e437      	b.n	40518a <_vfprintf_r+0x92e>
  40591a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40591c:	4ab4      	ldr	r2, [pc, #720]	; (405bf0 <_vfprintf_r+0x1394>)
  40591e:	f8c8 2000 	str.w	r2, [r8]
  405922:	3301      	adds	r3, #1
  405924:	3401      	adds	r4, #1
  405926:	2201      	movs	r2, #1
  405928:	2b07      	cmp	r3, #7
  40592a:	9425      	str	r4, [sp, #148]	; 0x94
  40592c:	9324      	str	r3, [sp, #144]	; 0x90
  40592e:	f8c8 2004 	str.w	r2, [r8, #4]
  405932:	f300 8124 	bgt.w	405b7e <_vfprintf_r+0x1322>
  405936:	f108 0808 	add.w	r8, r8, #8
  40593a:	b929      	cbnz	r1, 405948 <_vfprintf_r+0x10ec>
  40593c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40593e:	b91b      	cbnz	r3, 405948 <_vfprintf_r+0x10ec>
  405940:	9b06      	ldr	r3, [sp, #24]
  405942:	07de      	lsls	r6, r3, #31
  405944:	f57f a98f 	bpl.w	404c66 <_vfprintf_r+0x40a>
  405948:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40594a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40594c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40594e:	f8c8 2000 	str.w	r2, [r8]
  405952:	3301      	adds	r3, #1
  405954:	4602      	mov	r2, r0
  405956:	4422      	add	r2, r4
  405958:	2b07      	cmp	r3, #7
  40595a:	9225      	str	r2, [sp, #148]	; 0x94
  40595c:	f8c8 0004 	str.w	r0, [r8, #4]
  405960:	9324      	str	r3, [sp, #144]	; 0x90
  405962:	f300 8169 	bgt.w	405c38 <_vfprintf_r+0x13dc>
  405966:	f108 0808 	add.w	r8, r8, #8
  40596a:	2900      	cmp	r1, #0
  40596c:	f2c0 8136 	blt.w	405bdc <_vfprintf_r+0x1380>
  405970:	9911      	ldr	r1, [sp, #68]	; 0x44
  405972:	f8c8 7000 	str.w	r7, [r8]
  405976:	3301      	adds	r3, #1
  405978:	188c      	adds	r4, r1, r2
  40597a:	2b07      	cmp	r3, #7
  40597c:	9425      	str	r4, [sp, #148]	; 0x94
  40597e:	9324      	str	r3, [sp, #144]	; 0x90
  405980:	f8c8 1004 	str.w	r1, [r8, #4]
  405984:	f77f a96d 	ble.w	404c62 <_vfprintf_r+0x406>
  405988:	e4e0      	b.n	40534c <_vfprintf_r+0xaf0>
  40598a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40598c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40598e:	6813      	ldr	r3, [r2, #0]
  405990:	17cd      	asrs	r5, r1, #31
  405992:	4608      	mov	r0, r1
  405994:	3204      	adds	r2, #4
  405996:	4629      	mov	r1, r5
  405998:	920e      	str	r2, [sp, #56]	; 0x38
  40599a:	e9c3 0100 	strd	r0, r1, [r3]
  40599e:	f7fe bfa9 	b.w	4048f4 <_vfprintf_r+0x98>
  4059a2:	46da      	mov	sl, fp
  4059a4:	f7ff bbc4 	b.w	405130 <_vfprintf_r+0x8d4>
  4059a8:	aa23      	add	r2, sp, #140	; 0x8c
  4059aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4059ac:	9808      	ldr	r0, [sp, #32]
  4059ae:	f002 fcff 	bl	4083b0 <__sprint_r>
  4059b2:	2800      	cmp	r0, #0
  4059b4:	f47f acdc 	bne.w	405370 <_vfprintf_r+0xb14>
  4059b8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4059ba:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4059be:	f7ff bbfd 	b.w	4051bc <_vfprintf_r+0x960>
  4059c2:	4638      	mov	r0, r7
  4059c4:	9409      	str	r4, [sp, #36]	; 0x24
  4059c6:	f7fe fedb 	bl	404780 <strlen>
  4059ca:	950e      	str	r5, [sp, #56]	; 0x38
  4059cc:	900d      	str	r0, [sp, #52]	; 0x34
  4059ce:	f8cd b018 	str.w	fp, [sp, #24]
  4059d2:	4603      	mov	r3, r0
  4059d4:	f7ff ba36 	b.w	404e44 <_vfprintf_r+0x5e8>
  4059d8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4059dc:	2300      	movs	r3, #0
  4059de:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4059e2:	9309      	str	r3, [sp, #36]	; 0x24
  4059e4:	f7ff b86f 	b.w	404ac6 <_vfprintf_r+0x26a>
  4059e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4059ea:	9310      	str	r3, [sp, #64]	; 0x40
  4059ec:	461a      	mov	r2, r3
  4059ee:	3303      	adds	r3, #3
  4059f0:	db04      	blt.n	4059fc <_vfprintf_r+0x11a0>
  4059f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4059f4:	4619      	mov	r1, r3
  4059f6:	4291      	cmp	r1, r2
  4059f8:	f6bf af45 	bge.w	405886 <_vfprintf_r+0x102a>
  4059fc:	3e02      	subs	r6, #2
  4059fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405a00:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  405a04:	3b01      	subs	r3, #1
  405a06:	2b00      	cmp	r3, #0
  405a08:	931d      	str	r3, [sp, #116]	; 0x74
  405a0a:	bfbd      	ittte	lt
  405a0c:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  405a0e:	f1c3 0301 	rsblt	r3, r3, #1
  405a12:	222d      	movlt	r2, #45	; 0x2d
  405a14:	222b      	movge	r2, #43	; 0x2b
  405a16:	2b09      	cmp	r3, #9
  405a18:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  405a1c:	f340 813e 	ble.w	405c9c <_vfprintf_r+0x1440>
  405a20:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  405a24:	4620      	mov	r0, r4
  405a26:	4d73      	ldr	r5, [pc, #460]	; (405bf4 <_vfprintf_r+0x1398>)
  405a28:	e000      	b.n	405a2c <_vfprintf_r+0x11d0>
  405a2a:	4610      	mov	r0, r2
  405a2c:	fb85 1203 	smull	r1, r2, r5, r3
  405a30:	17d9      	asrs	r1, r3, #31
  405a32:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  405a36:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  405a3a:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  405a3e:	3230      	adds	r2, #48	; 0x30
  405a40:	2909      	cmp	r1, #9
  405a42:	f800 2c01 	strb.w	r2, [r0, #-1]
  405a46:	460b      	mov	r3, r1
  405a48:	f100 32ff 	add.w	r2, r0, #4294967295
  405a4c:	dced      	bgt.n	405a2a <_vfprintf_r+0x11ce>
  405a4e:	3330      	adds	r3, #48	; 0x30
  405a50:	3802      	subs	r0, #2
  405a52:	b2d9      	uxtb	r1, r3
  405a54:	4284      	cmp	r4, r0
  405a56:	f802 1c01 	strb.w	r1, [r2, #-1]
  405a5a:	f240 8190 	bls.w	405d7e <_vfprintf_r+0x1522>
  405a5e:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  405a62:	4613      	mov	r3, r2
  405a64:	e001      	b.n	405a6a <_vfprintf_r+0x120e>
  405a66:	f813 1b01 	ldrb.w	r1, [r3], #1
  405a6a:	f800 1b01 	strb.w	r1, [r0], #1
  405a6e:	42a3      	cmp	r3, r4
  405a70:	d1f9      	bne.n	405a66 <_vfprintf_r+0x120a>
  405a72:	3301      	adds	r3, #1
  405a74:	1a9b      	subs	r3, r3, r2
  405a76:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  405a7a:	4413      	add	r3, r2
  405a7c:	aa1f      	add	r2, sp, #124	; 0x7c
  405a7e:	1a9b      	subs	r3, r3, r2
  405a80:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a82:	9319      	str	r3, [sp, #100]	; 0x64
  405a84:	2a01      	cmp	r2, #1
  405a86:	4413      	add	r3, r2
  405a88:	930d      	str	r3, [sp, #52]	; 0x34
  405a8a:	f340 8145 	ble.w	405d18 <_vfprintf_r+0x14bc>
  405a8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405a90:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405a92:	4413      	add	r3, r2
  405a94:	930d      	str	r3, [sp, #52]	; 0x34
  405a96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405a9a:	9307      	str	r3, [sp, #28]
  405a9c:	2300      	movs	r3, #0
  405a9e:	9310      	str	r3, [sp, #64]	; 0x40
  405aa0:	e700      	b.n	4058a4 <_vfprintf_r+0x1048>
  405aa2:	aa23      	add	r2, sp, #140	; 0x8c
  405aa4:	990a      	ldr	r1, [sp, #40]	; 0x28
  405aa6:	9808      	ldr	r0, [sp, #32]
  405aa8:	f002 fc82 	bl	4083b0 <__sprint_r>
  405aac:	2800      	cmp	r0, #0
  405aae:	f47f ac5f 	bne.w	405370 <_vfprintf_r+0xb14>
  405ab2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405ab4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405ab8:	e4d1      	b.n	40545e <_vfprintf_r+0xc02>
  405aba:	4623      	mov	r3, r4
  405abc:	e6d5      	b.n	40586a <_vfprintf_r+0x100e>
  405abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405ac0:	9710      	str	r7, [sp, #64]	; 0x40
  405ac2:	2b06      	cmp	r3, #6
  405ac4:	bf28      	it	cs
  405ac6:	2306      	movcs	r3, #6
  405ac8:	9709      	str	r7, [sp, #36]	; 0x24
  405aca:	46ba      	mov	sl, r7
  405acc:	9307      	str	r3, [sp, #28]
  405ace:	950e      	str	r5, [sp, #56]	; 0x38
  405ad0:	f8cd b018 	str.w	fp, [sp, #24]
  405ad4:	930d      	str	r3, [sp, #52]	; 0x34
  405ad6:	4f48      	ldr	r7, [pc, #288]	; (405bf8 <_vfprintf_r+0x139c>)
  405ad8:	f7fe bff2 	b.w	404ac0 <_vfprintf_r+0x264>
  405adc:	aa23      	add	r2, sp, #140	; 0x8c
  405ade:	990a      	ldr	r1, [sp, #40]	; 0x28
  405ae0:	9808      	ldr	r0, [sp, #32]
  405ae2:	f002 fc65 	bl	4083b0 <__sprint_r>
  405ae6:	2800      	cmp	r0, #0
  405ae8:	f47f ac42 	bne.w	405370 <_vfprintf_r+0xb14>
  405aec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405aee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405af0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405af2:	1ad3      	subs	r3, r2, r3
  405af4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405af8:	e5b6      	b.n	405668 <_vfprintf_r+0xe0c>
  405afa:	46a2      	mov	sl, r4
  405afc:	f7ff bb18 	b.w	405130 <_vfprintf_r+0x8d4>
  405b00:	a821      	add	r0, sp, #132	; 0x84
  405b02:	a91e      	add	r1, sp, #120	; 0x78
  405b04:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405b06:	9004      	str	r0, [sp, #16]
  405b08:	9103      	str	r1, [sp, #12]
  405b0a:	a81d      	add	r0, sp, #116	; 0x74
  405b0c:	2103      	movs	r1, #3
  405b0e:	9002      	str	r0, [sp, #8]
  405b10:	9a07      	ldr	r2, [sp, #28]
  405b12:	9501      	str	r5, [sp, #4]
  405b14:	4653      	mov	r3, sl
  405b16:	9100      	str	r1, [sp, #0]
  405b18:	9808      	ldr	r0, [sp, #32]
  405b1a:	f000 fa95 	bl	406048 <_dtoa_r>
  405b1e:	4607      	mov	r7, r0
  405b20:	1944      	adds	r4, r0, r5
  405b22:	783b      	ldrb	r3, [r7, #0]
  405b24:	2b30      	cmp	r3, #48	; 0x30
  405b26:	f000 80ca 	beq.w	405cbe <_vfprintf_r+0x1462>
  405b2a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405b2c:	442c      	add	r4, r5
  405b2e:	e689      	b.n	405844 <_vfprintf_r+0xfe8>
  405b30:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405b32:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405b34:	4413      	add	r3, r2
  405b36:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405b38:	930d      	str	r3, [sp, #52]	; 0x34
  405b3a:	2a00      	cmp	r2, #0
  405b3c:	f340 80e4 	ble.w	405d08 <_vfprintf_r+0x14ac>
  405b40:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405b44:	9307      	str	r3, [sp, #28]
  405b46:	2667      	movs	r6, #103	; 0x67
  405b48:	e6ac      	b.n	4058a4 <_vfprintf_r+0x1048>
  405b4a:	2b00      	cmp	r3, #0
  405b4c:	f340 80fb 	ble.w	405d46 <_vfprintf_r+0x14ea>
  405b50:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405b52:	2a00      	cmp	r2, #0
  405b54:	f040 80ce 	bne.w	405cf4 <_vfprintf_r+0x1498>
  405b58:	f01b 0f01 	tst.w	fp, #1
  405b5c:	f040 80ca 	bne.w	405cf4 <_vfprintf_r+0x1498>
  405b60:	9307      	str	r3, [sp, #28]
  405b62:	930d      	str	r3, [sp, #52]	; 0x34
  405b64:	e69e      	b.n	4058a4 <_vfprintf_r+0x1048>
  405b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405b68:	9307      	str	r3, [sp, #28]
  405b6a:	930d      	str	r3, [sp, #52]	; 0x34
  405b6c:	9009      	str	r0, [sp, #36]	; 0x24
  405b6e:	950e      	str	r5, [sp, #56]	; 0x38
  405b70:	f8cd b018 	str.w	fp, [sp, #24]
  405b74:	9010      	str	r0, [sp, #64]	; 0x40
  405b76:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  405b7a:	f7fe bfa1 	b.w	404ac0 <_vfprintf_r+0x264>
  405b7e:	aa23      	add	r2, sp, #140	; 0x8c
  405b80:	990a      	ldr	r1, [sp, #40]	; 0x28
  405b82:	9808      	ldr	r0, [sp, #32]
  405b84:	f002 fc14 	bl	4083b0 <__sprint_r>
  405b88:	2800      	cmp	r0, #0
  405b8a:	f47f abf1 	bne.w	405370 <_vfprintf_r+0xb14>
  405b8e:	991d      	ldr	r1, [sp, #116]	; 0x74
  405b90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405b92:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405b96:	e6d0      	b.n	40593a <_vfprintf_r+0x10de>
  405b98:	2e47      	cmp	r6, #71	; 0x47
  405b9a:	f47f ae52 	bne.w	405842 <_vfprintf_r+0xfe6>
  405b9e:	f01b 0f01 	tst.w	fp, #1
  405ba2:	f000 80da 	beq.w	405d5a <_vfprintf_r+0x14fe>
  405ba6:	2e46      	cmp	r6, #70	; 0x46
  405ba8:	eb07 0405 	add.w	r4, r7, r5
  405bac:	d0b9      	beq.n	405b22 <_vfprintf_r+0x12c6>
  405bae:	e649      	b.n	405844 <_vfprintf_r+0xfe8>
  405bb0:	a821      	add	r0, sp, #132	; 0x84
  405bb2:	a91e      	add	r1, sp, #120	; 0x78
  405bb4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405bb6:	9004      	str	r0, [sp, #16]
  405bb8:	9103      	str	r1, [sp, #12]
  405bba:	a81d      	add	r0, sp, #116	; 0x74
  405bbc:	2103      	movs	r1, #3
  405bbe:	9002      	str	r0, [sp, #8]
  405bc0:	9a07      	ldr	r2, [sp, #28]
  405bc2:	9401      	str	r4, [sp, #4]
  405bc4:	4653      	mov	r3, sl
  405bc6:	9100      	str	r1, [sp, #0]
  405bc8:	9808      	ldr	r0, [sp, #32]
  405bca:	f000 fa3d 	bl	406048 <_dtoa_r>
  405bce:	4625      	mov	r5, r4
  405bd0:	4607      	mov	r7, r0
  405bd2:	e7e8      	b.n	405ba6 <_vfprintf_r+0x134a>
  405bd4:	2300      	movs	r3, #0
  405bd6:	9309      	str	r3, [sp, #36]	; 0x24
  405bd8:	f7fe bec1 	b.w	40495e <_vfprintf_r+0x102>
  405bdc:	424e      	negs	r6, r1
  405bde:	3110      	adds	r1, #16
  405be0:	4d06      	ldr	r5, [pc, #24]	; (405bfc <_vfprintf_r+0x13a0>)
  405be2:	da43      	bge.n	405c6c <_vfprintf_r+0x1410>
  405be4:	2410      	movs	r4, #16
  405be6:	f8dd a020 	ldr.w	sl, [sp, #32]
  405bea:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405bee:	e00c      	b.n	405c0a <_vfprintf_r+0x13ae>
  405bf0:	00409704 	.word	0x00409704
  405bf4:	66666667 	.word	0x66666667
  405bf8:	004096fc 	.word	0x004096fc
  405bfc:	00409718 	.word	0x00409718
  405c00:	f108 0808 	add.w	r8, r8, #8
  405c04:	3e10      	subs	r6, #16
  405c06:	2e10      	cmp	r6, #16
  405c08:	dd30      	ble.n	405c6c <_vfprintf_r+0x1410>
  405c0a:	3301      	adds	r3, #1
  405c0c:	3210      	adds	r2, #16
  405c0e:	2b07      	cmp	r3, #7
  405c10:	9225      	str	r2, [sp, #148]	; 0x94
  405c12:	9324      	str	r3, [sp, #144]	; 0x90
  405c14:	f8c8 5000 	str.w	r5, [r8]
  405c18:	f8c8 4004 	str.w	r4, [r8, #4]
  405c1c:	ddf0      	ble.n	405c00 <_vfprintf_r+0x13a4>
  405c1e:	aa23      	add	r2, sp, #140	; 0x8c
  405c20:	4659      	mov	r1, fp
  405c22:	4650      	mov	r0, sl
  405c24:	f002 fbc4 	bl	4083b0 <__sprint_r>
  405c28:	2800      	cmp	r0, #0
  405c2a:	f47f aeba 	bne.w	4059a2 <_vfprintf_r+0x1146>
  405c2e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405c30:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c32:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405c36:	e7e5      	b.n	405c04 <_vfprintf_r+0x13a8>
  405c38:	aa23      	add	r2, sp, #140	; 0x8c
  405c3a:	990a      	ldr	r1, [sp, #40]	; 0x28
  405c3c:	9808      	ldr	r0, [sp, #32]
  405c3e:	f002 fbb7 	bl	4083b0 <__sprint_r>
  405c42:	2800      	cmp	r0, #0
  405c44:	f47f ab94 	bne.w	405370 <_vfprintf_r+0xb14>
  405c48:	991d      	ldr	r1, [sp, #116]	; 0x74
  405c4a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405c4c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c4e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405c52:	e68a      	b.n	40596a <_vfprintf_r+0x110e>
  405c54:	9808      	ldr	r0, [sp, #32]
  405c56:	aa23      	add	r2, sp, #140	; 0x8c
  405c58:	4651      	mov	r1, sl
  405c5a:	f002 fba9 	bl	4083b0 <__sprint_r>
  405c5e:	2800      	cmp	r0, #0
  405c60:	f43f aa64 	beq.w	40512c <_vfprintf_r+0x8d0>
  405c64:	f7ff ba64 	b.w	405130 <_vfprintf_r+0x8d4>
  405c68:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405c6a:	e5fe      	b.n	40586a <_vfprintf_r+0x100e>
  405c6c:	3301      	adds	r3, #1
  405c6e:	4432      	add	r2, r6
  405c70:	2b07      	cmp	r3, #7
  405c72:	e888 0060 	stmia.w	r8, {r5, r6}
  405c76:	9225      	str	r2, [sp, #148]	; 0x94
  405c78:	9324      	str	r3, [sp, #144]	; 0x90
  405c7a:	f108 0808 	add.w	r8, r8, #8
  405c7e:	f77f ae77 	ble.w	405970 <_vfprintf_r+0x1114>
  405c82:	aa23      	add	r2, sp, #140	; 0x8c
  405c84:	990a      	ldr	r1, [sp, #40]	; 0x28
  405c86:	9808      	ldr	r0, [sp, #32]
  405c88:	f002 fb92 	bl	4083b0 <__sprint_r>
  405c8c:	2800      	cmp	r0, #0
  405c8e:	f47f ab6f 	bne.w	405370 <_vfprintf_r+0xb14>
  405c92:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405c94:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c96:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  405c9a:	e669      	b.n	405970 <_vfprintf_r+0x1114>
  405c9c:	3330      	adds	r3, #48	; 0x30
  405c9e:	2230      	movs	r2, #48	; 0x30
  405ca0:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  405ca4:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  405ca8:	ab20      	add	r3, sp, #128	; 0x80
  405caa:	e6e7      	b.n	405a7c <_vfprintf_r+0x1220>
  405cac:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405cae:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405cb0:	4413      	add	r3, r2
  405cb2:	930d      	str	r3, [sp, #52]	; 0x34
  405cb4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405cb8:	9307      	str	r3, [sp, #28]
  405cba:	2667      	movs	r6, #103	; 0x67
  405cbc:	e5f2      	b.n	4058a4 <_vfprintf_r+0x1048>
  405cbe:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405cc0:	9807      	ldr	r0, [sp, #28]
  405cc2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405cc4:	4651      	mov	r1, sl
  405cc6:	f003 fa43 	bl	409150 <__aeabi_dcmpeq>
  405cca:	2800      	cmp	r0, #0
  405ccc:	f47f af2d 	bne.w	405b2a <_vfprintf_r+0x12ce>
  405cd0:	f1c5 0501 	rsb	r5, r5, #1
  405cd4:	951d      	str	r5, [sp, #116]	; 0x74
  405cd6:	442c      	add	r4, r5
  405cd8:	e5b4      	b.n	405844 <_vfprintf_r+0xfe8>
  405cda:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405cdc:	4f33      	ldr	r7, [pc, #204]	; (405dac <_vfprintf_r+0x1550>)
  405cde:	2b00      	cmp	r3, #0
  405ce0:	bfb6      	itet	lt
  405ce2:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  405ce6:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  405cea:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  405cee:	4b30      	ldr	r3, [pc, #192]	; (405db0 <_vfprintf_r+0x1554>)
  405cf0:	f7ff b9d1 	b.w	405096 <_vfprintf_r+0x83a>
  405cf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405cf6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405cf8:	4413      	add	r3, r2
  405cfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405cfc:	441a      	add	r2, r3
  405cfe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405d02:	920d      	str	r2, [sp, #52]	; 0x34
  405d04:	9307      	str	r3, [sp, #28]
  405d06:	e5cd      	b.n	4058a4 <_vfprintf_r+0x1048>
  405d08:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405d0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405d0c:	f1c3 0301 	rsb	r3, r3, #1
  405d10:	441a      	add	r2, r3
  405d12:	4613      	mov	r3, r2
  405d14:	920d      	str	r2, [sp, #52]	; 0x34
  405d16:	e713      	b.n	405b40 <_vfprintf_r+0x12e4>
  405d18:	f01b 0301 	ands.w	r3, fp, #1
  405d1c:	9310      	str	r3, [sp, #64]	; 0x40
  405d1e:	f47f aeb6 	bne.w	405a8e <_vfprintf_r+0x1232>
  405d22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405d24:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405d28:	9307      	str	r3, [sp, #28]
  405d2a:	e5bb      	b.n	4058a4 <_vfprintf_r+0x1048>
  405d2c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405d2e:	f899 6001 	ldrb.w	r6, [r9, #1]
  405d32:	6823      	ldr	r3, [r4, #0]
  405d34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  405d38:	9309      	str	r3, [sp, #36]	; 0x24
  405d3a:	4623      	mov	r3, r4
  405d3c:	3304      	adds	r3, #4
  405d3e:	4681      	mov	r9, r0
  405d40:	930e      	str	r3, [sp, #56]	; 0x38
  405d42:	f7fe be0a 	b.w	40495a <_vfprintf_r+0xfe>
  405d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405d48:	b913      	cbnz	r3, 405d50 <_vfprintf_r+0x14f4>
  405d4a:	f01b 0f01 	tst.w	fp, #1
  405d4e:	d002      	beq.n	405d56 <_vfprintf_r+0x14fa>
  405d50:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405d52:	3301      	adds	r3, #1
  405d54:	e7d1      	b.n	405cfa <_vfprintf_r+0x149e>
  405d56:	2301      	movs	r3, #1
  405d58:	e702      	b.n	405b60 <_vfprintf_r+0x1304>
  405d5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405d5c:	1bdb      	subs	r3, r3, r7
  405d5e:	9311      	str	r3, [sp, #68]	; 0x44
  405d60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405d62:	2b47      	cmp	r3, #71	; 0x47
  405d64:	f43f ae40 	beq.w	4059e8 <_vfprintf_r+0x118c>
  405d68:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405d6a:	9310      	str	r3, [sp, #64]	; 0x40
  405d6c:	e647      	b.n	4059fe <_vfprintf_r+0x11a2>
  405d6e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405d72:	f7ff b81d 	b.w	404db0 <_vfprintf_r+0x554>
  405d76:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405d7a:	f7ff b918 	b.w	404fae <_vfprintf_r+0x752>
  405d7e:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  405d82:	e67b      	b.n	405a7c <_vfprintf_r+0x1220>
  405d84:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405d88:	f7ff b866 	b.w	404e58 <_vfprintf_r+0x5fc>
  405d8c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405d90:	f7ff b9ac 	b.w	4050ec <_vfprintf_r+0x890>
  405d94:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405d98:	f7ff b934 	b.w	405004 <_vfprintf_r+0x7a8>
  405d9c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405da0:	f7ff b8b0 	b.w	404f04 <_vfprintf_r+0x6a8>
  405da4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405da8:	f7ff b945 	b.w	405036 <_vfprintf_r+0x7da>
  405dac:	004096d0 	.word	0x004096d0
  405db0:	004096cc 	.word	0x004096cc

00405db4 <__sbprintf>:
  405db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405db8:	460c      	mov	r4, r1
  405dba:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405dbe:	8989      	ldrh	r1, [r1, #12]
  405dc0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405dc2:	89e5      	ldrh	r5, [r4, #14]
  405dc4:	9619      	str	r6, [sp, #100]	; 0x64
  405dc6:	f021 0102 	bic.w	r1, r1, #2
  405dca:	4606      	mov	r6, r0
  405dcc:	69e0      	ldr	r0, [r4, #28]
  405dce:	f8ad 100c 	strh.w	r1, [sp, #12]
  405dd2:	4617      	mov	r7, r2
  405dd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405dd8:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405dda:	f8ad 500e 	strh.w	r5, [sp, #14]
  405dde:	4698      	mov	r8, r3
  405de0:	ad1a      	add	r5, sp, #104	; 0x68
  405de2:	2300      	movs	r3, #0
  405de4:	9007      	str	r0, [sp, #28]
  405de6:	a816      	add	r0, sp, #88	; 0x58
  405de8:	9209      	str	r2, [sp, #36]	; 0x24
  405dea:	9306      	str	r3, [sp, #24]
  405dec:	9500      	str	r5, [sp, #0]
  405dee:	9504      	str	r5, [sp, #16]
  405df0:	9102      	str	r1, [sp, #8]
  405df2:	9105      	str	r1, [sp, #20]
  405df4:	f001 fc82 	bl	4076fc <__retarget_lock_init_recursive>
  405df8:	4643      	mov	r3, r8
  405dfa:	463a      	mov	r2, r7
  405dfc:	4669      	mov	r1, sp
  405dfe:	4630      	mov	r0, r6
  405e00:	f7fe fd2c 	bl	40485c <_vfprintf_r>
  405e04:	1e05      	subs	r5, r0, #0
  405e06:	db07      	blt.n	405e18 <__sbprintf+0x64>
  405e08:	4630      	mov	r0, r6
  405e0a:	4669      	mov	r1, sp
  405e0c:	f001 f8e6 	bl	406fdc <_fflush_r>
  405e10:	2800      	cmp	r0, #0
  405e12:	bf18      	it	ne
  405e14:	f04f 35ff 	movne.w	r5, #4294967295
  405e18:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405e1c:	065b      	lsls	r3, r3, #25
  405e1e:	d503      	bpl.n	405e28 <__sbprintf+0x74>
  405e20:	89a3      	ldrh	r3, [r4, #12]
  405e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405e26:	81a3      	strh	r3, [r4, #12]
  405e28:	9816      	ldr	r0, [sp, #88]	; 0x58
  405e2a:	f001 fc69 	bl	407700 <__retarget_lock_close_recursive>
  405e2e:	4628      	mov	r0, r5
  405e30:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405e38 <__swsetup_r>:
  405e38:	b538      	push	{r3, r4, r5, lr}
  405e3a:	4b30      	ldr	r3, [pc, #192]	; (405efc <__swsetup_r+0xc4>)
  405e3c:	681b      	ldr	r3, [r3, #0]
  405e3e:	4605      	mov	r5, r0
  405e40:	460c      	mov	r4, r1
  405e42:	b113      	cbz	r3, 405e4a <__swsetup_r+0x12>
  405e44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405e46:	2a00      	cmp	r2, #0
  405e48:	d038      	beq.n	405ebc <__swsetup_r+0x84>
  405e4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405e4e:	b293      	uxth	r3, r2
  405e50:	0718      	lsls	r0, r3, #28
  405e52:	d50c      	bpl.n	405e6e <__swsetup_r+0x36>
  405e54:	6920      	ldr	r0, [r4, #16]
  405e56:	b1a8      	cbz	r0, 405e84 <__swsetup_r+0x4c>
  405e58:	f013 0201 	ands.w	r2, r3, #1
  405e5c:	d01e      	beq.n	405e9c <__swsetup_r+0x64>
  405e5e:	6963      	ldr	r3, [r4, #20]
  405e60:	2200      	movs	r2, #0
  405e62:	425b      	negs	r3, r3
  405e64:	61a3      	str	r3, [r4, #24]
  405e66:	60a2      	str	r2, [r4, #8]
  405e68:	b1f0      	cbz	r0, 405ea8 <__swsetup_r+0x70>
  405e6a:	2000      	movs	r0, #0
  405e6c:	bd38      	pop	{r3, r4, r5, pc}
  405e6e:	06d9      	lsls	r1, r3, #27
  405e70:	d53c      	bpl.n	405eec <__swsetup_r+0xb4>
  405e72:	0758      	lsls	r0, r3, #29
  405e74:	d426      	bmi.n	405ec4 <__swsetup_r+0x8c>
  405e76:	6920      	ldr	r0, [r4, #16]
  405e78:	f042 0308 	orr.w	r3, r2, #8
  405e7c:	81a3      	strh	r3, [r4, #12]
  405e7e:	b29b      	uxth	r3, r3
  405e80:	2800      	cmp	r0, #0
  405e82:	d1e9      	bne.n	405e58 <__swsetup_r+0x20>
  405e84:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405e88:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405e8c:	d0e4      	beq.n	405e58 <__swsetup_r+0x20>
  405e8e:	4628      	mov	r0, r5
  405e90:	4621      	mov	r1, r4
  405e92:	f001 fc69 	bl	407768 <__smakebuf_r>
  405e96:	89a3      	ldrh	r3, [r4, #12]
  405e98:	6920      	ldr	r0, [r4, #16]
  405e9a:	e7dd      	b.n	405e58 <__swsetup_r+0x20>
  405e9c:	0799      	lsls	r1, r3, #30
  405e9e:	bf58      	it	pl
  405ea0:	6962      	ldrpl	r2, [r4, #20]
  405ea2:	60a2      	str	r2, [r4, #8]
  405ea4:	2800      	cmp	r0, #0
  405ea6:	d1e0      	bne.n	405e6a <__swsetup_r+0x32>
  405ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405eac:	061a      	lsls	r2, r3, #24
  405eae:	d5dd      	bpl.n	405e6c <__swsetup_r+0x34>
  405eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405eb4:	81a3      	strh	r3, [r4, #12]
  405eb6:	f04f 30ff 	mov.w	r0, #4294967295
  405eba:	bd38      	pop	{r3, r4, r5, pc}
  405ebc:	4618      	mov	r0, r3
  405ebe:	f001 f8e5 	bl	40708c <__sinit>
  405ec2:	e7c2      	b.n	405e4a <__swsetup_r+0x12>
  405ec4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405ec6:	b151      	cbz	r1, 405ede <__swsetup_r+0xa6>
  405ec8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405ecc:	4299      	cmp	r1, r3
  405ece:	d004      	beq.n	405eda <__swsetup_r+0xa2>
  405ed0:	4628      	mov	r0, r5
  405ed2:	f001 f97d 	bl	4071d0 <_free_r>
  405ed6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405eda:	2300      	movs	r3, #0
  405edc:	6323      	str	r3, [r4, #48]	; 0x30
  405ede:	2300      	movs	r3, #0
  405ee0:	6920      	ldr	r0, [r4, #16]
  405ee2:	6063      	str	r3, [r4, #4]
  405ee4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405ee8:	6020      	str	r0, [r4, #0]
  405eea:	e7c5      	b.n	405e78 <__swsetup_r+0x40>
  405eec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405ef0:	2309      	movs	r3, #9
  405ef2:	602b      	str	r3, [r5, #0]
  405ef4:	f04f 30ff 	mov.w	r0, #4294967295
  405ef8:	81a2      	strh	r2, [r4, #12]
  405efa:	bd38      	pop	{r3, r4, r5, pc}
  405efc:	20400018 	.word	0x20400018

00405f00 <register_fini>:
  405f00:	4b02      	ldr	r3, [pc, #8]	; (405f0c <register_fini+0xc>)
  405f02:	b113      	cbz	r3, 405f0a <register_fini+0xa>
  405f04:	4802      	ldr	r0, [pc, #8]	; (405f10 <register_fini+0x10>)
  405f06:	f000 b805 	b.w	405f14 <atexit>
  405f0a:	4770      	bx	lr
  405f0c:	00000000 	.word	0x00000000
  405f10:	004070fd 	.word	0x004070fd

00405f14 <atexit>:
  405f14:	2300      	movs	r3, #0
  405f16:	4601      	mov	r1, r0
  405f18:	461a      	mov	r2, r3
  405f1a:	4618      	mov	r0, r3
  405f1c:	f002 ba68 	b.w	4083f0 <__register_exitproc>

00405f20 <quorem>:
  405f20:	6902      	ldr	r2, [r0, #16]
  405f22:	690b      	ldr	r3, [r1, #16]
  405f24:	4293      	cmp	r3, r2
  405f26:	f300 808d 	bgt.w	406044 <quorem+0x124>
  405f2a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405f2e:	f103 38ff 	add.w	r8, r3, #4294967295
  405f32:	f101 0714 	add.w	r7, r1, #20
  405f36:	f100 0b14 	add.w	fp, r0, #20
  405f3a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405f3e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405f42:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405f46:	b083      	sub	sp, #12
  405f48:	3201      	adds	r2, #1
  405f4a:	fbb3 f9f2 	udiv	r9, r3, r2
  405f4e:	eb0b 0304 	add.w	r3, fp, r4
  405f52:	9400      	str	r4, [sp, #0]
  405f54:	eb07 0a04 	add.w	sl, r7, r4
  405f58:	9301      	str	r3, [sp, #4]
  405f5a:	f1b9 0f00 	cmp.w	r9, #0
  405f5e:	d039      	beq.n	405fd4 <quorem+0xb4>
  405f60:	2500      	movs	r5, #0
  405f62:	462e      	mov	r6, r5
  405f64:	46bc      	mov	ip, r7
  405f66:	46de      	mov	lr, fp
  405f68:	f85c 4b04 	ldr.w	r4, [ip], #4
  405f6c:	f8de 3000 	ldr.w	r3, [lr]
  405f70:	b2a2      	uxth	r2, r4
  405f72:	fb09 5502 	mla	r5, r9, r2, r5
  405f76:	0c22      	lsrs	r2, r4, #16
  405f78:	0c2c      	lsrs	r4, r5, #16
  405f7a:	fb09 4202 	mla	r2, r9, r2, r4
  405f7e:	b2ad      	uxth	r5, r5
  405f80:	1b75      	subs	r5, r6, r5
  405f82:	b296      	uxth	r6, r2
  405f84:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405f88:	fa15 f383 	uxtah	r3, r5, r3
  405f8c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405f90:	b29b      	uxth	r3, r3
  405f92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405f96:	45e2      	cmp	sl, ip
  405f98:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405f9c:	f84e 3b04 	str.w	r3, [lr], #4
  405fa0:	ea4f 4626 	mov.w	r6, r6, asr #16
  405fa4:	d2e0      	bcs.n	405f68 <quorem+0x48>
  405fa6:	9b00      	ldr	r3, [sp, #0]
  405fa8:	f85b 3003 	ldr.w	r3, [fp, r3]
  405fac:	b993      	cbnz	r3, 405fd4 <quorem+0xb4>
  405fae:	9c01      	ldr	r4, [sp, #4]
  405fb0:	1f23      	subs	r3, r4, #4
  405fb2:	459b      	cmp	fp, r3
  405fb4:	d20c      	bcs.n	405fd0 <quorem+0xb0>
  405fb6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405fba:	b94b      	cbnz	r3, 405fd0 <quorem+0xb0>
  405fbc:	f1a4 0308 	sub.w	r3, r4, #8
  405fc0:	e002      	b.n	405fc8 <quorem+0xa8>
  405fc2:	681a      	ldr	r2, [r3, #0]
  405fc4:	3b04      	subs	r3, #4
  405fc6:	b91a      	cbnz	r2, 405fd0 <quorem+0xb0>
  405fc8:	459b      	cmp	fp, r3
  405fca:	f108 38ff 	add.w	r8, r8, #4294967295
  405fce:	d3f8      	bcc.n	405fc2 <quorem+0xa2>
  405fd0:	f8c0 8010 	str.w	r8, [r0, #16]
  405fd4:	4604      	mov	r4, r0
  405fd6:	f001 fec5 	bl	407d64 <__mcmp>
  405fda:	2800      	cmp	r0, #0
  405fdc:	db2e      	blt.n	40603c <quorem+0x11c>
  405fde:	f109 0901 	add.w	r9, r9, #1
  405fe2:	465d      	mov	r5, fp
  405fe4:	2300      	movs	r3, #0
  405fe6:	f857 1b04 	ldr.w	r1, [r7], #4
  405fea:	6828      	ldr	r0, [r5, #0]
  405fec:	b28a      	uxth	r2, r1
  405fee:	1a9a      	subs	r2, r3, r2
  405ff0:	0c0b      	lsrs	r3, r1, #16
  405ff2:	fa12 f280 	uxtah	r2, r2, r0
  405ff6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405ffa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405ffe:	b292      	uxth	r2, r2
  406000:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406004:	45ba      	cmp	sl, r7
  406006:	f845 2b04 	str.w	r2, [r5], #4
  40600a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40600e:	d2ea      	bcs.n	405fe6 <quorem+0xc6>
  406010:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  406014:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  406018:	b982      	cbnz	r2, 40603c <quorem+0x11c>
  40601a:	1f1a      	subs	r2, r3, #4
  40601c:	4593      	cmp	fp, r2
  40601e:	d20b      	bcs.n	406038 <quorem+0x118>
  406020:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406024:	b942      	cbnz	r2, 406038 <quorem+0x118>
  406026:	3b08      	subs	r3, #8
  406028:	e002      	b.n	406030 <quorem+0x110>
  40602a:	681a      	ldr	r2, [r3, #0]
  40602c:	3b04      	subs	r3, #4
  40602e:	b91a      	cbnz	r2, 406038 <quorem+0x118>
  406030:	459b      	cmp	fp, r3
  406032:	f108 38ff 	add.w	r8, r8, #4294967295
  406036:	d3f8      	bcc.n	40602a <quorem+0x10a>
  406038:	f8c4 8010 	str.w	r8, [r4, #16]
  40603c:	4648      	mov	r0, r9
  40603e:	b003      	add	sp, #12
  406040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406044:	2000      	movs	r0, #0
  406046:	4770      	bx	lr

00406048 <_dtoa_r>:
  406048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40604c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40604e:	b09b      	sub	sp, #108	; 0x6c
  406050:	4604      	mov	r4, r0
  406052:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  406054:	4692      	mov	sl, r2
  406056:	469b      	mov	fp, r3
  406058:	b141      	cbz	r1, 40606c <_dtoa_r+0x24>
  40605a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40605c:	604a      	str	r2, [r1, #4]
  40605e:	2301      	movs	r3, #1
  406060:	4093      	lsls	r3, r2
  406062:	608b      	str	r3, [r1, #8]
  406064:	f001 fca6 	bl	4079b4 <_Bfree>
  406068:	2300      	movs	r3, #0
  40606a:	6423      	str	r3, [r4, #64]	; 0x40
  40606c:	f1bb 0f00 	cmp.w	fp, #0
  406070:	465d      	mov	r5, fp
  406072:	db35      	blt.n	4060e0 <_dtoa_r+0x98>
  406074:	2300      	movs	r3, #0
  406076:	6033      	str	r3, [r6, #0]
  406078:	4b9d      	ldr	r3, [pc, #628]	; (4062f0 <_dtoa_r+0x2a8>)
  40607a:	43ab      	bics	r3, r5
  40607c:	d015      	beq.n	4060aa <_dtoa_r+0x62>
  40607e:	4650      	mov	r0, sl
  406080:	4659      	mov	r1, fp
  406082:	2200      	movs	r2, #0
  406084:	2300      	movs	r3, #0
  406086:	f003 f863 	bl	409150 <__aeabi_dcmpeq>
  40608a:	4680      	mov	r8, r0
  40608c:	2800      	cmp	r0, #0
  40608e:	d02d      	beq.n	4060ec <_dtoa_r+0xa4>
  406090:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406092:	2301      	movs	r3, #1
  406094:	6013      	str	r3, [r2, #0]
  406096:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406098:	2b00      	cmp	r3, #0
  40609a:	f000 80bd 	beq.w	406218 <_dtoa_r+0x1d0>
  40609e:	4895      	ldr	r0, [pc, #596]	; (4062f4 <_dtoa_r+0x2ac>)
  4060a0:	6018      	str	r0, [r3, #0]
  4060a2:	3801      	subs	r0, #1
  4060a4:	b01b      	add	sp, #108	; 0x6c
  4060a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060aa:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4060ac:	f242 730f 	movw	r3, #9999	; 0x270f
  4060b0:	6013      	str	r3, [r2, #0]
  4060b2:	f1ba 0f00 	cmp.w	sl, #0
  4060b6:	d10d      	bne.n	4060d4 <_dtoa_r+0x8c>
  4060b8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4060bc:	b955      	cbnz	r5, 4060d4 <_dtoa_r+0x8c>
  4060be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4060c0:	488d      	ldr	r0, [pc, #564]	; (4062f8 <_dtoa_r+0x2b0>)
  4060c2:	2b00      	cmp	r3, #0
  4060c4:	d0ee      	beq.n	4060a4 <_dtoa_r+0x5c>
  4060c6:	f100 0308 	add.w	r3, r0, #8
  4060ca:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4060cc:	6013      	str	r3, [r2, #0]
  4060ce:	b01b      	add	sp, #108	; 0x6c
  4060d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4060d6:	4889      	ldr	r0, [pc, #548]	; (4062fc <_dtoa_r+0x2b4>)
  4060d8:	2b00      	cmp	r3, #0
  4060da:	d0e3      	beq.n	4060a4 <_dtoa_r+0x5c>
  4060dc:	1cc3      	adds	r3, r0, #3
  4060de:	e7f4      	b.n	4060ca <_dtoa_r+0x82>
  4060e0:	2301      	movs	r3, #1
  4060e2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4060e6:	6033      	str	r3, [r6, #0]
  4060e8:	46ab      	mov	fp, r5
  4060ea:	e7c5      	b.n	406078 <_dtoa_r+0x30>
  4060ec:	aa18      	add	r2, sp, #96	; 0x60
  4060ee:	ab19      	add	r3, sp, #100	; 0x64
  4060f0:	9201      	str	r2, [sp, #4]
  4060f2:	9300      	str	r3, [sp, #0]
  4060f4:	4652      	mov	r2, sl
  4060f6:	465b      	mov	r3, fp
  4060f8:	4620      	mov	r0, r4
  4060fa:	f001 fed3 	bl	407ea4 <__d2b>
  4060fe:	0d2b      	lsrs	r3, r5, #20
  406100:	4681      	mov	r9, r0
  406102:	d071      	beq.n	4061e8 <_dtoa_r+0x1a0>
  406104:	f3cb 0213 	ubfx	r2, fp, #0, #20
  406108:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40610c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40610e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  406112:	4650      	mov	r0, sl
  406114:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  406118:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40611c:	2200      	movs	r2, #0
  40611e:	4b78      	ldr	r3, [pc, #480]	; (406300 <_dtoa_r+0x2b8>)
  406120:	f002 fbfa 	bl	408918 <__aeabi_dsub>
  406124:	a36c      	add	r3, pc, #432	; (adr r3, 4062d8 <_dtoa_r+0x290>)
  406126:	e9d3 2300 	ldrd	r2, r3, [r3]
  40612a:	f002 fda9 	bl	408c80 <__aeabi_dmul>
  40612e:	a36c      	add	r3, pc, #432	; (adr r3, 4062e0 <_dtoa_r+0x298>)
  406130:	e9d3 2300 	ldrd	r2, r3, [r3]
  406134:	f002 fbf2 	bl	40891c <__adddf3>
  406138:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40613c:	4630      	mov	r0, r6
  40613e:	f002 fd39 	bl	408bb4 <__aeabi_i2d>
  406142:	a369      	add	r3, pc, #420	; (adr r3, 4062e8 <_dtoa_r+0x2a0>)
  406144:	e9d3 2300 	ldrd	r2, r3, [r3]
  406148:	f002 fd9a 	bl	408c80 <__aeabi_dmul>
  40614c:	4602      	mov	r2, r0
  40614e:	460b      	mov	r3, r1
  406150:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406154:	f002 fbe2 	bl	40891c <__adddf3>
  406158:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40615c:	f003 f840 	bl	4091e0 <__aeabi_d2iz>
  406160:	2200      	movs	r2, #0
  406162:	9002      	str	r0, [sp, #8]
  406164:	2300      	movs	r3, #0
  406166:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40616a:	f002 fffb 	bl	409164 <__aeabi_dcmplt>
  40616e:	2800      	cmp	r0, #0
  406170:	f040 8173 	bne.w	40645a <_dtoa_r+0x412>
  406174:	9d02      	ldr	r5, [sp, #8]
  406176:	2d16      	cmp	r5, #22
  406178:	f200 815d 	bhi.w	406436 <_dtoa_r+0x3ee>
  40617c:	4b61      	ldr	r3, [pc, #388]	; (406304 <_dtoa_r+0x2bc>)
  40617e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  406182:	e9d3 0100 	ldrd	r0, r1, [r3]
  406186:	4652      	mov	r2, sl
  406188:	465b      	mov	r3, fp
  40618a:	f003 f809 	bl	4091a0 <__aeabi_dcmpgt>
  40618e:	2800      	cmp	r0, #0
  406190:	f000 81c5 	beq.w	40651e <_dtoa_r+0x4d6>
  406194:	1e6b      	subs	r3, r5, #1
  406196:	9302      	str	r3, [sp, #8]
  406198:	2300      	movs	r3, #0
  40619a:	930e      	str	r3, [sp, #56]	; 0x38
  40619c:	1bbf      	subs	r7, r7, r6
  40619e:	1e7b      	subs	r3, r7, #1
  4061a0:	9306      	str	r3, [sp, #24]
  4061a2:	f100 8154 	bmi.w	40644e <_dtoa_r+0x406>
  4061a6:	2300      	movs	r3, #0
  4061a8:	9308      	str	r3, [sp, #32]
  4061aa:	9b02      	ldr	r3, [sp, #8]
  4061ac:	2b00      	cmp	r3, #0
  4061ae:	f2c0 8145 	blt.w	40643c <_dtoa_r+0x3f4>
  4061b2:	9a06      	ldr	r2, [sp, #24]
  4061b4:	930d      	str	r3, [sp, #52]	; 0x34
  4061b6:	4611      	mov	r1, r2
  4061b8:	4419      	add	r1, r3
  4061ba:	2300      	movs	r3, #0
  4061bc:	9106      	str	r1, [sp, #24]
  4061be:	930c      	str	r3, [sp, #48]	; 0x30
  4061c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061c2:	2b09      	cmp	r3, #9
  4061c4:	d82a      	bhi.n	40621c <_dtoa_r+0x1d4>
  4061c6:	2b05      	cmp	r3, #5
  4061c8:	f340 865b 	ble.w	406e82 <_dtoa_r+0xe3a>
  4061cc:	3b04      	subs	r3, #4
  4061ce:	9324      	str	r3, [sp, #144]	; 0x90
  4061d0:	2500      	movs	r5, #0
  4061d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061d4:	3b02      	subs	r3, #2
  4061d6:	2b03      	cmp	r3, #3
  4061d8:	f200 8642 	bhi.w	406e60 <_dtoa_r+0xe18>
  4061dc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4061e0:	02c903d4 	.word	0x02c903d4
  4061e4:	046103df 	.word	0x046103df
  4061e8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4061ea:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4061ec:	443e      	add	r6, r7
  4061ee:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4061f2:	2b20      	cmp	r3, #32
  4061f4:	f340 818e 	ble.w	406514 <_dtoa_r+0x4cc>
  4061f8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4061fc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  406200:	409d      	lsls	r5, r3
  406202:	fa2a f000 	lsr.w	r0, sl, r0
  406206:	4328      	orrs	r0, r5
  406208:	f002 fcc4 	bl	408b94 <__aeabi_ui2d>
  40620c:	2301      	movs	r3, #1
  40620e:	3e01      	subs	r6, #1
  406210:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406214:	9314      	str	r3, [sp, #80]	; 0x50
  406216:	e781      	b.n	40611c <_dtoa_r+0xd4>
  406218:	483b      	ldr	r0, [pc, #236]	; (406308 <_dtoa_r+0x2c0>)
  40621a:	e743      	b.n	4060a4 <_dtoa_r+0x5c>
  40621c:	2100      	movs	r1, #0
  40621e:	6461      	str	r1, [r4, #68]	; 0x44
  406220:	4620      	mov	r0, r4
  406222:	9125      	str	r1, [sp, #148]	; 0x94
  406224:	f001 fba0 	bl	407968 <_Balloc>
  406228:	f04f 33ff 	mov.w	r3, #4294967295
  40622c:	930a      	str	r3, [sp, #40]	; 0x28
  40622e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406230:	930f      	str	r3, [sp, #60]	; 0x3c
  406232:	2301      	movs	r3, #1
  406234:	9004      	str	r0, [sp, #16]
  406236:	6420      	str	r0, [r4, #64]	; 0x40
  406238:	9224      	str	r2, [sp, #144]	; 0x90
  40623a:	930b      	str	r3, [sp, #44]	; 0x2c
  40623c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40623e:	2b00      	cmp	r3, #0
  406240:	f2c0 80d9 	blt.w	4063f6 <_dtoa_r+0x3ae>
  406244:	9a02      	ldr	r2, [sp, #8]
  406246:	2a0e      	cmp	r2, #14
  406248:	f300 80d5 	bgt.w	4063f6 <_dtoa_r+0x3ae>
  40624c:	4b2d      	ldr	r3, [pc, #180]	; (406304 <_dtoa_r+0x2bc>)
  40624e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406252:	e9d3 2300 	ldrd	r2, r3, [r3]
  406256:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40625a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40625c:	2b00      	cmp	r3, #0
  40625e:	f2c0 83ba 	blt.w	4069d6 <_dtoa_r+0x98e>
  406262:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  406266:	4650      	mov	r0, sl
  406268:	462a      	mov	r2, r5
  40626a:	4633      	mov	r3, r6
  40626c:	4659      	mov	r1, fp
  40626e:	f002 fe31 	bl	408ed4 <__aeabi_ddiv>
  406272:	f002 ffb5 	bl	4091e0 <__aeabi_d2iz>
  406276:	4680      	mov	r8, r0
  406278:	f002 fc9c 	bl	408bb4 <__aeabi_i2d>
  40627c:	462a      	mov	r2, r5
  40627e:	4633      	mov	r3, r6
  406280:	f002 fcfe 	bl	408c80 <__aeabi_dmul>
  406284:	460b      	mov	r3, r1
  406286:	4602      	mov	r2, r0
  406288:	4659      	mov	r1, fp
  40628a:	4650      	mov	r0, sl
  40628c:	f002 fb44 	bl	408918 <__aeabi_dsub>
  406290:	9d04      	ldr	r5, [sp, #16]
  406292:	f108 0330 	add.w	r3, r8, #48	; 0x30
  406296:	702b      	strb	r3, [r5, #0]
  406298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40629a:	2b01      	cmp	r3, #1
  40629c:	4606      	mov	r6, r0
  40629e:	460f      	mov	r7, r1
  4062a0:	f105 0501 	add.w	r5, r5, #1
  4062a4:	d068      	beq.n	406378 <_dtoa_r+0x330>
  4062a6:	2200      	movs	r2, #0
  4062a8:	4b18      	ldr	r3, [pc, #96]	; (40630c <_dtoa_r+0x2c4>)
  4062aa:	f002 fce9 	bl	408c80 <__aeabi_dmul>
  4062ae:	2200      	movs	r2, #0
  4062b0:	2300      	movs	r3, #0
  4062b2:	4606      	mov	r6, r0
  4062b4:	460f      	mov	r7, r1
  4062b6:	f002 ff4b 	bl	409150 <__aeabi_dcmpeq>
  4062ba:	2800      	cmp	r0, #0
  4062bc:	f040 8088 	bne.w	4063d0 <_dtoa_r+0x388>
  4062c0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4062c4:	f04f 0a00 	mov.w	sl, #0
  4062c8:	f8df b040 	ldr.w	fp, [pc, #64]	; 40630c <_dtoa_r+0x2c4>
  4062cc:	940c      	str	r4, [sp, #48]	; 0x30
  4062ce:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4062d2:	e028      	b.n	406326 <_dtoa_r+0x2de>
  4062d4:	f3af 8000 	nop.w
  4062d8:	636f4361 	.word	0x636f4361
  4062dc:	3fd287a7 	.word	0x3fd287a7
  4062e0:	8b60c8b3 	.word	0x8b60c8b3
  4062e4:	3fc68a28 	.word	0x3fc68a28
  4062e8:	509f79fb 	.word	0x509f79fb
  4062ec:	3fd34413 	.word	0x3fd34413
  4062f0:	7ff00000 	.word	0x7ff00000
  4062f4:	00409705 	.word	0x00409705
  4062f8:	00409728 	.word	0x00409728
  4062fc:	00409734 	.word	0x00409734
  406300:	3ff80000 	.word	0x3ff80000
  406304:	00409760 	.word	0x00409760
  406308:	00409704 	.word	0x00409704
  40630c:	40240000 	.word	0x40240000
  406310:	f002 fcb6 	bl	408c80 <__aeabi_dmul>
  406314:	2200      	movs	r2, #0
  406316:	2300      	movs	r3, #0
  406318:	4606      	mov	r6, r0
  40631a:	460f      	mov	r7, r1
  40631c:	f002 ff18 	bl	409150 <__aeabi_dcmpeq>
  406320:	2800      	cmp	r0, #0
  406322:	f040 83c1 	bne.w	406aa8 <_dtoa_r+0xa60>
  406326:	4642      	mov	r2, r8
  406328:	464b      	mov	r3, r9
  40632a:	4630      	mov	r0, r6
  40632c:	4639      	mov	r1, r7
  40632e:	f002 fdd1 	bl	408ed4 <__aeabi_ddiv>
  406332:	f002 ff55 	bl	4091e0 <__aeabi_d2iz>
  406336:	4604      	mov	r4, r0
  406338:	f002 fc3c 	bl	408bb4 <__aeabi_i2d>
  40633c:	4642      	mov	r2, r8
  40633e:	464b      	mov	r3, r9
  406340:	f002 fc9e 	bl	408c80 <__aeabi_dmul>
  406344:	4602      	mov	r2, r0
  406346:	460b      	mov	r3, r1
  406348:	4630      	mov	r0, r6
  40634a:	4639      	mov	r1, r7
  40634c:	f002 fae4 	bl	408918 <__aeabi_dsub>
  406350:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  406354:	9e04      	ldr	r6, [sp, #16]
  406356:	f805 eb01 	strb.w	lr, [r5], #1
  40635a:	eba5 0e06 	sub.w	lr, r5, r6
  40635e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  406360:	45b6      	cmp	lr, r6
  406362:	e9cd 0106 	strd	r0, r1, [sp, #24]
  406366:	4652      	mov	r2, sl
  406368:	465b      	mov	r3, fp
  40636a:	d1d1      	bne.n	406310 <_dtoa_r+0x2c8>
  40636c:	46a0      	mov	r8, r4
  40636e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406372:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406374:	4606      	mov	r6, r0
  406376:	460f      	mov	r7, r1
  406378:	4632      	mov	r2, r6
  40637a:	463b      	mov	r3, r7
  40637c:	4630      	mov	r0, r6
  40637e:	4639      	mov	r1, r7
  406380:	f002 facc 	bl	40891c <__adddf3>
  406384:	4606      	mov	r6, r0
  406386:	460f      	mov	r7, r1
  406388:	4602      	mov	r2, r0
  40638a:	460b      	mov	r3, r1
  40638c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406390:	f002 fee8 	bl	409164 <__aeabi_dcmplt>
  406394:	b948      	cbnz	r0, 4063aa <_dtoa_r+0x362>
  406396:	4632      	mov	r2, r6
  406398:	463b      	mov	r3, r7
  40639a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40639e:	f002 fed7 	bl	409150 <__aeabi_dcmpeq>
  4063a2:	b1a8      	cbz	r0, 4063d0 <_dtoa_r+0x388>
  4063a4:	f018 0f01 	tst.w	r8, #1
  4063a8:	d012      	beq.n	4063d0 <_dtoa_r+0x388>
  4063aa:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4063ae:	9a04      	ldr	r2, [sp, #16]
  4063b0:	1e6b      	subs	r3, r5, #1
  4063b2:	e004      	b.n	4063be <_dtoa_r+0x376>
  4063b4:	429a      	cmp	r2, r3
  4063b6:	f000 8401 	beq.w	406bbc <_dtoa_r+0xb74>
  4063ba:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4063be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4063c2:	f103 0501 	add.w	r5, r3, #1
  4063c6:	d0f5      	beq.n	4063b4 <_dtoa_r+0x36c>
  4063c8:	f108 0801 	add.w	r8, r8, #1
  4063cc:	f883 8000 	strb.w	r8, [r3]
  4063d0:	4649      	mov	r1, r9
  4063d2:	4620      	mov	r0, r4
  4063d4:	f001 faee 	bl	4079b4 <_Bfree>
  4063d8:	2200      	movs	r2, #0
  4063da:	9b02      	ldr	r3, [sp, #8]
  4063dc:	702a      	strb	r2, [r5, #0]
  4063de:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4063e0:	3301      	adds	r3, #1
  4063e2:	6013      	str	r3, [r2, #0]
  4063e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4063e6:	2b00      	cmp	r3, #0
  4063e8:	f000 839e 	beq.w	406b28 <_dtoa_r+0xae0>
  4063ec:	9804      	ldr	r0, [sp, #16]
  4063ee:	601d      	str	r5, [r3, #0]
  4063f0:	b01b      	add	sp, #108	; 0x6c
  4063f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4063f8:	2a00      	cmp	r2, #0
  4063fa:	d03e      	beq.n	40647a <_dtoa_r+0x432>
  4063fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4063fe:	2a01      	cmp	r2, #1
  406400:	f340 8311 	ble.w	406a26 <_dtoa_r+0x9de>
  406404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406406:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406408:	1e5f      	subs	r7, r3, #1
  40640a:	42ba      	cmp	r2, r7
  40640c:	f2c0 838f 	blt.w	406b2e <_dtoa_r+0xae6>
  406410:	1bd7      	subs	r7, r2, r7
  406412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406414:	2b00      	cmp	r3, #0
  406416:	f2c0 848b 	blt.w	406d30 <_dtoa_r+0xce8>
  40641a:	9d08      	ldr	r5, [sp, #32]
  40641c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40641e:	9a08      	ldr	r2, [sp, #32]
  406420:	441a      	add	r2, r3
  406422:	9208      	str	r2, [sp, #32]
  406424:	9a06      	ldr	r2, [sp, #24]
  406426:	2101      	movs	r1, #1
  406428:	441a      	add	r2, r3
  40642a:	4620      	mov	r0, r4
  40642c:	9206      	str	r2, [sp, #24]
  40642e:	f001 fb5b 	bl	407ae8 <__i2b>
  406432:	4606      	mov	r6, r0
  406434:	e024      	b.n	406480 <_dtoa_r+0x438>
  406436:	2301      	movs	r3, #1
  406438:	930e      	str	r3, [sp, #56]	; 0x38
  40643a:	e6af      	b.n	40619c <_dtoa_r+0x154>
  40643c:	9a08      	ldr	r2, [sp, #32]
  40643e:	9b02      	ldr	r3, [sp, #8]
  406440:	1ad2      	subs	r2, r2, r3
  406442:	425b      	negs	r3, r3
  406444:	930c      	str	r3, [sp, #48]	; 0x30
  406446:	2300      	movs	r3, #0
  406448:	9208      	str	r2, [sp, #32]
  40644a:	930d      	str	r3, [sp, #52]	; 0x34
  40644c:	e6b8      	b.n	4061c0 <_dtoa_r+0x178>
  40644e:	f1c7 0301 	rsb	r3, r7, #1
  406452:	9308      	str	r3, [sp, #32]
  406454:	2300      	movs	r3, #0
  406456:	9306      	str	r3, [sp, #24]
  406458:	e6a7      	b.n	4061aa <_dtoa_r+0x162>
  40645a:	9d02      	ldr	r5, [sp, #8]
  40645c:	4628      	mov	r0, r5
  40645e:	f002 fba9 	bl	408bb4 <__aeabi_i2d>
  406462:	4602      	mov	r2, r0
  406464:	460b      	mov	r3, r1
  406466:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40646a:	f002 fe71 	bl	409150 <__aeabi_dcmpeq>
  40646e:	2800      	cmp	r0, #0
  406470:	f47f ae80 	bne.w	406174 <_dtoa_r+0x12c>
  406474:	1e6b      	subs	r3, r5, #1
  406476:	9302      	str	r3, [sp, #8]
  406478:	e67c      	b.n	406174 <_dtoa_r+0x12c>
  40647a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40647c:	9d08      	ldr	r5, [sp, #32]
  40647e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  406480:	2d00      	cmp	r5, #0
  406482:	dd0c      	ble.n	40649e <_dtoa_r+0x456>
  406484:	9906      	ldr	r1, [sp, #24]
  406486:	2900      	cmp	r1, #0
  406488:	460b      	mov	r3, r1
  40648a:	dd08      	ble.n	40649e <_dtoa_r+0x456>
  40648c:	42a9      	cmp	r1, r5
  40648e:	9a08      	ldr	r2, [sp, #32]
  406490:	bfa8      	it	ge
  406492:	462b      	movge	r3, r5
  406494:	1ad2      	subs	r2, r2, r3
  406496:	1aed      	subs	r5, r5, r3
  406498:	1acb      	subs	r3, r1, r3
  40649a:	9208      	str	r2, [sp, #32]
  40649c:	9306      	str	r3, [sp, #24]
  40649e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4064a0:	b1d3      	cbz	r3, 4064d8 <_dtoa_r+0x490>
  4064a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4064a4:	2b00      	cmp	r3, #0
  4064a6:	f000 82b7 	beq.w	406a18 <_dtoa_r+0x9d0>
  4064aa:	2f00      	cmp	r7, #0
  4064ac:	dd10      	ble.n	4064d0 <_dtoa_r+0x488>
  4064ae:	4631      	mov	r1, r6
  4064b0:	463a      	mov	r2, r7
  4064b2:	4620      	mov	r0, r4
  4064b4:	f001 fbb4 	bl	407c20 <__pow5mult>
  4064b8:	464a      	mov	r2, r9
  4064ba:	4601      	mov	r1, r0
  4064bc:	4606      	mov	r6, r0
  4064be:	4620      	mov	r0, r4
  4064c0:	f001 fb1c 	bl	407afc <__multiply>
  4064c4:	4649      	mov	r1, r9
  4064c6:	4680      	mov	r8, r0
  4064c8:	4620      	mov	r0, r4
  4064ca:	f001 fa73 	bl	4079b4 <_Bfree>
  4064ce:	46c1      	mov	r9, r8
  4064d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4064d2:	1bda      	subs	r2, r3, r7
  4064d4:	f040 82a1 	bne.w	406a1a <_dtoa_r+0x9d2>
  4064d8:	2101      	movs	r1, #1
  4064da:	4620      	mov	r0, r4
  4064dc:	f001 fb04 	bl	407ae8 <__i2b>
  4064e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4064e2:	2b00      	cmp	r3, #0
  4064e4:	4680      	mov	r8, r0
  4064e6:	dd1c      	ble.n	406522 <_dtoa_r+0x4da>
  4064e8:	4601      	mov	r1, r0
  4064ea:	461a      	mov	r2, r3
  4064ec:	4620      	mov	r0, r4
  4064ee:	f001 fb97 	bl	407c20 <__pow5mult>
  4064f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4064f4:	2b01      	cmp	r3, #1
  4064f6:	4680      	mov	r8, r0
  4064f8:	f340 8254 	ble.w	4069a4 <_dtoa_r+0x95c>
  4064fc:	2300      	movs	r3, #0
  4064fe:	930c      	str	r3, [sp, #48]	; 0x30
  406500:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406504:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406508:	6918      	ldr	r0, [r3, #16]
  40650a:	f001 fa9d 	bl	407a48 <__hi0bits>
  40650e:	f1c0 0020 	rsb	r0, r0, #32
  406512:	e010      	b.n	406536 <_dtoa_r+0x4ee>
  406514:	f1c3 0520 	rsb	r5, r3, #32
  406518:	fa0a f005 	lsl.w	r0, sl, r5
  40651c:	e674      	b.n	406208 <_dtoa_r+0x1c0>
  40651e:	900e      	str	r0, [sp, #56]	; 0x38
  406520:	e63c      	b.n	40619c <_dtoa_r+0x154>
  406522:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406524:	2b01      	cmp	r3, #1
  406526:	f340 8287 	ble.w	406a38 <_dtoa_r+0x9f0>
  40652a:	2300      	movs	r3, #0
  40652c:	930c      	str	r3, [sp, #48]	; 0x30
  40652e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406530:	2001      	movs	r0, #1
  406532:	2b00      	cmp	r3, #0
  406534:	d1e4      	bne.n	406500 <_dtoa_r+0x4b8>
  406536:	9a06      	ldr	r2, [sp, #24]
  406538:	4410      	add	r0, r2
  40653a:	f010 001f 	ands.w	r0, r0, #31
  40653e:	f000 80a1 	beq.w	406684 <_dtoa_r+0x63c>
  406542:	f1c0 0320 	rsb	r3, r0, #32
  406546:	2b04      	cmp	r3, #4
  406548:	f340 849e 	ble.w	406e88 <_dtoa_r+0xe40>
  40654c:	9b08      	ldr	r3, [sp, #32]
  40654e:	f1c0 001c 	rsb	r0, r0, #28
  406552:	4403      	add	r3, r0
  406554:	9308      	str	r3, [sp, #32]
  406556:	4613      	mov	r3, r2
  406558:	4403      	add	r3, r0
  40655a:	4405      	add	r5, r0
  40655c:	9306      	str	r3, [sp, #24]
  40655e:	9b08      	ldr	r3, [sp, #32]
  406560:	2b00      	cmp	r3, #0
  406562:	dd05      	ble.n	406570 <_dtoa_r+0x528>
  406564:	4649      	mov	r1, r9
  406566:	461a      	mov	r2, r3
  406568:	4620      	mov	r0, r4
  40656a:	f001 fba9 	bl	407cc0 <__lshift>
  40656e:	4681      	mov	r9, r0
  406570:	9b06      	ldr	r3, [sp, #24]
  406572:	2b00      	cmp	r3, #0
  406574:	dd05      	ble.n	406582 <_dtoa_r+0x53a>
  406576:	4641      	mov	r1, r8
  406578:	461a      	mov	r2, r3
  40657a:	4620      	mov	r0, r4
  40657c:	f001 fba0 	bl	407cc0 <__lshift>
  406580:	4680      	mov	r8, r0
  406582:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406584:	2b00      	cmp	r3, #0
  406586:	f040 8086 	bne.w	406696 <_dtoa_r+0x64e>
  40658a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40658c:	2b00      	cmp	r3, #0
  40658e:	f340 8266 	ble.w	406a5e <_dtoa_r+0xa16>
  406592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406594:	2b00      	cmp	r3, #0
  406596:	f000 8098 	beq.w	4066ca <_dtoa_r+0x682>
  40659a:	2d00      	cmp	r5, #0
  40659c:	dd05      	ble.n	4065aa <_dtoa_r+0x562>
  40659e:	4631      	mov	r1, r6
  4065a0:	462a      	mov	r2, r5
  4065a2:	4620      	mov	r0, r4
  4065a4:	f001 fb8c 	bl	407cc0 <__lshift>
  4065a8:	4606      	mov	r6, r0
  4065aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4065ac:	2b00      	cmp	r3, #0
  4065ae:	f040 8337 	bne.w	406c20 <_dtoa_r+0xbd8>
  4065b2:	9606      	str	r6, [sp, #24]
  4065b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4065b6:	9a04      	ldr	r2, [sp, #16]
  4065b8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4065bc:	3b01      	subs	r3, #1
  4065be:	18d3      	adds	r3, r2, r3
  4065c0:	930b      	str	r3, [sp, #44]	; 0x2c
  4065c2:	f00a 0301 	and.w	r3, sl, #1
  4065c6:	930c      	str	r3, [sp, #48]	; 0x30
  4065c8:	4617      	mov	r7, r2
  4065ca:	46c2      	mov	sl, r8
  4065cc:	4651      	mov	r1, sl
  4065ce:	4648      	mov	r0, r9
  4065d0:	f7ff fca6 	bl	405f20 <quorem>
  4065d4:	4631      	mov	r1, r6
  4065d6:	4605      	mov	r5, r0
  4065d8:	4648      	mov	r0, r9
  4065da:	f001 fbc3 	bl	407d64 <__mcmp>
  4065de:	465a      	mov	r2, fp
  4065e0:	900a      	str	r0, [sp, #40]	; 0x28
  4065e2:	4651      	mov	r1, sl
  4065e4:	4620      	mov	r0, r4
  4065e6:	f001 fbd9 	bl	407d9c <__mdiff>
  4065ea:	68c2      	ldr	r2, [r0, #12]
  4065ec:	4680      	mov	r8, r0
  4065ee:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4065f2:	2a00      	cmp	r2, #0
  4065f4:	f040 822b 	bne.w	406a4e <_dtoa_r+0xa06>
  4065f8:	4601      	mov	r1, r0
  4065fa:	4648      	mov	r0, r9
  4065fc:	9308      	str	r3, [sp, #32]
  4065fe:	f001 fbb1 	bl	407d64 <__mcmp>
  406602:	4641      	mov	r1, r8
  406604:	9006      	str	r0, [sp, #24]
  406606:	4620      	mov	r0, r4
  406608:	f001 f9d4 	bl	4079b4 <_Bfree>
  40660c:	9a06      	ldr	r2, [sp, #24]
  40660e:	9b08      	ldr	r3, [sp, #32]
  406610:	b932      	cbnz	r2, 406620 <_dtoa_r+0x5d8>
  406612:	9924      	ldr	r1, [sp, #144]	; 0x90
  406614:	b921      	cbnz	r1, 406620 <_dtoa_r+0x5d8>
  406616:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406618:	2a00      	cmp	r2, #0
  40661a:	f000 83ef 	beq.w	406dfc <_dtoa_r+0xdb4>
  40661e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406620:	990a      	ldr	r1, [sp, #40]	; 0x28
  406622:	2900      	cmp	r1, #0
  406624:	f2c0 829f 	blt.w	406b66 <_dtoa_r+0xb1e>
  406628:	d105      	bne.n	406636 <_dtoa_r+0x5ee>
  40662a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40662c:	b919      	cbnz	r1, 406636 <_dtoa_r+0x5ee>
  40662e:	990c      	ldr	r1, [sp, #48]	; 0x30
  406630:	2900      	cmp	r1, #0
  406632:	f000 8298 	beq.w	406b66 <_dtoa_r+0xb1e>
  406636:	2a00      	cmp	r2, #0
  406638:	f300 8306 	bgt.w	406c48 <_dtoa_r+0xc00>
  40663c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40663e:	703b      	strb	r3, [r7, #0]
  406640:	f107 0801 	add.w	r8, r7, #1
  406644:	4297      	cmp	r7, r2
  406646:	4645      	mov	r5, r8
  406648:	f000 830c 	beq.w	406c64 <_dtoa_r+0xc1c>
  40664c:	4649      	mov	r1, r9
  40664e:	2300      	movs	r3, #0
  406650:	220a      	movs	r2, #10
  406652:	4620      	mov	r0, r4
  406654:	f001 f9b8 	bl	4079c8 <__multadd>
  406658:	455e      	cmp	r6, fp
  40665a:	4681      	mov	r9, r0
  40665c:	4631      	mov	r1, r6
  40665e:	f04f 0300 	mov.w	r3, #0
  406662:	f04f 020a 	mov.w	r2, #10
  406666:	4620      	mov	r0, r4
  406668:	f000 81eb 	beq.w	406a42 <_dtoa_r+0x9fa>
  40666c:	f001 f9ac 	bl	4079c8 <__multadd>
  406670:	4659      	mov	r1, fp
  406672:	4606      	mov	r6, r0
  406674:	2300      	movs	r3, #0
  406676:	220a      	movs	r2, #10
  406678:	4620      	mov	r0, r4
  40667a:	f001 f9a5 	bl	4079c8 <__multadd>
  40667e:	4647      	mov	r7, r8
  406680:	4683      	mov	fp, r0
  406682:	e7a3      	b.n	4065cc <_dtoa_r+0x584>
  406684:	201c      	movs	r0, #28
  406686:	9b08      	ldr	r3, [sp, #32]
  406688:	4403      	add	r3, r0
  40668a:	9308      	str	r3, [sp, #32]
  40668c:	9b06      	ldr	r3, [sp, #24]
  40668e:	4403      	add	r3, r0
  406690:	4405      	add	r5, r0
  406692:	9306      	str	r3, [sp, #24]
  406694:	e763      	b.n	40655e <_dtoa_r+0x516>
  406696:	4641      	mov	r1, r8
  406698:	4648      	mov	r0, r9
  40669a:	f001 fb63 	bl	407d64 <__mcmp>
  40669e:	2800      	cmp	r0, #0
  4066a0:	f6bf af73 	bge.w	40658a <_dtoa_r+0x542>
  4066a4:	9f02      	ldr	r7, [sp, #8]
  4066a6:	4649      	mov	r1, r9
  4066a8:	2300      	movs	r3, #0
  4066aa:	220a      	movs	r2, #10
  4066ac:	4620      	mov	r0, r4
  4066ae:	3f01      	subs	r7, #1
  4066b0:	9702      	str	r7, [sp, #8]
  4066b2:	f001 f989 	bl	4079c8 <__multadd>
  4066b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4066b8:	4681      	mov	r9, r0
  4066ba:	2b00      	cmp	r3, #0
  4066bc:	f040 83b6 	bne.w	406e2c <_dtoa_r+0xde4>
  4066c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4066c2:	2b00      	cmp	r3, #0
  4066c4:	f340 83bf 	ble.w	406e46 <_dtoa_r+0xdfe>
  4066c8:	930a      	str	r3, [sp, #40]	; 0x28
  4066ca:	f8dd b010 	ldr.w	fp, [sp, #16]
  4066ce:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4066d0:	465d      	mov	r5, fp
  4066d2:	e002      	b.n	4066da <_dtoa_r+0x692>
  4066d4:	f001 f978 	bl	4079c8 <__multadd>
  4066d8:	4681      	mov	r9, r0
  4066da:	4641      	mov	r1, r8
  4066dc:	4648      	mov	r0, r9
  4066de:	f7ff fc1f 	bl	405f20 <quorem>
  4066e2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4066e6:	f805 ab01 	strb.w	sl, [r5], #1
  4066ea:	eba5 030b 	sub.w	r3, r5, fp
  4066ee:	42bb      	cmp	r3, r7
  4066f0:	f04f 020a 	mov.w	r2, #10
  4066f4:	f04f 0300 	mov.w	r3, #0
  4066f8:	4649      	mov	r1, r9
  4066fa:	4620      	mov	r0, r4
  4066fc:	dbea      	blt.n	4066d4 <_dtoa_r+0x68c>
  4066fe:	9b04      	ldr	r3, [sp, #16]
  406700:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406702:	2a01      	cmp	r2, #1
  406704:	bfac      	ite	ge
  406706:	189b      	addge	r3, r3, r2
  406708:	3301      	addlt	r3, #1
  40670a:	461d      	mov	r5, r3
  40670c:	f04f 0b00 	mov.w	fp, #0
  406710:	4649      	mov	r1, r9
  406712:	2201      	movs	r2, #1
  406714:	4620      	mov	r0, r4
  406716:	f001 fad3 	bl	407cc0 <__lshift>
  40671a:	4641      	mov	r1, r8
  40671c:	4681      	mov	r9, r0
  40671e:	f001 fb21 	bl	407d64 <__mcmp>
  406722:	2800      	cmp	r0, #0
  406724:	f340 823d 	ble.w	406ba2 <_dtoa_r+0xb5a>
  406728:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40672c:	9904      	ldr	r1, [sp, #16]
  40672e:	1e6b      	subs	r3, r5, #1
  406730:	e004      	b.n	40673c <_dtoa_r+0x6f4>
  406732:	428b      	cmp	r3, r1
  406734:	f000 81ae 	beq.w	406a94 <_dtoa_r+0xa4c>
  406738:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40673c:	2a39      	cmp	r2, #57	; 0x39
  40673e:	f103 0501 	add.w	r5, r3, #1
  406742:	d0f6      	beq.n	406732 <_dtoa_r+0x6ea>
  406744:	3201      	adds	r2, #1
  406746:	701a      	strb	r2, [r3, #0]
  406748:	4641      	mov	r1, r8
  40674a:	4620      	mov	r0, r4
  40674c:	f001 f932 	bl	4079b4 <_Bfree>
  406750:	2e00      	cmp	r6, #0
  406752:	f43f ae3d 	beq.w	4063d0 <_dtoa_r+0x388>
  406756:	f1bb 0f00 	cmp.w	fp, #0
  40675a:	d005      	beq.n	406768 <_dtoa_r+0x720>
  40675c:	45b3      	cmp	fp, r6
  40675e:	d003      	beq.n	406768 <_dtoa_r+0x720>
  406760:	4659      	mov	r1, fp
  406762:	4620      	mov	r0, r4
  406764:	f001 f926 	bl	4079b4 <_Bfree>
  406768:	4631      	mov	r1, r6
  40676a:	4620      	mov	r0, r4
  40676c:	f001 f922 	bl	4079b4 <_Bfree>
  406770:	e62e      	b.n	4063d0 <_dtoa_r+0x388>
  406772:	2300      	movs	r3, #0
  406774:	930b      	str	r3, [sp, #44]	; 0x2c
  406776:	9b02      	ldr	r3, [sp, #8]
  406778:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40677a:	4413      	add	r3, r2
  40677c:	930f      	str	r3, [sp, #60]	; 0x3c
  40677e:	3301      	adds	r3, #1
  406780:	2b01      	cmp	r3, #1
  406782:	461f      	mov	r7, r3
  406784:	461e      	mov	r6, r3
  406786:	930a      	str	r3, [sp, #40]	; 0x28
  406788:	bfb8      	it	lt
  40678a:	2701      	movlt	r7, #1
  40678c:	2100      	movs	r1, #0
  40678e:	2f17      	cmp	r7, #23
  406790:	6461      	str	r1, [r4, #68]	; 0x44
  406792:	d90a      	bls.n	4067aa <_dtoa_r+0x762>
  406794:	2201      	movs	r2, #1
  406796:	2304      	movs	r3, #4
  406798:	005b      	lsls	r3, r3, #1
  40679a:	f103 0014 	add.w	r0, r3, #20
  40679e:	4287      	cmp	r7, r0
  4067a0:	4611      	mov	r1, r2
  4067a2:	f102 0201 	add.w	r2, r2, #1
  4067a6:	d2f7      	bcs.n	406798 <_dtoa_r+0x750>
  4067a8:	6461      	str	r1, [r4, #68]	; 0x44
  4067aa:	4620      	mov	r0, r4
  4067ac:	f001 f8dc 	bl	407968 <_Balloc>
  4067b0:	2e0e      	cmp	r6, #14
  4067b2:	9004      	str	r0, [sp, #16]
  4067b4:	6420      	str	r0, [r4, #64]	; 0x40
  4067b6:	f63f ad41 	bhi.w	40623c <_dtoa_r+0x1f4>
  4067ba:	2d00      	cmp	r5, #0
  4067bc:	f43f ad3e 	beq.w	40623c <_dtoa_r+0x1f4>
  4067c0:	9902      	ldr	r1, [sp, #8]
  4067c2:	2900      	cmp	r1, #0
  4067c4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4067c8:	f340 8202 	ble.w	406bd0 <_dtoa_r+0xb88>
  4067cc:	4bb8      	ldr	r3, [pc, #736]	; (406ab0 <_dtoa_r+0xa68>)
  4067ce:	f001 020f 	and.w	r2, r1, #15
  4067d2:	110d      	asrs	r5, r1, #4
  4067d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4067d8:	06e9      	lsls	r1, r5, #27
  4067da:	e9d3 6700 	ldrd	r6, r7, [r3]
  4067de:	f140 81ae 	bpl.w	406b3e <_dtoa_r+0xaf6>
  4067e2:	4bb4      	ldr	r3, [pc, #720]	; (406ab4 <_dtoa_r+0xa6c>)
  4067e4:	4650      	mov	r0, sl
  4067e6:	4659      	mov	r1, fp
  4067e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4067ec:	f002 fb72 	bl	408ed4 <__aeabi_ddiv>
  4067f0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4067f4:	f005 050f 	and.w	r5, r5, #15
  4067f8:	f04f 0a03 	mov.w	sl, #3
  4067fc:	b18d      	cbz	r5, 406822 <_dtoa_r+0x7da>
  4067fe:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 406ab4 <_dtoa_r+0xa6c>
  406802:	07ea      	lsls	r2, r5, #31
  406804:	d509      	bpl.n	40681a <_dtoa_r+0x7d2>
  406806:	4630      	mov	r0, r6
  406808:	4639      	mov	r1, r7
  40680a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40680e:	f002 fa37 	bl	408c80 <__aeabi_dmul>
  406812:	f10a 0a01 	add.w	sl, sl, #1
  406816:	4606      	mov	r6, r0
  406818:	460f      	mov	r7, r1
  40681a:	106d      	asrs	r5, r5, #1
  40681c:	f108 0808 	add.w	r8, r8, #8
  406820:	d1ef      	bne.n	406802 <_dtoa_r+0x7ba>
  406822:	463b      	mov	r3, r7
  406824:	4632      	mov	r2, r6
  406826:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40682a:	f002 fb53 	bl	408ed4 <__aeabi_ddiv>
  40682e:	4607      	mov	r7, r0
  406830:	4688      	mov	r8, r1
  406832:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406834:	b143      	cbz	r3, 406848 <_dtoa_r+0x800>
  406836:	2200      	movs	r2, #0
  406838:	4b9f      	ldr	r3, [pc, #636]	; (406ab8 <_dtoa_r+0xa70>)
  40683a:	4638      	mov	r0, r7
  40683c:	4641      	mov	r1, r8
  40683e:	f002 fc91 	bl	409164 <__aeabi_dcmplt>
  406842:	2800      	cmp	r0, #0
  406844:	f040 8286 	bne.w	406d54 <_dtoa_r+0xd0c>
  406848:	4650      	mov	r0, sl
  40684a:	f002 f9b3 	bl	408bb4 <__aeabi_i2d>
  40684e:	463a      	mov	r2, r7
  406850:	4643      	mov	r3, r8
  406852:	f002 fa15 	bl	408c80 <__aeabi_dmul>
  406856:	4b99      	ldr	r3, [pc, #612]	; (406abc <_dtoa_r+0xa74>)
  406858:	2200      	movs	r2, #0
  40685a:	f002 f85f 	bl	40891c <__adddf3>
  40685e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406860:	4605      	mov	r5, r0
  406862:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406866:	2b00      	cmp	r3, #0
  406868:	f000 813e 	beq.w	406ae8 <_dtoa_r+0xaa0>
  40686c:	9b02      	ldr	r3, [sp, #8]
  40686e:	9315      	str	r3, [sp, #84]	; 0x54
  406870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406872:	9312      	str	r3, [sp, #72]	; 0x48
  406874:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406876:	2b00      	cmp	r3, #0
  406878:	f000 81fa 	beq.w	406c70 <_dtoa_r+0xc28>
  40687c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40687e:	4b8c      	ldr	r3, [pc, #560]	; (406ab0 <_dtoa_r+0xa68>)
  406880:	498f      	ldr	r1, [pc, #572]	; (406ac0 <_dtoa_r+0xa78>)
  406882:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406886:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40688a:	2000      	movs	r0, #0
  40688c:	f002 fb22 	bl	408ed4 <__aeabi_ddiv>
  406890:	462a      	mov	r2, r5
  406892:	4633      	mov	r3, r6
  406894:	f002 f840 	bl	408918 <__aeabi_dsub>
  406898:	4682      	mov	sl, r0
  40689a:	468b      	mov	fp, r1
  40689c:	4638      	mov	r0, r7
  40689e:	4641      	mov	r1, r8
  4068a0:	f002 fc9e 	bl	4091e0 <__aeabi_d2iz>
  4068a4:	4605      	mov	r5, r0
  4068a6:	f002 f985 	bl	408bb4 <__aeabi_i2d>
  4068aa:	4602      	mov	r2, r0
  4068ac:	460b      	mov	r3, r1
  4068ae:	4638      	mov	r0, r7
  4068b0:	4641      	mov	r1, r8
  4068b2:	f002 f831 	bl	408918 <__aeabi_dsub>
  4068b6:	3530      	adds	r5, #48	; 0x30
  4068b8:	fa5f f885 	uxtb.w	r8, r5
  4068bc:	9d04      	ldr	r5, [sp, #16]
  4068be:	4606      	mov	r6, r0
  4068c0:	460f      	mov	r7, r1
  4068c2:	f885 8000 	strb.w	r8, [r5]
  4068c6:	4602      	mov	r2, r0
  4068c8:	460b      	mov	r3, r1
  4068ca:	4650      	mov	r0, sl
  4068cc:	4659      	mov	r1, fp
  4068ce:	3501      	adds	r5, #1
  4068d0:	f002 fc66 	bl	4091a0 <__aeabi_dcmpgt>
  4068d4:	2800      	cmp	r0, #0
  4068d6:	d154      	bne.n	406982 <_dtoa_r+0x93a>
  4068d8:	4632      	mov	r2, r6
  4068da:	463b      	mov	r3, r7
  4068dc:	2000      	movs	r0, #0
  4068de:	4976      	ldr	r1, [pc, #472]	; (406ab8 <_dtoa_r+0xa70>)
  4068e0:	f002 f81a 	bl	408918 <__aeabi_dsub>
  4068e4:	4602      	mov	r2, r0
  4068e6:	460b      	mov	r3, r1
  4068e8:	4650      	mov	r0, sl
  4068ea:	4659      	mov	r1, fp
  4068ec:	f002 fc58 	bl	4091a0 <__aeabi_dcmpgt>
  4068f0:	2800      	cmp	r0, #0
  4068f2:	f040 8270 	bne.w	406dd6 <_dtoa_r+0xd8e>
  4068f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4068f8:	2a01      	cmp	r2, #1
  4068fa:	f000 8111 	beq.w	406b20 <_dtoa_r+0xad8>
  4068fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406900:	9a04      	ldr	r2, [sp, #16]
  406902:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406906:	4413      	add	r3, r2
  406908:	4699      	mov	r9, r3
  40690a:	e00d      	b.n	406928 <_dtoa_r+0x8e0>
  40690c:	2000      	movs	r0, #0
  40690e:	496a      	ldr	r1, [pc, #424]	; (406ab8 <_dtoa_r+0xa70>)
  406910:	f002 f802 	bl	408918 <__aeabi_dsub>
  406914:	4652      	mov	r2, sl
  406916:	465b      	mov	r3, fp
  406918:	f002 fc24 	bl	409164 <__aeabi_dcmplt>
  40691c:	2800      	cmp	r0, #0
  40691e:	f040 8258 	bne.w	406dd2 <_dtoa_r+0xd8a>
  406922:	454d      	cmp	r5, r9
  406924:	f000 80fa 	beq.w	406b1c <_dtoa_r+0xad4>
  406928:	4650      	mov	r0, sl
  40692a:	4659      	mov	r1, fp
  40692c:	2200      	movs	r2, #0
  40692e:	4b65      	ldr	r3, [pc, #404]	; (406ac4 <_dtoa_r+0xa7c>)
  406930:	f002 f9a6 	bl	408c80 <__aeabi_dmul>
  406934:	2200      	movs	r2, #0
  406936:	4b63      	ldr	r3, [pc, #396]	; (406ac4 <_dtoa_r+0xa7c>)
  406938:	4682      	mov	sl, r0
  40693a:	468b      	mov	fp, r1
  40693c:	4630      	mov	r0, r6
  40693e:	4639      	mov	r1, r7
  406940:	f002 f99e 	bl	408c80 <__aeabi_dmul>
  406944:	460f      	mov	r7, r1
  406946:	4606      	mov	r6, r0
  406948:	f002 fc4a 	bl	4091e0 <__aeabi_d2iz>
  40694c:	4680      	mov	r8, r0
  40694e:	f002 f931 	bl	408bb4 <__aeabi_i2d>
  406952:	4602      	mov	r2, r0
  406954:	460b      	mov	r3, r1
  406956:	4630      	mov	r0, r6
  406958:	4639      	mov	r1, r7
  40695a:	f001 ffdd 	bl	408918 <__aeabi_dsub>
  40695e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406962:	fa5f f888 	uxtb.w	r8, r8
  406966:	4652      	mov	r2, sl
  406968:	465b      	mov	r3, fp
  40696a:	f805 8b01 	strb.w	r8, [r5], #1
  40696e:	4606      	mov	r6, r0
  406970:	460f      	mov	r7, r1
  406972:	f002 fbf7 	bl	409164 <__aeabi_dcmplt>
  406976:	4632      	mov	r2, r6
  406978:	463b      	mov	r3, r7
  40697a:	2800      	cmp	r0, #0
  40697c:	d0c6      	beq.n	40690c <_dtoa_r+0x8c4>
  40697e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406982:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406984:	9302      	str	r3, [sp, #8]
  406986:	e523      	b.n	4063d0 <_dtoa_r+0x388>
  406988:	2300      	movs	r3, #0
  40698a:	930b      	str	r3, [sp, #44]	; 0x2c
  40698c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40698e:	2b00      	cmp	r3, #0
  406990:	f340 80dc 	ble.w	406b4c <_dtoa_r+0xb04>
  406994:	461f      	mov	r7, r3
  406996:	461e      	mov	r6, r3
  406998:	930f      	str	r3, [sp, #60]	; 0x3c
  40699a:	930a      	str	r3, [sp, #40]	; 0x28
  40699c:	e6f6      	b.n	40678c <_dtoa_r+0x744>
  40699e:	2301      	movs	r3, #1
  4069a0:	930b      	str	r3, [sp, #44]	; 0x2c
  4069a2:	e7f3      	b.n	40698c <_dtoa_r+0x944>
  4069a4:	f1ba 0f00 	cmp.w	sl, #0
  4069a8:	f47f ada8 	bne.w	4064fc <_dtoa_r+0x4b4>
  4069ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4069b0:	2b00      	cmp	r3, #0
  4069b2:	f47f adba 	bne.w	40652a <_dtoa_r+0x4e2>
  4069b6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4069ba:	0d3f      	lsrs	r7, r7, #20
  4069bc:	053f      	lsls	r7, r7, #20
  4069be:	2f00      	cmp	r7, #0
  4069c0:	f000 820d 	beq.w	406dde <_dtoa_r+0xd96>
  4069c4:	9b08      	ldr	r3, [sp, #32]
  4069c6:	3301      	adds	r3, #1
  4069c8:	9308      	str	r3, [sp, #32]
  4069ca:	9b06      	ldr	r3, [sp, #24]
  4069cc:	3301      	adds	r3, #1
  4069ce:	9306      	str	r3, [sp, #24]
  4069d0:	2301      	movs	r3, #1
  4069d2:	930c      	str	r3, [sp, #48]	; 0x30
  4069d4:	e5ab      	b.n	40652e <_dtoa_r+0x4e6>
  4069d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4069d8:	2b00      	cmp	r3, #0
  4069da:	f73f ac42 	bgt.w	406262 <_dtoa_r+0x21a>
  4069de:	f040 8221 	bne.w	406e24 <_dtoa_r+0xddc>
  4069e2:	2200      	movs	r2, #0
  4069e4:	4b38      	ldr	r3, [pc, #224]	; (406ac8 <_dtoa_r+0xa80>)
  4069e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4069ea:	f002 f949 	bl	408c80 <__aeabi_dmul>
  4069ee:	4652      	mov	r2, sl
  4069f0:	465b      	mov	r3, fp
  4069f2:	f002 fbcb 	bl	40918c <__aeabi_dcmpge>
  4069f6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4069fa:	4646      	mov	r6, r8
  4069fc:	2800      	cmp	r0, #0
  4069fe:	d041      	beq.n	406a84 <_dtoa_r+0xa3c>
  406a00:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406a02:	9d04      	ldr	r5, [sp, #16]
  406a04:	43db      	mvns	r3, r3
  406a06:	9302      	str	r3, [sp, #8]
  406a08:	4641      	mov	r1, r8
  406a0a:	4620      	mov	r0, r4
  406a0c:	f000 ffd2 	bl	4079b4 <_Bfree>
  406a10:	2e00      	cmp	r6, #0
  406a12:	f43f acdd 	beq.w	4063d0 <_dtoa_r+0x388>
  406a16:	e6a7      	b.n	406768 <_dtoa_r+0x720>
  406a18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406a1a:	4649      	mov	r1, r9
  406a1c:	4620      	mov	r0, r4
  406a1e:	f001 f8ff 	bl	407c20 <__pow5mult>
  406a22:	4681      	mov	r9, r0
  406a24:	e558      	b.n	4064d8 <_dtoa_r+0x490>
  406a26:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406a28:	2a00      	cmp	r2, #0
  406a2a:	f000 8187 	beq.w	406d3c <_dtoa_r+0xcf4>
  406a2e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406a32:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406a34:	9d08      	ldr	r5, [sp, #32]
  406a36:	e4f2      	b.n	40641e <_dtoa_r+0x3d6>
  406a38:	f1ba 0f00 	cmp.w	sl, #0
  406a3c:	f47f ad75 	bne.w	40652a <_dtoa_r+0x4e2>
  406a40:	e7b4      	b.n	4069ac <_dtoa_r+0x964>
  406a42:	f000 ffc1 	bl	4079c8 <__multadd>
  406a46:	4647      	mov	r7, r8
  406a48:	4606      	mov	r6, r0
  406a4a:	4683      	mov	fp, r0
  406a4c:	e5be      	b.n	4065cc <_dtoa_r+0x584>
  406a4e:	4601      	mov	r1, r0
  406a50:	4620      	mov	r0, r4
  406a52:	9306      	str	r3, [sp, #24]
  406a54:	f000 ffae 	bl	4079b4 <_Bfree>
  406a58:	2201      	movs	r2, #1
  406a5a:	9b06      	ldr	r3, [sp, #24]
  406a5c:	e5e0      	b.n	406620 <_dtoa_r+0x5d8>
  406a5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406a60:	2b02      	cmp	r3, #2
  406a62:	f77f ad96 	ble.w	406592 <_dtoa_r+0x54a>
  406a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406a68:	2b00      	cmp	r3, #0
  406a6a:	d1c9      	bne.n	406a00 <_dtoa_r+0x9b8>
  406a6c:	4641      	mov	r1, r8
  406a6e:	2205      	movs	r2, #5
  406a70:	4620      	mov	r0, r4
  406a72:	f000 ffa9 	bl	4079c8 <__multadd>
  406a76:	4601      	mov	r1, r0
  406a78:	4680      	mov	r8, r0
  406a7a:	4648      	mov	r0, r9
  406a7c:	f001 f972 	bl	407d64 <__mcmp>
  406a80:	2800      	cmp	r0, #0
  406a82:	ddbd      	ble.n	406a00 <_dtoa_r+0x9b8>
  406a84:	9a02      	ldr	r2, [sp, #8]
  406a86:	9904      	ldr	r1, [sp, #16]
  406a88:	2331      	movs	r3, #49	; 0x31
  406a8a:	3201      	adds	r2, #1
  406a8c:	9202      	str	r2, [sp, #8]
  406a8e:	700b      	strb	r3, [r1, #0]
  406a90:	1c4d      	adds	r5, r1, #1
  406a92:	e7b9      	b.n	406a08 <_dtoa_r+0x9c0>
  406a94:	9a02      	ldr	r2, [sp, #8]
  406a96:	3201      	adds	r2, #1
  406a98:	9202      	str	r2, [sp, #8]
  406a9a:	9a04      	ldr	r2, [sp, #16]
  406a9c:	2331      	movs	r3, #49	; 0x31
  406a9e:	7013      	strb	r3, [r2, #0]
  406aa0:	e652      	b.n	406748 <_dtoa_r+0x700>
  406aa2:	2301      	movs	r3, #1
  406aa4:	930b      	str	r3, [sp, #44]	; 0x2c
  406aa6:	e666      	b.n	406776 <_dtoa_r+0x72e>
  406aa8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406aac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406aae:	e48f      	b.n	4063d0 <_dtoa_r+0x388>
  406ab0:	00409760 	.word	0x00409760
  406ab4:	00409738 	.word	0x00409738
  406ab8:	3ff00000 	.word	0x3ff00000
  406abc:	401c0000 	.word	0x401c0000
  406ac0:	3fe00000 	.word	0x3fe00000
  406ac4:	40240000 	.word	0x40240000
  406ac8:	40140000 	.word	0x40140000
  406acc:	4650      	mov	r0, sl
  406ace:	f002 f871 	bl	408bb4 <__aeabi_i2d>
  406ad2:	463a      	mov	r2, r7
  406ad4:	4643      	mov	r3, r8
  406ad6:	f002 f8d3 	bl	408c80 <__aeabi_dmul>
  406ada:	2200      	movs	r2, #0
  406adc:	4bc1      	ldr	r3, [pc, #772]	; (406de4 <_dtoa_r+0xd9c>)
  406ade:	f001 ff1d 	bl	40891c <__adddf3>
  406ae2:	4605      	mov	r5, r0
  406ae4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406ae8:	4641      	mov	r1, r8
  406aea:	2200      	movs	r2, #0
  406aec:	4bbe      	ldr	r3, [pc, #760]	; (406de8 <_dtoa_r+0xda0>)
  406aee:	4638      	mov	r0, r7
  406af0:	f001 ff12 	bl	408918 <__aeabi_dsub>
  406af4:	462a      	mov	r2, r5
  406af6:	4633      	mov	r3, r6
  406af8:	4682      	mov	sl, r0
  406afa:	468b      	mov	fp, r1
  406afc:	f002 fb50 	bl	4091a0 <__aeabi_dcmpgt>
  406b00:	4680      	mov	r8, r0
  406b02:	2800      	cmp	r0, #0
  406b04:	f040 8110 	bne.w	406d28 <_dtoa_r+0xce0>
  406b08:	462a      	mov	r2, r5
  406b0a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  406b0e:	4650      	mov	r0, sl
  406b10:	4659      	mov	r1, fp
  406b12:	f002 fb27 	bl	409164 <__aeabi_dcmplt>
  406b16:	b118      	cbz	r0, 406b20 <_dtoa_r+0xad8>
  406b18:	4646      	mov	r6, r8
  406b1a:	e771      	b.n	406a00 <_dtoa_r+0x9b8>
  406b1c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406b20:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406b24:	f7ff bb8a 	b.w	40623c <_dtoa_r+0x1f4>
  406b28:	9804      	ldr	r0, [sp, #16]
  406b2a:	f7ff babb 	b.w	4060a4 <_dtoa_r+0x5c>
  406b2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406b30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406b32:	970c      	str	r7, [sp, #48]	; 0x30
  406b34:	1afb      	subs	r3, r7, r3
  406b36:	441a      	add	r2, r3
  406b38:	920d      	str	r2, [sp, #52]	; 0x34
  406b3a:	2700      	movs	r7, #0
  406b3c:	e469      	b.n	406412 <_dtoa_r+0x3ca>
  406b3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406b42:	f04f 0a02 	mov.w	sl, #2
  406b46:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406b4a:	e657      	b.n	4067fc <_dtoa_r+0x7b4>
  406b4c:	2100      	movs	r1, #0
  406b4e:	2301      	movs	r3, #1
  406b50:	6461      	str	r1, [r4, #68]	; 0x44
  406b52:	4620      	mov	r0, r4
  406b54:	9325      	str	r3, [sp, #148]	; 0x94
  406b56:	f000 ff07 	bl	407968 <_Balloc>
  406b5a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406b5c:	9004      	str	r0, [sp, #16]
  406b5e:	6420      	str	r0, [r4, #64]	; 0x40
  406b60:	930a      	str	r3, [sp, #40]	; 0x28
  406b62:	930f      	str	r3, [sp, #60]	; 0x3c
  406b64:	e629      	b.n	4067ba <_dtoa_r+0x772>
  406b66:	2a00      	cmp	r2, #0
  406b68:	46d0      	mov	r8, sl
  406b6a:	f8cd b018 	str.w	fp, [sp, #24]
  406b6e:	469a      	mov	sl, r3
  406b70:	dd11      	ble.n	406b96 <_dtoa_r+0xb4e>
  406b72:	4649      	mov	r1, r9
  406b74:	2201      	movs	r2, #1
  406b76:	4620      	mov	r0, r4
  406b78:	f001 f8a2 	bl	407cc0 <__lshift>
  406b7c:	4641      	mov	r1, r8
  406b7e:	4681      	mov	r9, r0
  406b80:	f001 f8f0 	bl	407d64 <__mcmp>
  406b84:	2800      	cmp	r0, #0
  406b86:	f340 8146 	ble.w	406e16 <_dtoa_r+0xdce>
  406b8a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406b8e:	f000 8106 	beq.w	406d9e <_dtoa_r+0xd56>
  406b92:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406b96:	46b3      	mov	fp, r6
  406b98:	f887 a000 	strb.w	sl, [r7]
  406b9c:	1c7d      	adds	r5, r7, #1
  406b9e:	9e06      	ldr	r6, [sp, #24]
  406ba0:	e5d2      	b.n	406748 <_dtoa_r+0x700>
  406ba2:	d104      	bne.n	406bae <_dtoa_r+0xb66>
  406ba4:	f01a 0f01 	tst.w	sl, #1
  406ba8:	d001      	beq.n	406bae <_dtoa_r+0xb66>
  406baa:	e5bd      	b.n	406728 <_dtoa_r+0x6e0>
  406bac:	4615      	mov	r5, r2
  406bae:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406bb2:	2b30      	cmp	r3, #48	; 0x30
  406bb4:	f105 32ff 	add.w	r2, r5, #4294967295
  406bb8:	d0f8      	beq.n	406bac <_dtoa_r+0xb64>
  406bba:	e5c5      	b.n	406748 <_dtoa_r+0x700>
  406bbc:	9904      	ldr	r1, [sp, #16]
  406bbe:	2230      	movs	r2, #48	; 0x30
  406bc0:	700a      	strb	r2, [r1, #0]
  406bc2:	9a02      	ldr	r2, [sp, #8]
  406bc4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406bc8:	3201      	adds	r2, #1
  406bca:	9202      	str	r2, [sp, #8]
  406bcc:	f7ff bbfc 	b.w	4063c8 <_dtoa_r+0x380>
  406bd0:	f000 80bb 	beq.w	406d4a <_dtoa_r+0xd02>
  406bd4:	9b02      	ldr	r3, [sp, #8]
  406bd6:	425d      	negs	r5, r3
  406bd8:	4b84      	ldr	r3, [pc, #528]	; (406dec <_dtoa_r+0xda4>)
  406bda:	f005 020f 	and.w	r2, r5, #15
  406bde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406be2:	e9d3 2300 	ldrd	r2, r3, [r3]
  406be6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406bea:	f002 f849 	bl	408c80 <__aeabi_dmul>
  406bee:	112d      	asrs	r5, r5, #4
  406bf0:	4607      	mov	r7, r0
  406bf2:	4688      	mov	r8, r1
  406bf4:	f000 812c 	beq.w	406e50 <_dtoa_r+0xe08>
  406bf8:	4e7d      	ldr	r6, [pc, #500]	; (406df0 <_dtoa_r+0xda8>)
  406bfa:	f04f 0a02 	mov.w	sl, #2
  406bfe:	07eb      	lsls	r3, r5, #31
  406c00:	d509      	bpl.n	406c16 <_dtoa_r+0xbce>
  406c02:	4638      	mov	r0, r7
  406c04:	4641      	mov	r1, r8
  406c06:	e9d6 2300 	ldrd	r2, r3, [r6]
  406c0a:	f002 f839 	bl	408c80 <__aeabi_dmul>
  406c0e:	f10a 0a01 	add.w	sl, sl, #1
  406c12:	4607      	mov	r7, r0
  406c14:	4688      	mov	r8, r1
  406c16:	106d      	asrs	r5, r5, #1
  406c18:	f106 0608 	add.w	r6, r6, #8
  406c1c:	d1ef      	bne.n	406bfe <_dtoa_r+0xbb6>
  406c1e:	e608      	b.n	406832 <_dtoa_r+0x7ea>
  406c20:	6871      	ldr	r1, [r6, #4]
  406c22:	4620      	mov	r0, r4
  406c24:	f000 fea0 	bl	407968 <_Balloc>
  406c28:	6933      	ldr	r3, [r6, #16]
  406c2a:	3302      	adds	r3, #2
  406c2c:	009a      	lsls	r2, r3, #2
  406c2e:	4605      	mov	r5, r0
  406c30:	f106 010c 	add.w	r1, r6, #12
  406c34:	300c      	adds	r0, #12
  406c36:	f7fd fb4b 	bl	4042d0 <memcpy>
  406c3a:	4629      	mov	r1, r5
  406c3c:	2201      	movs	r2, #1
  406c3e:	4620      	mov	r0, r4
  406c40:	f001 f83e 	bl	407cc0 <__lshift>
  406c44:	9006      	str	r0, [sp, #24]
  406c46:	e4b5      	b.n	4065b4 <_dtoa_r+0x56c>
  406c48:	2b39      	cmp	r3, #57	; 0x39
  406c4a:	f8cd b018 	str.w	fp, [sp, #24]
  406c4e:	46d0      	mov	r8, sl
  406c50:	f000 80a5 	beq.w	406d9e <_dtoa_r+0xd56>
  406c54:	f103 0a01 	add.w	sl, r3, #1
  406c58:	46b3      	mov	fp, r6
  406c5a:	f887 a000 	strb.w	sl, [r7]
  406c5e:	1c7d      	adds	r5, r7, #1
  406c60:	9e06      	ldr	r6, [sp, #24]
  406c62:	e571      	b.n	406748 <_dtoa_r+0x700>
  406c64:	465a      	mov	r2, fp
  406c66:	46d0      	mov	r8, sl
  406c68:	46b3      	mov	fp, r6
  406c6a:	469a      	mov	sl, r3
  406c6c:	4616      	mov	r6, r2
  406c6e:	e54f      	b.n	406710 <_dtoa_r+0x6c8>
  406c70:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406c72:	495e      	ldr	r1, [pc, #376]	; (406dec <_dtoa_r+0xda4>)
  406c74:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406c78:	462a      	mov	r2, r5
  406c7a:	4633      	mov	r3, r6
  406c7c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406c80:	f001 fffe 	bl	408c80 <__aeabi_dmul>
  406c84:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406c88:	4638      	mov	r0, r7
  406c8a:	4641      	mov	r1, r8
  406c8c:	f002 faa8 	bl	4091e0 <__aeabi_d2iz>
  406c90:	4605      	mov	r5, r0
  406c92:	f001 ff8f 	bl	408bb4 <__aeabi_i2d>
  406c96:	460b      	mov	r3, r1
  406c98:	4602      	mov	r2, r0
  406c9a:	4641      	mov	r1, r8
  406c9c:	4638      	mov	r0, r7
  406c9e:	f001 fe3b 	bl	408918 <__aeabi_dsub>
  406ca2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406ca4:	460f      	mov	r7, r1
  406ca6:	9904      	ldr	r1, [sp, #16]
  406ca8:	3530      	adds	r5, #48	; 0x30
  406caa:	2b01      	cmp	r3, #1
  406cac:	700d      	strb	r5, [r1, #0]
  406cae:	4606      	mov	r6, r0
  406cb0:	f101 0501 	add.w	r5, r1, #1
  406cb4:	d026      	beq.n	406d04 <_dtoa_r+0xcbc>
  406cb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406cb8:	9a04      	ldr	r2, [sp, #16]
  406cba:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406df8 <_dtoa_r+0xdb0>
  406cbe:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406cc2:	4413      	add	r3, r2
  406cc4:	f04f 0a00 	mov.w	sl, #0
  406cc8:	4699      	mov	r9, r3
  406cca:	4652      	mov	r2, sl
  406ccc:	465b      	mov	r3, fp
  406cce:	4630      	mov	r0, r6
  406cd0:	4639      	mov	r1, r7
  406cd2:	f001 ffd5 	bl	408c80 <__aeabi_dmul>
  406cd6:	460f      	mov	r7, r1
  406cd8:	4606      	mov	r6, r0
  406cda:	f002 fa81 	bl	4091e0 <__aeabi_d2iz>
  406cde:	4680      	mov	r8, r0
  406ce0:	f001 ff68 	bl	408bb4 <__aeabi_i2d>
  406ce4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406ce8:	4602      	mov	r2, r0
  406cea:	460b      	mov	r3, r1
  406cec:	4630      	mov	r0, r6
  406cee:	4639      	mov	r1, r7
  406cf0:	f001 fe12 	bl	408918 <__aeabi_dsub>
  406cf4:	f805 8b01 	strb.w	r8, [r5], #1
  406cf8:	454d      	cmp	r5, r9
  406cfa:	4606      	mov	r6, r0
  406cfc:	460f      	mov	r7, r1
  406cfe:	d1e4      	bne.n	406cca <_dtoa_r+0xc82>
  406d00:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406d04:	4b3b      	ldr	r3, [pc, #236]	; (406df4 <_dtoa_r+0xdac>)
  406d06:	2200      	movs	r2, #0
  406d08:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406d0c:	f001 fe06 	bl	40891c <__adddf3>
  406d10:	4632      	mov	r2, r6
  406d12:	463b      	mov	r3, r7
  406d14:	f002 fa26 	bl	409164 <__aeabi_dcmplt>
  406d18:	2800      	cmp	r0, #0
  406d1a:	d046      	beq.n	406daa <_dtoa_r+0xd62>
  406d1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406d1e:	9302      	str	r3, [sp, #8]
  406d20:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406d24:	f7ff bb43 	b.w	4063ae <_dtoa_r+0x366>
  406d28:	f04f 0800 	mov.w	r8, #0
  406d2c:	4646      	mov	r6, r8
  406d2e:	e6a9      	b.n	406a84 <_dtoa_r+0xa3c>
  406d30:	9b08      	ldr	r3, [sp, #32]
  406d32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406d34:	1a9d      	subs	r5, r3, r2
  406d36:	2300      	movs	r3, #0
  406d38:	f7ff bb71 	b.w	40641e <_dtoa_r+0x3d6>
  406d3c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406d3e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406d40:	9d08      	ldr	r5, [sp, #32]
  406d42:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406d46:	f7ff bb6a 	b.w	40641e <_dtoa_r+0x3d6>
  406d4a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406d4e:	f04f 0a02 	mov.w	sl, #2
  406d52:	e56e      	b.n	406832 <_dtoa_r+0x7ea>
  406d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406d56:	2b00      	cmp	r3, #0
  406d58:	f43f aeb8 	beq.w	406acc <_dtoa_r+0xa84>
  406d5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406d5e:	2b00      	cmp	r3, #0
  406d60:	f77f aede 	ble.w	406b20 <_dtoa_r+0xad8>
  406d64:	2200      	movs	r2, #0
  406d66:	4b24      	ldr	r3, [pc, #144]	; (406df8 <_dtoa_r+0xdb0>)
  406d68:	4638      	mov	r0, r7
  406d6a:	4641      	mov	r1, r8
  406d6c:	f001 ff88 	bl	408c80 <__aeabi_dmul>
  406d70:	4607      	mov	r7, r0
  406d72:	4688      	mov	r8, r1
  406d74:	f10a 0001 	add.w	r0, sl, #1
  406d78:	f001 ff1c 	bl	408bb4 <__aeabi_i2d>
  406d7c:	463a      	mov	r2, r7
  406d7e:	4643      	mov	r3, r8
  406d80:	f001 ff7e 	bl	408c80 <__aeabi_dmul>
  406d84:	2200      	movs	r2, #0
  406d86:	4b17      	ldr	r3, [pc, #92]	; (406de4 <_dtoa_r+0xd9c>)
  406d88:	f001 fdc8 	bl	40891c <__adddf3>
  406d8c:	9a02      	ldr	r2, [sp, #8]
  406d8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406d90:	9312      	str	r3, [sp, #72]	; 0x48
  406d92:	3a01      	subs	r2, #1
  406d94:	4605      	mov	r5, r0
  406d96:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406d9a:	9215      	str	r2, [sp, #84]	; 0x54
  406d9c:	e56a      	b.n	406874 <_dtoa_r+0x82c>
  406d9e:	2239      	movs	r2, #57	; 0x39
  406da0:	46b3      	mov	fp, r6
  406da2:	703a      	strb	r2, [r7, #0]
  406da4:	9e06      	ldr	r6, [sp, #24]
  406da6:	1c7d      	adds	r5, r7, #1
  406da8:	e4c0      	b.n	40672c <_dtoa_r+0x6e4>
  406daa:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406dae:	2000      	movs	r0, #0
  406db0:	4910      	ldr	r1, [pc, #64]	; (406df4 <_dtoa_r+0xdac>)
  406db2:	f001 fdb1 	bl	408918 <__aeabi_dsub>
  406db6:	4632      	mov	r2, r6
  406db8:	463b      	mov	r3, r7
  406dba:	f002 f9f1 	bl	4091a0 <__aeabi_dcmpgt>
  406dbe:	b908      	cbnz	r0, 406dc4 <_dtoa_r+0xd7c>
  406dc0:	e6ae      	b.n	406b20 <_dtoa_r+0xad8>
  406dc2:	4615      	mov	r5, r2
  406dc4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406dc8:	2b30      	cmp	r3, #48	; 0x30
  406dca:	f105 32ff 	add.w	r2, r5, #4294967295
  406dce:	d0f8      	beq.n	406dc2 <_dtoa_r+0xd7a>
  406dd0:	e5d7      	b.n	406982 <_dtoa_r+0x93a>
  406dd2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406dd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406dd8:	9302      	str	r3, [sp, #8]
  406dda:	f7ff bae8 	b.w	4063ae <_dtoa_r+0x366>
  406dde:	970c      	str	r7, [sp, #48]	; 0x30
  406de0:	f7ff bba5 	b.w	40652e <_dtoa_r+0x4e6>
  406de4:	401c0000 	.word	0x401c0000
  406de8:	40140000 	.word	0x40140000
  406dec:	00409760 	.word	0x00409760
  406df0:	00409738 	.word	0x00409738
  406df4:	3fe00000 	.word	0x3fe00000
  406df8:	40240000 	.word	0x40240000
  406dfc:	2b39      	cmp	r3, #57	; 0x39
  406dfe:	f8cd b018 	str.w	fp, [sp, #24]
  406e02:	46d0      	mov	r8, sl
  406e04:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406e08:	469a      	mov	sl, r3
  406e0a:	d0c8      	beq.n	406d9e <_dtoa_r+0xd56>
  406e0c:	f1bb 0f00 	cmp.w	fp, #0
  406e10:	f73f aebf 	bgt.w	406b92 <_dtoa_r+0xb4a>
  406e14:	e6bf      	b.n	406b96 <_dtoa_r+0xb4e>
  406e16:	f47f aebe 	bne.w	406b96 <_dtoa_r+0xb4e>
  406e1a:	f01a 0f01 	tst.w	sl, #1
  406e1e:	f43f aeba 	beq.w	406b96 <_dtoa_r+0xb4e>
  406e22:	e6b2      	b.n	406b8a <_dtoa_r+0xb42>
  406e24:	f04f 0800 	mov.w	r8, #0
  406e28:	4646      	mov	r6, r8
  406e2a:	e5e9      	b.n	406a00 <_dtoa_r+0x9b8>
  406e2c:	4631      	mov	r1, r6
  406e2e:	2300      	movs	r3, #0
  406e30:	220a      	movs	r2, #10
  406e32:	4620      	mov	r0, r4
  406e34:	f000 fdc8 	bl	4079c8 <__multadd>
  406e38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406e3a:	2b00      	cmp	r3, #0
  406e3c:	4606      	mov	r6, r0
  406e3e:	dd0a      	ble.n	406e56 <_dtoa_r+0xe0e>
  406e40:	930a      	str	r3, [sp, #40]	; 0x28
  406e42:	f7ff bbaa 	b.w	40659a <_dtoa_r+0x552>
  406e46:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406e48:	2b02      	cmp	r3, #2
  406e4a:	dc23      	bgt.n	406e94 <_dtoa_r+0xe4c>
  406e4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406e4e:	e43b      	b.n	4066c8 <_dtoa_r+0x680>
  406e50:	f04f 0a02 	mov.w	sl, #2
  406e54:	e4ed      	b.n	406832 <_dtoa_r+0x7ea>
  406e56:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406e58:	2b02      	cmp	r3, #2
  406e5a:	dc1b      	bgt.n	406e94 <_dtoa_r+0xe4c>
  406e5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406e5e:	e7ef      	b.n	406e40 <_dtoa_r+0xdf8>
  406e60:	2500      	movs	r5, #0
  406e62:	6465      	str	r5, [r4, #68]	; 0x44
  406e64:	4629      	mov	r1, r5
  406e66:	4620      	mov	r0, r4
  406e68:	f000 fd7e 	bl	407968 <_Balloc>
  406e6c:	f04f 33ff 	mov.w	r3, #4294967295
  406e70:	930a      	str	r3, [sp, #40]	; 0x28
  406e72:	930f      	str	r3, [sp, #60]	; 0x3c
  406e74:	2301      	movs	r3, #1
  406e76:	9004      	str	r0, [sp, #16]
  406e78:	9525      	str	r5, [sp, #148]	; 0x94
  406e7a:	6420      	str	r0, [r4, #64]	; 0x40
  406e7c:	930b      	str	r3, [sp, #44]	; 0x2c
  406e7e:	f7ff b9dd 	b.w	40623c <_dtoa_r+0x1f4>
  406e82:	2501      	movs	r5, #1
  406e84:	f7ff b9a5 	b.w	4061d2 <_dtoa_r+0x18a>
  406e88:	f43f ab69 	beq.w	40655e <_dtoa_r+0x516>
  406e8c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406e90:	f7ff bbf9 	b.w	406686 <_dtoa_r+0x63e>
  406e94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406e96:	930a      	str	r3, [sp, #40]	; 0x28
  406e98:	e5e5      	b.n	406a66 <_dtoa_r+0xa1e>
  406e9a:	bf00      	nop

00406e9c <__sflush_r>:
  406e9c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406ea0:	b29a      	uxth	r2, r3
  406ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406ea6:	460d      	mov	r5, r1
  406ea8:	0711      	lsls	r1, r2, #28
  406eaa:	4680      	mov	r8, r0
  406eac:	d43a      	bmi.n	406f24 <__sflush_r+0x88>
  406eae:	686a      	ldr	r2, [r5, #4]
  406eb0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406eb4:	2a00      	cmp	r2, #0
  406eb6:	81ab      	strh	r3, [r5, #12]
  406eb8:	dd6f      	ble.n	406f9a <__sflush_r+0xfe>
  406eba:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406ebc:	2c00      	cmp	r4, #0
  406ebe:	d049      	beq.n	406f54 <__sflush_r+0xb8>
  406ec0:	2200      	movs	r2, #0
  406ec2:	b29b      	uxth	r3, r3
  406ec4:	f8d8 6000 	ldr.w	r6, [r8]
  406ec8:	f8c8 2000 	str.w	r2, [r8]
  406ecc:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  406ed0:	d067      	beq.n	406fa2 <__sflush_r+0x106>
  406ed2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406ed4:	075f      	lsls	r7, r3, #29
  406ed6:	d505      	bpl.n	406ee4 <__sflush_r+0x48>
  406ed8:	6869      	ldr	r1, [r5, #4]
  406eda:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406edc:	1a52      	subs	r2, r2, r1
  406ede:	b10b      	cbz	r3, 406ee4 <__sflush_r+0x48>
  406ee0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  406ee2:	1ad2      	subs	r2, r2, r3
  406ee4:	2300      	movs	r3, #0
  406ee6:	69e9      	ldr	r1, [r5, #28]
  406ee8:	4640      	mov	r0, r8
  406eea:	47a0      	blx	r4
  406eec:	1c44      	adds	r4, r0, #1
  406eee:	d03c      	beq.n	406f6a <__sflush_r+0xce>
  406ef0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406ef4:	692a      	ldr	r2, [r5, #16]
  406ef6:	602a      	str	r2, [r5, #0]
  406ef8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406efc:	2200      	movs	r2, #0
  406efe:	81ab      	strh	r3, [r5, #12]
  406f00:	04db      	lsls	r3, r3, #19
  406f02:	606a      	str	r2, [r5, #4]
  406f04:	d447      	bmi.n	406f96 <__sflush_r+0xfa>
  406f06:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406f08:	f8c8 6000 	str.w	r6, [r8]
  406f0c:	b311      	cbz	r1, 406f54 <__sflush_r+0xb8>
  406f0e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  406f12:	4299      	cmp	r1, r3
  406f14:	d002      	beq.n	406f1c <__sflush_r+0x80>
  406f16:	4640      	mov	r0, r8
  406f18:	f000 f95a 	bl	4071d0 <_free_r>
  406f1c:	2000      	movs	r0, #0
  406f1e:	6328      	str	r0, [r5, #48]	; 0x30
  406f20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f24:	692e      	ldr	r6, [r5, #16]
  406f26:	b1ae      	cbz	r6, 406f54 <__sflush_r+0xb8>
  406f28:	682c      	ldr	r4, [r5, #0]
  406f2a:	602e      	str	r6, [r5, #0]
  406f2c:	0791      	lsls	r1, r2, #30
  406f2e:	bf0c      	ite	eq
  406f30:	696b      	ldreq	r3, [r5, #20]
  406f32:	2300      	movne	r3, #0
  406f34:	1ba4      	subs	r4, r4, r6
  406f36:	60ab      	str	r3, [r5, #8]
  406f38:	e00a      	b.n	406f50 <__sflush_r+0xb4>
  406f3a:	4623      	mov	r3, r4
  406f3c:	4632      	mov	r2, r6
  406f3e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406f40:	69e9      	ldr	r1, [r5, #28]
  406f42:	4640      	mov	r0, r8
  406f44:	47b8      	blx	r7
  406f46:	2800      	cmp	r0, #0
  406f48:	eba4 0400 	sub.w	r4, r4, r0
  406f4c:	4406      	add	r6, r0
  406f4e:	dd04      	ble.n	406f5a <__sflush_r+0xbe>
  406f50:	2c00      	cmp	r4, #0
  406f52:	dcf2      	bgt.n	406f3a <__sflush_r+0x9e>
  406f54:	2000      	movs	r0, #0
  406f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f5a:	89ab      	ldrh	r3, [r5, #12]
  406f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406f60:	81ab      	strh	r3, [r5, #12]
  406f62:	f04f 30ff 	mov.w	r0, #4294967295
  406f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f6a:	f8d8 4000 	ldr.w	r4, [r8]
  406f6e:	2c1d      	cmp	r4, #29
  406f70:	d8f3      	bhi.n	406f5a <__sflush_r+0xbe>
  406f72:	4b19      	ldr	r3, [pc, #100]	; (406fd8 <__sflush_r+0x13c>)
  406f74:	40e3      	lsrs	r3, r4
  406f76:	43db      	mvns	r3, r3
  406f78:	f013 0301 	ands.w	r3, r3, #1
  406f7c:	d1ed      	bne.n	406f5a <__sflush_r+0xbe>
  406f7e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  406f82:	606b      	str	r3, [r5, #4]
  406f84:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406f88:	6929      	ldr	r1, [r5, #16]
  406f8a:	81ab      	strh	r3, [r5, #12]
  406f8c:	04da      	lsls	r2, r3, #19
  406f8e:	6029      	str	r1, [r5, #0]
  406f90:	d5b9      	bpl.n	406f06 <__sflush_r+0x6a>
  406f92:	2c00      	cmp	r4, #0
  406f94:	d1b7      	bne.n	406f06 <__sflush_r+0x6a>
  406f96:	6528      	str	r0, [r5, #80]	; 0x50
  406f98:	e7b5      	b.n	406f06 <__sflush_r+0x6a>
  406f9a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406f9c:	2a00      	cmp	r2, #0
  406f9e:	dc8c      	bgt.n	406eba <__sflush_r+0x1e>
  406fa0:	e7d8      	b.n	406f54 <__sflush_r+0xb8>
  406fa2:	2301      	movs	r3, #1
  406fa4:	69e9      	ldr	r1, [r5, #28]
  406fa6:	4640      	mov	r0, r8
  406fa8:	47a0      	blx	r4
  406faa:	1c43      	adds	r3, r0, #1
  406fac:	4602      	mov	r2, r0
  406fae:	d002      	beq.n	406fb6 <__sflush_r+0x11a>
  406fb0:	89ab      	ldrh	r3, [r5, #12]
  406fb2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406fb4:	e78e      	b.n	406ed4 <__sflush_r+0x38>
  406fb6:	f8d8 3000 	ldr.w	r3, [r8]
  406fba:	2b00      	cmp	r3, #0
  406fbc:	d0f8      	beq.n	406fb0 <__sflush_r+0x114>
  406fbe:	2b1d      	cmp	r3, #29
  406fc0:	d001      	beq.n	406fc6 <__sflush_r+0x12a>
  406fc2:	2b16      	cmp	r3, #22
  406fc4:	d102      	bne.n	406fcc <__sflush_r+0x130>
  406fc6:	f8c8 6000 	str.w	r6, [r8]
  406fca:	e7c3      	b.n	406f54 <__sflush_r+0xb8>
  406fcc:	89ab      	ldrh	r3, [r5, #12]
  406fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406fd2:	81ab      	strh	r3, [r5, #12]
  406fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406fd8:	20400001 	.word	0x20400001

00406fdc <_fflush_r>:
  406fdc:	b538      	push	{r3, r4, r5, lr}
  406fde:	460d      	mov	r5, r1
  406fe0:	4604      	mov	r4, r0
  406fe2:	b108      	cbz	r0, 406fe8 <_fflush_r+0xc>
  406fe4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406fe6:	b1bb      	cbz	r3, 407018 <_fflush_r+0x3c>
  406fe8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  406fec:	b188      	cbz	r0, 407012 <_fflush_r+0x36>
  406fee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406ff0:	07db      	lsls	r3, r3, #31
  406ff2:	d401      	bmi.n	406ff8 <_fflush_r+0x1c>
  406ff4:	0581      	lsls	r1, r0, #22
  406ff6:	d517      	bpl.n	407028 <_fflush_r+0x4c>
  406ff8:	4620      	mov	r0, r4
  406ffa:	4629      	mov	r1, r5
  406ffc:	f7ff ff4e 	bl	406e9c <__sflush_r>
  407000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  407002:	07da      	lsls	r2, r3, #31
  407004:	4604      	mov	r4, r0
  407006:	d402      	bmi.n	40700e <_fflush_r+0x32>
  407008:	89ab      	ldrh	r3, [r5, #12]
  40700a:	059b      	lsls	r3, r3, #22
  40700c:	d507      	bpl.n	40701e <_fflush_r+0x42>
  40700e:	4620      	mov	r0, r4
  407010:	bd38      	pop	{r3, r4, r5, pc}
  407012:	4604      	mov	r4, r0
  407014:	4620      	mov	r0, r4
  407016:	bd38      	pop	{r3, r4, r5, pc}
  407018:	f000 f838 	bl	40708c <__sinit>
  40701c:	e7e4      	b.n	406fe8 <_fflush_r+0xc>
  40701e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  407020:	f000 fb72 	bl	407708 <__retarget_lock_release_recursive>
  407024:	4620      	mov	r0, r4
  407026:	bd38      	pop	{r3, r4, r5, pc}
  407028:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40702a:	f000 fb6b 	bl	407704 <__retarget_lock_acquire_recursive>
  40702e:	e7e3      	b.n	406ff8 <_fflush_r+0x1c>

00407030 <_cleanup_r>:
  407030:	4901      	ldr	r1, [pc, #4]	; (407038 <_cleanup_r+0x8>)
  407032:	f000 bb2b 	b.w	40768c <_fwalk_reent>
  407036:	bf00      	nop
  407038:	00408539 	.word	0x00408539

0040703c <std.isra.0>:
  40703c:	b510      	push	{r4, lr}
  40703e:	2300      	movs	r3, #0
  407040:	4604      	mov	r4, r0
  407042:	8181      	strh	r1, [r0, #12]
  407044:	81c2      	strh	r2, [r0, #14]
  407046:	6003      	str	r3, [r0, #0]
  407048:	6043      	str	r3, [r0, #4]
  40704a:	6083      	str	r3, [r0, #8]
  40704c:	6643      	str	r3, [r0, #100]	; 0x64
  40704e:	6103      	str	r3, [r0, #16]
  407050:	6143      	str	r3, [r0, #20]
  407052:	6183      	str	r3, [r0, #24]
  407054:	4619      	mov	r1, r3
  407056:	2208      	movs	r2, #8
  407058:	305c      	adds	r0, #92	; 0x5c
  40705a:	f7fd f9d3 	bl	404404 <memset>
  40705e:	4807      	ldr	r0, [pc, #28]	; (40707c <std.isra.0+0x40>)
  407060:	4907      	ldr	r1, [pc, #28]	; (407080 <std.isra.0+0x44>)
  407062:	4a08      	ldr	r2, [pc, #32]	; (407084 <std.isra.0+0x48>)
  407064:	4b08      	ldr	r3, [pc, #32]	; (407088 <std.isra.0+0x4c>)
  407066:	6220      	str	r0, [r4, #32]
  407068:	61e4      	str	r4, [r4, #28]
  40706a:	6261      	str	r1, [r4, #36]	; 0x24
  40706c:	62a2      	str	r2, [r4, #40]	; 0x28
  40706e:	62e3      	str	r3, [r4, #44]	; 0x2c
  407070:	f104 0058 	add.w	r0, r4, #88	; 0x58
  407074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  407078:	f000 bb40 	b.w	4076fc <__retarget_lock_init_recursive>
  40707c:	004082a9 	.word	0x004082a9
  407080:	004082cd 	.word	0x004082cd
  407084:	00408309 	.word	0x00408309
  407088:	00408329 	.word	0x00408329

0040708c <__sinit>:
  40708c:	b510      	push	{r4, lr}
  40708e:	4604      	mov	r4, r0
  407090:	4812      	ldr	r0, [pc, #72]	; (4070dc <__sinit+0x50>)
  407092:	f000 fb37 	bl	407704 <__retarget_lock_acquire_recursive>
  407096:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  407098:	b9d2      	cbnz	r2, 4070d0 <__sinit+0x44>
  40709a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40709e:	4810      	ldr	r0, [pc, #64]	; (4070e0 <__sinit+0x54>)
  4070a0:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4070a4:	2103      	movs	r1, #3
  4070a6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4070aa:	63e0      	str	r0, [r4, #60]	; 0x3c
  4070ac:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4070b0:	6860      	ldr	r0, [r4, #4]
  4070b2:	2104      	movs	r1, #4
  4070b4:	f7ff ffc2 	bl	40703c <std.isra.0>
  4070b8:	2201      	movs	r2, #1
  4070ba:	2109      	movs	r1, #9
  4070bc:	68a0      	ldr	r0, [r4, #8]
  4070be:	f7ff ffbd 	bl	40703c <std.isra.0>
  4070c2:	2202      	movs	r2, #2
  4070c4:	2112      	movs	r1, #18
  4070c6:	68e0      	ldr	r0, [r4, #12]
  4070c8:	f7ff ffb8 	bl	40703c <std.isra.0>
  4070cc:	2301      	movs	r3, #1
  4070ce:	63a3      	str	r3, [r4, #56]	; 0x38
  4070d0:	4802      	ldr	r0, [pc, #8]	; (4070dc <__sinit+0x50>)
  4070d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4070d6:	f000 bb17 	b.w	407708 <__retarget_lock_release_recursive>
  4070da:	bf00      	nop
  4070dc:	20400e4c 	.word	0x20400e4c
  4070e0:	00407031 	.word	0x00407031

004070e4 <__sfp_lock_acquire>:
  4070e4:	4801      	ldr	r0, [pc, #4]	; (4070ec <__sfp_lock_acquire+0x8>)
  4070e6:	f000 bb0d 	b.w	407704 <__retarget_lock_acquire_recursive>
  4070ea:	bf00      	nop
  4070ec:	20400e60 	.word	0x20400e60

004070f0 <__sfp_lock_release>:
  4070f0:	4801      	ldr	r0, [pc, #4]	; (4070f8 <__sfp_lock_release+0x8>)
  4070f2:	f000 bb09 	b.w	407708 <__retarget_lock_release_recursive>
  4070f6:	bf00      	nop
  4070f8:	20400e60 	.word	0x20400e60

004070fc <__libc_fini_array>:
  4070fc:	b538      	push	{r3, r4, r5, lr}
  4070fe:	4c0a      	ldr	r4, [pc, #40]	; (407128 <__libc_fini_array+0x2c>)
  407100:	4d0a      	ldr	r5, [pc, #40]	; (40712c <__libc_fini_array+0x30>)
  407102:	1b64      	subs	r4, r4, r5
  407104:	10a4      	asrs	r4, r4, #2
  407106:	d00a      	beq.n	40711e <__libc_fini_array+0x22>
  407108:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40710c:	3b01      	subs	r3, #1
  40710e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  407112:	3c01      	subs	r4, #1
  407114:	f855 3904 	ldr.w	r3, [r5], #-4
  407118:	4798      	blx	r3
  40711a:	2c00      	cmp	r4, #0
  40711c:	d1f9      	bne.n	407112 <__libc_fini_array+0x16>
  40711e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407122:	f002 bc19 	b.w	409958 <_fini>
  407126:	bf00      	nop
  407128:	00409968 	.word	0x00409968
  40712c:	00409964 	.word	0x00409964

00407130 <_malloc_trim_r>:
  407130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407132:	4f24      	ldr	r7, [pc, #144]	; (4071c4 <_malloc_trim_r+0x94>)
  407134:	460c      	mov	r4, r1
  407136:	4606      	mov	r6, r0
  407138:	f7fd f9b2 	bl	4044a0 <__malloc_lock>
  40713c:	68bb      	ldr	r3, [r7, #8]
  40713e:	685d      	ldr	r5, [r3, #4]
  407140:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407144:	310f      	adds	r1, #15
  407146:	f025 0503 	bic.w	r5, r5, #3
  40714a:	4429      	add	r1, r5
  40714c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407150:	f021 010f 	bic.w	r1, r1, #15
  407154:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407158:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40715c:	db07      	blt.n	40716e <_malloc_trim_r+0x3e>
  40715e:	2100      	movs	r1, #0
  407160:	4630      	mov	r0, r6
  407162:	f7fd fa13 	bl	40458c <_sbrk_r>
  407166:	68bb      	ldr	r3, [r7, #8]
  407168:	442b      	add	r3, r5
  40716a:	4298      	cmp	r0, r3
  40716c:	d004      	beq.n	407178 <_malloc_trim_r+0x48>
  40716e:	4630      	mov	r0, r6
  407170:	f7fd f99c 	bl	4044ac <__malloc_unlock>
  407174:	2000      	movs	r0, #0
  407176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407178:	4261      	negs	r1, r4
  40717a:	4630      	mov	r0, r6
  40717c:	f7fd fa06 	bl	40458c <_sbrk_r>
  407180:	3001      	adds	r0, #1
  407182:	d00d      	beq.n	4071a0 <_malloc_trim_r+0x70>
  407184:	4b10      	ldr	r3, [pc, #64]	; (4071c8 <_malloc_trim_r+0x98>)
  407186:	68ba      	ldr	r2, [r7, #8]
  407188:	6819      	ldr	r1, [r3, #0]
  40718a:	1b2d      	subs	r5, r5, r4
  40718c:	f045 0501 	orr.w	r5, r5, #1
  407190:	4630      	mov	r0, r6
  407192:	1b09      	subs	r1, r1, r4
  407194:	6055      	str	r5, [r2, #4]
  407196:	6019      	str	r1, [r3, #0]
  407198:	f7fd f988 	bl	4044ac <__malloc_unlock>
  40719c:	2001      	movs	r0, #1
  40719e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4071a0:	2100      	movs	r1, #0
  4071a2:	4630      	mov	r0, r6
  4071a4:	f7fd f9f2 	bl	40458c <_sbrk_r>
  4071a8:	68ba      	ldr	r2, [r7, #8]
  4071aa:	1a83      	subs	r3, r0, r2
  4071ac:	2b0f      	cmp	r3, #15
  4071ae:	ddde      	ble.n	40716e <_malloc_trim_r+0x3e>
  4071b0:	4c06      	ldr	r4, [pc, #24]	; (4071cc <_malloc_trim_r+0x9c>)
  4071b2:	4905      	ldr	r1, [pc, #20]	; (4071c8 <_malloc_trim_r+0x98>)
  4071b4:	6824      	ldr	r4, [r4, #0]
  4071b6:	f043 0301 	orr.w	r3, r3, #1
  4071ba:	1b00      	subs	r0, r0, r4
  4071bc:	6053      	str	r3, [r2, #4]
  4071be:	6008      	str	r0, [r1, #0]
  4071c0:	e7d5      	b.n	40716e <_malloc_trim_r+0x3e>
  4071c2:	bf00      	nop
  4071c4:	20400448 	.word	0x20400448
  4071c8:	20400da8 	.word	0x20400da8
  4071cc:	20400850 	.word	0x20400850

004071d0 <_free_r>:
  4071d0:	2900      	cmp	r1, #0
  4071d2:	d044      	beq.n	40725e <_free_r+0x8e>
  4071d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4071d8:	460d      	mov	r5, r1
  4071da:	4680      	mov	r8, r0
  4071dc:	f7fd f960 	bl	4044a0 <__malloc_lock>
  4071e0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4071e4:	4969      	ldr	r1, [pc, #420]	; (40738c <_free_r+0x1bc>)
  4071e6:	f027 0301 	bic.w	r3, r7, #1
  4071ea:	f1a5 0408 	sub.w	r4, r5, #8
  4071ee:	18e2      	adds	r2, r4, r3
  4071f0:	688e      	ldr	r6, [r1, #8]
  4071f2:	6850      	ldr	r0, [r2, #4]
  4071f4:	42b2      	cmp	r2, r6
  4071f6:	f020 0003 	bic.w	r0, r0, #3
  4071fa:	d05e      	beq.n	4072ba <_free_r+0xea>
  4071fc:	07fe      	lsls	r6, r7, #31
  4071fe:	6050      	str	r0, [r2, #4]
  407200:	d40b      	bmi.n	40721a <_free_r+0x4a>
  407202:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407206:	1be4      	subs	r4, r4, r7
  407208:	f101 0e08 	add.w	lr, r1, #8
  40720c:	68a5      	ldr	r5, [r4, #8]
  40720e:	4575      	cmp	r5, lr
  407210:	443b      	add	r3, r7
  407212:	d06d      	beq.n	4072f0 <_free_r+0x120>
  407214:	68e7      	ldr	r7, [r4, #12]
  407216:	60ef      	str	r7, [r5, #12]
  407218:	60bd      	str	r5, [r7, #8]
  40721a:	1815      	adds	r5, r2, r0
  40721c:	686d      	ldr	r5, [r5, #4]
  40721e:	07ed      	lsls	r5, r5, #31
  407220:	d53e      	bpl.n	4072a0 <_free_r+0xd0>
  407222:	f043 0201 	orr.w	r2, r3, #1
  407226:	6062      	str	r2, [r4, #4]
  407228:	50e3      	str	r3, [r4, r3]
  40722a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40722e:	d217      	bcs.n	407260 <_free_r+0x90>
  407230:	08db      	lsrs	r3, r3, #3
  407232:	1c58      	adds	r0, r3, #1
  407234:	109a      	asrs	r2, r3, #2
  407236:	684d      	ldr	r5, [r1, #4]
  407238:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40723c:	60a7      	str	r7, [r4, #8]
  40723e:	2301      	movs	r3, #1
  407240:	4093      	lsls	r3, r2
  407242:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407246:	432b      	orrs	r3, r5
  407248:	3a08      	subs	r2, #8
  40724a:	60e2      	str	r2, [r4, #12]
  40724c:	604b      	str	r3, [r1, #4]
  40724e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  407252:	60fc      	str	r4, [r7, #12]
  407254:	4640      	mov	r0, r8
  407256:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40725a:	f7fd b927 	b.w	4044ac <__malloc_unlock>
  40725e:	4770      	bx	lr
  407260:	0a5a      	lsrs	r2, r3, #9
  407262:	2a04      	cmp	r2, #4
  407264:	d852      	bhi.n	40730c <_free_r+0x13c>
  407266:	099a      	lsrs	r2, r3, #6
  407268:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40726c:	00ff      	lsls	r7, r7, #3
  40726e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  407272:	19c8      	adds	r0, r1, r7
  407274:	59ca      	ldr	r2, [r1, r7]
  407276:	3808      	subs	r0, #8
  407278:	4290      	cmp	r0, r2
  40727a:	d04f      	beq.n	40731c <_free_r+0x14c>
  40727c:	6851      	ldr	r1, [r2, #4]
  40727e:	f021 0103 	bic.w	r1, r1, #3
  407282:	428b      	cmp	r3, r1
  407284:	d232      	bcs.n	4072ec <_free_r+0x11c>
  407286:	6892      	ldr	r2, [r2, #8]
  407288:	4290      	cmp	r0, r2
  40728a:	d1f7      	bne.n	40727c <_free_r+0xac>
  40728c:	68c3      	ldr	r3, [r0, #12]
  40728e:	60a0      	str	r0, [r4, #8]
  407290:	60e3      	str	r3, [r4, #12]
  407292:	609c      	str	r4, [r3, #8]
  407294:	60c4      	str	r4, [r0, #12]
  407296:	4640      	mov	r0, r8
  407298:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40729c:	f7fd b906 	b.w	4044ac <__malloc_unlock>
  4072a0:	6895      	ldr	r5, [r2, #8]
  4072a2:	4f3b      	ldr	r7, [pc, #236]	; (407390 <_free_r+0x1c0>)
  4072a4:	42bd      	cmp	r5, r7
  4072a6:	4403      	add	r3, r0
  4072a8:	d040      	beq.n	40732c <_free_r+0x15c>
  4072aa:	68d0      	ldr	r0, [r2, #12]
  4072ac:	60e8      	str	r0, [r5, #12]
  4072ae:	f043 0201 	orr.w	r2, r3, #1
  4072b2:	6085      	str	r5, [r0, #8]
  4072b4:	6062      	str	r2, [r4, #4]
  4072b6:	50e3      	str	r3, [r4, r3]
  4072b8:	e7b7      	b.n	40722a <_free_r+0x5a>
  4072ba:	07ff      	lsls	r7, r7, #31
  4072bc:	4403      	add	r3, r0
  4072be:	d407      	bmi.n	4072d0 <_free_r+0x100>
  4072c0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4072c4:	1aa4      	subs	r4, r4, r2
  4072c6:	4413      	add	r3, r2
  4072c8:	68a0      	ldr	r0, [r4, #8]
  4072ca:	68e2      	ldr	r2, [r4, #12]
  4072cc:	60c2      	str	r2, [r0, #12]
  4072ce:	6090      	str	r0, [r2, #8]
  4072d0:	4a30      	ldr	r2, [pc, #192]	; (407394 <_free_r+0x1c4>)
  4072d2:	6812      	ldr	r2, [r2, #0]
  4072d4:	f043 0001 	orr.w	r0, r3, #1
  4072d8:	4293      	cmp	r3, r2
  4072da:	6060      	str	r0, [r4, #4]
  4072dc:	608c      	str	r4, [r1, #8]
  4072de:	d3b9      	bcc.n	407254 <_free_r+0x84>
  4072e0:	4b2d      	ldr	r3, [pc, #180]	; (407398 <_free_r+0x1c8>)
  4072e2:	4640      	mov	r0, r8
  4072e4:	6819      	ldr	r1, [r3, #0]
  4072e6:	f7ff ff23 	bl	407130 <_malloc_trim_r>
  4072ea:	e7b3      	b.n	407254 <_free_r+0x84>
  4072ec:	4610      	mov	r0, r2
  4072ee:	e7cd      	b.n	40728c <_free_r+0xbc>
  4072f0:	1811      	adds	r1, r2, r0
  4072f2:	6849      	ldr	r1, [r1, #4]
  4072f4:	07c9      	lsls	r1, r1, #31
  4072f6:	d444      	bmi.n	407382 <_free_r+0x1b2>
  4072f8:	6891      	ldr	r1, [r2, #8]
  4072fa:	68d2      	ldr	r2, [r2, #12]
  4072fc:	60ca      	str	r2, [r1, #12]
  4072fe:	4403      	add	r3, r0
  407300:	f043 0001 	orr.w	r0, r3, #1
  407304:	6091      	str	r1, [r2, #8]
  407306:	6060      	str	r0, [r4, #4]
  407308:	50e3      	str	r3, [r4, r3]
  40730a:	e7a3      	b.n	407254 <_free_r+0x84>
  40730c:	2a14      	cmp	r2, #20
  40730e:	d816      	bhi.n	40733e <_free_r+0x16e>
  407310:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407314:	00ff      	lsls	r7, r7, #3
  407316:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40731a:	e7aa      	b.n	407272 <_free_r+0xa2>
  40731c:	10aa      	asrs	r2, r5, #2
  40731e:	2301      	movs	r3, #1
  407320:	684d      	ldr	r5, [r1, #4]
  407322:	4093      	lsls	r3, r2
  407324:	432b      	orrs	r3, r5
  407326:	604b      	str	r3, [r1, #4]
  407328:	4603      	mov	r3, r0
  40732a:	e7b0      	b.n	40728e <_free_r+0xbe>
  40732c:	f043 0201 	orr.w	r2, r3, #1
  407330:	614c      	str	r4, [r1, #20]
  407332:	610c      	str	r4, [r1, #16]
  407334:	60e5      	str	r5, [r4, #12]
  407336:	60a5      	str	r5, [r4, #8]
  407338:	6062      	str	r2, [r4, #4]
  40733a:	50e3      	str	r3, [r4, r3]
  40733c:	e78a      	b.n	407254 <_free_r+0x84>
  40733e:	2a54      	cmp	r2, #84	; 0x54
  407340:	d806      	bhi.n	407350 <_free_r+0x180>
  407342:	0b1a      	lsrs	r2, r3, #12
  407344:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407348:	00ff      	lsls	r7, r7, #3
  40734a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40734e:	e790      	b.n	407272 <_free_r+0xa2>
  407350:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407354:	d806      	bhi.n	407364 <_free_r+0x194>
  407356:	0bda      	lsrs	r2, r3, #15
  407358:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40735c:	00ff      	lsls	r7, r7, #3
  40735e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  407362:	e786      	b.n	407272 <_free_r+0xa2>
  407364:	f240 5054 	movw	r0, #1364	; 0x554
  407368:	4282      	cmp	r2, r0
  40736a:	d806      	bhi.n	40737a <_free_r+0x1aa>
  40736c:	0c9a      	lsrs	r2, r3, #18
  40736e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  407372:	00ff      	lsls	r7, r7, #3
  407374:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407378:	e77b      	b.n	407272 <_free_r+0xa2>
  40737a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40737e:	257e      	movs	r5, #126	; 0x7e
  407380:	e777      	b.n	407272 <_free_r+0xa2>
  407382:	f043 0101 	orr.w	r1, r3, #1
  407386:	6061      	str	r1, [r4, #4]
  407388:	6013      	str	r3, [r2, #0]
  40738a:	e763      	b.n	407254 <_free_r+0x84>
  40738c:	20400448 	.word	0x20400448
  407390:	20400450 	.word	0x20400450
  407394:	20400854 	.word	0x20400854
  407398:	20400dd8 	.word	0x20400dd8

0040739c <__sfvwrite_r>:
  40739c:	6893      	ldr	r3, [r2, #8]
  40739e:	2b00      	cmp	r3, #0
  4073a0:	d073      	beq.n	40748a <__sfvwrite_r+0xee>
  4073a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073a6:	898b      	ldrh	r3, [r1, #12]
  4073a8:	b083      	sub	sp, #12
  4073aa:	460c      	mov	r4, r1
  4073ac:	0719      	lsls	r1, r3, #28
  4073ae:	9000      	str	r0, [sp, #0]
  4073b0:	4616      	mov	r6, r2
  4073b2:	d526      	bpl.n	407402 <__sfvwrite_r+0x66>
  4073b4:	6922      	ldr	r2, [r4, #16]
  4073b6:	b322      	cbz	r2, 407402 <__sfvwrite_r+0x66>
  4073b8:	f013 0002 	ands.w	r0, r3, #2
  4073bc:	6835      	ldr	r5, [r6, #0]
  4073be:	d02c      	beq.n	40741a <__sfvwrite_r+0x7e>
  4073c0:	f04f 0900 	mov.w	r9, #0
  4073c4:	4fb0      	ldr	r7, [pc, #704]	; (407688 <__sfvwrite_r+0x2ec>)
  4073c6:	46c8      	mov	r8, r9
  4073c8:	46b2      	mov	sl, r6
  4073ca:	45b8      	cmp	r8, r7
  4073cc:	4643      	mov	r3, r8
  4073ce:	464a      	mov	r2, r9
  4073d0:	bf28      	it	cs
  4073d2:	463b      	movcs	r3, r7
  4073d4:	9800      	ldr	r0, [sp, #0]
  4073d6:	f1b8 0f00 	cmp.w	r8, #0
  4073da:	d050      	beq.n	40747e <__sfvwrite_r+0xe2>
  4073dc:	69e1      	ldr	r1, [r4, #28]
  4073de:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4073e0:	47b0      	blx	r6
  4073e2:	2800      	cmp	r0, #0
  4073e4:	dd58      	ble.n	407498 <__sfvwrite_r+0xfc>
  4073e6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4073ea:	1a1b      	subs	r3, r3, r0
  4073ec:	4481      	add	r9, r0
  4073ee:	eba8 0800 	sub.w	r8, r8, r0
  4073f2:	f8ca 3008 	str.w	r3, [sl, #8]
  4073f6:	2b00      	cmp	r3, #0
  4073f8:	d1e7      	bne.n	4073ca <__sfvwrite_r+0x2e>
  4073fa:	2000      	movs	r0, #0
  4073fc:	b003      	add	sp, #12
  4073fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407402:	4621      	mov	r1, r4
  407404:	9800      	ldr	r0, [sp, #0]
  407406:	f7fe fd17 	bl	405e38 <__swsetup_r>
  40740a:	2800      	cmp	r0, #0
  40740c:	f040 8133 	bne.w	407676 <__sfvwrite_r+0x2da>
  407410:	89a3      	ldrh	r3, [r4, #12]
  407412:	6835      	ldr	r5, [r6, #0]
  407414:	f013 0002 	ands.w	r0, r3, #2
  407418:	d1d2      	bne.n	4073c0 <__sfvwrite_r+0x24>
  40741a:	f013 0901 	ands.w	r9, r3, #1
  40741e:	d145      	bne.n	4074ac <__sfvwrite_r+0x110>
  407420:	464f      	mov	r7, r9
  407422:	9601      	str	r6, [sp, #4]
  407424:	b337      	cbz	r7, 407474 <__sfvwrite_r+0xd8>
  407426:	059a      	lsls	r2, r3, #22
  407428:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40742c:	f140 8083 	bpl.w	407536 <__sfvwrite_r+0x19a>
  407430:	4547      	cmp	r7, r8
  407432:	46c3      	mov	fp, r8
  407434:	f0c0 80ab 	bcc.w	40758e <__sfvwrite_r+0x1f2>
  407438:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40743c:	f040 80ac 	bne.w	407598 <__sfvwrite_r+0x1fc>
  407440:	6820      	ldr	r0, [r4, #0]
  407442:	46ba      	mov	sl, r7
  407444:	465a      	mov	r2, fp
  407446:	4649      	mov	r1, r9
  407448:	f000 fa2a 	bl	4078a0 <memmove>
  40744c:	68a2      	ldr	r2, [r4, #8]
  40744e:	6823      	ldr	r3, [r4, #0]
  407450:	eba2 0208 	sub.w	r2, r2, r8
  407454:	445b      	add	r3, fp
  407456:	60a2      	str	r2, [r4, #8]
  407458:	6023      	str	r3, [r4, #0]
  40745a:	9a01      	ldr	r2, [sp, #4]
  40745c:	6893      	ldr	r3, [r2, #8]
  40745e:	eba3 030a 	sub.w	r3, r3, sl
  407462:	44d1      	add	r9, sl
  407464:	eba7 070a 	sub.w	r7, r7, sl
  407468:	6093      	str	r3, [r2, #8]
  40746a:	2b00      	cmp	r3, #0
  40746c:	d0c5      	beq.n	4073fa <__sfvwrite_r+0x5e>
  40746e:	89a3      	ldrh	r3, [r4, #12]
  407470:	2f00      	cmp	r7, #0
  407472:	d1d8      	bne.n	407426 <__sfvwrite_r+0x8a>
  407474:	f8d5 9000 	ldr.w	r9, [r5]
  407478:	686f      	ldr	r7, [r5, #4]
  40747a:	3508      	adds	r5, #8
  40747c:	e7d2      	b.n	407424 <__sfvwrite_r+0x88>
  40747e:	f8d5 9000 	ldr.w	r9, [r5]
  407482:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407486:	3508      	adds	r5, #8
  407488:	e79f      	b.n	4073ca <__sfvwrite_r+0x2e>
  40748a:	2000      	movs	r0, #0
  40748c:	4770      	bx	lr
  40748e:	4621      	mov	r1, r4
  407490:	9800      	ldr	r0, [sp, #0]
  407492:	f7ff fda3 	bl	406fdc <_fflush_r>
  407496:	b370      	cbz	r0, 4074f6 <__sfvwrite_r+0x15a>
  407498:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40749c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4074a0:	f04f 30ff 	mov.w	r0, #4294967295
  4074a4:	81a3      	strh	r3, [r4, #12]
  4074a6:	b003      	add	sp, #12
  4074a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074ac:	4681      	mov	r9, r0
  4074ae:	4633      	mov	r3, r6
  4074b0:	464e      	mov	r6, r9
  4074b2:	46a8      	mov	r8, r5
  4074b4:	469a      	mov	sl, r3
  4074b6:	464d      	mov	r5, r9
  4074b8:	b34e      	cbz	r6, 40750e <__sfvwrite_r+0x172>
  4074ba:	b380      	cbz	r0, 40751e <__sfvwrite_r+0x182>
  4074bc:	6820      	ldr	r0, [r4, #0]
  4074be:	6923      	ldr	r3, [r4, #16]
  4074c0:	6962      	ldr	r2, [r4, #20]
  4074c2:	45b1      	cmp	r9, r6
  4074c4:	46cb      	mov	fp, r9
  4074c6:	bf28      	it	cs
  4074c8:	46b3      	movcs	fp, r6
  4074ca:	4298      	cmp	r0, r3
  4074cc:	465f      	mov	r7, fp
  4074ce:	d904      	bls.n	4074da <__sfvwrite_r+0x13e>
  4074d0:	68a3      	ldr	r3, [r4, #8]
  4074d2:	4413      	add	r3, r2
  4074d4:	459b      	cmp	fp, r3
  4074d6:	f300 80a6 	bgt.w	407626 <__sfvwrite_r+0x28a>
  4074da:	4593      	cmp	fp, r2
  4074dc:	db4b      	blt.n	407576 <__sfvwrite_r+0x1da>
  4074de:	4613      	mov	r3, r2
  4074e0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4074e2:	69e1      	ldr	r1, [r4, #28]
  4074e4:	9800      	ldr	r0, [sp, #0]
  4074e6:	462a      	mov	r2, r5
  4074e8:	47b8      	blx	r7
  4074ea:	1e07      	subs	r7, r0, #0
  4074ec:	ddd4      	ble.n	407498 <__sfvwrite_r+0xfc>
  4074ee:	ebb9 0907 	subs.w	r9, r9, r7
  4074f2:	d0cc      	beq.n	40748e <__sfvwrite_r+0xf2>
  4074f4:	2001      	movs	r0, #1
  4074f6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4074fa:	1bdb      	subs	r3, r3, r7
  4074fc:	443d      	add	r5, r7
  4074fe:	1bf6      	subs	r6, r6, r7
  407500:	f8ca 3008 	str.w	r3, [sl, #8]
  407504:	2b00      	cmp	r3, #0
  407506:	f43f af78 	beq.w	4073fa <__sfvwrite_r+0x5e>
  40750a:	2e00      	cmp	r6, #0
  40750c:	d1d5      	bne.n	4074ba <__sfvwrite_r+0x11e>
  40750e:	f108 0308 	add.w	r3, r8, #8
  407512:	e913 0060 	ldmdb	r3, {r5, r6}
  407516:	4698      	mov	r8, r3
  407518:	3308      	adds	r3, #8
  40751a:	2e00      	cmp	r6, #0
  40751c:	d0f9      	beq.n	407512 <__sfvwrite_r+0x176>
  40751e:	4632      	mov	r2, r6
  407520:	210a      	movs	r1, #10
  407522:	4628      	mov	r0, r5
  407524:	f000 f96c 	bl	407800 <memchr>
  407528:	2800      	cmp	r0, #0
  40752a:	f000 80a1 	beq.w	407670 <__sfvwrite_r+0x2d4>
  40752e:	3001      	adds	r0, #1
  407530:	eba0 0905 	sub.w	r9, r0, r5
  407534:	e7c2      	b.n	4074bc <__sfvwrite_r+0x120>
  407536:	6820      	ldr	r0, [r4, #0]
  407538:	6923      	ldr	r3, [r4, #16]
  40753a:	4298      	cmp	r0, r3
  40753c:	d802      	bhi.n	407544 <__sfvwrite_r+0x1a8>
  40753e:	6963      	ldr	r3, [r4, #20]
  407540:	429f      	cmp	r7, r3
  407542:	d25d      	bcs.n	407600 <__sfvwrite_r+0x264>
  407544:	45b8      	cmp	r8, r7
  407546:	bf28      	it	cs
  407548:	46b8      	movcs	r8, r7
  40754a:	4642      	mov	r2, r8
  40754c:	4649      	mov	r1, r9
  40754e:	f000 f9a7 	bl	4078a0 <memmove>
  407552:	68a3      	ldr	r3, [r4, #8]
  407554:	6822      	ldr	r2, [r4, #0]
  407556:	eba3 0308 	sub.w	r3, r3, r8
  40755a:	4442      	add	r2, r8
  40755c:	60a3      	str	r3, [r4, #8]
  40755e:	6022      	str	r2, [r4, #0]
  407560:	b10b      	cbz	r3, 407566 <__sfvwrite_r+0x1ca>
  407562:	46c2      	mov	sl, r8
  407564:	e779      	b.n	40745a <__sfvwrite_r+0xbe>
  407566:	4621      	mov	r1, r4
  407568:	9800      	ldr	r0, [sp, #0]
  40756a:	f7ff fd37 	bl	406fdc <_fflush_r>
  40756e:	2800      	cmp	r0, #0
  407570:	d192      	bne.n	407498 <__sfvwrite_r+0xfc>
  407572:	46c2      	mov	sl, r8
  407574:	e771      	b.n	40745a <__sfvwrite_r+0xbe>
  407576:	465a      	mov	r2, fp
  407578:	4629      	mov	r1, r5
  40757a:	f000 f991 	bl	4078a0 <memmove>
  40757e:	68a2      	ldr	r2, [r4, #8]
  407580:	6823      	ldr	r3, [r4, #0]
  407582:	eba2 020b 	sub.w	r2, r2, fp
  407586:	445b      	add	r3, fp
  407588:	60a2      	str	r2, [r4, #8]
  40758a:	6023      	str	r3, [r4, #0]
  40758c:	e7af      	b.n	4074ee <__sfvwrite_r+0x152>
  40758e:	6820      	ldr	r0, [r4, #0]
  407590:	46b8      	mov	r8, r7
  407592:	46ba      	mov	sl, r7
  407594:	46bb      	mov	fp, r7
  407596:	e755      	b.n	407444 <__sfvwrite_r+0xa8>
  407598:	6962      	ldr	r2, [r4, #20]
  40759a:	6820      	ldr	r0, [r4, #0]
  40759c:	6921      	ldr	r1, [r4, #16]
  40759e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4075a2:	eba0 0a01 	sub.w	sl, r0, r1
  4075a6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4075aa:	f10a 0001 	add.w	r0, sl, #1
  4075ae:	ea4f 0868 	mov.w	r8, r8, asr #1
  4075b2:	4438      	add	r0, r7
  4075b4:	4540      	cmp	r0, r8
  4075b6:	4642      	mov	r2, r8
  4075b8:	bf84      	itt	hi
  4075ba:	4680      	movhi	r8, r0
  4075bc:	4642      	movhi	r2, r8
  4075be:	055b      	lsls	r3, r3, #21
  4075c0:	d544      	bpl.n	40764c <__sfvwrite_r+0x2b0>
  4075c2:	4611      	mov	r1, r2
  4075c4:	9800      	ldr	r0, [sp, #0]
  4075c6:	f7fc fbd3 	bl	403d70 <_malloc_r>
  4075ca:	4683      	mov	fp, r0
  4075cc:	2800      	cmp	r0, #0
  4075ce:	d055      	beq.n	40767c <__sfvwrite_r+0x2e0>
  4075d0:	4652      	mov	r2, sl
  4075d2:	6921      	ldr	r1, [r4, #16]
  4075d4:	f7fc fe7c 	bl	4042d0 <memcpy>
  4075d8:	89a3      	ldrh	r3, [r4, #12]
  4075da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4075de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4075e2:	81a3      	strh	r3, [r4, #12]
  4075e4:	eb0b 000a 	add.w	r0, fp, sl
  4075e8:	eba8 030a 	sub.w	r3, r8, sl
  4075ec:	f8c4 b010 	str.w	fp, [r4, #16]
  4075f0:	f8c4 8014 	str.w	r8, [r4, #20]
  4075f4:	6020      	str	r0, [r4, #0]
  4075f6:	60a3      	str	r3, [r4, #8]
  4075f8:	46b8      	mov	r8, r7
  4075fa:	46ba      	mov	sl, r7
  4075fc:	46bb      	mov	fp, r7
  4075fe:	e721      	b.n	407444 <__sfvwrite_r+0xa8>
  407600:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  407604:	42b9      	cmp	r1, r7
  407606:	bf28      	it	cs
  407608:	4639      	movcs	r1, r7
  40760a:	464a      	mov	r2, r9
  40760c:	fb91 f1f3 	sdiv	r1, r1, r3
  407610:	9800      	ldr	r0, [sp, #0]
  407612:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407614:	fb03 f301 	mul.w	r3, r3, r1
  407618:	69e1      	ldr	r1, [r4, #28]
  40761a:	47b0      	blx	r6
  40761c:	f1b0 0a00 	subs.w	sl, r0, #0
  407620:	f73f af1b 	bgt.w	40745a <__sfvwrite_r+0xbe>
  407624:	e738      	b.n	407498 <__sfvwrite_r+0xfc>
  407626:	461a      	mov	r2, r3
  407628:	4629      	mov	r1, r5
  40762a:	9301      	str	r3, [sp, #4]
  40762c:	f000 f938 	bl	4078a0 <memmove>
  407630:	6822      	ldr	r2, [r4, #0]
  407632:	9b01      	ldr	r3, [sp, #4]
  407634:	9800      	ldr	r0, [sp, #0]
  407636:	441a      	add	r2, r3
  407638:	6022      	str	r2, [r4, #0]
  40763a:	4621      	mov	r1, r4
  40763c:	f7ff fcce 	bl	406fdc <_fflush_r>
  407640:	9b01      	ldr	r3, [sp, #4]
  407642:	2800      	cmp	r0, #0
  407644:	f47f af28 	bne.w	407498 <__sfvwrite_r+0xfc>
  407648:	461f      	mov	r7, r3
  40764a:	e750      	b.n	4074ee <__sfvwrite_r+0x152>
  40764c:	9800      	ldr	r0, [sp, #0]
  40764e:	f000 fc85 	bl	407f5c <_realloc_r>
  407652:	4683      	mov	fp, r0
  407654:	2800      	cmp	r0, #0
  407656:	d1c5      	bne.n	4075e4 <__sfvwrite_r+0x248>
  407658:	9d00      	ldr	r5, [sp, #0]
  40765a:	6921      	ldr	r1, [r4, #16]
  40765c:	4628      	mov	r0, r5
  40765e:	f7ff fdb7 	bl	4071d0 <_free_r>
  407662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407666:	220c      	movs	r2, #12
  407668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40766c:	602a      	str	r2, [r5, #0]
  40766e:	e715      	b.n	40749c <__sfvwrite_r+0x100>
  407670:	f106 0901 	add.w	r9, r6, #1
  407674:	e722      	b.n	4074bc <__sfvwrite_r+0x120>
  407676:	f04f 30ff 	mov.w	r0, #4294967295
  40767a:	e6bf      	b.n	4073fc <__sfvwrite_r+0x60>
  40767c:	9a00      	ldr	r2, [sp, #0]
  40767e:	230c      	movs	r3, #12
  407680:	6013      	str	r3, [r2, #0]
  407682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407686:	e709      	b.n	40749c <__sfvwrite_r+0x100>
  407688:	7ffffc00 	.word	0x7ffffc00

0040768c <_fwalk_reent>:
  40768c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407690:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407694:	d01f      	beq.n	4076d6 <_fwalk_reent+0x4a>
  407696:	4688      	mov	r8, r1
  407698:	4606      	mov	r6, r0
  40769a:	f04f 0900 	mov.w	r9, #0
  40769e:	687d      	ldr	r5, [r7, #4]
  4076a0:	68bc      	ldr	r4, [r7, #8]
  4076a2:	3d01      	subs	r5, #1
  4076a4:	d411      	bmi.n	4076ca <_fwalk_reent+0x3e>
  4076a6:	89a3      	ldrh	r3, [r4, #12]
  4076a8:	2b01      	cmp	r3, #1
  4076aa:	f105 35ff 	add.w	r5, r5, #4294967295
  4076ae:	d908      	bls.n	4076c2 <_fwalk_reent+0x36>
  4076b0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4076b4:	3301      	adds	r3, #1
  4076b6:	4621      	mov	r1, r4
  4076b8:	4630      	mov	r0, r6
  4076ba:	d002      	beq.n	4076c2 <_fwalk_reent+0x36>
  4076bc:	47c0      	blx	r8
  4076be:	ea49 0900 	orr.w	r9, r9, r0
  4076c2:	1c6b      	adds	r3, r5, #1
  4076c4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4076c8:	d1ed      	bne.n	4076a6 <_fwalk_reent+0x1a>
  4076ca:	683f      	ldr	r7, [r7, #0]
  4076cc:	2f00      	cmp	r7, #0
  4076ce:	d1e6      	bne.n	40769e <_fwalk_reent+0x12>
  4076d0:	4648      	mov	r0, r9
  4076d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4076d6:	46b9      	mov	r9, r7
  4076d8:	4648      	mov	r0, r9
  4076da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4076de:	bf00      	nop

004076e0 <_localeconv_r>:
  4076e0:	4a04      	ldr	r2, [pc, #16]	; (4076f4 <_localeconv_r+0x14>)
  4076e2:	4b05      	ldr	r3, [pc, #20]	; (4076f8 <_localeconv_r+0x18>)
  4076e4:	6812      	ldr	r2, [r2, #0]
  4076e6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4076e8:	2800      	cmp	r0, #0
  4076ea:	bf08      	it	eq
  4076ec:	4618      	moveq	r0, r3
  4076ee:	30f0      	adds	r0, #240	; 0xf0
  4076f0:	4770      	bx	lr
  4076f2:	bf00      	nop
  4076f4:	20400018 	.word	0x20400018
  4076f8:	2040085c 	.word	0x2040085c

004076fc <__retarget_lock_init_recursive>:
  4076fc:	4770      	bx	lr
  4076fe:	bf00      	nop

00407700 <__retarget_lock_close_recursive>:
  407700:	4770      	bx	lr
  407702:	bf00      	nop

00407704 <__retarget_lock_acquire_recursive>:
  407704:	4770      	bx	lr
  407706:	bf00      	nop

00407708 <__retarget_lock_release_recursive>:
  407708:	4770      	bx	lr
  40770a:	bf00      	nop

0040770c <__swhatbuf_r>:
  40770c:	b570      	push	{r4, r5, r6, lr}
  40770e:	460c      	mov	r4, r1
  407710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407714:	2900      	cmp	r1, #0
  407716:	b090      	sub	sp, #64	; 0x40
  407718:	4615      	mov	r5, r2
  40771a:	461e      	mov	r6, r3
  40771c:	db14      	blt.n	407748 <__swhatbuf_r+0x3c>
  40771e:	aa01      	add	r2, sp, #4
  407720:	f000 fff0 	bl	408704 <_fstat_r>
  407724:	2800      	cmp	r0, #0
  407726:	db0f      	blt.n	407748 <__swhatbuf_r+0x3c>
  407728:	9a02      	ldr	r2, [sp, #8]
  40772a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40772e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  407732:	fab2 f282 	clz	r2, r2
  407736:	0952      	lsrs	r2, r2, #5
  407738:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40773c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  407740:	6032      	str	r2, [r6, #0]
  407742:	602b      	str	r3, [r5, #0]
  407744:	b010      	add	sp, #64	; 0x40
  407746:	bd70      	pop	{r4, r5, r6, pc}
  407748:	89a2      	ldrh	r2, [r4, #12]
  40774a:	2300      	movs	r3, #0
  40774c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  407750:	6033      	str	r3, [r6, #0]
  407752:	d004      	beq.n	40775e <__swhatbuf_r+0x52>
  407754:	2240      	movs	r2, #64	; 0x40
  407756:	4618      	mov	r0, r3
  407758:	602a      	str	r2, [r5, #0]
  40775a:	b010      	add	sp, #64	; 0x40
  40775c:	bd70      	pop	{r4, r5, r6, pc}
  40775e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407762:	602b      	str	r3, [r5, #0]
  407764:	b010      	add	sp, #64	; 0x40
  407766:	bd70      	pop	{r4, r5, r6, pc}

00407768 <__smakebuf_r>:
  407768:	898a      	ldrh	r2, [r1, #12]
  40776a:	0792      	lsls	r2, r2, #30
  40776c:	460b      	mov	r3, r1
  40776e:	d506      	bpl.n	40777e <__smakebuf_r+0x16>
  407770:	f101 0243 	add.w	r2, r1, #67	; 0x43
  407774:	2101      	movs	r1, #1
  407776:	601a      	str	r2, [r3, #0]
  407778:	611a      	str	r2, [r3, #16]
  40777a:	6159      	str	r1, [r3, #20]
  40777c:	4770      	bx	lr
  40777e:	b5f0      	push	{r4, r5, r6, r7, lr}
  407780:	b083      	sub	sp, #12
  407782:	ab01      	add	r3, sp, #4
  407784:	466a      	mov	r2, sp
  407786:	460c      	mov	r4, r1
  407788:	4606      	mov	r6, r0
  40778a:	f7ff ffbf 	bl	40770c <__swhatbuf_r>
  40778e:	9900      	ldr	r1, [sp, #0]
  407790:	4605      	mov	r5, r0
  407792:	4630      	mov	r0, r6
  407794:	f7fc faec 	bl	403d70 <_malloc_r>
  407798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40779c:	b1d8      	cbz	r0, 4077d6 <__smakebuf_r+0x6e>
  40779e:	9a01      	ldr	r2, [sp, #4]
  4077a0:	4f15      	ldr	r7, [pc, #84]	; (4077f8 <__smakebuf_r+0x90>)
  4077a2:	9900      	ldr	r1, [sp, #0]
  4077a4:	63f7      	str	r7, [r6, #60]	; 0x3c
  4077a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4077aa:	81a3      	strh	r3, [r4, #12]
  4077ac:	6020      	str	r0, [r4, #0]
  4077ae:	6120      	str	r0, [r4, #16]
  4077b0:	6161      	str	r1, [r4, #20]
  4077b2:	b91a      	cbnz	r2, 4077bc <__smakebuf_r+0x54>
  4077b4:	432b      	orrs	r3, r5
  4077b6:	81a3      	strh	r3, [r4, #12]
  4077b8:	b003      	add	sp, #12
  4077ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4077bc:	4630      	mov	r0, r6
  4077be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4077c2:	f000 ffb3 	bl	40872c <_isatty_r>
  4077c6:	b1a0      	cbz	r0, 4077f2 <__smakebuf_r+0x8a>
  4077c8:	89a3      	ldrh	r3, [r4, #12]
  4077ca:	f023 0303 	bic.w	r3, r3, #3
  4077ce:	f043 0301 	orr.w	r3, r3, #1
  4077d2:	b21b      	sxth	r3, r3
  4077d4:	e7ee      	b.n	4077b4 <__smakebuf_r+0x4c>
  4077d6:	059a      	lsls	r2, r3, #22
  4077d8:	d4ee      	bmi.n	4077b8 <__smakebuf_r+0x50>
  4077da:	f023 0303 	bic.w	r3, r3, #3
  4077de:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4077e2:	f043 0302 	orr.w	r3, r3, #2
  4077e6:	2101      	movs	r1, #1
  4077e8:	81a3      	strh	r3, [r4, #12]
  4077ea:	6022      	str	r2, [r4, #0]
  4077ec:	6122      	str	r2, [r4, #16]
  4077ee:	6161      	str	r1, [r4, #20]
  4077f0:	e7e2      	b.n	4077b8 <__smakebuf_r+0x50>
  4077f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4077f6:	e7dd      	b.n	4077b4 <__smakebuf_r+0x4c>
  4077f8:	00407031 	.word	0x00407031
  4077fc:	00000000 	.word	0x00000000

00407800 <memchr>:
  407800:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407804:	2a10      	cmp	r2, #16
  407806:	db2b      	blt.n	407860 <memchr+0x60>
  407808:	f010 0f07 	tst.w	r0, #7
  40780c:	d008      	beq.n	407820 <memchr+0x20>
  40780e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407812:	3a01      	subs	r2, #1
  407814:	428b      	cmp	r3, r1
  407816:	d02d      	beq.n	407874 <memchr+0x74>
  407818:	f010 0f07 	tst.w	r0, #7
  40781c:	b342      	cbz	r2, 407870 <memchr+0x70>
  40781e:	d1f6      	bne.n	40780e <memchr+0xe>
  407820:	b4f0      	push	{r4, r5, r6, r7}
  407822:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407826:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40782a:	f022 0407 	bic.w	r4, r2, #7
  40782e:	f07f 0700 	mvns.w	r7, #0
  407832:	2300      	movs	r3, #0
  407834:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407838:	3c08      	subs	r4, #8
  40783a:	ea85 0501 	eor.w	r5, r5, r1
  40783e:	ea86 0601 	eor.w	r6, r6, r1
  407842:	fa85 f547 	uadd8	r5, r5, r7
  407846:	faa3 f587 	sel	r5, r3, r7
  40784a:	fa86 f647 	uadd8	r6, r6, r7
  40784e:	faa5 f687 	sel	r6, r5, r7
  407852:	b98e      	cbnz	r6, 407878 <memchr+0x78>
  407854:	d1ee      	bne.n	407834 <memchr+0x34>
  407856:	bcf0      	pop	{r4, r5, r6, r7}
  407858:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40785c:	f002 0207 	and.w	r2, r2, #7
  407860:	b132      	cbz	r2, 407870 <memchr+0x70>
  407862:	f810 3b01 	ldrb.w	r3, [r0], #1
  407866:	3a01      	subs	r2, #1
  407868:	ea83 0301 	eor.w	r3, r3, r1
  40786c:	b113      	cbz	r3, 407874 <memchr+0x74>
  40786e:	d1f8      	bne.n	407862 <memchr+0x62>
  407870:	2000      	movs	r0, #0
  407872:	4770      	bx	lr
  407874:	3801      	subs	r0, #1
  407876:	4770      	bx	lr
  407878:	2d00      	cmp	r5, #0
  40787a:	bf06      	itte	eq
  40787c:	4635      	moveq	r5, r6
  40787e:	3803      	subeq	r0, #3
  407880:	3807      	subne	r0, #7
  407882:	f015 0f01 	tst.w	r5, #1
  407886:	d107      	bne.n	407898 <memchr+0x98>
  407888:	3001      	adds	r0, #1
  40788a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40788e:	bf02      	ittt	eq
  407890:	3001      	addeq	r0, #1
  407892:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407896:	3001      	addeq	r0, #1
  407898:	bcf0      	pop	{r4, r5, r6, r7}
  40789a:	3801      	subs	r0, #1
  40789c:	4770      	bx	lr
  40789e:	bf00      	nop

004078a0 <memmove>:
  4078a0:	4288      	cmp	r0, r1
  4078a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4078a4:	d90d      	bls.n	4078c2 <memmove+0x22>
  4078a6:	188b      	adds	r3, r1, r2
  4078a8:	4298      	cmp	r0, r3
  4078aa:	d20a      	bcs.n	4078c2 <memmove+0x22>
  4078ac:	1884      	adds	r4, r0, r2
  4078ae:	2a00      	cmp	r2, #0
  4078b0:	d051      	beq.n	407956 <memmove+0xb6>
  4078b2:	4622      	mov	r2, r4
  4078b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4078b8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4078bc:	4299      	cmp	r1, r3
  4078be:	d1f9      	bne.n	4078b4 <memmove+0x14>
  4078c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4078c2:	2a0f      	cmp	r2, #15
  4078c4:	d948      	bls.n	407958 <memmove+0xb8>
  4078c6:	ea41 0300 	orr.w	r3, r1, r0
  4078ca:	079b      	lsls	r3, r3, #30
  4078cc:	d146      	bne.n	40795c <memmove+0xbc>
  4078ce:	f100 0410 	add.w	r4, r0, #16
  4078d2:	f101 0310 	add.w	r3, r1, #16
  4078d6:	4615      	mov	r5, r2
  4078d8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4078dc:	f844 6c10 	str.w	r6, [r4, #-16]
  4078e0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4078e4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4078e8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4078ec:	f844 6c08 	str.w	r6, [r4, #-8]
  4078f0:	3d10      	subs	r5, #16
  4078f2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4078f6:	f844 6c04 	str.w	r6, [r4, #-4]
  4078fa:	2d0f      	cmp	r5, #15
  4078fc:	f103 0310 	add.w	r3, r3, #16
  407900:	f104 0410 	add.w	r4, r4, #16
  407904:	d8e8      	bhi.n	4078d8 <memmove+0x38>
  407906:	f1a2 0310 	sub.w	r3, r2, #16
  40790a:	f023 030f 	bic.w	r3, r3, #15
  40790e:	f002 0e0f 	and.w	lr, r2, #15
  407912:	3310      	adds	r3, #16
  407914:	f1be 0f03 	cmp.w	lr, #3
  407918:	4419      	add	r1, r3
  40791a:	4403      	add	r3, r0
  40791c:	d921      	bls.n	407962 <memmove+0xc2>
  40791e:	1f1e      	subs	r6, r3, #4
  407920:	460d      	mov	r5, r1
  407922:	4674      	mov	r4, lr
  407924:	3c04      	subs	r4, #4
  407926:	f855 7b04 	ldr.w	r7, [r5], #4
  40792a:	f846 7f04 	str.w	r7, [r6, #4]!
  40792e:	2c03      	cmp	r4, #3
  407930:	d8f8      	bhi.n	407924 <memmove+0x84>
  407932:	f1ae 0404 	sub.w	r4, lr, #4
  407936:	f024 0403 	bic.w	r4, r4, #3
  40793a:	3404      	adds	r4, #4
  40793c:	4421      	add	r1, r4
  40793e:	4423      	add	r3, r4
  407940:	f002 0203 	and.w	r2, r2, #3
  407944:	b162      	cbz	r2, 407960 <memmove+0xc0>
  407946:	3b01      	subs	r3, #1
  407948:	440a      	add	r2, r1
  40794a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40794e:	f803 4f01 	strb.w	r4, [r3, #1]!
  407952:	428a      	cmp	r2, r1
  407954:	d1f9      	bne.n	40794a <memmove+0xaa>
  407956:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407958:	4603      	mov	r3, r0
  40795a:	e7f3      	b.n	407944 <memmove+0xa4>
  40795c:	4603      	mov	r3, r0
  40795e:	e7f2      	b.n	407946 <memmove+0xa6>
  407960:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407962:	4672      	mov	r2, lr
  407964:	e7ee      	b.n	407944 <memmove+0xa4>
  407966:	bf00      	nop

00407968 <_Balloc>:
  407968:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40796a:	b570      	push	{r4, r5, r6, lr}
  40796c:	4605      	mov	r5, r0
  40796e:	460c      	mov	r4, r1
  407970:	b14b      	cbz	r3, 407986 <_Balloc+0x1e>
  407972:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407976:	b180      	cbz	r0, 40799a <_Balloc+0x32>
  407978:	6802      	ldr	r2, [r0, #0]
  40797a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40797e:	2300      	movs	r3, #0
  407980:	6103      	str	r3, [r0, #16]
  407982:	60c3      	str	r3, [r0, #12]
  407984:	bd70      	pop	{r4, r5, r6, pc}
  407986:	2221      	movs	r2, #33	; 0x21
  407988:	2104      	movs	r1, #4
  40798a:	f000 fd93 	bl	4084b4 <_calloc_r>
  40798e:	64e8      	str	r0, [r5, #76]	; 0x4c
  407990:	4603      	mov	r3, r0
  407992:	2800      	cmp	r0, #0
  407994:	d1ed      	bne.n	407972 <_Balloc+0xa>
  407996:	2000      	movs	r0, #0
  407998:	bd70      	pop	{r4, r5, r6, pc}
  40799a:	2101      	movs	r1, #1
  40799c:	fa01 f604 	lsl.w	r6, r1, r4
  4079a0:	1d72      	adds	r2, r6, #5
  4079a2:	4628      	mov	r0, r5
  4079a4:	0092      	lsls	r2, r2, #2
  4079a6:	f000 fd85 	bl	4084b4 <_calloc_r>
  4079aa:	2800      	cmp	r0, #0
  4079ac:	d0f3      	beq.n	407996 <_Balloc+0x2e>
  4079ae:	6044      	str	r4, [r0, #4]
  4079b0:	6086      	str	r6, [r0, #8]
  4079b2:	e7e4      	b.n	40797e <_Balloc+0x16>

004079b4 <_Bfree>:
  4079b4:	b131      	cbz	r1, 4079c4 <_Bfree+0x10>
  4079b6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4079b8:	684a      	ldr	r2, [r1, #4]
  4079ba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4079be:	6008      	str	r0, [r1, #0]
  4079c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4079c4:	4770      	bx	lr
  4079c6:	bf00      	nop

004079c8 <__multadd>:
  4079c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4079ca:	690c      	ldr	r4, [r1, #16]
  4079cc:	b083      	sub	sp, #12
  4079ce:	460d      	mov	r5, r1
  4079d0:	4606      	mov	r6, r0
  4079d2:	f101 0e14 	add.w	lr, r1, #20
  4079d6:	2700      	movs	r7, #0
  4079d8:	f8de 0000 	ldr.w	r0, [lr]
  4079dc:	b281      	uxth	r1, r0
  4079de:	fb02 3301 	mla	r3, r2, r1, r3
  4079e2:	0c01      	lsrs	r1, r0, #16
  4079e4:	0c18      	lsrs	r0, r3, #16
  4079e6:	fb02 0101 	mla	r1, r2, r1, r0
  4079ea:	b29b      	uxth	r3, r3
  4079ec:	3701      	adds	r7, #1
  4079ee:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4079f2:	42bc      	cmp	r4, r7
  4079f4:	f84e 3b04 	str.w	r3, [lr], #4
  4079f8:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4079fc:	dcec      	bgt.n	4079d8 <__multadd+0x10>
  4079fe:	b13b      	cbz	r3, 407a10 <__multadd+0x48>
  407a00:	68aa      	ldr	r2, [r5, #8]
  407a02:	4294      	cmp	r4, r2
  407a04:	da07      	bge.n	407a16 <__multadd+0x4e>
  407a06:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  407a0a:	3401      	adds	r4, #1
  407a0c:	6153      	str	r3, [r2, #20]
  407a0e:	612c      	str	r4, [r5, #16]
  407a10:	4628      	mov	r0, r5
  407a12:	b003      	add	sp, #12
  407a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407a16:	6869      	ldr	r1, [r5, #4]
  407a18:	9301      	str	r3, [sp, #4]
  407a1a:	3101      	adds	r1, #1
  407a1c:	4630      	mov	r0, r6
  407a1e:	f7ff ffa3 	bl	407968 <_Balloc>
  407a22:	692a      	ldr	r2, [r5, #16]
  407a24:	3202      	adds	r2, #2
  407a26:	f105 010c 	add.w	r1, r5, #12
  407a2a:	4607      	mov	r7, r0
  407a2c:	0092      	lsls	r2, r2, #2
  407a2e:	300c      	adds	r0, #12
  407a30:	f7fc fc4e 	bl	4042d0 <memcpy>
  407a34:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407a36:	6869      	ldr	r1, [r5, #4]
  407a38:	9b01      	ldr	r3, [sp, #4]
  407a3a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407a3e:	6028      	str	r0, [r5, #0]
  407a40:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407a44:	463d      	mov	r5, r7
  407a46:	e7de      	b.n	407a06 <__multadd+0x3e>

00407a48 <__hi0bits>:
  407a48:	0c02      	lsrs	r2, r0, #16
  407a4a:	0412      	lsls	r2, r2, #16
  407a4c:	4603      	mov	r3, r0
  407a4e:	b9b2      	cbnz	r2, 407a7e <__hi0bits+0x36>
  407a50:	0403      	lsls	r3, r0, #16
  407a52:	2010      	movs	r0, #16
  407a54:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407a58:	bf04      	itt	eq
  407a5a:	021b      	lsleq	r3, r3, #8
  407a5c:	3008      	addeq	r0, #8
  407a5e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  407a62:	bf04      	itt	eq
  407a64:	011b      	lsleq	r3, r3, #4
  407a66:	3004      	addeq	r0, #4
  407a68:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407a6c:	bf04      	itt	eq
  407a6e:	009b      	lsleq	r3, r3, #2
  407a70:	3002      	addeq	r0, #2
  407a72:	2b00      	cmp	r3, #0
  407a74:	db02      	blt.n	407a7c <__hi0bits+0x34>
  407a76:	005b      	lsls	r3, r3, #1
  407a78:	d403      	bmi.n	407a82 <__hi0bits+0x3a>
  407a7a:	2020      	movs	r0, #32
  407a7c:	4770      	bx	lr
  407a7e:	2000      	movs	r0, #0
  407a80:	e7e8      	b.n	407a54 <__hi0bits+0xc>
  407a82:	3001      	adds	r0, #1
  407a84:	4770      	bx	lr
  407a86:	bf00      	nop

00407a88 <__lo0bits>:
  407a88:	6803      	ldr	r3, [r0, #0]
  407a8a:	f013 0207 	ands.w	r2, r3, #7
  407a8e:	4601      	mov	r1, r0
  407a90:	d007      	beq.n	407aa2 <__lo0bits+0x1a>
  407a92:	07da      	lsls	r2, r3, #31
  407a94:	d421      	bmi.n	407ada <__lo0bits+0x52>
  407a96:	0798      	lsls	r0, r3, #30
  407a98:	d421      	bmi.n	407ade <__lo0bits+0x56>
  407a9a:	089b      	lsrs	r3, r3, #2
  407a9c:	600b      	str	r3, [r1, #0]
  407a9e:	2002      	movs	r0, #2
  407aa0:	4770      	bx	lr
  407aa2:	b298      	uxth	r0, r3
  407aa4:	b198      	cbz	r0, 407ace <__lo0bits+0x46>
  407aa6:	4610      	mov	r0, r2
  407aa8:	f013 0fff 	tst.w	r3, #255	; 0xff
  407aac:	bf04      	itt	eq
  407aae:	0a1b      	lsreq	r3, r3, #8
  407ab0:	3008      	addeq	r0, #8
  407ab2:	071a      	lsls	r2, r3, #28
  407ab4:	bf04      	itt	eq
  407ab6:	091b      	lsreq	r3, r3, #4
  407ab8:	3004      	addeq	r0, #4
  407aba:	079a      	lsls	r2, r3, #30
  407abc:	bf04      	itt	eq
  407abe:	089b      	lsreq	r3, r3, #2
  407ac0:	3002      	addeq	r0, #2
  407ac2:	07da      	lsls	r2, r3, #31
  407ac4:	d407      	bmi.n	407ad6 <__lo0bits+0x4e>
  407ac6:	085b      	lsrs	r3, r3, #1
  407ac8:	d104      	bne.n	407ad4 <__lo0bits+0x4c>
  407aca:	2020      	movs	r0, #32
  407acc:	4770      	bx	lr
  407ace:	0c1b      	lsrs	r3, r3, #16
  407ad0:	2010      	movs	r0, #16
  407ad2:	e7e9      	b.n	407aa8 <__lo0bits+0x20>
  407ad4:	3001      	adds	r0, #1
  407ad6:	600b      	str	r3, [r1, #0]
  407ad8:	4770      	bx	lr
  407ada:	2000      	movs	r0, #0
  407adc:	4770      	bx	lr
  407ade:	085b      	lsrs	r3, r3, #1
  407ae0:	600b      	str	r3, [r1, #0]
  407ae2:	2001      	movs	r0, #1
  407ae4:	4770      	bx	lr
  407ae6:	bf00      	nop

00407ae8 <__i2b>:
  407ae8:	b510      	push	{r4, lr}
  407aea:	460c      	mov	r4, r1
  407aec:	2101      	movs	r1, #1
  407aee:	f7ff ff3b 	bl	407968 <_Balloc>
  407af2:	2201      	movs	r2, #1
  407af4:	6144      	str	r4, [r0, #20]
  407af6:	6102      	str	r2, [r0, #16]
  407af8:	bd10      	pop	{r4, pc}
  407afa:	bf00      	nop

00407afc <__multiply>:
  407afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407b00:	690c      	ldr	r4, [r1, #16]
  407b02:	6915      	ldr	r5, [r2, #16]
  407b04:	42ac      	cmp	r4, r5
  407b06:	b083      	sub	sp, #12
  407b08:	468b      	mov	fp, r1
  407b0a:	4616      	mov	r6, r2
  407b0c:	da04      	bge.n	407b18 <__multiply+0x1c>
  407b0e:	4622      	mov	r2, r4
  407b10:	46b3      	mov	fp, r6
  407b12:	462c      	mov	r4, r5
  407b14:	460e      	mov	r6, r1
  407b16:	4615      	mov	r5, r2
  407b18:	f8db 3008 	ldr.w	r3, [fp, #8]
  407b1c:	f8db 1004 	ldr.w	r1, [fp, #4]
  407b20:	eb04 0805 	add.w	r8, r4, r5
  407b24:	4598      	cmp	r8, r3
  407b26:	bfc8      	it	gt
  407b28:	3101      	addgt	r1, #1
  407b2a:	f7ff ff1d 	bl	407968 <_Balloc>
  407b2e:	f100 0914 	add.w	r9, r0, #20
  407b32:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  407b36:	45d1      	cmp	r9, sl
  407b38:	9000      	str	r0, [sp, #0]
  407b3a:	d205      	bcs.n	407b48 <__multiply+0x4c>
  407b3c:	464b      	mov	r3, r9
  407b3e:	2100      	movs	r1, #0
  407b40:	f843 1b04 	str.w	r1, [r3], #4
  407b44:	459a      	cmp	sl, r3
  407b46:	d8fb      	bhi.n	407b40 <__multiply+0x44>
  407b48:	f106 0c14 	add.w	ip, r6, #20
  407b4c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  407b50:	f10b 0b14 	add.w	fp, fp, #20
  407b54:	459c      	cmp	ip, r3
  407b56:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407b5a:	d24c      	bcs.n	407bf6 <__multiply+0xfa>
  407b5c:	f8cd a004 	str.w	sl, [sp, #4]
  407b60:	469a      	mov	sl, r3
  407b62:	f8dc 5000 	ldr.w	r5, [ip]
  407b66:	b2af      	uxth	r7, r5
  407b68:	b1ef      	cbz	r7, 407ba6 <__multiply+0xaa>
  407b6a:	2100      	movs	r1, #0
  407b6c:	464d      	mov	r5, r9
  407b6e:	465e      	mov	r6, fp
  407b70:	460c      	mov	r4, r1
  407b72:	f856 2b04 	ldr.w	r2, [r6], #4
  407b76:	6828      	ldr	r0, [r5, #0]
  407b78:	b293      	uxth	r3, r2
  407b7a:	b281      	uxth	r1, r0
  407b7c:	fb07 1303 	mla	r3, r7, r3, r1
  407b80:	0c12      	lsrs	r2, r2, #16
  407b82:	0c01      	lsrs	r1, r0, #16
  407b84:	4423      	add	r3, r4
  407b86:	fb07 1102 	mla	r1, r7, r2, r1
  407b8a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  407b8e:	b29b      	uxth	r3, r3
  407b90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407b94:	45b6      	cmp	lr, r6
  407b96:	f845 3b04 	str.w	r3, [r5], #4
  407b9a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  407b9e:	d8e8      	bhi.n	407b72 <__multiply+0x76>
  407ba0:	602c      	str	r4, [r5, #0]
  407ba2:	f8dc 5000 	ldr.w	r5, [ip]
  407ba6:	0c2d      	lsrs	r5, r5, #16
  407ba8:	d01d      	beq.n	407be6 <__multiply+0xea>
  407baa:	f8d9 3000 	ldr.w	r3, [r9]
  407bae:	4648      	mov	r0, r9
  407bb0:	461c      	mov	r4, r3
  407bb2:	4659      	mov	r1, fp
  407bb4:	2200      	movs	r2, #0
  407bb6:	880e      	ldrh	r6, [r1, #0]
  407bb8:	0c24      	lsrs	r4, r4, #16
  407bba:	fb05 4406 	mla	r4, r5, r6, r4
  407bbe:	4422      	add	r2, r4
  407bc0:	b29b      	uxth	r3, r3
  407bc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407bc6:	f840 3b04 	str.w	r3, [r0], #4
  407bca:	f851 3b04 	ldr.w	r3, [r1], #4
  407bce:	6804      	ldr	r4, [r0, #0]
  407bd0:	0c1b      	lsrs	r3, r3, #16
  407bd2:	b2a6      	uxth	r6, r4
  407bd4:	fb05 6303 	mla	r3, r5, r3, r6
  407bd8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407bdc:	458e      	cmp	lr, r1
  407bde:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407be2:	d8e8      	bhi.n	407bb6 <__multiply+0xba>
  407be4:	6003      	str	r3, [r0, #0]
  407be6:	f10c 0c04 	add.w	ip, ip, #4
  407bea:	45e2      	cmp	sl, ip
  407bec:	f109 0904 	add.w	r9, r9, #4
  407bf0:	d8b7      	bhi.n	407b62 <__multiply+0x66>
  407bf2:	f8dd a004 	ldr.w	sl, [sp, #4]
  407bf6:	f1b8 0f00 	cmp.w	r8, #0
  407bfa:	dd0b      	ble.n	407c14 <__multiply+0x118>
  407bfc:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407c00:	f1aa 0a04 	sub.w	sl, sl, #4
  407c04:	b11b      	cbz	r3, 407c0e <__multiply+0x112>
  407c06:	e005      	b.n	407c14 <__multiply+0x118>
  407c08:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407c0c:	b913      	cbnz	r3, 407c14 <__multiply+0x118>
  407c0e:	f1b8 0801 	subs.w	r8, r8, #1
  407c12:	d1f9      	bne.n	407c08 <__multiply+0x10c>
  407c14:	9800      	ldr	r0, [sp, #0]
  407c16:	f8c0 8010 	str.w	r8, [r0, #16]
  407c1a:	b003      	add	sp, #12
  407c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407c20 <__pow5mult>:
  407c20:	f012 0303 	ands.w	r3, r2, #3
  407c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c28:	4614      	mov	r4, r2
  407c2a:	4607      	mov	r7, r0
  407c2c:	d12e      	bne.n	407c8c <__pow5mult+0x6c>
  407c2e:	460d      	mov	r5, r1
  407c30:	10a4      	asrs	r4, r4, #2
  407c32:	d01c      	beq.n	407c6e <__pow5mult+0x4e>
  407c34:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  407c36:	b396      	cbz	r6, 407c9e <__pow5mult+0x7e>
  407c38:	07e3      	lsls	r3, r4, #31
  407c3a:	f04f 0800 	mov.w	r8, #0
  407c3e:	d406      	bmi.n	407c4e <__pow5mult+0x2e>
  407c40:	1064      	asrs	r4, r4, #1
  407c42:	d014      	beq.n	407c6e <__pow5mult+0x4e>
  407c44:	6830      	ldr	r0, [r6, #0]
  407c46:	b1a8      	cbz	r0, 407c74 <__pow5mult+0x54>
  407c48:	4606      	mov	r6, r0
  407c4a:	07e3      	lsls	r3, r4, #31
  407c4c:	d5f8      	bpl.n	407c40 <__pow5mult+0x20>
  407c4e:	4632      	mov	r2, r6
  407c50:	4629      	mov	r1, r5
  407c52:	4638      	mov	r0, r7
  407c54:	f7ff ff52 	bl	407afc <__multiply>
  407c58:	b1b5      	cbz	r5, 407c88 <__pow5mult+0x68>
  407c5a:	686a      	ldr	r2, [r5, #4]
  407c5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407c5e:	1064      	asrs	r4, r4, #1
  407c60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407c64:	6029      	str	r1, [r5, #0]
  407c66:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407c6a:	4605      	mov	r5, r0
  407c6c:	d1ea      	bne.n	407c44 <__pow5mult+0x24>
  407c6e:	4628      	mov	r0, r5
  407c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c74:	4632      	mov	r2, r6
  407c76:	4631      	mov	r1, r6
  407c78:	4638      	mov	r0, r7
  407c7a:	f7ff ff3f 	bl	407afc <__multiply>
  407c7e:	6030      	str	r0, [r6, #0]
  407c80:	f8c0 8000 	str.w	r8, [r0]
  407c84:	4606      	mov	r6, r0
  407c86:	e7e0      	b.n	407c4a <__pow5mult+0x2a>
  407c88:	4605      	mov	r5, r0
  407c8a:	e7d9      	b.n	407c40 <__pow5mult+0x20>
  407c8c:	1e5a      	subs	r2, r3, #1
  407c8e:	4d0b      	ldr	r5, [pc, #44]	; (407cbc <__pow5mult+0x9c>)
  407c90:	2300      	movs	r3, #0
  407c92:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407c96:	f7ff fe97 	bl	4079c8 <__multadd>
  407c9a:	4605      	mov	r5, r0
  407c9c:	e7c8      	b.n	407c30 <__pow5mult+0x10>
  407c9e:	2101      	movs	r1, #1
  407ca0:	4638      	mov	r0, r7
  407ca2:	f7ff fe61 	bl	407968 <_Balloc>
  407ca6:	f240 2171 	movw	r1, #625	; 0x271
  407caa:	2201      	movs	r2, #1
  407cac:	2300      	movs	r3, #0
  407cae:	6141      	str	r1, [r0, #20]
  407cb0:	6102      	str	r2, [r0, #16]
  407cb2:	4606      	mov	r6, r0
  407cb4:	64b8      	str	r0, [r7, #72]	; 0x48
  407cb6:	6003      	str	r3, [r0, #0]
  407cb8:	e7be      	b.n	407c38 <__pow5mult+0x18>
  407cba:	bf00      	nop
  407cbc:	00409828 	.word	0x00409828

00407cc0 <__lshift>:
  407cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407cc4:	4691      	mov	r9, r2
  407cc6:	690a      	ldr	r2, [r1, #16]
  407cc8:	688b      	ldr	r3, [r1, #8]
  407cca:	ea4f 1469 	mov.w	r4, r9, asr #5
  407cce:	eb04 0802 	add.w	r8, r4, r2
  407cd2:	f108 0501 	add.w	r5, r8, #1
  407cd6:	429d      	cmp	r5, r3
  407cd8:	460e      	mov	r6, r1
  407cda:	4607      	mov	r7, r0
  407cdc:	6849      	ldr	r1, [r1, #4]
  407cde:	dd04      	ble.n	407cea <__lshift+0x2a>
  407ce0:	005b      	lsls	r3, r3, #1
  407ce2:	429d      	cmp	r5, r3
  407ce4:	f101 0101 	add.w	r1, r1, #1
  407ce8:	dcfa      	bgt.n	407ce0 <__lshift+0x20>
  407cea:	4638      	mov	r0, r7
  407cec:	f7ff fe3c 	bl	407968 <_Balloc>
  407cf0:	2c00      	cmp	r4, #0
  407cf2:	f100 0314 	add.w	r3, r0, #20
  407cf6:	dd06      	ble.n	407d06 <__lshift+0x46>
  407cf8:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407cfc:	2100      	movs	r1, #0
  407cfe:	f843 1b04 	str.w	r1, [r3], #4
  407d02:	429a      	cmp	r2, r3
  407d04:	d1fb      	bne.n	407cfe <__lshift+0x3e>
  407d06:	6934      	ldr	r4, [r6, #16]
  407d08:	f106 0114 	add.w	r1, r6, #20
  407d0c:	f019 091f 	ands.w	r9, r9, #31
  407d10:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407d14:	d01d      	beq.n	407d52 <__lshift+0x92>
  407d16:	f1c9 0c20 	rsb	ip, r9, #32
  407d1a:	2200      	movs	r2, #0
  407d1c:	680c      	ldr	r4, [r1, #0]
  407d1e:	fa04 f409 	lsl.w	r4, r4, r9
  407d22:	4314      	orrs	r4, r2
  407d24:	f843 4b04 	str.w	r4, [r3], #4
  407d28:	f851 2b04 	ldr.w	r2, [r1], #4
  407d2c:	458e      	cmp	lr, r1
  407d2e:	fa22 f20c 	lsr.w	r2, r2, ip
  407d32:	d8f3      	bhi.n	407d1c <__lshift+0x5c>
  407d34:	601a      	str	r2, [r3, #0]
  407d36:	b10a      	cbz	r2, 407d3c <__lshift+0x7c>
  407d38:	f108 0502 	add.w	r5, r8, #2
  407d3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407d3e:	6872      	ldr	r2, [r6, #4]
  407d40:	3d01      	subs	r5, #1
  407d42:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407d46:	6105      	str	r5, [r0, #16]
  407d48:	6031      	str	r1, [r6, #0]
  407d4a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407d4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407d52:	3b04      	subs	r3, #4
  407d54:	f851 2b04 	ldr.w	r2, [r1], #4
  407d58:	f843 2f04 	str.w	r2, [r3, #4]!
  407d5c:	458e      	cmp	lr, r1
  407d5e:	d8f9      	bhi.n	407d54 <__lshift+0x94>
  407d60:	e7ec      	b.n	407d3c <__lshift+0x7c>
  407d62:	bf00      	nop

00407d64 <__mcmp>:
  407d64:	b430      	push	{r4, r5}
  407d66:	690b      	ldr	r3, [r1, #16]
  407d68:	4605      	mov	r5, r0
  407d6a:	6900      	ldr	r0, [r0, #16]
  407d6c:	1ac0      	subs	r0, r0, r3
  407d6e:	d10f      	bne.n	407d90 <__mcmp+0x2c>
  407d70:	009b      	lsls	r3, r3, #2
  407d72:	3514      	adds	r5, #20
  407d74:	3114      	adds	r1, #20
  407d76:	4419      	add	r1, r3
  407d78:	442b      	add	r3, r5
  407d7a:	e001      	b.n	407d80 <__mcmp+0x1c>
  407d7c:	429d      	cmp	r5, r3
  407d7e:	d207      	bcs.n	407d90 <__mcmp+0x2c>
  407d80:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407d84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407d88:	4294      	cmp	r4, r2
  407d8a:	d0f7      	beq.n	407d7c <__mcmp+0x18>
  407d8c:	d302      	bcc.n	407d94 <__mcmp+0x30>
  407d8e:	2001      	movs	r0, #1
  407d90:	bc30      	pop	{r4, r5}
  407d92:	4770      	bx	lr
  407d94:	f04f 30ff 	mov.w	r0, #4294967295
  407d98:	e7fa      	b.n	407d90 <__mcmp+0x2c>
  407d9a:	bf00      	nop

00407d9c <__mdiff>:
  407d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407da0:	690f      	ldr	r7, [r1, #16]
  407da2:	460e      	mov	r6, r1
  407da4:	6911      	ldr	r1, [r2, #16]
  407da6:	1a7f      	subs	r7, r7, r1
  407da8:	2f00      	cmp	r7, #0
  407daa:	4690      	mov	r8, r2
  407dac:	d117      	bne.n	407dde <__mdiff+0x42>
  407dae:	0089      	lsls	r1, r1, #2
  407db0:	f106 0514 	add.w	r5, r6, #20
  407db4:	f102 0e14 	add.w	lr, r2, #20
  407db8:	186b      	adds	r3, r5, r1
  407dba:	4471      	add	r1, lr
  407dbc:	e001      	b.n	407dc2 <__mdiff+0x26>
  407dbe:	429d      	cmp	r5, r3
  407dc0:	d25c      	bcs.n	407e7c <__mdiff+0xe0>
  407dc2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407dc6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407dca:	42a2      	cmp	r2, r4
  407dcc:	d0f7      	beq.n	407dbe <__mdiff+0x22>
  407dce:	d25e      	bcs.n	407e8e <__mdiff+0xf2>
  407dd0:	4633      	mov	r3, r6
  407dd2:	462c      	mov	r4, r5
  407dd4:	4646      	mov	r6, r8
  407dd6:	4675      	mov	r5, lr
  407dd8:	4698      	mov	r8, r3
  407dda:	2701      	movs	r7, #1
  407ddc:	e005      	b.n	407dea <__mdiff+0x4e>
  407dde:	db58      	blt.n	407e92 <__mdiff+0xf6>
  407de0:	f106 0514 	add.w	r5, r6, #20
  407de4:	f108 0414 	add.w	r4, r8, #20
  407de8:	2700      	movs	r7, #0
  407dea:	6871      	ldr	r1, [r6, #4]
  407dec:	f7ff fdbc 	bl	407968 <_Balloc>
  407df0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407df4:	6936      	ldr	r6, [r6, #16]
  407df6:	60c7      	str	r7, [r0, #12]
  407df8:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407dfc:	46a6      	mov	lr, r4
  407dfe:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407e02:	f100 0414 	add.w	r4, r0, #20
  407e06:	2300      	movs	r3, #0
  407e08:	f85e 1b04 	ldr.w	r1, [lr], #4
  407e0c:	f855 8b04 	ldr.w	r8, [r5], #4
  407e10:	b28a      	uxth	r2, r1
  407e12:	fa13 f388 	uxtah	r3, r3, r8
  407e16:	0c09      	lsrs	r1, r1, #16
  407e18:	1a9a      	subs	r2, r3, r2
  407e1a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407e1e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407e22:	b292      	uxth	r2, r2
  407e24:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407e28:	45f4      	cmp	ip, lr
  407e2a:	f844 2b04 	str.w	r2, [r4], #4
  407e2e:	ea4f 4323 	mov.w	r3, r3, asr #16
  407e32:	d8e9      	bhi.n	407e08 <__mdiff+0x6c>
  407e34:	42af      	cmp	r7, r5
  407e36:	d917      	bls.n	407e68 <__mdiff+0xcc>
  407e38:	46a4      	mov	ip, r4
  407e3a:	46ae      	mov	lr, r5
  407e3c:	f85e 2b04 	ldr.w	r2, [lr], #4
  407e40:	fa13 f382 	uxtah	r3, r3, r2
  407e44:	1419      	asrs	r1, r3, #16
  407e46:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407e4a:	b29b      	uxth	r3, r3
  407e4c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407e50:	4577      	cmp	r7, lr
  407e52:	f84c 2b04 	str.w	r2, [ip], #4
  407e56:	ea4f 4321 	mov.w	r3, r1, asr #16
  407e5a:	d8ef      	bhi.n	407e3c <__mdiff+0xa0>
  407e5c:	43ed      	mvns	r5, r5
  407e5e:	442f      	add	r7, r5
  407e60:	f027 0703 	bic.w	r7, r7, #3
  407e64:	3704      	adds	r7, #4
  407e66:	443c      	add	r4, r7
  407e68:	3c04      	subs	r4, #4
  407e6a:	b922      	cbnz	r2, 407e76 <__mdiff+0xda>
  407e6c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407e70:	3e01      	subs	r6, #1
  407e72:	2b00      	cmp	r3, #0
  407e74:	d0fa      	beq.n	407e6c <__mdiff+0xd0>
  407e76:	6106      	str	r6, [r0, #16]
  407e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e7c:	2100      	movs	r1, #0
  407e7e:	f7ff fd73 	bl	407968 <_Balloc>
  407e82:	2201      	movs	r2, #1
  407e84:	2300      	movs	r3, #0
  407e86:	6102      	str	r2, [r0, #16]
  407e88:	6143      	str	r3, [r0, #20]
  407e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e8e:	4674      	mov	r4, lr
  407e90:	e7ab      	b.n	407dea <__mdiff+0x4e>
  407e92:	4633      	mov	r3, r6
  407e94:	f106 0414 	add.w	r4, r6, #20
  407e98:	f102 0514 	add.w	r5, r2, #20
  407e9c:	4616      	mov	r6, r2
  407e9e:	2701      	movs	r7, #1
  407ea0:	4698      	mov	r8, r3
  407ea2:	e7a2      	b.n	407dea <__mdiff+0x4e>

00407ea4 <__d2b>:
  407ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407ea8:	b082      	sub	sp, #8
  407eaa:	2101      	movs	r1, #1
  407eac:	461c      	mov	r4, r3
  407eae:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407eb2:	4615      	mov	r5, r2
  407eb4:	9e08      	ldr	r6, [sp, #32]
  407eb6:	f7ff fd57 	bl	407968 <_Balloc>
  407eba:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407ebe:	4680      	mov	r8, r0
  407ec0:	b10f      	cbz	r7, 407ec6 <__d2b+0x22>
  407ec2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407ec6:	9401      	str	r4, [sp, #4]
  407ec8:	b31d      	cbz	r5, 407f12 <__d2b+0x6e>
  407eca:	a802      	add	r0, sp, #8
  407ecc:	f840 5d08 	str.w	r5, [r0, #-8]!
  407ed0:	f7ff fdda 	bl	407a88 <__lo0bits>
  407ed4:	2800      	cmp	r0, #0
  407ed6:	d134      	bne.n	407f42 <__d2b+0x9e>
  407ed8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407edc:	f8c8 2014 	str.w	r2, [r8, #20]
  407ee0:	2b00      	cmp	r3, #0
  407ee2:	bf0c      	ite	eq
  407ee4:	2101      	moveq	r1, #1
  407ee6:	2102      	movne	r1, #2
  407ee8:	f8c8 3018 	str.w	r3, [r8, #24]
  407eec:	f8c8 1010 	str.w	r1, [r8, #16]
  407ef0:	b9df      	cbnz	r7, 407f2a <__d2b+0x86>
  407ef2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407ef6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407efa:	6030      	str	r0, [r6, #0]
  407efc:	6918      	ldr	r0, [r3, #16]
  407efe:	f7ff fda3 	bl	407a48 <__hi0bits>
  407f02:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407f04:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407f08:	6018      	str	r0, [r3, #0]
  407f0a:	4640      	mov	r0, r8
  407f0c:	b002      	add	sp, #8
  407f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407f12:	a801      	add	r0, sp, #4
  407f14:	f7ff fdb8 	bl	407a88 <__lo0bits>
  407f18:	9b01      	ldr	r3, [sp, #4]
  407f1a:	f8c8 3014 	str.w	r3, [r8, #20]
  407f1e:	2101      	movs	r1, #1
  407f20:	3020      	adds	r0, #32
  407f22:	f8c8 1010 	str.w	r1, [r8, #16]
  407f26:	2f00      	cmp	r7, #0
  407f28:	d0e3      	beq.n	407ef2 <__d2b+0x4e>
  407f2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407f2c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407f30:	4407      	add	r7, r0
  407f32:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407f36:	6037      	str	r7, [r6, #0]
  407f38:	6018      	str	r0, [r3, #0]
  407f3a:	4640      	mov	r0, r8
  407f3c:	b002      	add	sp, #8
  407f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407f42:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407f46:	f1c0 0220 	rsb	r2, r0, #32
  407f4a:	fa03 f202 	lsl.w	r2, r3, r2
  407f4e:	430a      	orrs	r2, r1
  407f50:	40c3      	lsrs	r3, r0
  407f52:	9301      	str	r3, [sp, #4]
  407f54:	f8c8 2014 	str.w	r2, [r8, #20]
  407f58:	e7c2      	b.n	407ee0 <__d2b+0x3c>
  407f5a:	bf00      	nop

00407f5c <_realloc_r>:
  407f5c:	2900      	cmp	r1, #0
  407f5e:	f000 8095 	beq.w	40808c <_realloc_r+0x130>
  407f62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407f66:	460d      	mov	r5, r1
  407f68:	4616      	mov	r6, r2
  407f6a:	b083      	sub	sp, #12
  407f6c:	4680      	mov	r8, r0
  407f6e:	f106 070b 	add.w	r7, r6, #11
  407f72:	f7fc fa95 	bl	4044a0 <__malloc_lock>
  407f76:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407f7a:	2f16      	cmp	r7, #22
  407f7c:	f02e 0403 	bic.w	r4, lr, #3
  407f80:	f1a5 0908 	sub.w	r9, r5, #8
  407f84:	d83c      	bhi.n	408000 <_realloc_r+0xa4>
  407f86:	2210      	movs	r2, #16
  407f88:	4617      	mov	r7, r2
  407f8a:	42be      	cmp	r6, r7
  407f8c:	d83d      	bhi.n	40800a <_realloc_r+0xae>
  407f8e:	4294      	cmp	r4, r2
  407f90:	da43      	bge.n	40801a <_realloc_r+0xbe>
  407f92:	4bc4      	ldr	r3, [pc, #784]	; (4082a4 <_realloc_r+0x348>)
  407f94:	6899      	ldr	r1, [r3, #8]
  407f96:	eb09 0004 	add.w	r0, r9, r4
  407f9a:	4288      	cmp	r0, r1
  407f9c:	f000 80b4 	beq.w	408108 <_realloc_r+0x1ac>
  407fa0:	6843      	ldr	r3, [r0, #4]
  407fa2:	f023 0101 	bic.w	r1, r3, #1
  407fa6:	4401      	add	r1, r0
  407fa8:	6849      	ldr	r1, [r1, #4]
  407faa:	07c9      	lsls	r1, r1, #31
  407fac:	d54c      	bpl.n	408048 <_realloc_r+0xec>
  407fae:	f01e 0f01 	tst.w	lr, #1
  407fb2:	f000 809b 	beq.w	4080ec <_realloc_r+0x190>
  407fb6:	4631      	mov	r1, r6
  407fb8:	4640      	mov	r0, r8
  407fba:	f7fb fed9 	bl	403d70 <_malloc_r>
  407fbe:	4606      	mov	r6, r0
  407fc0:	2800      	cmp	r0, #0
  407fc2:	d03a      	beq.n	40803a <_realloc_r+0xde>
  407fc4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407fc8:	f023 0301 	bic.w	r3, r3, #1
  407fcc:	444b      	add	r3, r9
  407fce:	f1a0 0208 	sub.w	r2, r0, #8
  407fd2:	429a      	cmp	r2, r3
  407fd4:	f000 8121 	beq.w	40821a <_realloc_r+0x2be>
  407fd8:	1f22      	subs	r2, r4, #4
  407fda:	2a24      	cmp	r2, #36	; 0x24
  407fdc:	f200 8107 	bhi.w	4081ee <_realloc_r+0x292>
  407fe0:	2a13      	cmp	r2, #19
  407fe2:	f200 80db 	bhi.w	40819c <_realloc_r+0x240>
  407fe6:	4603      	mov	r3, r0
  407fe8:	462a      	mov	r2, r5
  407fea:	6811      	ldr	r1, [r2, #0]
  407fec:	6019      	str	r1, [r3, #0]
  407fee:	6851      	ldr	r1, [r2, #4]
  407ff0:	6059      	str	r1, [r3, #4]
  407ff2:	6892      	ldr	r2, [r2, #8]
  407ff4:	609a      	str	r2, [r3, #8]
  407ff6:	4629      	mov	r1, r5
  407ff8:	4640      	mov	r0, r8
  407ffa:	f7ff f8e9 	bl	4071d0 <_free_r>
  407ffe:	e01c      	b.n	40803a <_realloc_r+0xde>
  408000:	f027 0707 	bic.w	r7, r7, #7
  408004:	2f00      	cmp	r7, #0
  408006:	463a      	mov	r2, r7
  408008:	dabf      	bge.n	407f8a <_realloc_r+0x2e>
  40800a:	2600      	movs	r6, #0
  40800c:	230c      	movs	r3, #12
  40800e:	4630      	mov	r0, r6
  408010:	f8c8 3000 	str.w	r3, [r8]
  408014:	b003      	add	sp, #12
  408016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40801a:	462e      	mov	r6, r5
  40801c:	1be3      	subs	r3, r4, r7
  40801e:	2b0f      	cmp	r3, #15
  408020:	d81e      	bhi.n	408060 <_realloc_r+0x104>
  408022:	f8d9 3004 	ldr.w	r3, [r9, #4]
  408026:	f003 0301 	and.w	r3, r3, #1
  40802a:	4323      	orrs	r3, r4
  40802c:	444c      	add	r4, r9
  40802e:	f8c9 3004 	str.w	r3, [r9, #4]
  408032:	6863      	ldr	r3, [r4, #4]
  408034:	f043 0301 	orr.w	r3, r3, #1
  408038:	6063      	str	r3, [r4, #4]
  40803a:	4640      	mov	r0, r8
  40803c:	f7fc fa36 	bl	4044ac <__malloc_unlock>
  408040:	4630      	mov	r0, r6
  408042:	b003      	add	sp, #12
  408044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408048:	f023 0303 	bic.w	r3, r3, #3
  40804c:	18e1      	adds	r1, r4, r3
  40804e:	4291      	cmp	r1, r2
  408050:	db1f      	blt.n	408092 <_realloc_r+0x136>
  408052:	68c3      	ldr	r3, [r0, #12]
  408054:	6882      	ldr	r2, [r0, #8]
  408056:	462e      	mov	r6, r5
  408058:	60d3      	str	r3, [r2, #12]
  40805a:	460c      	mov	r4, r1
  40805c:	609a      	str	r2, [r3, #8]
  40805e:	e7dd      	b.n	40801c <_realloc_r+0xc0>
  408060:	f8d9 2004 	ldr.w	r2, [r9, #4]
  408064:	eb09 0107 	add.w	r1, r9, r7
  408068:	f002 0201 	and.w	r2, r2, #1
  40806c:	444c      	add	r4, r9
  40806e:	f043 0301 	orr.w	r3, r3, #1
  408072:	4317      	orrs	r7, r2
  408074:	f8c9 7004 	str.w	r7, [r9, #4]
  408078:	604b      	str	r3, [r1, #4]
  40807a:	6863      	ldr	r3, [r4, #4]
  40807c:	f043 0301 	orr.w	r3, r3, #1
  408080:	3108      	adds	r1, #8
  408082:	6063      	str	r3, [r4, #4]
  408084:	4640      	mov	r0, r8
  408086:	f7ff f8a3 	bl	4071d0 <_free_r>
  40808a:	e7d6      	b.n	40803a <_realloc_r+0xde>
  40808c:	4611      	mov	r1, r2
  40808e:	f7fb be6f 	b.w	403d70 <_malloc_r>
  408092:	f01e 0f01 	tst.w	lr, #1
  408096:	d18e      	bne.n	407fb6 <_realloc_r+0x5a>
  408098:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40809c:	eba9 0a01 	sub.w	sl, r9, r1
  4080a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4080a4:	f021 0103 	bic.w	r1, r1, #3
  4080a8:	440b      	add	r3, r1
  4080aa:	4423      	add	r3, r4
  4080ac:	4293      	cmp	r3, r2
  4080ae:	db25      	blt.n	4080fc <_realloc_r+0x1a0>
  4080b0:	68c2      	ldr	r2, [r0, #12]
  4080b2:	6881      	ldr	r1, [r0, #8]
  4080b4:	4656      	mov	r6, sl
  4080b6:	60ca      	str	r2, [r1, #12]
  4080b8:	6091      	str	r1, [r2, #8]
  4080ba:	f8da 100c 	ldr.w	r1, [sl, #12]
  4080be:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4080c2:	1f22      	subs	r2, r4, #4
  4080c4:	2a24      	cmp	r2, #36	; 0x24
  4080c6:	60c1      	str	r1, [r0, #12]
  4080c8:	6088      	str	r0, [r1, #8]
  4080ca:	f200 8094 	bhi.w	4081f6 <_realloc_r+0x29a>
  4080ce:	2a13      	cmp	r2, #19
  4080d0:	d96f      	bls.n	4081b2 <_realloc_r+0x256>
  4080d2:	6829      	ldr	r1, [r5, #0]
  4080d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4080d8:	6869      	ldr	r1, [r5, #4]
  4080da:	f8ca 100c 	str.w	r1, [sl, #12]
  4080de:	2a1b      	cmp	r2, #27
  4080e0:	f200 80a2 	bhi.w	408228 <_realloc_r+0x2cc>
  4080e4:	3508      	adds	r5, #8
  4080e6:	f10a 0210 	add.w	r2, sl, #16
  4080ea:	e063      	b.n	4081b4 <_realloc_r+0x258>
  4080ec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4080f0:	eba9 0a03 	sub.w	sl, r9, r3
  4080f4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4080f8:	f021 0103 	bic.w	r1, r1, #3
  4080fc:	1863      	adds	r3, r4, r1
  4080fe:	4293      	cmp	r3, r2
  408100:	f6ff af59 	blt.w	407fb6 <_realloc_r+0x5a>
  408104:	4656      	mov	r6, sl
  408106:	e7d8      	b.n	4080ba <_realloc_r+0x15e>
  408108:	6841      	ldr	r1, [r0, #4]
  40810a:	f021 0b03 	bic.w	fp, r1, #3
  40810e:	44a3      	add	fp, r4
  408110:	f107 0010 	add.w	r0, r7, #16
  408114:	4583      	cmp	fp, r0
  408116:	da56      	bge.n	4081c6 <_realloc_r+0x26a>
  408118:	f01e 0f01 	tst.w	lr, #1
  40811c:	f47f af4b 	bne.w	407fb6 <_realloc_r+0x5a>
  408120:	f855 1c08 	ldr.w	r1, [r5, #-8]
  408124:	eba9 0a01 	sub.w	sl, r9, r1
  408128:	f8da 1004 	ldr.w	r1, [sl, #4]
  40812c:	f021 0103 	bic.w	r1, r1, #3
  408130:	448b      	add	fp, r1
  408132:	4558      	cmp	r0, fp
  408134:	dce2      	bgt.n	4080fc <_realloc_r+0x1a0>
  408136:	4656      	mov	r6, sl
  408138:	f8da 100c 	ldr.w	r1, [sl, #12]
  40813c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  408140:	1f22      	subs	r2, r4, #4
  408142:	2a24      	cmp	r2, #36	; 0x24
  408144:	60c1      	str	r1, [r0, #12]
  408146:	6088      	str	r0, [r1, #8]
  408148:	f200 808f 	bhi.w	40826a <_realloc_r+0x30e>
  40814c:	2a13      	cmp	r2, #19
  40814e:	f240 808a 	bls.w	408266 <_realloc_r+0x30a>
  408152:	6829      	ldr	r1, [r5, #0]
  408154:	f8ca 1008 	str.w	r1, [sl, #8]
  408158:	6869      	ldr	r1, [r5, #4]
  40815a:	f8ca 100c 	str.w	r1, [sl, #12]
  40815e:	2a1b      	cmp	r2, #27
  408160:	f200 808a 	bhi.w	408278 <_realloc_r+0x31c>
  408164:	3508      	adds	r5, #8
  408166:	f10a 0210 	add.w	r2, sl, #16
  40816a:	6829      	ldr	r1, [r5, #0]
  40816c:	6011      	str	r1, [r2, #0]
  40816e:	6869      	ldr	r1, [r5, #4]
  408170:	6051      	str	r1, [r2, #4]
  408172:	68a9      	ldr	r1, [r5, #8]
  408174:	6091      	str	r1, [r2, #8]
  408176:	eb0a 0107 	add.w	r1, sl, r7
  40817a:	ebab 0207 	sub.w	r2, fp, r7
  40817e:	f042 0201 	orr.w	r2, r2, #1
  408182:	6099      	str	r1, [r3, #8]
  408184:	604a      	str	r2, [r1, #4]
  408186:	f8da 3004 	ldr.w	r3, [sl, #4]
  40818a:	f003 0301 	and.w	r3, r3, #1
  40818e:	431f      	orrs	r7, r3
  408190:	4640      	mov	r0, r8
  408192:	f8ca 7004 	str.w	r7, [sl, #4]
  408196:	f7fc f989 	bl	4044ac <__malloc_unlock>
  40819a:	e751      	b.n	408040 <_realloc_r+0xe4>
  40819c:	682b      	ldr	r3, [r5, #0]
  40819e:	6003      	str	r3, [r0, #0]
  4081a0:	686b      	ldr	r3, [r5, #4]
  4081a2:	6043      	str	r3, [r0, #4]
  4081a4:	2a1b      	cmp	r2, #27
  4081a6:	d82d      	bhi.n	408204 <_realloc_r+0x2a8>
  4081a8:	f100 0308 	add.w	r3, r0, #8
  4081ac:	f105 0208 	add.w	r2, r5, #8
  4081b0:	e71b      	b.n	407fea <_realloc_r+0x8e>
  4081b2:	4632      	mov	r2, r6
  4081b4:	6829      	ldr	r1, [r5, #0]
  4081b6:	6011      	str	r1, [r2, #0]
  4081b8:	6869      	ldr	r1, [r5, #4]
  4081ba:	6051      	str	r1, [r2, #4]
  4081bc:	68a9      	ldr	r1, [r5, #8]
  4081be:	6091      	str	r1, [r2, #8]
  4081c0:	461c      	mov	r4, r3
  4081c2:	46d1      	mov	r9, sl
  4081c4:	e72a      	b.n	40801c <_realloc_r+0xc0>
  4081c6:	eb09 0107 	add.w	r1, r9, r7
  4081ca:	ebab 0b07 	sub.w	fp, fp, r7
  4081ce:	f04b 0201 	orr.w	r2, fp, #1
  4081d2:	6099      	str	r1, [r3, #8]
  4081d4:	604a      	str	r2, [r1, #4]
  4081d6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4081da:	f003 0301 	and.w	r3, r3, #1
  4081de:	431f      	orrs	r7, r3
  4081e0:	4640      	mov	r0, r8
  4081e2:	f845 7c04 	str.w	r7, [r5, #-4]
  4081e6:	f7fc f961 	bl	4044ac <__malloc_unlock>
  4081ea:	462e      	mov	r6, r5
  4081ec:	e728      	b.n	408040 <_realloc_r+0xe4>
  4081ee:	4629      	mov	r1, r5
  4081f0:	f7ff fb56 	bl	4078a0 <memmove>
  4081f4:	e6ff      	b.n	407ff6 <_realloc_r+0x9a>
  4081f6:	4629      	mov	r1, r5
  4081f8:	4630      	mov	r0, r6
  4081fa:	461c      	mov	r4, r3
  4081fc:	46d1      	mov	r9, sl
  4081fe:	f7ff fb4f 	bl	4078a0 <memmove>
  408202:	e70b      	b.n	40801c <_realloc_r+0xc0>
  408204:	68ab      	ldr	r3, [r5, #8]
  408206:	6083      	str	r3, [r0, #8]
  408208:	68eb      	ldr	r3, [r5, #12]
  40820a:	60c3      	str	r3, [r0, #12]
  40820c:	2a24      	cmp	r2, #36	; 0x24
  40820e:	d017      	beq.n	408240 <_realloc_r+0x2e4>
  408210:	f100 0310 	add.w	r3, r0, #16
  408214:	f105 0210 	add.w	r2, r5, #16
  408218:	e6e7      	b.n	407fea <_realloc_r+0x8e>
  40821a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40821e:	f023 0303 	bic.w	r3, r3, #3
  408222:	441c      	add	r4, r3
  408224:	462e      	mov	r6, r5
  408226:	e6f9      	b.n	40801c <_realloc_r+0xc0>
  408228:	68a9      	ldr	r1, [r5, #8]
  40822a:	f8ca 1010 	str.w	r1, [sl, #16]
  40822e:	68e9      	ldr	r1, [r5, #12]
  408230:	f8ca 1014 	str.w	r1, [sl, #20]
  408234:	2a24      	cmp	r2, #36	; 0x24
  408236:	d00c      	beq.n	408252 <_realloc_r+0x2f6>
  408238:	3510      	adds	r5, #16
  40823a:	f10a 0218 	add.w	r2, sl, #24
  40823e:	e7b9      	b.n	4081b4 <_realloc_r+0x258>
  408240:	692b      	ldr	r3, [r5, #16]
  408242:	6103      	str	r3, [r0, #16]
  408244:	696b      	ldr	r3, [r5, #20]
  408246:	6143      	str	r3, [r0, #20]
  408248:	f105 0218 	add.w	r2, r5, #24
  40824c:	f100 0318 	add.w	r3, r0, #24
  408250:	e6cb      	b.n	407fea <_realloc_r+0x8e>
  408252:	692a      	ldr	r2, [r5, #16]
  408254:	f8ca 2018 	str.w	r2, [sl, #24]
  408258:	696a      	ldr	r2, [r5, #20]
  40825a:	f8ca 201c 	str.w	r2, [sl, #28]
  40825e:	3518      	adds	r5, #24
  408260:	f10a 0220 	add.w	r2, sl, #32
  408264:	e7a6      	b.n	4081b4 <_realloc_r+0x258>
  408266:	4632      	mov	r2, r6
  408268:	e77f      	b.n	40816a <_realloc_r+0x20e>
  40826a:	4629      	mov	r1, r5
  40826c:	4630      	mov	r0, r6
  40826e:	9301      	str	r3, [sp, #4]
  408270:	f7ff fb16 	bl	4078a0 <memmove>
  408274:	9b01      	ldr	r3, [sp, #4]
  408276:	e77e      	b.n	408176 <_realloc_r+0x21a>
  408278:	68a9      	ldr	r1, [r5, #8]
  40827a:	f8ca 1010 	str.w	r1, [sl, #16]
  40827e:	68e9      	ldr	r1, [r5, #12]
  408280:	f8ca 1014 	str.w	r1, [sl, #20]
  408284:	2a24      	cmp	r2, #36	; 0x24
  408286:	d003      	beq.n	408290 <_realloc_r+0x334>
  408288:	3510      	adds	r5, #16
  40828a:	f10a 0218 	add.w	r2, sl, #24
  40828e:	e76c      	b.n	40816a <_realloc_r+0x20e>
  408290:	692a      	ldr	r2, [r5, #16]
  408292:	f8ca 2018 	str.w	r2, [sl, #24]
  408296:	696a      	ldr	r2, [r5, #20]
  408298:	f8ca 201c 	str.w	r2, [sl, #28]
  40829c:	3518      	adds	r5, #24
  40829e:	f10a 0220 	add.w	r2, sl, #32
  4082a2:	e762      	b.n	40816a <_realloc_r+0x20e>
  4082a4:	20400448 	.word	0x20400448

004082a8 <__sread>:
  4082a8:	b510      	push	{r4, lr}
  4082aa:	460c      	mov	r4, r1
  4082ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4082b0:	f000 fa88 	bl	4087c4 <_read_r>
  4082b4:	2800      	cmp	r0, #0
  4082b6:	db03      	blt.n	4082c0 <__sread+0x18>
  4082b8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4082ba:	4403      	add	r3, r0
  4082bc:	6523      	str	r3, [r4, #80]	; 0x50
  4082be:	bd10      	pop	{r4, pc}
  4082c0:	89a3      	ldrh	r3, [r4, #12]
  4082c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4082c6:	81a3      	strh	r3, [r4, #12]
  4082c8:	bd10      	pop	{r4, pc}
  4082ca:	bf00      	nop

004082cc <__swrite>:
  4082cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4082d0:	4616      	mov	r6, r2
  4082d2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4082d6:	461f      	mov	r7, r3
  4082d8:	05d3      	lsls	r3, r2, #23
  4082da:	460c      	mov	r4, r1
  4082dc:	4605      	mov	r5, r0
  4082de:	d507      	bpl.n	4082f0 <__swrite+0x24>
  4082e0:	2200      	movs	r2, #0
  4082e2:	2302      	movs	r3, #2
  4082e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4082e8:	f000 fa40 	bl	40876c <_lseek_r>
  4082ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4082f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4082f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4082f8:	81a2      	strh	r2, [r4, #12]
  4082fa:	463b      	mov	r3, r7
  4082fc:	4632      	mov	r2, r6
  4082fe:	4628      	mov	r0, r5
  408300:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408304:	f000 b85e 	b.w	4083c4 <_write_r>

00408308 <__sseek>:
  408308:	b510      	push	{r4, lr}
  40830a:	460c      	mov	r4, r1
  40830c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408310:	f000 fa2c 	bl	40876c <_lseek_r>
  408314:	89a3      	ldrh	r3, [r4, #12]
  408316:	1c42      	adds	r2, r0, #1
  408318:	bf0e      	itee	eq
  40831a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40831e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  408322:	6520      	strne	r0, [r4, #80]	; 0x50
  408324:	81a3      	strh	r3, [r4, #12]
  408326:	bd10      	pop	{r4, pc}

00408328 <__sclose>:
  408328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40832c:	f000 b8f2 	b.w	408514 <_close_r>

00408330 <__sprint_r.part.0>:
  408330:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408334:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  408336:	049c      	lsls	r4, r3, #18
  408338:	4693      	mov	fp, r2
  40833a:	d52f      	bpl.n	40839c <__sprint_r.part.0+0x6c>
  40833c:	6893      	ldr	r3, [r2, #8]
  40833e:	6812      	ldr	r2, [r2, #0]
  408340:	b353      	cbz	r3, 408398 <__sprint_r.part.0+0x68>
  408342:	460e      	mov	r6, r1
  408344:	4607      	mov	r7, r0
  408346:	f102 0908 	add.w	r9, r2, #8
  40834a:	e919 0420 	ldmdb	r9, {r5, sl}
  40834e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  408352:	d017      	beq.n	408384 <__sprint_r.part.0+0x54>
  408354:	3d04      	subs	r5, #4
  408356:	2400      	movs	r4, #0
  408358:	e001      	b.n	40835e <__sprint_r.part.0+0x2e>
  40835a:	45a0      	cmp	r8, r4
  40835c:	d010      	beq.n	408380 <__sprint_r.part.0+0x50>
  40835e:	4632      	mov	r2, r6
  408360:	f855 1f04 	ldr.w	r1, [r5, #4]!
  408364:	4638      	mov	r0, r7
  408366:	f000 f999 	bl	40869c <_fputwc_r>
  40836a:	1c43      	adds	r3, r0, #1
  40836c:	f104 0401 	add.w	r4, r4, #1
  408370:	d1f3      	bne.n	40835a <__sprint_r.part.0+0x2a>
  408372:	2300      	movs	r3, #0
  408374:	f8cb 3008 	str.w	r3, [fp, #8]
  408378:	f8cb 3004 	str.w	r3, [fp, #4]
  40837c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408380:	f8db 3008 	ldr.w	r3, [fp, #8]
  408384:	f02a 0a03 	bic.w	sl, sl, #3
  408388:	eba3 030a 	sub.w	r3, r3, sl
  40838c:	f8cb 3008 	str.w	r3, [fp, #8]
  408390:	f109 0908 	add.w	r9, r9, #8
  408394:	2b00      	cmp	r3, #0
  408396:	d1d8      	bne.n	40834a <__sprint_r.part.0+0x1a>
  408398:	2000      	movs	r0, #0
  40839a:	e7ea      	b.n	408372 <__sprint_r.part.0+0x42>
  40839c:	f7fe fffe 	bl	40739c <__sfvwrite_r>
  4083a0:	2300      	movs	r3, #0
  4083a2:	f8cb 3008 	str.w	r3, [fp, #8]
  4083a6:	f8cb 3004 	str.w	r3, [fp, #4]
  4083aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4083ae:	bf00      	nop

004083b0 <__sprint_r>:
  4083b0:	6893      	ldr	r3, [r2, #8]
  4083b2:	b10b      	cbz	r3, 4083b8 <__sprint_r+0x8>
  4083b4:	f7ff bfbc 	b.w	408330 <__sprint_r.part.0>
  4083b8:	b410      	push	{r4}
  4083ba:	4618      	mov	r0, r3
  4083bc:	6053      	str	r3, [r2, #4]
  4083be:	bc10      	pop	{r4}
  4083c0:	4770      	bx	lr
  4083c2:	bf00      	nop

004083c4 <_write_r>:
  4083c4:	b570      	push	{r4, r5, r6, lr}
  4083c6:	460d      	mov	r5, r1
  4083c8:	4c08      	ldr	r4, [pc, #32]	; (4083ec <_write_r+0x28>)
  4083ca:	4611      	mov	r1, r2
  4083cc:	4606      	mov	r6, r0
  4083ce:	461a      	mov	r2, r3
  4083d0:	4628      	mov	r0, r5
  4083d2:	2300      	movs	r3, #0
  4083d4:	6023      	str	r3, [r4, #0]
  4083d6:	f7f8 fbc7 	bl	400b68 <_write>
  4083da:	1c43      	adds	r3, r0, #1
  4083dc:	d000      	beq.n	4083e0 <_write_r+0x1c>
  4083de:	bd70      	pop	{r4, r5, r6, pc}
  4083e0:	6823      	ldr	r3, [r4, #0]
  4083e2:	2b00      	cmp	r3, #0
  4083e4:	d0fb      	beq.n	4083de <_write_r+0x1a>
  4083e6:	6033      	str	r3, [r6, #0]
  4083e8:	bd70      	pop	{r4, r5, r6, pc}
  4083ea:	bf00      	nop
  4083ec:	20400e64 	.word	0x20400e64

004083f0 <__register_exitproc>:
  4083f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4083f4:	4d2c      	ldr	r5, [pc, #176]	; (4084a8 <__register_exitproc+0xb8>)
  4083f6:	4606      	mov	r6, r0
  4083f8:	6828      	ldr	r0, [r5, #0]
  4083fa:	4698      	mov	r8, r3
  4083fc:	460f      	mov	r7, r1
  4083fe:	4691      	mov	r9, r2
  408400:	f7ff f980 	bl	407704 <__retarget_lock_acquire_recursive>
  408404:	4b29      	ldr	r3, [pc, #164]	; (4084ac <__register_exitproc+0xbc>)
  408406:	681c      	ldr	r4, [r3, #0]
  408408:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40840c:	2b00      	cmp	r3, #0
  40840e:	d03e      	beq.n	40848e <__register_exitproc+0x9e>
  408410:	685a      	ldr	r2, [r3, #4]
  408412:	2a1f      	cmp	r2, #31
  408414:	dc1c      	bgt.n	408450 <__register_exitproc+0x60>
  408416:	f102 0e01 	add.w	lr, r2, #1
  40841a:	b176      	cbz	r6, 40843a <__register_exitproc+0x4a>
  40841c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  408420:	2401      	movs	r4, #1
  408422:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  408426:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40842a:	4094      	lsls	r4, r2
  40842c:	4320      	orrs	r0, r4
  40842e:	2e02      	cmp	r6, #2
  408430:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  408434:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  408438:	d023      	beq.n	408482 <__register_exitproc+0x92>
  40843a:	3202      	adds	r2, #2
  40843c:	f8c3 e004 	str.w	lr, [r3, #4]
  408440:	6828      	ldr	r0, [r5, #0]
  408442:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  408446:	f7ff f95f 	bl	407708 <__retarget_lock_release_recursive>
  40844a:	2000      	movs	r0, #0
  40844c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408450:	4b17      	ldr	r3, [pc, #92]	; (4084b0 <__register_exitproc+0xc0>)
  408452:	b30b      	cbz	r3, 408498 <__register_exitproc+0xa8>
  408454:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408458:	f7fb fc7a 	bl	403d50 <malloc>
  40845c:	4603      	mov	r3, r0
  40845e:	b1d8      	cbz	r0, 408498 <__register_exitproc+0xa8>
  408460:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  408464:	6002      	str	r2, [r0, #0]
  408466:	2100      	movs	r1, #0
  408468:	6041      	str	r1, [r0, #4]
  40846a:	460a      	mov	r2, r1
  40846c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  408470:	f04f 0e01 	mov.w	lr, #1
  408474:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  408478:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40847c:	2e00      	cmp	r6, #0
  40847e:	d0dc      	beq.n	40843a <__register_exitproc+0x4a>
  408480:	e7cc      	b.n	40841c <__register_exitproc+0x2c>
  408482:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  408486:	430c      	orrs	r4, r1
  408488:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40848c:	e7d5      	b.n	40843a <__register_exitproc+0x4a>
  40848e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  408492:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  408496:	e7bb      	b.n	408410 <__register_exitproc+0x20>
  408498:	6828      	ldr	r0, [r5, #0]
  40849a:	f7ff f935 	bl	407708 <__retarget_lock_release_recursive>
  40849e:	f04f 30ff 	mov.w	r0, #4294967295
  4084a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4084a6:	bf00      	nop
  4084a8:	20400858 	.word	0x20400858
  4084ac:	004096bc 	.word	0x004096bc
  4084b0:	00403d51 	.word	0x00403d51

004084b4 <_calloc_r>:
  4084b4:	b510      	push	{r4, lr}
  4084b6:	fb02 f101 	mul.w	r1, r2, r1
  4084ba:	f7fb fc59 	bl	403d70 <_malloc_r>
  4084be:	4604      	mov	r4, r0
  4084c0:	b1d8      	cbz	r0, 4084fa <_calloc_r+0x46>
  4084c2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4084c6:	f022 0203 	bic.w	r2, r2, #3
  4084ca:	3a04      	subs	r2, #4
  4084cc:	2a24      	cmp	r2, #36	; 0x24
  4084ce:	d818      	bhi.n	408502 <_calloc_r+0x4e>
  4084d0:	2a13      	cmp	r2, #19
  4084d2:	d914      	bls.n	4084fe <_calloc_r+0x4a>
  4084d4:	2300      	movs	r3, #0
  4084d6:	2a1b      	cmp	r2, #27
  4084d8:	6003      	str	r3, [r0, #0]
  4084da:	6043      	str	r3, [r0, #4]
  4084dc:	d916      	bls.n	40850c <_calloc_r+0x58>
  4084de:	2a24      	cmp	r2, #36	; 0x24
  4084e0:	6083      	str	r3, [r0, #8]
  4084e2:	60c3      	str	r3, [r0, #12]
  4084e4:	bf11      	iteee	ne
  4084e6:	f100 0210 	addne.w	r2, r0, #16
  4084ea:	6103      	streq	r3, [r0, #16]
  4084ec:	6143      	streq	r3, [r0, #20]
  4084ee:	f100 0218 	addeq.w	r2, r0, #24
  4084f2:	2300      	movs	r3, #0
  4084f4:	6013      	str	r3, [r2, #0]
  4084f6:	6053      	str	r3, [r2, #4]
  4084f8:	6093      	str	r3, [r2, #8]
  4084fa:	4620      	mov	r0, r4
  4084fc:	bd10      	pop	{r4, pc}
  4084fe:	4602      	mov	r2, r0
  408500:	e7f7      	b.n	4084f2 <_calloc_r+0x3e>
  408502:	2100      	movs	r1, #0
  408504:	f7fb ff7e 	bl	404404 <memset>
  408508:	4620      	mov	r0, r4
  40850a:	bd10      	pop	{r4, pc}
  40850c:	f100 0208 	add.w	r2, r0, #8
  408510:	e7ef      	b.n	4084f2 <_calloc_r+0x3e>
  408512:	bf00      	nop

00408514 <_close_r>:
  408514:	b538      	push	{r3, r4, r5, lr}
  408516:	4c07      	ldr	r4, [pc, #28]	; (408534 <_close_r+0x20>)
  408518:	2300      	movs	r3, #0
  40851a:	4605      	mov	r5, r0
  40851c:	4608      	mov	r0, r1
  40851e:	6023      	str	r3, [r4, #0]
  408520:	f7f9 f838 	bl	401594 <_close>
  408524:	1c43      	adds	r3, r0, #1
  408526:	d000      	beq.n	40852a <_close_r+0x16>
  408528:	bd38      	pop	{r3, r4, r5, pc}
  40852a:	6823      	ldr	r3, [r4, #0]
  40852c:	2b00      	cmp	r3, #0
  40852e:	d0fb      	beq.n	408528 <_close_r+0x14>
  408530:	602b      	str	r3, [r5, #0]
  408532:	bd38      	pop	{r3, r4, r5, pc}
  408534:	20400e64 	.word	0x20400e64

00408538 <_fclose_r>:
  408538:	b570      	push	{r4, r5, r6, lr}
  40853a:	b159      	cbz	r1, 408554 <_fclose_r+0x1c>
  40853c:	4605      	mov	r5, r0
  40853e:	460c      	mov	r4, r1
  408540:	b110      	cbz	r0, 408548 <_fclose_r+0x10>
  408542:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408544:	2b00      	cmp	r3, #0
  408546:	d03c      	beq.n	4085c2 <_fclose_r+0x8a>
  408548:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40854a:	07d8      	lsls	r0, r3, #31
  40854c:	d505      	bpl.n	40855a <_fclose_r+0x22>
  40854e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408552:	b92b      	cbnz	r3, 408560 <_fclose_r+0x28>
  408554:	2600      	movs	r6, #0
  408556:	4630      	mov	r0, r6
  408558:	bd70      	pop	{r4, r5, r6, pc}
  40855a:	89a3      	ldrh	r3, [r4, #12]
  40855c:	0599      	lsls	r1, r3, #22
  40855e:	d53c      	bpl.n	4085da <_fclose_r+0xa2>
  408560:	4621      	mov	r1, r4
  408562:	4628      	mov	r0, r5
  408564:	f7fe fc9a 	bl	406e9c <__sflush_r>
  408568:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40856a:	4606      	mov	r6, r0
  40856c:	b133      	cbz	r3, 40857c <_fclose_r+0x44>
  40856e:	69e1      	ldr	r1, [r4, #28]
  408570:	4628      	mov	r0, r5
  408572:	4798      	blx	r3
  408574:	2800      	cmp	r0, #0
  408576:	bfb8      	it	lt
  408578:	f04f 36ff 	movlt.w	r6, #4294967295
  40857c:	89a3      	ldrh	r3, [r4, #12]
  40857e:	061a      	lsls	r2, r3, #24
  408580:	d422      	bmi.n	4085c8 <_fclose_r+0x90>
  408582:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408584:	b141      	cbz	r1, 408598 <_fclose_r+0x60>
  408586:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40858a:	4299      	cmp	r1, r3
  40858c:	d002      	beq.n	408594 <_fclose_r+0x5c>
  40858e:	4628      	mov	r0, r5
  408590:	f7fe fe1e 	bl	4071d0 <_free_r>
  408594:	2300      	movs	r3, #0
  408596:	6323      	str	r3, [r4, #48]	; 0x30
  408598:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40859a:	b121      	cbz	r1, 4085a6 <_fclose_r+0x6e>
  40859c:	4628      	mov	r0, r5
  40859e:	f7fe fe17 	bl	4071d0 <_free_r>
  4085a2:	2300      	movs	r3, #0
  4085a4:	6463      	str	r3, [r4, #68]	; 0x44
  4085a6:	f7fe fd9d 	bl	4070e4 <__sfp_lock_acquire>
  4085aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4085ac:	2200      	movs	r2, #0
  4085ae:	07db      	lsls	r3, r3, #31
  4085b0:	81a2      	strh	r2, [r4, #12]
  4085b2:	d50e      	bpl.n	4085d2 <_fclose_r+0x9a>
  4085b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4085b6:	f7ff f8a3 	bl	407700 <__retarget_lock_close_recursive>
  4085ba:	f7fe fd99 	bl	4070f0 <__sfp_lock_release>
  4085be:	4630      	mov	r0, r6
  4085c0:	bd70      	pop	{r4, r5, r6, pc}
  4085c2:	f7fe fd63 	bl	40708c <__sinit>
  4085c6:	e7bf      	b.n	408548 <_fclose_r+0x10>
  4085c8:	6921      	ldr	r1, [r4, #16]
  4085ca:	4628      	mov	r0, r5
  4085cc:	f7fe fe00 	bl	4071d0 <_free_r>
  4085d0:	e7d7      	b.n	408582 <_fclose_r+0x4a>
  4085d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4085d4:	f7ff f898 	bl	407708 <__retarget_lock_release_recursive>
  4085d8:	e7ec      	b.n	4085b4 <_fclose_r+0x7c>
  4085da:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4085dc:	f7ff f892 	bl	407704 <__retarget_lock_acquire_recursive>
  4085e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4085e4:	2b00      	cmp	r3, #0
  4085e6:	d1bb      	bne.n	408560 <_fclose_r+0x28>
  4085e8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4085ea:	f016 0601 	ands.w	r6, r6, #1
  4085ee:	d1b1      	bne.n	408554 <_fclose_r+0x1c>
  4085f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4085f2:	f7ff f889 	bl	407708 <__retarget_lock_release_recursive>
  4085f6:	4630      	mov	r0, r6
  4085f8:	bd70      	pop	{r4, r5, r6, pc}
  4085fa:	bf00      	nop

004085fc <__fputwc>:
  4085fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408600:	b082      	sub	sp, #8
  408602:	4680      	mov	r8, r0
  408604:	4689      	mov	r9, r1
  408606:	4614      	mov	r4, r2
  408608:	f000 f8a2 	bl	408750 <__locale_mb_cur_max>
  40860c:	2801      	cmp	r0, #1
  40860e:	d036      	beq.n	40867e <__fputwc+0x82>
  408610:	464a      	mov	r2, r9
  408612:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  408616:	a901      	add	r1, sp, #4
  408618:	4640      	mov	r0, r8
  40861a:	f000 f941 	bl	4088a0 <_wcrtomb_r>
  40861e:	1c42      	adds	r2, r0, #1
  408620:	4606      	mov	r6, r0
  408622:	d025      	beq.n	408670 <__fputwc+0x74>
  408624:	b3a8      	cbz	r0, 408692 <__fputwc+0x96>
  408626:	f89d e004 	ldrb.w	lr, [sp, #4]
  40862a:	2500      	movs	r5, #0
  40862c:	f10d 0a04 	add.w	sl, sp, #4
  408630:	e009      	b.n	408646 <__fputwc+0x4a>
  408632:	6823      	ldr	r3, [r4, #0]
  408634:	1c5a      	adds	r2, r3, #1
  408636:	6022      	str	r2, [r4, #0]
  408638:	f883 e000 	strb.w	lr, [r3]
  40863c:	3501      	adds	r5, #1
  40863e:	42b5      	cmp	r5, r6
  408640:	d227      	bcs.n	408692 <__fputwc+0x96>
  408642:	f815 e00a 	ldrb.w	lr, [r5, sl]
  408646:	68a3      	ldr	r3, [r4, #8]
  408648:	3b01      	subs	r3, #1
  40864a:	2b00      	cmp	r3, #0
  40864c:	60a3      	str	r3, [r4, #8]
  40864e:	daf0      	bge.n	408632 <__fputwc+0x36>
  408650:	69a7      	ldr	r7, [r4, #24]
  408652:	42bb      	cmp	r3, r7
  408654:	4671      	mov	r1, lr
  408656:	4622      	mov	r2, r4
  408658:	4640      	mov	r0, r8
  40865a:	db02      	blt.n	408662 <__fputwc+0x66>
  40865c:	f1be 0f0a 	cmp.w	lr, #10
  408660:	d1e7      	bne.n	408632 <__fputwc+0x36>
  408662:	f000 f8c5 	bl	4087f0 <__swbuf_r>
  408666:	1c43      	adds	r3, r0, #1
  408668:	d1e8      	bne.n	40863c <__fputwc+0x40>
  40866a:	b002      	add	sp, #8
  40866c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408670:	89a3      	ldrh	r3, [r4, #12]
  408672:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408676:	81a3      	strh	r3, [r4, #12]
  408678:	b002      	add	sp, #8
  40867a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40867e:	f109 33ff 	add.w	r3, r9, #4294967295
  408682:	2bfe      	cmp	r3, #254	; 0xfe
  408684:	d8c4      	bhi.n	408610 <__fputwc+0x14>
  408686:	fa5f fe89 	uxtb.w	lr, r9
  40868a:	4606      	mov	r6, r0
  40868c:	f88d e004 	strb.w	lr, [sp, #4]
  408690:	e7cb      	b.n	40862a <__fputwc+0x2e>
  408692:	4648      	mov	r0, r9
  408694:	b002      	add	sp, #8
  408696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40869a:	bf00      	nop

0040869c <_fputwc_r>:
  40869c:	b530      	push	{r4, r5, lr}
  40869e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4086a0:	f013 0f01 	tst.w	r3, #1
  4086a4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4086a8:	4614      	mov	r4, r2
  4086aa:	b083      	sub	sp, #12
  4086ac:	4605      	mov	r5, r0
  4086ae:	b29a      	uxth	r2, r3
  4086b0:	d101      	bne.n	4086b6 <_fputwc_r+0x1a>
  4086b2:	0590      	lsls	r0, r2, #22
  4086b4:	d51c      	bpl.n	4086f0 <_fputwc_r+0x54>
  4086b6:	0490      	lsls	r0, r2, #18
  4086b8:	d406      	bmi.n	4086c8 <_fputwc_r+0x2c>
  4086ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4086bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4086c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4086c4:	81a3      	strh	r3, [r4, #12]
  4086c6:	6662      	str	r2, [r4, #100]	; 0x64
  4086c8:	4628      	mov	r0, r5
  4086ca:	4622      	mov	r2, r4
  4086cc:	f7ff ff96 	bl	4085fc <__fputwc>
  4086d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4086d2:	07da      	lsls	r2, r3, #31
  4086d4:	4605      	mov	r5, r0
  4086d6:	d402      	bmi.n	4086de <_fputwc_r+0x42>
  4086d8:	89a3      	ldrh	r3, [r4, #12]
  4086da:	059b      	lsls	r3, r3, #22
  4086dc:	d502      	bpl.n	4086e4 <_fputwc_r+0x48>
  4086de:	4628      	mov	r0, r5
  4086e0:	b003      	add	sp, #12
  4086e2:	bd30      	pop	{r4, r5, pc}
  4086e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4086e6:	f7ff f80f 	bl	407708 <__retarget_lock_release_recursive>
  4086ea:	4628      	mov	r0, r5
  4086ec:	b003      	add	sp, #12
  4086ee:	bd30      	pop	{r4, r5, pc}
  4086f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4086f2:	9101      	str	r1, [sp, #4]
  4086f4:	f7ff f806 	bl	407704 <__retarget_lock_acquire_recursive>
  4086f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4086fc:	9901      	ldr	r1, [sp, #4]
  4086fe:	b29a      	uxth	r2, r3
  408700:	e7d9      	b.n	4086b6 <_fputwc_r+0x1a>
  408702:	bf00      	nop

00408704 <_fstat_r>:
  408704:	b538      	push	{r3, r4, r5, lr}
  408706:	460b      	mov	r3, r1
  408708:	4c07      	ldr	r4, [pc, #28]	; (408728 <_fstat_r+0x24>)
  40870a:	4605      	mov	r5, r0
  40870c:	4611      	mov	r1, r2
  40870e:	4618      	mov	r0, r3
  408710:	2300      	movs	r3, #0
  408712:	6023      	str	r3, [r4, #0]
  408714:	f7f8 ff41 	bl	40159a <_fstat>
  408718:	1c43      	adds	r3, r0, #1
  40871a:	d000      	beq.n	40871e <_fstat_r+0x1a>
  40871c:	bd38      	pop	{r3, r4, r5, pc}
  40871e:	6823      	ldr	r3, [r4, #0]
  408720:	2b00      	cmp	r3, #0
  408722:	d0fb      	beq.n	40871c <_fstat_r+0x18>
  408724:	602b      	str	r3, [r5, #0]
  408726:	bd38      	pop	{r3, r4, r5, pc}
  408728:	20400e64 	.word	0x20400e64

0040872c <_isatty_r>:
  40872c:	b538      	push	{r3, r4, r5, lr}
  40872e:	4c07      	ldr	r4, [pc, #28]	; (40874c <_isatty_r+0x20>)
  408730:	2300      	movs	r3, #0
  408732:	4605      	mov	r5, r0
  408734:	4608      	mov	r0, r1
  408736:	6023      	str	r3, [r4, #0]
  408738:	f7f8 ff34 	bl	4015a4 <_isatty>
  40873c:	1c43      	adds	r3, r0, #1
  40873e:	d000      	beq.n	408742 <_isatty_r+0x16>
  408740:	bd38      	pop	{r3, r4, r5, pc}
  408742:	6823      	ldr	r3, [r4, #0]
  408744:	2b00      	cmp	r3, #0
  408746:	d0fb      	beq.n	408740 <_isatty_r+0x14>
  408748:	602b      	str	r3, [r5, #0]
  40874a:	bd38      	pop	{r3, r4, r5, pc}
  40874c:	20400e64 	.word	0x20400e64

00408750 <__locale_mb_cur_max>:
  408750:	4b04      	ldr	r3, [pc, #16]	; (408764 <__locale_mb_cur_max+0x14>)
  408752:	4a05      	ldr	r2, [pc, #20]	; (408768 <__locale_mb_cur_max+0x18>)
  408754:	681b      	ldr	r3, [r3, #0]
  408756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  408758:	2b00      	cmp	r3, #0
  40875a:	bf08      	it	eq
  40875c:	4613      	moveq	r3, r2
  40875e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  408762:	4770      	bx	lr
  408764:	20400018 	.word	0x20400018
  408768:	2040085c 	.word	0x2040085c

0040876c <_lseek_r>:
  40876c:	b570      	push	{r4, r5, r6, lr}
  40876e:	460d      	mov	r5, r1
  408770:	4c08      	ldr	r4, [pc, #32]	; (408794 <_lseek_r+0x28>)
  408772:	4611      	mov	r1, r2
  408774:	4606      	mov	r6, r0
  408776:	461a      	mov	r2, r3
  408778:	4628      	mov	r0, r5
  40877a:	2300      	movs	r3, #0
  40877c:	6023      	str	r3, [r4, #0]
  40877e:	f7f8 ff13 	bl	4015a8 <_lseek>
  408782:	1c43      	adds	r3, r0, #1
  408784:	d000      	beq.n	408788 <_lseek_r+0x1c>
  408786:	bd70      	pop	{r4, r5, r6, pc}
  408788:	6823      	ldr	r3, [r4, #0]
  40878a:	2b00      	cmp	r3, #0
  40878c:	d0fb      	beq.n	408786 <_lseek_r+0x1a>
  40878e:	6033      	str	r3, [r6, #0]
  408790:	bd70      	pop	{r4, r5, r6, pc}
  408792:	bf00      	nop
  408794:	20400e64 	.word	0x20400e64

00408798 <__ascii_mbtowc>:
  408798:	b082      	sub	sp, #8
  40879a:	b149      	cbz	r1, 4087b0 <__ascii_mbtowc+0x18>
  40879c:	b15a      	cbz	r2, 4087b6 <__ascii_mbtowc+0x1e>
  40879e:	b16b      	cbz	r3, 4087bc <__ascii_mbtowc+0x24>
  4087a0:	7813      	ldrb	r3, [r2, #0]
  4087a2:	600b      	str	r3, [r1, #0]
  4087a4:	7812      	ldrb	r2, [r2, #0]
  4087a6:	1c10      	adds	r0, r2, #0
  4087a8:	bf18      	it	ne
  4087aa:	2001      	movne	r0, #1
  4087ac:	b002      	add	sp, #8
  4087ae:	4770      	bx	lr
  4087b0:	a901      	add	r1, sp, #4
  4087b2:	2a00      	cmp	r2, #0
  4087b4:	d1f3      	bne.n	40879e <__ascii_mbtowc+0x6>
  4087b6:	4610      	mov	r0, r2
  4087b8:	b002      	add	sp, #8
  4087ba:	4770      	bx	lr
  4087bc:	f06f 0001 	mvn.w	r0, #1
  4087c0:	e7f4      	b.n	4087ac <__ascii_mbtowc+0x14>
  4087c2:	bf00      	nop

004087c4 <_read_r>:
  4087c4:	b570      	push	{r4, r5, r6, lr}
  4087c6:	460d      	mov	r5, r1
  4087c8:	4c08      	ldr	r4, [pc, #32]	; (4087ec <_read_r+0x28>)
  4087ca:	4611      	mov	r1, r2
  4087cc:	4606      	mov	r6, r0
  4087ce:	461a      	mov	r2, r3
  4087d0:	4628      	mov	r0, r5
  4087d2:	2300      	movs	r3, #0
  4087d4:	6023      	str	r3, [r4, #0]
  4087d6:	f7f8 f9a9 	bl	400b2c <_read>
  4087da:	1c43      	adds	r3, r0, #1
  4087dc:	d000      	beq.n	4087e0 <_read_r+0x1c>
  4087de:	bd70      	pop	{r4, r5, r6, pc}
  4087e0:	6823      	ldr	r3, [r4, #0]
  4087e2:	2b00      	cmp	r3, #0
  4087e4:	d0fb      	beq.n	4087de <_read_r+0x1a>
  4087e6:	6033      	str	r3, [r6, #0]
  4087e8:	bd70      	pop	{r4, r5, r6, pc}
  4087ea:	bf00      	nop
  4087ec:	20400e64 	.word	0x20400e64

004087f0 <__swbuf_r>:
  4087f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4087f2:	460d      	mov	r5, r1
  4087f4:	4614      	mov	r4, r2
  4087f6:	4606      	mov	r6, r0
  4087f8:	b110      	cbz	r0, 408800 <__swbuf_r+0x10>
  4087fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4087fc:	2b00      	cmp	r3, #0
  4087fe:	d04b      	beq.n	408898 <__swbuf_r+0xa8>
  408800:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408804:	69a3      	ldr	r3, [r4, #24]
  408806:	60a3      	str	r3, [r4, #8]
  408808:	b291      	uxth	r1, r2
  40880a:	0708      	lsls	r0, r1, #28
  40880c:	d539      	bpl.n	408882 <__swbuf_r+0x92>
  40880e:	6923      	ldr	r3, [r4, #16]
  408810:	2b00      	cmp	r3, #0
  408812:	d036      	beq.n	408882 <__swbuf_r+0x92>
  408814:	b2ed      	uxtb	r5, r5
  408816:	0489      	lsls	r1, r1, #18
  408818:	462f      	mov	r7, r5
  40881a:	d515      	bpl.n	408848 <__swbuf_r+0x58>
  40881c:	6822      	ldr	r2, [r4, #0]
  40881e:	6961      	ldr	r1, [r4, #20]
  408820:	1ad3      	subs	r3, r2, r3
  408822:	428b      	cmp	r3, r1
  408824:	da1c      	bge.n	408860 <__swbuf_r+0x70>
  408826:	3301      	adds	r3, #1
  408828:	68a1      	ldr	r1, [r4, #8]
  40882a:	1c50      	adds	r0, r2, #1
  40882c:	3901      	subs	r1, #1
  40882e:	60a1      	str	r1, [r4, #8]
  408830:	6020      	str	r0, [r4, #0]
  408832:	7015      	strb	r5, [r2, #0]
  408834:	6962      	ldr	r2, [r4, #20]
  408836:	429a      	cmp	r2, r3
  408838:	d01a      	beq.n	408870 <__swbuf_r+0x80>
  40883a:	89a3      	ldrh	r3, [r4, #12]
  40883c:	07db      	lsls	r3, r3, #31
  40883e:	d501      	bpl.n	408844 <__swbuf_r+0x54>
  408840:	2d0a      	cmp	r5, #10
  408842:	d015      	beq.n	408870 <__swbuf_r+0x80>
  408844:	4638      	mov	r0, r7
  408846:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408848:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40884a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40884e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  408852:	81a2      	strh	r2, [r4, #12]
  408854:	6822      	ldr	r2, [r4, #0]
  408856:	6661      	str	r1, [r4, #100]	; 0x64
  408858:	6961      	ldr	r1, [r4, #20]
  40885a:	1ad3      	subs	r3, r2, r3
  40885c:	428b      	cmp	r3, r1
  40885e:	dbe2      	blt.n	408826 <__swbuf_r+0x36>
  408860:	4621      	mov	r1, r4
  408862:	4630      	mov	r0, r6
  408864:	f7fe fbba 	bl	406fdc <_fflush_r>
  408868:	b940      	cbnz	r0, 40887c <__swbuf_r+0x8c>
  40886a:	6822      	ldr	r2, [r4, #0]
  40886c:	2301      	movs	r3, #1
  40886e:	e7db      	b.n	408828 <__swbuf_r+0x38>
  408870:	4621      	mov	r1, r4
  408872:	4630      	mov	r0, r6
  408874:	f7fe fbb2 	bl	406fdc <_fflush_r>
  408878:	2800      	cmp	r0, #0
  40887a:	d0e3      	beq.n	408844 <__swbuf_r+0x54>
  40887c:	f04f 37ff 	mov.w	r7, #4294967295
  408880:	e7e0      	b.n	408844 <__swbuf_r+0x54>
  408882:	4621      	mov	r1, r4
  408884:	4630      	mov	r0, r6
  408886:	f7fd fad7 	bl	405e38 <__swsetup_r>
  40888a:	2800      	cmp	r0, #0
  40888c:	d1f6      	bne.n	40887c <__swbuf_r+0x8c>
  40888e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408892:	6923      	ldr	r3, [r4, #16]
  408894:	b291      	uxth	r1, r2
  408896:	e7bd      	b.n	408814 <__swbuf_r+0x24>
  408898:	f7fe fbf8 	bl	40708c <__sinit>
  40889c:	e7b0      	b.n	408800 <__swbuf_r+0x10>
  40889e:	bf00      	nop

004088a0 <_wcrtomb_r>:
  4088a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4088a2:	4606      	mov	r6, r0
  4088a4:	b085      	sub	sp, #20
  4088a6:	461f      	mov	r7, r3
  4088a8:	b189      	cbz	r1, 4088ce <_wcrtomb_r+0x2e>
  4088aa:	4c10      	ldr	r4, [pc, #64]	; (4088ec <_wcrtomb_r+0x4c>)
  4088ac:	4d10      	ldr	r5, [pc, #64]	; (4088f0 <_wcrtomb_r+0x50>)
  4088ae:	6824      	ldr	r4, [r4, #0]
  4088b0:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4088b2:	2c00      	cmp	r4, #0
  4088b4:	bf08      	it	eq
  4088b6:	462c      	moveq	r4, r5
  4088b8:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4088bc:	47a0      	blx	r4
  4088be:	1c43      	adds	r3, r0, #1
  4088c0:	d103      	bne.n	4088ca <_wcrtomb_r+0x2a>
  4088c2:	2200      	movs	r2, #0
  4088c4:	238a      	movs	r3, #138	; 0x8a
  4088c6:	603a      	str	r2, [r7, #0]
  4088c8:	6033      	str	r3, [r6, #0]
  4088ca:	b005      	add	sp, #20
  4088cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4088ce:	460c      	mov	r4, r1
  4088d0:	4906      	ldr	r1, [pc, #24]	; (4088ec <_wcrtomb_r+0x4c>)
  4088d2:	4a07      	ldr	r2, [pc, #28]	; (4088f0 <_wcrtomb_r+0x50>)
  4088d4:	6809      	ldr	r1, [r1, #0]
  4088d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4088d8:	2900      	cmp	r1, #0
  4088da:	bf08      	it	eq
  4088dc:	4611      	moveq	r1, r2
  4088de:	4622      	mov	r2, r4
  4088e0:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4088e4:	a901      	add	r1, sp, #4
  4088e6:	47a0      	blx	r4
  4088e8:	e7e9      	b.n	4088be <_wcrtomb_r+0x1e>
  4088ea:	bf00      	nop
  4088ec:	20400018 	.word	0x20400018
  4088f0:	2040085c 	.word	0x2040085c

004088f4 <__ascii_wctomb>:
  4088f4:	b121      	cbz	r1, 408900 <__ascii_wctomb+0xc>
  4088f6:	2aff      	cmp	r2, #255	; 0xff
  4088f8:	d804      	bhi.n	408904 <__ascii_wctomb+0x10>
  4088fa:	700a      	strb	r2, [r1, #0]
  4088fc:	2001      	movs	r0, #1
  4088fe:	4770      	bx	lr
  408900:	4608      	mov	r0, r1
  408902:	4770      	bx	lr
  408904:	238a      	movs	r3, #138	; 0x8a
  408906:	6003      	str	r3, [r0, #0]
  408908:	f04f 30ff 	mov.w	r0, #4294967295
  40890c:	4770      	bx	lr
  40890e:	bf00      	nop

00408910 <__aeabi_drsub>:
  408910:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  408914:	e002      	b.n	40891c <__adddf3>
  408916:	bf00      	nop

00408918 <__aeabi_dsub>:
  408918:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040891c <__adddf3>:
  40891c:	b530      	push	{r4, r5, lr}
  40891e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  408922:	ea4f 0543 	mov.w	r5, r3, lsl #1
  408926:	ea94 0f05 	teq	r4, r5
  40892a:	bf08      	it	eq
  40892c:	ea90 0f02 	teqeq	r0, r2
  408930:	bf1f      	itttt	ne
  408932:	ea54 0c00 	orrsne.w	ip, r4, r0
  408936:	ea55 0c02 	orrsne.w	ip, r5, r2
  40893a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40893e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408942:	f000 80e2 	beq.w	408b0a <__adddf3+0x1ee>
  408946:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40894a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40894e:	bfb8      	it	lt
  408950:	426d      	neglt	r5, r5
  408952:	dd0c      	ble.n	40896e <__adddf3+0x52>
  408954:	442c      	add	r4, r5
  408956:	ea80 0202 	eor.w	r2, r0, r2
  40895a:	ea81 0303 	eor.w	r3, r1, r3
  40895e:	ea82 0000 	eor.w	r0, r2, r0
  408962:	ea83 0101 	eor.w	r1, r3, r1
  408966:	ea80 0202 	eor.w	r2, r0, r2
  40896a:	ea81 0303 	eor.w	r3, r1, r3
  40896e:	2d36      	cmp	r5, #54	; 0x36
  408970:	bf88      	it	hi
  408972:	bd30      	pophi	{r4, r5, pc}
  408974:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408978:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40897c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  408980:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  408984:	d002      	beq.n	40898c <__adddf3+0x70>
  408986:	4240      	negs	r0, r0
  408988:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40898c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  408990:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408994:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  408998:	d002      	beq.n	4089a0 <__adddf3+0x84>
  40899a:	4252      	negs	r2, r2
  40899c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4089a0:	ea94 0f05 	teq	r4, r5
  4089a4:	f000 80a7 	beq.w	408af6 <__adddf3+0x1da>
  4089a8:	f1a4 0401 	sub.w	r4, r4, #1
  4089ac:	f1d5 0e20 	rsbs	lr, r5, #32
  4089b0:	db0d      	blt.n	4089ce <__adddf3+0xb2>
  4089b2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4089b6:	fa22 f205 	lsr.w	r2, r2, r5
  4089ba:	1880      	adds	r0, r0, r2
  4089bc:	f141 0100 	adc.w	r1, r1, #0
  4089c0:	fa03 f20e 	lsl.w	r2, r3, lr
  4089c4:	1880      	adds	r0, r0, r2
  4089c6:	fa43 f305 	asr.w	r3, r3, r5
  4089ca:	4159      	adcs	r1, r3
  4089cc:	e00e      	b.n	4089ec <__adddf3+0xd0>
  4089ce:	f1a5 0520 	sub.w	r5, r5, #32
  4089d2:	f10e 0e20 	add.w	lr, lr, #32
  4089d6:	2a01      	cmp	r2, #1
  4089d8:	fa03 fc0e 	lsl.w	ip, r3, lr
  4089dc:	bf28      	it	cs
  4089de:	f04c 0c02 	orrcs.w	ip, ip, #2
  4089e2:	fa43 f305 	asr.w	r3, r3, r5
  4089e6:	18c0      	adds	r0, r0, r3
  4089e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4089ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4089f0:	d507      	bpl.n	408a02 <__adddf3+0xe6>
  4089f2:	f04f 0e00 	mov.w	lr, #0
  4089f6:	f1dc 0c00 	rsbs	ip, ip, #0
  4089fa:	eb7e 0000 	sbcs.w	r0, lr, r0
  4089fe:	eb6e 0101 	sbc.w	r1, lr, r1
  408a02:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  408a06:	d31b      	bcc.n	408a40 <__adddf3+0x124>
  408a08:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408a0c:	d30c      	bcc.n	408a28 <__adddf3+0x10c>
  408a0e:	0849      	lsrs	r1, r1, #1
  408a10:	ea5f 0030 	movs.w	r0, r0, rrx
  408a14:	ea4f 0c3c 	mov.w	ip, ip, rrx
  408a18:	f104 0401 	add.w	r4, r4, #1
  408a1c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408a20:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  408a24:	f080 809a 	bcs.w	408b5c <__adddf3+0x240>
  408a28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  408a2c:	bf08      	it	eq
  408a2e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408a32:	f150 0000 	adcs.w	r0, r0, #0
  408a36:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408a3a:	ea41 0105 	orr.w	r1, r1, r5
  408a3e:	bd30      	pop	{r4, r5, pc}
  408a40:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  408a44:	4140      	adcs	r0, r0
  408a46:	eb41 0101 	adc.w	r1, r1, r1
  408a4a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408a4e:	f1a4 0401 	sub.w	r4, r4, #1
  408a52:	d1e9      	bne.n	408a28 <__adddf3+0x10c>
  408a54:	f091 0f00 	teq	r1, #0
  408a58:	bf04      	itt	eq
  408a5a:	4601      	moveq	r1, r0
  408a5c:	2000      	moveq	r0, #0
  408a5e:	fab1 f381 	clz	r3, r1
  408a62:	bf08      	it	eq
  408a64:	3320      	addeq	r3, #32
  408a66:	f1a3 030b 	sub.w	r3, r3, #11
  408a6a:	f1b3 0220 	subs.w	r2, r3, #32
  408a6e:	da0c      	bge.n	408a8a <__adddf3+0x16e>
  408a70:	320c      	adds	r2, #12
  408a72:	dd08      	ble.n	408a86 <__adddf3+0x16a>
  408a74:	f102 0c14 	add.w	ip, r2, #20
  408a78:	f1c2 020c 	rsb	r2, r2, #12
  408a7c:	fa01 f00c 	lsl.w	r0, r1, ip
  408a80:	fa21 f102 	lsr.w	r1, r1, r2
  408a84:	e00c      	b.n	408aa0 <__adddf3+0x184>
  408a86:	f102 0214 	add.w	r2, r2, #20
  408a8a:	bfd8      	it	le
  408a8c:	f1c2 0c20 	rsble	ip, r2, #32
  408a90:	fa01 f102 	lsl.w	r1, r1, r2
  408a94:	fa20 fc0c 	lsr.w	ip, r0, ip
  408a98:	bfdc      	itt	le
  408a9a:	ea41 010c 	orrle.w	r1, r1, ip
  408a9e:	4090      	lslle	r0, r2
  408aa0:	1ae4      	subs	r4, r4, r3
  408aa2:	bfa2      	ittt	ge
  408aa4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408aa8:	4329      	orrge	r1, r5
  408aaa:	bd30      	popge	{r4, r5, pc}
  408aac:	ea6f 0404 	mvn.w	r4, r4
  408ab0:	3c1f      	subs	r4, #31
  408ab2:	da1c      	bge.n	408aee <__adddf3+0x1d2>
  408ab4:	340c      	adds	r4, #12
  408ab6:	dc0e      	bgt.n	408ad6 <__adddf3+0x1ba>
  408ab8:	f104 0414 	add.w	r4, r4, #20
  408abc:	f1c4 0220 	rsb	r2, r4, #32
  408ac0:	fa20 f004 	lsr.w	r0, r0, r4
  408ac4:	fa01 f302 	lsl.w	r3, r1, r2
  408ac8:	ea40 0003 	orr.w	r0, r0, r3
  408acc:	fa21 f304 	lsr.w	r3, r1, r4
  408ad0:	ea45 0103 	orr.w	r1, r5, r3
  408ad4:	bd30      	pop	{r4, r5, pc}
  408ad6:	f1c4 040c 	rsb	r4, r4, #12
  408ada:	f1c4 0220 	rsb	r2, r4, #32
  408ade:	fa20 f002 	lsr.w	r0, r0, r2
  408ae2:	fa01 f304 	lsl.w	r3, r1, r4
  408ae6:	ea40 0003 	orr.w	r0, r0, r3
  408aea:	4629      	mov	r1, r5
  408aec:	bd30      	pop	{r4, r5, pc}
  408aee:	fa21 f004 	lsr.w	r0, r1, r4
  408af2:	4629      	mov	r1, r5
  408af4:	bd30      	pop	{r4, r5, pc}
  408af6:	f094 0f00 	teq	r4, #0
  408afa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  408afe:	bf06      	itte	eq
  408b00:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  408b04:	3401      	addeq	r4, #1
  408b06:	3d01      	subne	r5, #1
  408b08:	e74e      	b.n	4089a8 <__adddf3+0x8c>
  408b0a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408b0e:	bf18      	it	ne
  408b10:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408b14:	d029      	beq.n	408b6a <__adddf3+0x24e>
  408b16:	ea94 0f05 	teq	r4, r5
  408b1a:	bf08      	it	eq
  408b1c:	ea90 0f02 	teqeq	r0, r2
  408b20:	d005      	beq.n	408b2e <__adddf3+0x212>
  408b22:	ea54 0c00 	orrs.w	ip, r4, r0
  408b26:	bf04      	itt	eq
  408b28:	4619      	moveq	r1, r3
  408b2a:	4610      	moveq	r0, r2
  408b2c:	bd30      	pop	{r4, r5, pc}
  408b2e:	ea91 0f03 	teq	r1, r3
  408b32:	bf1e      	ittt	ne
  408b34:	2100      	movne	r1, #0
  408b36:	2000      	movne	r0, #0
  408b38:	bd30      	popne	{r4, r5, pc}
  408b3a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  408b3e:	d105      	bne.n	408b4c <__adddf3+0x230>
  408b40:	0040      	lsls	r0, r0, #1
  408b42:	4149      	adcs	r1, r1
  408b44:	bf28      	it	cs
  408b46:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  408b4a:	bd30      	pop	{r4, r5, pc}
  408b4c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408b50:	bf3c      	itt	cc
  408b52:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  408b56:	bd30      	popcc	{r4, r5, pc}
  408b58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408b5c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  408b60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408b64:	f04f 0000 	mov.w	r0, #0
  408b68:	bd30      	pop	{r4, r5, pc}
  408b6a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408b6e:	bf1a      	itte	ne
  408b70:	4619      	movne	r1, r3
  408b72:	4610      	movne	r0, r2
  408b74:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  408b78:	bf1c      	itt	ne
  408b7a:	460b      	movne	r3, r1
  408b7c:	4602      	movne	r2, r0
  408b7e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408b82:	bf06      	itte	eq
  408b84:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  408b88:	ea91 0f03 	teqeq	r1, r3
  408b8c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  408b90:	bd30      	pop	{r4, r5, pc}
  408b92:	bf00      	nop

00408b94 <__aeabi_ui2d>:
  408b94:	f090 0f00 	teq	r0, #0
  408b98:	bf04      	itt	eq
  408b9a:	2100      	moveq	r1, #0
  408b9c:	4770      	bxeq	lr
  408b9e:	b530      	push	{r4, r5, lr}
  408ba0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408ba4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408ba8:	f04f 0500 	mov.w	r5, #0
  408bac:	f04f 0100 	mov.w	r1, #0
  408bb0:	e750      	b.n	408a54 <__adddf3+0x138>
  408bb2:	bf00      	nop

00408bb4 <__aeabi_i2d>:
  408bb4:	f090 0f00 	teq	r0, #0
  408bb8:	bf04      	itt	eq
  408bba:	2100      	moveq	r1, #0
  408bbc:	4770      	bxeq	lr
  408bbe:	b530      	push	{r4, r5, lr}
  408bc0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408bc4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408bc8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408bcc:	bf48      	it	mi
  408bce:	4240      	negmi	r0, r0
  408bd0:	f04f 0100 	mov.w	r1, #0
  408bd4:	e73e      	b.n	408a54 <__adddf3+0x138>
  408bd6:	bf00      	nop

00408bd8 <__aeabi_f2d>:
  408bd8:	0042      	lsls	r2, r0, #1
  408bda:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408bde:	ea4f 0131 	mov.w	r1, r1, rrx
  408be2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  408be6:	bf1f      	itttt	ne
  408be8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408bec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408bf0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408bf4:	4770      	bxne	lr
  408bf6:	f092 0f00 	teq	r2, #0
  408bfa:	bf14      	ite	ne
  408bfc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408c00:	4770      	bxeq	lr
  408c02:	b530      	push	{r4, r5, lr}
  408c04:	f44f 7460 	mov.w	r4, #896	; 0x380
  408c08:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408c0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408c10:	e720      	b.n	408a54 <__adddf3+0x138>
  408c12:	bf00      	nop

00408c14 <__aeabi_ul2d>:
  408c14:	ea50 0201 	orrs.w	r2, r0, r1
  408c18:	bf08      	it	eq
  408c1a:	4770      	bxeq	lr
  408c1c:	b530      	push	{r4, r5, lr}
  408c1e:	f04f 0500 	mov.w	r5, #0
  408c22:	e00a      	b.n	408c3a <__aeabi_l2d+0x16>

00408c24 <__aeabi_l2d>:
  408c24:	ea50 0201 	orrs.w	r2, r0, r1
  408c28:	bf08      	it	eq
  408c2a:	4770      	bxeq	lr
  408c2c:	b530      	push	{r4, r5, lr}
  408c2e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408c32:	d502      	bpl.n	408c3a <__aeabi_l2d+0x16>
  408c34:	4240      	negs	r0, r0
  408c36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408c3a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408c3e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408c42:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  408c46:	f43f aedc 	beq.w	408a02 <__adddf3+0xe6>
  408c4a:	f04f 0203 	mov.w	r2, #3
  408c4e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408c52:	bf18      	it	ne
  408c54:	3203      	addne	r2, #3
  408c56:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408c5a:	bf18      	it	ne
  408c5c:	3203      	addne	r2, #3
  408c5e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408c62:	f1c2 0320 	rsb	r3, r2, #32
  408c66:	fa00 fc03 	lsl.w	ip, r0, r3
  408c6a:	fa20 f002 	lsr.w	r0, r0, r2
  408c6e:	fa01 fe03 	lsl.w	lr, r1, r3
  408c72:	ea40 000e 	orr.w	r0, r0, lr
  408c76:	fa21 f102 	lsr.w	r1, r1, r2
  408c7a:	4414      	add	r4, r2
  408c7c:	e6c1      	b.n	408a02 <__adddf3+0xe6>
  408c7e:	bf00      	nop

00408c80 <__aeabi_dmul>:
  408c80:	b570      	push	{r4, r5, r6, lr}
  408c82:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408c86:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408c8a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408c8e:	bf1d      	ittte	ne
  408c90:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408c94:	ea94 0f0c 	teqne	r4, ip
  408c98:	ea95 0f0c 	teqne	r5, ip
  408c9c:	f000 f8de 	bleq	408e5c <__aeabi_dmul+0x1dc>
  408ca0:	442c      	add	r4, r5
  408ca2:	ea81 0603 	eor.w	r6, r1, r3
  408ca6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408caa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408cae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408cb2:	bf18      	it	ne
  408cb4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408cb8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408cbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408cc0:	d038      	beq.n	408d34 <__aeabi_dmul+0xb4>
  408cc2:	fba0 ce02 	umull	ip, lr, r0, r2
  408cc6:	f04f 0500 	mov.w	r5, #0
  408cca:	fbe1 e502 	umlal	lr, r5, r1, r2
  408cce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408cd2:	fbe0 e503 	umlal	lr, r5, r0, r3
  408cd6:	f04f 0600 	mov.w	r6, #0
  408cda:	fbe1 5603 	umlal	r5, r6, r1, r3
  408cde:	f09c 0f00 	teq	ip, #0
  408ce2:	bf18      	it	ne
  408ce4:	f04e 0e01 	orrne.w	lr, lr, #1
  408ce8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408cec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408cf0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408cf4:	d204      	bcs.n	408d00 <__aeabi_dmul+0x80>
  408cf6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408cfa:	416d      	adcs	r5, r5
  408cfc:	eb46 0606 	adc.w	r6, r6, r6
  408d00:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408d04:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408d08:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408d0c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408d10:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408d14:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408d18:	bf88      	it	hi
  408d1a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408d1e:	d81e      	bhi.n	408d5e <__aeabi_dmul+0xde>
  408d20:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408d24:	bf08      	it	eq
  408d26:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408d2a:	f150 0000 	adcs.w	r0, r0, #0
  408d2e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408d32:	bd70      	pop	{r4, r5, r6, pc}
  408d34:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408d38:	ea46 0101 	orr.w	r1, r6, r1
  408d3c:	ea40 0002 	orr.w	r0, r0, r2
  408d40:	ea81 0103 	eor.w	r1, r1, r3
  408d44:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408d48:	bfc2      	ittt	gt
  408d4a:	ebd4 050c 	rsbsgt	r5, r4, ip
  408d4e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408d52:	bd70      	popgt	{r4, r5, r6, pc}
  408d54:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408d58:	f04f 0e00 	mov.w	lr, #0
  408d5c:	3c01      	subs	r4, #1
  408d5e:	f300 80ab 	bgt.w	408eb8 <__aeabi_dmul+0x238>
  408d62:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408d66:	bfde      	ittt	le
  408d68:	2000      	movle	r0, #0
  408d6a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408d6e:	bd70      	pople	{r4, r5, r6, pc}
  408d70:	f1c4 0400 	rsb	r4, r4, #0
  408d74:	3c20      	subs	r4, #32
  408d76:	da35      	bge.n	408de4 <__aeabi_dmul+0x164>
  408d78:	340c      	adds	r4, #12
  408d7a:	dc1b      	bgt.n	408db4 <__aeabi_dmul+0x134>
  408d7c:	f104 0414 	add.w	r4, r4, #20
  408d80:	f1c4 0520 	rsb	r5, r4, #32
  408d84:	fa00 f305 	lsl.w	r3, r0, r5
  408d88:	fa20 f004 	lsr.w	r0, r0, r4
  408d8c:	fa01 f205 	lsl.w	r2, r1, r5
  408d90:	ea40 0002 	orr.w	r0, r0, r2
  408d94:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408d98:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408d9c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408da0:	fa21 f604 	lsr.w	r6, r1, r4
  408da4:	eb42 0106 	adc.w	r1, r2, r6
  408da8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408dac:	bf08      	it	eq
  408dae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408db2:	bd70      	pop	{r4, r5, r6, pc}
  408db4:	f1c4 040c 	rsb	r4, r4, #12
  408db8:	f1c4 0520 	rsb	r5, r4, #32
  408dbc:	fa00 f304 	lsl.w	r3, r0, r4
  408dc0:	fa20 f005 	lsr.w	r0, r0, r5
  408dc4:	fa01 f204 	lsl.w	r2, r1, r4
  408dc8:	ea40 0002 	orr.w	r0, r0, r2
  408dcc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408dd0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408dd4:	f141 0100 	adc.w	r1, r1, #0
  408dd8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408ddc:	bf08      	it	eq
  408dde:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408de2:	bd70      	pop	{r4, r5, r6, pc}
  408de4:	f1c4 0520 	rsb	r5, r4, #32
  408de8:	fa00 f205 	lsl.w	r2, r0, r5
  408dec:	ea4e 0e02 	orr.w	lr, lr, r2
  408df0:	fa20 f304 	lsr.w	r3, r0, r4
  408df4:	fa01 f205 	lsl.w	r2, r1, r5
  408df8:	ea43 0302 	orr.w	r3, r3, r2
  408dfc:	fa21 f004 	lsr.w	r0, r1, r4
  408e00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408e04:	fa21 f204 	lsr.w	r2, r1, r4
  408e08:	ea20 0002 	bic.w	r0, r0, r2
  408e0c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408e10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408e14:	bf08      	it	eq
  408e16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408e1a:	bd70      	pop	{r4, r5, r6, pc}
  408e1c:	f094 0f00 	teq	r4, #0
  408e20:	d10f      	bne.n	408e42 <__aeabi_dmul+0x1c2>
  408e22:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408e26:	0040      	lsls	r0, r0, #1
  408e28:	eb41 0101 	adc.w	r1, r1, r1
  408e2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408e30:	bf08      	it	eq
  408e32:	3c01      	subeq	r4, #1
  408e34:	d0f7      	beq.n	408e26 <__aeabi_dmul+0x1a6>
  408e36:	ea41 0106 	orr.w	r1, r1, r6
  408e3a:	f095 0f00 	teq	r5, #0
  408e3e:	bf18      	it	ne
  408e40:	4770      	bxne	lr
  408e42:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408e46:	0052      	lsls	r2, r2, #1
  408e48:	eb43 0303 	adc.w	r3, r3, r3
  408e4c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408e50:	bf08      	it	eq
  408e52:	3d01      	subeq	r5, #1
  408e54:	d0f7      	beq.n	408e46 <__aeabi_dmul+0x1c6>
  408e56:	ea43 0306 	orr.w	r3, r3, r6
  408e5a:	4770      	bx	lr
  408e5c:	ea94 0f0c 	teq	r4, ip
  408e60:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408e64:	bf18      	it	ne
  408e66:	ea95 0f0c 	teqne	r5, ip
  408e6a:	d00c      	beq.n	408e86 <__aeabi_dmul+0x206>
  408e6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408e70:	bf18      	it	ne
  408e72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408e76:	d1d1      	bne.n	408e1c <__aeabi_dmul+0x19c>
  408e78:	ea81 0103 	eor.w	r1, r1, r3
  408e7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408e80:	f04f 0000 	mov.w	r0, #0
  408e84:	bd70      	pop	{r4, r5, r6, pc}
  408e86:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408e8a:	bf06      	itte	eq
  408e8c:	4610      	moveq	r0, r2
  408e8e:	4619      	moveq	r1, r3
  408e90:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408e94:	d019      	beq.n	408eca <__aeabi_dmul+0x24a>
  408e96:	ea94 0f0c 	teq	r4, ip
  408e9a:	d102      	bne.n	408ea2 <__aeabi_dmul+0x222>
  408e9c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408ea0:	d113      	bne.n	408eca <__aeabi_dmul+0x24a>
  408ea2:	ea95 0f0c 	teq	r5, ip
  408ea6:	d105      	bne.n	408eb4 <__aeabi_dmul+0x234>
  408ea8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408eac:	bf1c      	itt	ne
  408eae:	4610      	movne	r0, r2
  408eb0:	4619      	movne	r1, r3
  408eb2:	d10a      	bne.n	408eca <__aeabi_dmul+0x24a>
  408eb4:	ea81 0103 	eor.w	r1, r1, r3
  408eb8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408ebc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408ec0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408ec4:	f04f 0000 	mov.w	r0, #0
  408ec8:	bd70      	pop	{r4, r5, r6, pc}
  408eca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408ece:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408ed2:	bd70      	pop	{r4, r5, r6, pc}

00408ed4 <__aeabi_ddiv>:
  408ed4:	b570      	push	{r4, r5, r6, lr}
  408ed6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408eda:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408ede:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408ee2:	bf1d      	ittte	ne
  408ee4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408ee8:	ea94 0f0c 	teqne	r4, ip
  408eec:	ea95 0f0c 	teqne	r5, ip
  408ef0:	f000 f8a7 	bleq	409042 <__aeabi_ddiv+0x16e>
  408ef4:	eba4 0405 	sub.w	r4, r4, r5
  408ef8:	ea81 0e03 	eor.w	lr, r1, r3
  408efc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408f00:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408f04:	f000 8088 	beq.w	409018 <__aeabi_ddiv+0x144>
  408f08:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408f0c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408f10:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408f14:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408f18:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408f1c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408f20:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408f24:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408f28:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408f2c:	429d      	cmp	r5, r3
  408f2e:	bf08      	it	eq
  408f30:	4296      	cmpeq	r6, r2
  408f32:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408f36:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408f3a:	d202      	bcs.n	408f42 <__aeabi_ddiv+0x6e>
  408f3c:	085b      	lsrs	r3, r3, #1
  408f3e:	ea4f 0232 	mov.w	r2, r2, rrx
  408f42:	1ab6      	subs	r6, r6, r2
  408f44:	eb65 0503 	sbc.w	r5, r5, r3
  408f48:	085b      	lsrs	r3, r3, #1
  408f4a:	ea4f 0232 	mov.w	r2, r2, rrx
  408f4e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408f52:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408f56:	ebb6 0e02 	subs.w	lr, r6, r2
  408f5a:	eb75 0e03 	sbcs.w	lr, r5, r3
  408f5e:	bf22      	ittt	cs
  408f60:	1ab6      	subcs	r6, r6, r2
  408f62:	4675      	movcs	r5, lr
  408f64:	ea40 000c 	orrcs.w	r0, r0, ip
  408f68:	085b      	lsrs	r3, r3, #1
  408f6a:	ea4f 0232 	mov.w	r2, r2, rrx
  408f6e:	ebb6 0e02 	subs.w	lr, r6, r2
  408f72:	eb75 0e03 	sbcs.w	lr, r5, r3
  408f76:	bf22      	ittt	cs
  408f78:	1ab6      	subcs	r6, r6, r2
  408f7a:	4675      	movcs	r5, lr
  408f7c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408f80:	085b      	lsrs	r3, r3, #1
  408f82:	ea4f 0232 	mov.w	r2, r2, rrx
  408f86:	ebb6 0e02 	subs.w	lr, r6, r2
  408f8a:	eb75 0e03 	sbcs.w	lr, r5, r3
  408f8e:	bf22      	ittt	cs
  408f90:	1ab6      	subcs	r6, r6, r2
  408f92:	4675      	movcs	r5, lr
  408f94:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408f98:	085b      	lsrs	r3, r3, #1
  408f9a:	ea4f 0232 	mov.w	r2, r2, rrx
  408f9e:	ebb6 0e02 	subs.w	lr, r6, r2
  408fa2:	eb75 0e03 	sbcs.w	lr, r5, r3
  408fa6:	bf22      	ittt	cs
  408fa8:	1ab6      	subcs	r6, r6, r2
  408faa:	4675      	movcs	r5, lr
  408fac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408fb0:	ea55 0e06 	orrs.w	lr, r5, r6
  408fb4:	d018      	beq.n	408fe8 <__aeabi_ddiv+0x114>
  408fb6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408fba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408fbe:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408fc2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408fc6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408fca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408fce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408fd2:	d1c0      	bne.n	408f56 <__aeabi_ddiv+0x82>
  408fd4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408fd8:	d10b      	bne.n	408ff2 <__aeabi_ddiv+0x11e>
  408fda:	ea41 0100 	orr.w	r1, r1, r0
  408fde:	f04f 0000 	mov.w	r0, #0
  408fe2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408fe6:	e7b6      	b.n	408f56 <__aeabi_ddiv+0x82>
  408fe8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408fec:	bf04      	itt	eq
  408fee:	4301      	orreq	r1, r0
  408ff0:	2000      	moveq	r0, #0
  408ff2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408ff6:	bf88      	it	hi
  408ff8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408ffc:	f63f aeaf 	bhi.w	408d5e <__aeabi_dmul+0xde>
  409000:	ebb5 0c03 	subs.w	ip, r5, r3
  409004:	bf04      	itt	eq
  409006:	ebb6 0c02 	subseq.w	ip, r6, r2
  40900a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40900e:	f150 0000 	adcs.w	r0, r0, #0
  409012:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409016:	bd70      	pop	{r4, r5, r6, pc}
  409018:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40901c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  409020:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  409024:	bfc2      	ittt	gt
  409026:	ebd4 050c 	rsbsgt	r5, r4, ip
  40902a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40902e:	bd70      	popgt	{r4, r5, r6, pc}
  409030:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409034:	f04f 0e00 	mov.w	lr, #0
  409038:	3c01      	subs	r4, #1
  40903a:	e690      	b.n	408d5e <__aeabi_dmul+0xde>
  40903c:	ea45 0e06 	orr.w	lr, r5, r6
  409040:	e68d      	b.n	408d5e <__aeabi_dmul+0xde>
  409042:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  409046:	ea94 0f0c 	teq	r4, ip
  40904a:	bf08      	it	eq
  40904c:	ea95 0f0c 	teqeq	r5, ip
  409050:	f43f af3b 	beq.w	408eca <__aeabi_dmul+0x24a>
  409054:	ea94 0f0c 	teq	r4, ip
  409058:	d10a      	bne.n	409070 <__aeabi_ddiv+0x19c>
  40905a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40905e:	f47f af34 	bne.w	408eca <__aeabi_dmul+0x24a>
  409062:	ea95 0f0c 	teq	r5, ip
  409066:	f47f af25 	bne.w	408eb4 <__aeabi_dmul+0x234>
  40906a:	4610      	mov	r0, r2
  40906c:	4619      	mov	r1, r3
  40906e:	e72c      	b.n	408eca <__aeabi_dmul+0x24a>
  409070:	ea95 0f0c 	teq	r5, ip
  409074:	d106      	bne.n	409084 <__aeabi_ddiv+0x1b0>
  409076:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40907a:	f43f aefd 	beq.w	408e78 <__aeabi_dmul+0x1f8>
  40907e:	4610      	mov	r0, r2
  409080:	4619      	mov	r1, r3
  409082:	e722      	b.n	408eca <__aeabi_dmul+0x24a>
  409084:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409088:	bf18      	it	ne
  40908a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40908e:	f47f aec5 	bne.w	408e1c <__aeabi_dmul+0x19c>
  409092:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  409096:	f47f af0d 	bne.w	408eb4 <__aeabi_dmul+0x234>
  40909a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40909e:	f47f aeeb 	bne.w	408e78 <__aeabi_dmul+0x1f8>
  4090a2:	e712      	b.n	408eca <__aeabi_dmul+0x24a>

004090a4 <__gedf2>:
  4090a4:	f04f 3cff 	mov.w	ip, #4294967295
  4090a8:	e006      	b.n	4090b8 <__cmpdf2+0x4>
  4090aa:	bf00      	nop

004090ac <__ledf2>:
  4090ac:	f04f 0c01 	mov.w	ip, #1
  4090b0:	e002      	b.n	4090b8 <__cmpdf2+0x4>
  4090b2:	bf00      	nop

004090b4 <__cmpdf2>:
  4090b4:	f04f 0c01 	mov.w	ip, #1
  4090b8:	f84d cd04 	str.w	ip, [sp, #-4]!
  4090bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4090c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4090c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4090c8:	bf18      	it	ne
  4090ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4090ce:	d01b      	beq.n	409108 <__cmpdf2+0x54>
  4090d0:	b001      	add	sp, #4
  4090d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4090d6:	bf0c      	ite	eq
  4090d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4090dc:	ea91 0f03 	teqne	r1, r3
  4090e0:	bf02      	ittt	eq
  4090e2:	ea90 0f02 	teqeq	r0, r2
  4090e6:	2000      	moveq	r0, #0
  4090e8:	4770      	bxeq	lr
  4090ea:	f110 0f00 	cmn.w	r0, #0
  4090ee:	ea91 0f03 	teq	r1, r3
  4090f2:	bf58      	it	pl
  4090f4:	4299      	cmppl	r1, r3
  4090f6:	bf08      	it	eq
  4090f8:	4290      	cmpeq	r0, r2
  4090fa:	bf2c      	ite	cs
  4090fc:	17d8      	asrcs	r0, r3, #31
  4090fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  409102:	f040 0001 	orr.w	r0, r0, #1
  409106:	4770      	bx	lr
  409108:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40910c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409110:	d102      	bne.n	409118 <__cmpdf2+0x64>
  409112:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  409116:	d107      	bne.n	409128 <__cmpdf2+0x74>
  409118:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40911c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409120:	d1d6      	bne.n	4090d0 <__cmpdf2+0x1c>
  409122:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  409126:	d0d3      	beq.n	4090d0 <__cmpdf2+0x1c>
  409128:	f85d 0b04 	ldr.w	r0, [sp], #4
  40912c:	4770      	bx	lr
  40912e:	bf00      	nop

00409130 <__aeabi_cdrcmple>:
  409130:	4684      	mov	ip, r0
  409132:	4610      	mov	r0, r2
  409134:	4662      	mov	r2, ip
  409136:	468c      	mov	ip, r1
  409138:	4619      	mov	r1, r3
  40913a:	4663      	mov	r3, ip
  40913c:	e000      	b.n	409140 <__aeabi_cdcmpeq>
  40913e:	bf00      	nop

00409140 <__aeabi_cdcmpeq>:
  409140:	b501      	push	{r0, lr}
  409142:	f7ff ffb7 	bl	4090b4 <__cmpdf2>
  409146:	2800      	cmp	r0, #0
  409148:	bf48      	it	mi
  40914a:	f110 0f00 	cmnmi.w	r0, #0
  40914e:	bd01      	pop	{r0, pc}

00409150 <__aeabi_dcmpeq>:
  409150:	f84d ed08 	str.w	lr, [sp, #-8]!
  409154:	f7ff fff4 	bl	409140 <__aeabi_cdcmpeq>
  409158:	bf0c      	ite	eq
  40915a:	2001      	moveq	r0, #1
  40915c:	2000      	movne	r0, #0
  40915e:	f85d fb08 	ldr.w	pc, [sp], #8
  409162:	bf00      	nop

00409164 <__aeabi_dcmplt>:
  409164:	f84d ed08 	str.w	lr, [sp, #-8]!
  409168:	f7ff ffea 	bl	409140 <__aeabi_cdcmpeq>
  40916c:	bf34      	ite	cc
  40916e:	2001      	movcc	r0, #1
  409170:	2000      	movcs	r0, #0
  409172:	f85d fb08 	ldr.w	pc, [sp], #8
  409176:	bf00      	nop

00409178 <__aeabi_dcmple>:
  409178:	f84d ed08 	str.w	lr, [sp, #-8]!
  40917c:	f7ff ffe0 	bl	409140 <__aeabi_cdcmpeq>
  409180:	bf94      	ite	ls
  409182:	2001      	movls	r0, #1
  409184:	2000      	movhi	r0, #0
  409186:	f85d fb08 	ldr.w	pc, [sp], #8
  40918a:	bf00      	nop

0040918c <__aeabi_dcmpge>:
  40918c:	f84d ed08 	str.w	lr, [sp, #-8]!
  409190:	f7ff ffce 	bl	409130 <__aeabi_cdrcmple>
  409194:	bf94      	ite	ls
  409196:	2001      	movls	r0, #1
  409198:	2000      	movhi	r0, #0
  40919a:	f85d fb08 	ldr.w	pc, [sp], #8
  40919e:	bf00      	nop

004091a0 <__aeabi_dcmpgt>:
  4091a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4091a4:	f7ff ffc4 	bl	409130 <__aeabi_cdrcmple>
  4091a8:	bf34      	ite	cc
  4091aa:	2001      	movcc	r0, #1
  4091ac:	2000      	movcs	r0, #0
  4091ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4091b2:	bf00      	nop

004091b4 <__aeabi_dcmpun>:
  4091b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4091b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4091bc:	d102      	bne.n	4091c4 <__aeabi_dcmpun+0x10>
  4091be:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4091c2:	d10a      	bne.n	4091da <__aeabi_dcmpun+0x26>
  4091c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4091c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4091cc:	d102      	bne.n	4091d4 <__aeabi_dcmpun+0x20>
  4091ce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4091d2:	d102      	bne.n	4091da <__aeabi_dcmpun+0x26>
  4091d4:	f04f 0000 	mov.w	r0, #0
  4091d8:	4770      	bx	lr
  4091da:	f04f 0001 	mov.w	r0, #1
  4091de:	4770      	bx	lr

004091e0 <__aeabi_d2iz>:
  4091e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4091e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4091e8:	d215      	bcs.n	409216 <__aeabi_d2iz+0x36>
  4091ea:	d511      	bpl.n	409210 <__aeabi_d2iz+0x30>
  4091ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4091f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4091f4:	d912      	bls.n	40921c <__aeabi_d2iz+0x3c>
  4091f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4091fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4091fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  409202:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409206:	fa23 f002 	lsr.w	r0, r3, r2
  40920a:	bf18      	it	ne
  40920c:	4240      	negne	r0, r0
  40920e:	4770      	bx	lr
  409210:	f04f 0000 	mov.w	r0, #0
  409214:	4770      	bx	lr
  409216:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40921a:	d105      	bne.n	409228 <__aeabi_d2iz+0x48>
  40921c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409220:	bf08      	it	eq
  409222:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409226:	4770      	bx	lr
  409228:	f04f 0000 	mov.w	r0, #0
  40922c:	4770      	bx	lr
  40922e:	bf00      	nop

00409230 <__aeabi_uldivmod>:
  409230:	b953      	cbnz	r3, 409248 <__aeabi_uldivmod+0x18>
  409232:	b94a      	cbnz	r2, 409248 <__aeabi_uldivmod+0x18>
  409234:	2900      	cmp	r1, #0
  409236:	bf08      	it	eq
  409238:	2800      	cmpeq	r0, #0
  40923a:	bf1c      	itt	ne
  40923c:	f04f 31ff 	movne.w	r1, #4294967295
  409240:	f04f 30ff 	movne.w	r0, #4294967295
  409244:	f000 b97a 	b.w	40953c <__aeabi_idiv0>
  409248:	f1ad 0c08 	sub.w	ip, sp, #8
  40924c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  409250:	f000 f806 	bl	409260 <__udivmoddi4>
  409254:	f8dd e004 	ldr.w	lr, [sp, #4]
  409258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40925c:	b004      	add	sp, #16
  40925e:	4770      	bx	lr

00409260 <__udivmoddi4>:
  409260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409264:	468c      	mov	ip, r1
  409266:	460d      	mov	r5, r1
  409268:	4604      	mov	r4, r0
  40926a:	9e08      	ldr	r6, [sp, #32]
  40926c:	2b00      	cmp	r3, #0
  40926e:	d151      	bne.n	409314 <__udivmoddi4+0xb4>
  409270:	428a      	cmp	r2, r1
  409272:	4617      	mov	r7, r2
  409274:	d96d      	bls.n	409352 <__udivmoddi4+0xf2>
  409276:	fab2 fe82 	clz	lr, r2
  40927a:	f1be 0f00 	cmp.w	lr, #0
  40927e:	d00b      	beq.n	409298 <__udivmoddi4+0x38>
  409280:	f1ce 0c20 	rsb	ip, lr, #32
  409284:	fa01 f50e 	lsl.w	r5, r1, lr
  409288:	fa20 fc0c 	lsr.w	ip, r0, ip
  40928c:	fa02 f70e 	lsl.w	r7, r2, lr
  409290:	ea4c 0c05 	orr.w	ip, ip, r5
  409294:	fa00 f40e 	lsl.w	r4, r0, lr
  409298:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40929c:	0c25      	lsrs	r5, r4, #16
  40929e:	fbbc f8fa 	udiv	r8, ip, sl
  4092a2:	fa1f f987 	uxth.w	r9, r7
  4092a6:	fb0a cc18 	mls	ip, sl, r8, ip
  4092aa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4092ae:	fb08 f309 	mul.w	r3, r8, r9
  4092b2:	42ab      	cmp	r3, r5
  4092b4:	d90a      	bls.n	4092cc <__udivmoddi4+0x6c>
  4092b6:	19ed      	adds	r5, r5, r7
  4092b8:	f108 32ff 	add.w	r2, r8, #4294967295
  4092bc:	f080 8123 	bcs.w	409506 <__udivmoddi4+0x2a6>
  4092c0:	42ab      	cmp	r3, r5
  4092c2:	f240 8120 	bls.w	409506 <__udivmoddi4+0x2a6>
  4092c6:	f1a8 0802 	sub.w	r8, r8, #2
  4092ca:	443d      	add	r5, r7
  4092cc:	1aed      	subs	r5, r5, r3
  4092ce:	b2a4      	uxth	r4, r4
  4092d0:	fbb5 f0fa 	udiv	r0, r5, sl
  4092d4:	fb0a 5510 	mls	r5, sl, r0, r5
  4092d8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4092dc:	fb00 f909 	mul.w	r9, r0, r9
  4092e0:	45a1      	cmp	r9, r4
  4092e2:	d909      	bls.n	4092f8 <__udivmoddi4+0x98>
  4092e4:	19e4      	adds	r4, r4, r7
  4092e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4092ea:	f080 810a 	bcs.w	409502 <__udivmoddi4+0x2a2>
  4092ee:	45a1      	cmp	r9, r4
  4092f0:	f240 8107 	bls.w	409502 <__udivmoddi4+0x2a2>
  4092f4:	3802      	subs	r0, #2
  4092f6:	443c      	add	r4, r7
  4092f8:	eba4 0409 	sub.w	r4, r4, r9
  4092fc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  409300:	2100      	movs	r1, #0
  409302:	2e00      	cmp	r6, #0
  409304:	d061      	beq.n	4093ca <__udivmoddi4+0x16a>
  409306:	fa24 f40e 	lsr.w	r4, r4, lr
  40930a:	2300      	movs	r3, #0
  40930c:	6034      	str	r4, [r6, #0]
  40930e:	6073      	str	r3, [r6, #4]
  409310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409314:	428b      	cmp	r3, r1
  409316:	d907      	bls.n	409328 <__udivmoddi4+0xc8>
  409318:	2e00      	cmp	r6, #0
  40931a:	d054      	beq.n	4093c6 <__udivmoddi4+0x166>
  40931c:	2100      	movs	r1, #0
  40931e:	e886 0021 	stmia.w	r6, {r0, r5}
  409322:	4608      	mov	r0, r1
  409324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409328:	fab3 f183 	clz	r1, r3
  40932c:	2900      	cmp	r1, #0
  40932e:	f040 808e 	bne.w	40944e <__udivmoddi4+0x1ee>
  409332:	42ab      	cmp	r3, r5
  409334:	d302      	bcc.n	40933c <__udivmoddi4+0xdc>
  409336:	4282      	cmp	r2, r0
  409338:	f200 80fa 	bhi.w	409530 <__udivmoddi4+0x2d0>
  40933c:	1a84      	subs	r4, r0, r2
  40933e:	eb65 0503 	sbc.w	r5, r5, r3
  409342:	2001      	movs	r0, #1
  409344:	46ac      	mov	ip, r5
  409346:	2e00      	cmp	r6, #0
  409348:	d03f      	beq.n	4093ca <__udivmoddi4+0x16a>
  40934a:	e886 1010 	stmia.w	r6, {r4, ip}
  40934e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409352:	b912      	cbnz	r2, 40935a <__udivmoddi4+0xfa>
  409354:	2701      	movs	r7, #1
  409356:	fbb7 f7f2 	udiv	r7, r7, r2
  40935a:	fab7 fe87 	clz	lr, r7
  40935e:	f1be 0f00 	cmp.w	lr, #0
  409362:	d134      	bne.n	4093ce <__udivmoddi4+0x16e>
  409364:	1beb      	subs	r3, r5, r7
  409366:	0c3a      	lsrs	r2, r7, #16
  409368:	fa1f fc87 	uxth.w	ip, r7
  40936c:	2101      	movs	r1, #1
  40936e:	fbb3 f8f2 	udiv	r8, r3, r2
  409372:	0c25      	lsrs	r5, r4, #16
  409374:	fb02 3318 	mls	r3, r2, r8, r3
  409378:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40937c:	fb0c f308 	mul.w	r3, ip, r8
  409380:	42ab      	cmp	r3, r5
  409382:	d907      	bls.n	409394 <__udivmoddi4+0x134>
  409384:	19ed      	adds	r5, r5, r7
  409386:	f108 30ff 	add.w	r0, r8, #4294967295
  40938a:	d202      	bcs.n	409392 <__udivmoddi4+0x132>
  40938c:	42ab      	cmp	r3, r5
  40938e:	f200 80d1 	bhi.w	409534 <__udivmoddi4+0x2d4>
  409392:	4680      	mov	r8, r0
  409394:	1aed      	subs	r5, r5, r3
  409396:	b2a3      	uxth	r3, r4
  409398:	fbb5 f0f2 	udiv	r0, r5, r2
  40939c:	fb02 5510 	mls	r5, r2, r0, r5
  4093a0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4093a4:	fb0c fc00 	mul.w	ip, ip, r0
  4093a8:	45a4      	cmp	ip, r4
  4093aa:	d907      	bls.n	4093bc <__udivmoddi4+0x15c>
  4093ac:	19e4      	adds	r4, r4, r7
  4093ae:	f100 33ff 	add.w	r3, r0, #4294967295
  4093b2:	d202      	bcs.n	4093ba <__udivmoddi4+0x15a>
  4093b4:	45a4      	cmp	ip, r4
  4093b6:	f200 80b8 	bhi.w	40952a <__udivmoddi4+0x2ca>
  4093ba:	4618      	mov	r0, r3
  4093bc:	eba4 040c 	sub.w	r4, r4, ip
  4093c0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4093c4:	e79d      	b.n	409302 <__udivmoddi4+0xa2>
  4093c6:	4631      	mov	r1, r6
  4093c8:	4630      	mov	r0, r6
  4093ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4093ce:	f1ce 0420 	rsb	r4, lr, #32
  4093d2:	fa05 f30e 	lsl.w	r3, r5, lr
  4093d6:	fa07 f70e 	lsl.w	r7, r7, lr
  4093da:	fa20 f804 	lsr.w	r8, r0, r4
  4093de:	0c3a      	lsrs	r2, r7, #16
  4093e0:	fa25 f404 	lsr.w	r4, r5, r4
  4093e4:	ea48 0803 	orr.w	r8, r8, r3
  4093e8:	fbb4 f1f2 	udiv	r1, r4, r2
  4093ec:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4093f0:	fb02 4411 	mls	r4, r2, r1, r4
  4093f4:	fa1f fc87 	uxth.w	ip, r7
  4093f8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4093fc:	fb01 f30c 	mul.w	r3, r1, ip
  409400:	42ab      	cmp	r3, r5
  409402:	fa00 f40e 	lsl.w	r4, r0, lr
  409406:	d909      	bls.n	40941c <__udivmoddi4+0x1bc>
  409408:	19ed      	adds	r5, r5, r7
  40940a:	f101 30ff 	add.w	r0, r1, #4294967295
  40940e:	f080 808a 	bcs.w	409526 <__udivmoddi4+0x2c6>
  409412:	42ab      	cmp	r3, r5
  409414:	f240 8087 	bls.w	409526 <__udivmoddi4+0x2c6>
  409418:	3902      	subs	r1, #2
  40941a:	443d      	add	r5, r7
  40941c:	1aeb      	subs	r3, r5, r3
  40941e:	fa1f f588 	uxth.w	r5, r8
  409422:	fbb3 f0f2 	udiv	r0, r3, r2
  409426:	fb02 3310 	mls	r3, r2, r0, r3
  40942a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40942e:	fb00 f30c 	mul.w	r3, r0, ip
  409432:	42ab      	cmp	r3, r5
  409434:	d907      	bls.n	409446 <__udivmoddi4+0x1e6>
  409436:	19ed      	adds	r5, r5, r7
  409438:	f100 38ff 	add.w	r8, r0, #4294967295
  40943c:	d26f      	bcs.n	40951e <__udivmoddi4+0x2be>
  40943e:	42ab      	cmp	r3, r5
  409440:	d96d      	bls.n	40951e <__udivmoddi4+0x2be>
  409442:	3802      	subs	r0, #2
  409444:	443d      	add	r5, r7
  409446:	1aeb      	subs	r3, r5, r3
  409448:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40944c:	e78f      	b.n	40936e <__udivmoddi4+0x10e>
  40944e:	f1c1 0720 	rsb	r7, r1, #32
  409452:	fa22 f807 	lsr.w	r8, r2, r7
  409456:	408b      	lsls	r3, r1
  409458:	fa05 f401 	lsl.w	r4, r5, r1
  40945c:	ea48 0303 	orr.w	r3, r8, r3
  409460:	fa20 fe07 	lsr.w	lr, r0, r7
  409464:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  409468:	40fd      	lsrs	r5, r7
  40946a:	ea4e 0e04 	orr.w	lr, lr, r4
  40946e:	fbb5 f9fc 	udiv	r9, r5, ip
  409472:	ea4f 441e 	mov.w	r4, lr, lsr #16
  409476:	fb0c 5519 	mls	r5, ip, r9, r5
  40947a:	fa1f f883 	uxth.w	r8, r3
  40947e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  409482:	fb09 f408 	mul.w	r4, r9, r8
  409486:	42ac      	cmp	r4, r5
  409488:	fa02 f201 	lsl.w	r2, r2, r1
  40948c:	fa00 fa01 	lsl.w	sl, r0, r1
  409490:	d908      	bls.n	4094a4 <__udivmoddi4+0x244>
  409492:	18ed      	adds	r5, r5, r3
  409494:	f109 30ff 	add.w	r0, r9, #4294967295
  409498:	d243      	bcs.n	409522 <__udivmoddi4+0x2c2>
  40949a:	42ac      	cmp	r4, r5
  40949c:	d941      	bls.n	409522 <__udivmoddi4+0x2c2>
  40949e:	f1a9 0902 	sub.w	r9, r9, #2
  4094a2:	441d      	add	r5, r3
  4094a4:	1b2d      	subs	r5, r5, r4
  4094a6:	fa1f fe8e 	uxth.w	lr, lr
  4094aa:	fbb5 f0fc 	udiv	r0, r5, ip
  4094ae:	fb0c 5510 	mls	r5, ip, r0, r5
  4094b2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4094b6:	fb00 f808 	mul.w	r8, r0, r8
  4094ba:	45a0      	cmp	r8, r4
  4094bc:	d907      	bls.n	4094ce <__udivmoddi4+0x26e>
  4094be:	18e4      	adds	r4, r4, r3
  4094c0:	f100 35ff 	add.w	r5, r0, #4294967295
  4094c4:	d229      	bcs.n	40951a <__udivmoddi4+0x2ba>
  4094c6:	45a0      	cmp	r8, r4
  4094c8:	d927      	bls.n	40951a <__udivmoddi4+0x2ba>
  4094ca:	3802      	subs	r0, #2
  4094cc:	441c      	add	r4, r3
  4094ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4094d2:	eba4 0408 	sub.w	r4, r4, r8
  4094d6:	fba0 8902 	umull	r8, r9, r0, r2
  4094da:	454c      	cmp	r4, r9
  4094dc:	46c6      	mov	lr, r8
  4094de:	464d      	mov	r5, r9
  4094e0:	d315      	bcc.n	40950e <__udivmoddi4+0x2ae>
  4094e2:	d012      	beq.n	40950a <__udivmoddi4+0x2aa>
  4094e4:	b156      	cbz	r6, 4094fc <__udivmoddi4+0x29c>
  4094e6:	ebba 030e 	subs.w	r3, sl, lr
  4094ea:	eb64 0405 	sbc.w	r4, r4, r5
  4094ee:	fa04 f707 	lsl.w	r7, r4, r7
  4094f2:	40cb      	lsrs	r3, r1
  4094f4:	431f      	orrs	r7, r3
  4094f6:	40cc      	lsrs	r4, r1
  4094f8:	6037      	str	r7, [r6, #0]
  4094fa:	6074      	str	r4, [r6, #4]
  4094fc:	2100      	movs	r1, #0
  4094fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409502:	4618      	mov	r0, r3
  409504:	e6f8      	b.n	4092f8 <__udivmoddi4+0x98>
  409506:	4690      	mov	r8, r2
  409508:	e6e0      	b.n	4092cc <__udivmoddi4+0x6c>
  40950a:	45c2      	cmp	sl, r8
  40950c:	d2ea      	bcs.n	4094e4 <__udivmoddi4+0x284>
  40950e:	ebb8 0e02 	subs.w	lr, r8, r2
  409512:	eb69 0503 	sbc.w	r5, r9, r3
  409516:	3801      	subs	r0, #1
  409518:	e7e4      	b.n	4094e4 <__udivmoddi4+0x284>
  40951a:	4628      	mov	r0, r5
  40951c:	e7d7      	b.n	4094ce <__udivmoddi4+0x26e>
  40951e:	4640      	mov	r0, r8
  409520:	e791      	b.n	409446 <__udivmoddi4+0x1e6>
  409522:	4681      	mov	r9, r0
  409524:	e7be      	b.n	4094a4 <__udivmoddi4+0x244>
  409526:	4601      	mov	r1, r0
  409528:	e778      	b.n	40941c <__udivmoddi4+0x1bc>
  40952a:	3802      	subs	r0, #2
  40952c:	443c      	add	r4, r7
  40952e:	e745      	b.n	4093bc <__udivmoddi4+0x15c>
  409530:	4608      	mov	r0, r1
  409532:	e708      	b.n	409346 <__udivmoddi4+0xe6>
  409534:	f1a8 0802 	sub.w	r8, r8, #2
  409538:	443d      	add	r5, r7
  40953a:	e72b      	b.n	409394 <__udivmoddi4+0x134>

0040953c <__aeabi_idiv0>:
  40953c:	4770      	bx	lr
  40953e:	bf00      	nop
  409540:	454c4449 	.word	0x454c4449
  409544:	00000000 	.word	0x00000000
  409548:	51726d54 	.word	0x51726d54
  40954c:	00000000 	.word	0x00000000
  409550:	20726d54 	.word	0x20726d54
  409554:	00637653 	.word	0x00637653
  409558:	000007e2 	.word	0x000007e2
  40955c:	00000003 	.word	0x00000003
  409560:	00000013 	.word	0x00000013
  409564:	0000000c 	.word	0x0000000c
  409568:	0000000f 	.word	0x0000000f
  40956c:	0000002d 	.word	0x0000002d
  409570:	00000001 	.word	0x00000001
  409574:	72746e45 	.word	0x72746e45
  409578:	0000756f 	.word	0x0000756f
  40957c:	63696e49 	.word	0x63696e49
  409580:	696c6169 	.word	0x696c6169
  409584:	20756f7a 	.word	0x20756f7a
  409588:	5452206f 	.word	0x5452206f
  40958c:	00000043 	.word	0x00000043
  409590:	656d6f43 	.word	0x656d6f43
  409594:	00756f63 	.word	0x00756f63
  409598:	64656c6f 	.word	0x64656c6f
  40959c:	00000000 	.word	0x00000000
  4095a0:	6c696146 	.word	0x6c696146
  4095a4:	74206465 	.word	0x74206465
  4095a8:	7263206f 	.word	0x7263206f
  4095ac:	65746165 	.word	0x65746165
  4095b0:	656c6f20 	.word	0x656c6f20
  4095b4:	61742064 	.word	0x61742064
  4095b8:	000d6b73 	.word	0x000d6b73
  4095bc:	736e6573 	.word	0x736e6573
  4095c0:	0000726f 	.word	0x0000726f
  4095c4:	6c696146 	.word	0x6c696146
  4095c8:	74206465 	.word	0x74206465
  4095cc:	7263206f 	.word	0x7263206f
  4095d0:	65746165 	.word	0x65746165
  4095d4:	6e657320 	.word	0x6e657320
  4095d8:	20726f73 	.word	0x20726f73
  4095dc:	6b736174 	.word	0x6b736174
  4095e0:	0000000d 	.word	0x0000000d
  4095e4:	00747472 	.word	0x00747472
  4095e8:	6c696146 	.word	0x6c696146
  4095ec:	74206465 	.word	0x74206465
  4095f0:	7263206f 	.word	0x7263206f
  4095f4:	65746165 	.word	0x65746165
  4095f8:	74747220 	.word	0x74747220
  4095fc:	73617420 	.word	0x73617420
  409600:	00000d6b 	.word	0x00000d6b
  409604:	00006374 	.word	0x00006374
  409608:	6c696146 	.word	0x6c696146
  40960c:	74206465 	.word	0x74206465
  409610:	7263206f 	.word	0x7263206f
  409614:	65746165 	.word	0x65746165
  409618:	20637420 	.word	0x20637420
  40961c:	6b736174 	.word	0x6b736174
  409620:	0000000d 	.word	0x0000000d
  409624:	00637472 	.word	0x00637472
  409628:	6c696146 	.word	0x6c696146
  40962c:	74206465 	.word	0x74206465
  409630:	7263206f 	.word	0x7263206f
  409634:	65746165 	.word	0x65746165
  409638:	63747220 	.word	0x63747220
  40963c:	73617420 	.word	0x73617420
  409640:	00000d6b 	.word	0x00000d6b
  409644:	6c696146 	.word	0x6c696146
  409648:	74206465 	.word	0x74206465
  40964c:	7263206f 	.word	0x7263206f
  409650:	65746165 	.word	0x65746165
  409654:	6d657320 	.word	0x6d657320
  409658:	6f687061 	.word	0x6f687061
  40965c:	52206572 	.word	0x52206572
  409660:	00005454 	.word	0x00005454
  409664:	6c696146 	.word	0x6c696146
  409668:	74206465 	.word	0x74206465
  40966c:	7263206f 	.word	0x7263206f
  409670:	65746165 	.word	0x65746165
  409674:	6d657320 	.word	0x6d657320
  409678:	6f687061 	.word	0x6f687061
  40967c:	54206572 	.word	0x54206572
  409680:	00000043 	.word	0x00000043
  409684:	6c696146 	.word	0x6c696146
  409688:	74206465 	.word	0x74206465
  40968c:	7263206f 	.word	0x7263206f
  409690:	65746165 	.word	0x65746165
  409694:	6d657320 	.word	0x6d657320
  409698:	6f687061 	.word	0x6f687061
  40969c:	52206572 	.word	0x52206572
  4096a0:	00004354 	.word	0x00004354
  4096a4:	63617473 	.word	0x63617473
  4096a8:	766f206b 	.word	0x766f206b
  4096ac:	6c667265 	.word	0x6c667265
  4096b0:	2520776f 	.word	0x2520776f
  4096b4:	73252078 	.word	0x73252078
  4096b8:	00000a0d 	.word	0x00000a0d

004096bc <_global_impure_ptr>:
  4096bc:	20400020 0000000a 00464e49 00666e69      .@ ....INF.inf.
  4096cc:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  4096dc:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  4096ec:	37363534 62613938 66656463 00000000     456789abcdef....
  4096fc:	6c756e28 0000296c 00000030              (null)..0...

00409708 <blanks.7238>:
  409708:	20202020 20202020 20202020 20202020                     

00409718 <zeroes.7239>:
  409718:	30303030 30303030 30303030 30303030     0000000000000000
  409728:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00409738 <__mprec_bigtens>:
  409738:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  409748:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409758:	7f73bf3c 75154fdd                       <.s..O.u

00409760 <__mprec_tens>:
  409760:	00000000 3ff00000 00000000 40240000     .......?......$@
  409770:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409780:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409790:	00000000 412e8480 00000000 416312d0     .......A......cA
  4097a0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4097b0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4097c0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4097d0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4097e0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4097f0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409800:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409810:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  409820:	79d99db4 44ea7843                       ...yCx.D

00409828 <p05.6055>:
  409828:	00000005 00000019 0000007d 49534f50     ........}...POSI
  409838:	00000058 0000002e                       X.......

00409840 <_ctype_>:
  409840:	20202000 20202020 28282020 20282828     .         ((((( 
  409850:	20202020 20202020 20202020 20202020                     
  409860:	10108820 10101010 10101010 10101010      ...............
  409870:	04040410 04040404 10040404 10101010     ................
  409880:	41411010 41414141 01010101 01010101     ..AAAAAA........
  409890:	01010101 01010101 01010101 10101010     ................
  4098a0:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4098b0:	02020202 02020202 02020202 10101010     ................
  4098c0:	00000020 00000000 00000000 00000000      ...............
	...

00409944 <_init>:
  409944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409946:	bf00      	nop
  409948:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40994a:	bc08      	pop	{r3}
  40994c:	469e      	mov	lr, r3
  40994e:	4770      	bx	lr

00409950 <__init_array_start>:
  409950:	00405f01 	.word	0x00405f01

00409954 <__frame_dummy_init_array_entry>:
  409954:	00400165                                e.@.

00409958 <_fini>:
  409958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40995a:	bf00      	nop
  40995c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40995e:	bc08      	pop	{r3}
  409960:	469e      	mov	lr, r3
  409962:	4770      	bx	lr

00409964 <__fini_array_start>:
  409964:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <xHigherPriorityTaskWoken>:
20400014:	0001 0000                                   ....

20400018 <_impure_ptr>:
20400018:	0020 2040 0000 0000                          .@ ....

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__malloc_av_>:
	...
20400450:	0448 2040 0448 2040 0450 2040 0450 2040     H.@ H.@ P.@ P.@ 
20400460:	0458 2040 0458 2040 0460 2040 0460 2040     X.@ X.@ `.@ `.@ 
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 

20400850 <__malloc_sbrk_base>:
20400850:	ffff ffff                                   ....

20400854 <__malloc_trim_threshold>:
20400854:	0000 0002                                   ....

20400858 <__atexit_recursive_mutex>:
20400858:	0e40 2040                                   @.@ 

2040085c <__global_locale>:
2040085c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040087c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040089c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040091c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040093c:	88f5 0040 8799 0040 0000 0000 9840 0040     ..@...@.....@.@.
2040094c:	983c 0040 9544 0040 9544 0040 9544 0040     <.@.D.@.D.@.D.@.
2040095c:	9544 0040 9544 0040 9544 0040 9544 0040     D.@.D.@.D.@.D.@.
2040096c:	9544 0040 9544 0040 ffff ffff ffff ffff     D.@.D.@.........
2040097c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
