=====
SETUP
-9.959
17.118
7.159
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
15.970
16.517
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0
16.540
17.118
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0
17.118
=====
SETUP
-9.959
17.118
7.159
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
15.970
16.517
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0
16.540
17.118
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0
17.118
=====
SETUP
-9.959
17.118
7.159
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
15.970
16.517
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n221_s0
16.540
17.118
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0
17.118
=====
SETUP
-9.959
17.118
7.159
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
15.970
16.517
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0
16.540
17.118
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0
17.118
=====
SETUP
-9.928
17.087
7.159
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
15.970
16.517
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0
16.540
17.087
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0
17.087
=====
SETUP
-9.837
17.006
7.169
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
15.970
16.517
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0
17.006
=====
SETUP
-9.837
17.006
7.169
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
15.970
16.517
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0
16.717
17.006
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0
17.006
=====
SETUP
-9.837
17.006
7.169
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
15.970
16.517
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0
16.717
17.006
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0
17.006
=====
SETUP
-9.837
17.006
7.169
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
15.970
16.517
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0
16.717
17.006
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0
17.006
=====
SETUP
-9.389
16.548
7.159
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
7.377
7.783
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19
14.647
15.192
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20
15.192
15.242
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21
15.242
15.292
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
15.292
15.342
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n253_s2
15.970
16.548
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0
16.548
=====
SETUP
-6.784
20.666
13.882
disp_driver0/video_timing_ctrl_inst0/v_pos_11_s0
7.276
7.659
disp_driver0/video_timing_ctrl_inst0/dvi_den_s6
7.826
8.405
disp_driver0/video_timing_ctrl_inst0/dvi_den_s8
8.786
9.294
disp_driver0/video_timing_ctrl_inst0/dvi_den_s2
9.850
10.417
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
10.801
11.369
disp_driver0/rdfifo_rden_Z_s2
12.136
12.704
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
13.747
14.204
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_4_s5
14.392
14.966
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_1_s1
15.352
15.931
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1124_s0
16.294
16.889
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1125_s0
16.889
16.939
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1126_s0
16.939
16.989
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
16.989
17.039
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
17.039
17.089
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
17.089
17.139
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
17.139
17.189
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
17.189
17.239
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
17.239
17.289
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
18.072
18.646
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s
20.666
=====
SETUP
-6.728
20.631
13.903
disp_driver0/video_timing_ctrl_inst0/v_pos_11_s0
7.276
7.659
disp_driver0/video_timing_ctrl_inst0/dvi_den_s6
7.826
8.405
disp_driver0/video_timing_ctrl_inst0/dvi_den_s8
8.786
9.294
disp_driver0/video_timing_ctrl_inst0/dvi_den_s2
9.850
10.417
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
10.801
11.369
disp_driver0/rdfifo_rden_Z_s2
12.136
12.704
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_18_s9
15.471
15.979
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_18_s2
16.509
17.087
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_18_s
17.239
17.786
disp_driver0/dvi_data_10_s
18.746
19.314
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_2_s0
20.631
=====
SETUP
-6.653
20.587
13.935
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_0_s0
7.311
7.693
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_4_s3
12.104
12.682
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_6_s5
12.687
13.261
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s3
13.452
14.031
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s1
14.036
14.615
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n196_s28
14.795
15.362
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n195_s17
15.746
16.314
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n378_s4
16.765
17.312
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n389_s
17.905
18.450
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n388_s0
18.450
18.500
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n387_s0
18.500
18.550
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n386_s0
18.550
18.846
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n690_s1
19.230
19.809
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n690_s0
19.809
19.959
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n698_s0
20.131
20.587
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_7_s0
20.587
=====
SETUP
-6.619
20.556
13.937
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_0_s0
7.311
7.693
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_4_s3
12.104
12.682
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_6_s5
12.687
13.261
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s3
13.452
14.031
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s1
14.036
14.615
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n196_s28
14.795
15.362
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n196_s14
15.746
16.314
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n430_s5
16.491
16.999
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n517_s
17.382
17.927
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n516_s
17.927
18.171
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n694_s2
18.552
19.100
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n694_s0
19.100
19.250
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n702_s0
20.049
20.556
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_3_s0
20.556
=====
SETUP
-6.585
20.516
13.931
disp_driver0/video_timing_ctrl_inst0/v_pos_11_s0
7.276
7.659
disp_driver0/video_timing_ctrl_inst0/dvi_den_s6
7.826
8.405
disp_driver0/video_timing_ctrl_inst0/dvi_den_s8
8.786
9.294
disp_driver0/video_timing_ctrl_inst0/dvi_den_s2
9.850
10.417
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
10.801
11.369
disp_driver0/rdfifo_rden_Z_s2
12.136
12.704
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
13.747
14.204
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_4_s5
14.392
14.966
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_1_s1
15.352
15.931
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1124_s0
16.294
16.889
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1125_s0
16.889
16.939
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1126_s0
16.939
16.989
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
16.989
17.039
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
17.039
17.089
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
17.089
17.139
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
17.139
17.189
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
17.189
17.239
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
17.239
17.289
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
18.072
18.646
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s
20.516
=====
SETUP
-6.556
20.477
13.922
disp_driver0/video_timing_ctrl_inst0/v_pos_11_s0
7.276
7.659
disp_driver0/video_timing_ctrl_inst0/dvi_den_s6
7.826
8.405
disp_driver0/video_timing_ctrl_inst0/dvi_den_s8
8.786
9.294
disp_driver0/video_timing_ctrl_inst0/dvi_den_s2
9.850
10.417
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
10.801
11.369
disp_driver0/rdfifo_rden_Z_s2
12.136
12.704
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
13.747
14.204
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_4_s5
14.392
14.966
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_1_s1
15.352
15.931
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1124_s0
16.294
16.889
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1125_s0
16.889
16.939
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1126_s0
16.939
16.989
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
16.989
17.039
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
17.039
17.089
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
17.089
17.139
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
17.139
17.189
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
17.189
17.239
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
17.239
17.289
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
18.072
18.646
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s
20.477
=====
SETUP
-6.548
20.471
13.923
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0
7.231
7.614
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s5
10.930
11.437
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s4
12.135
12.714
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s1
12.891
13.470
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n196_s16
14.391
14.710
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n195_s16
14.881
15.429
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n297_s2
16.539
17.106
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n297_s5
17.281
17.855
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n693_s0
19.404
19.656
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n701_s0
19.892
20.471
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_4_s0
20.471
=====
SETUP
-6.520
20.457
13.937
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_0_s0
7.311
7.693
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_4_s3
12.104
12.682
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_6_s5
12.687
13.261
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s3
13.452
14.031
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s1
14.036
14.615
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n196_s28
14.795
15.362
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n195_s17
15.746
16.314
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n378_s4
16.765
17.312
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n389_s
17.905
18.527
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n693_s1
19.120
19.627
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n693_s0
19.627
19.777
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n701_s0
19.950
20.457
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_4_s0
20.457
=====
SETUP
-6.493
20.425
13.932
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_0_s0
7.311
7.693
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_4_s3
12.104
12.682
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_6_s5
12.687
13.261
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s3
13.452
14.031
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s1
14.036
14.615
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n196_s28
14.795
15.362
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n195_s17
15.746
16.314
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n378_s4
16.765
17.312
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n389_s
17.905
18.450
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n388_s0
18.450
18.500
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n387_s0
18.500
18.550
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n386_s0
18.550
18.600
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n385_s0
18.600
18.844
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n689_s1
19.227
19.775
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n689_s0
19.775
19.925
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n697_s0
20.136
20.425
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0
20.425
=====
SETUP
-6.479
20.414
13.935
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0
7.231
7.614
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s5
10.930
11.437
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s4
12.135
12.714
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s1
12.891
13.470
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n196_s16
14.391
14.710
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n195_s16
14.881
15.429
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n297_s2
16.539
17.106
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n297_s5
17.281
17.855
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n694_s0
18.759
19.011
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n702_s0
19.835
20.414
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_3_s0
20.414
=====
SETUP
-6.474
20.366
13.892
disp_driver0/video_timing_ctrl_inst0/v_pos_11_s0
7.276
7.659
disp_driver0/video_timing_ctrl_inst0/dvi_den_s6
7.826
8.405
disp_driver0/video_timing_ctrl_inst0/dvi_den_s8
8.786
9.294
disp_driver0/video_timing_ctrl_inst0/dvi_den_s2
9.850
10.417
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
10.801
11.369
disp_driver0/rdfifo_rden_Z_s2
12.136
12.704
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
13.747
14.204
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_4_s5
14.392
14.966
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_1_s1
15.352
15.931
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1124_s0
16.294
16.889
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1125_s0
16.889
16.939
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1126_s0
16.939
16.989
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
16.989
17.039
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
17.039
17.089
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
17.089
17.139
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
17.139
17.189
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
17.189
17.239
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
17.239
17.289
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
18.072
18.646
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s
20.366
=====
SETUP
-6.426
20.354
13.928
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_0_s0
7.311
7.693
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_4_s3
12.104
12.682
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_6_s5
12.687
13.261
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s3
13.452
14.031
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/qm_flip_s1
14.036
14.615
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n196_s28
14.795
15.362
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n195_s17
15.746
16.314
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n378_s4
16.765
17.312
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n389_s
17.905
18.450
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n388_s0
18.450
18.746
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n692_s1
19.130
19.704
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n692_s0
19.704
19.854
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/n700_s0
20.065
20.354
dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_5_s0
20.354
=====
SETUP
-6.376
20.307
13.931
disp_driver0/video_timing_ctrl_inst0/v_pos_11_s0
7.276
7.659
disp_driver0/video_timing_ctrl_inst0/dvi_den_s6
7.826
8.405
disp_driver0/video_timing_ctrl_inst0/dvi_den_s8
8.786
9.294
disp_driver0/video_timing_ctrl_inst0/dvi_den_s2
9.850
10.417
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
10.801
11.369
disp_driver0/rdfifo_rden_Z_s2
12.136
12.704
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
13.747
14.204
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_4_s5
14.392
14.966
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_1_s1
15.352
15.931
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1124_s0
16.294
16.889
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1125_s0
16.889
16.939
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1126_s0
16.939
16.989
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
16.989
17.039
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
17.039
17.089
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
17.089
17.139
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
17.139
17.189
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
17.189
17.239
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
17.239
17.289
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
18.072
18.646
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s
20.307
=====
SETUP
-6.371
20.259
13.888
disp_driver0/video_timing_ctrl_inst0/v_pos_11_s0
7.276
7.659
disp_driver0/video_timing_ctrl_inst0/dvi_den_s6
7.826
8.405
disp_driver0/video_timing_ctrl_inst0/dvi_den_s8
8.786
9.294
disp_driver0/video_timing_ctrl_inst0/dvi_den_s2
9.850
10.417
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
10.801
11.369
disp_driver0/rdfifo_rden_Z_s2
12.136
12.704
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_21_s0
13.687
14.195
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_29_s5
14.581
15.160
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_24_s1
15.887
16.176
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_24_s
16.929
17.217
disp_driver0/dvi_data_16_s
18.150
18.717
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_0_s0
20.259
=====
SETUP
-6.332
20.237
13.905
disp_driver0/video_timing_ctrl_inst0/v_pos_11_s0
7.276
7.659
disp_driver0/video_timing_ctrl_inst0/dvi_den_s6
7.826
8.405
disp_driver0/video_timing_ctrl_inst0/dvi_den_s8
8.786
9.294
disp_driver0/video_timing_ctrl_inst0/dvi_den_s2
9.850
10.417
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
10.801
11.369
disp_driver0/rdfifo_rden_Z_s2
12.136
12.704
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_21_s0
13.687
14.195
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_29_s5
14.581
15.160
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_15_s2
15.832
16.400
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_15_s
16.781
17.289
disp_driver0/dvi_data_7_s
17.857
18.436
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_7_s0
20.237
=====
HOLD
-2.247
3.666
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.264
3.444
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
3.666
=====
HOLD
-2.236
3.677
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.254
3.434
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
3.677
=====
HOLD
-2.224
3.689
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.287
3.467
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
3.689
=====
HOLD
-2.221
3.692
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.271
3.451
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
3.692
=====
HOLD
-2.127
3.786
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.264
3.444
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
3.786
=====
HOLD
-2.099
3.814
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.287
3.467
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
3.814
=====
HOLD
-2.099
3.814
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.287
3.467
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
3.814
=====
HOLD
-2.020
3.844
5.864
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0
3.281
3.461
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s
3.596
3.844
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
3.844
=====
HOLD
-2.017
3.896
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.254
3.434
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
3.896
=====
HOLD
-2.017
3.896
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.254
3.434
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
3.896
=====
HOLD
-2.007
3.906
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.271
3.451
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
3.906
=====
HOLD
-2.002
3.911
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.271
3.451
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
3.911
=====
HOLD
-1.974
3.939
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.287
3.467
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
3.939
=====
HOLD
-1.974
3.939
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.287
3.467
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
3.939
=====
HOLD
-1.954
3.873
5.827
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0
3.274
3.454
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0
3.873
=====
HOLD
-1.950
3.906
5.856
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0
3.307
3.487
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0
3.906
=====
HOLD
-1.946
3.878
5.824
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0
3.279
3.459
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0
3.878
=====
HOLD
-1.946
3.878
5.824
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0
3.279
3.459
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0
3.878
=====
HOLD
-1.943
3.871
5.814
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0
3.272
3.452
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0
3.871
=====
HOLD
-1.930
3.983
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.254
3.434
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
3.983
=====
HOLD
-1.910
4.004
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.264
3.444
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
4.004
=====
HOLD
-1.901
3.955
5.856
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0
3.307
3.487
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0
3.955
=====
HOLD
-1.892
4.021
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.254
3.434
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
4.021
=====
HOLD
-1.892
4.021
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.254
3.434
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
4.021
=====
HOLD
-1.886
4.027
5.913
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
3.287
3.467
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
4.027
