
Prediction_0_9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b44  080001c0  080001c0  000101c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000163b8  08007d08  08007d08  00017d08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e0c0  0801e0c0  00030074  2**0
                  CONTENTS
  4 .ARM          00000008  0801e0c0  0801e0c0  0002e0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e0c8  0801e0c8  00030074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e0c8  0801e0c8  0002e0c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e0cc  0801e0cc  0002e0cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0801e0d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b4  20000074  0801e144  00030074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000628  0801e144  00030628  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014a0e  00000000  00000000  000300a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029f4  00000000  00000000  00044ab2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001120  00000000  00000000  000474a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fc8  00000000  00000000  000485c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002c839  00000000  00000000  00049590  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000eb08  00000000  00000000  00075dc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010b51c  00000000  00000000  000848d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018fded  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c64  00000000  00000000  0018fe68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000074 	.word	0x20000074
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08007cec 	.word	0x08007cec

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000078 	.word	0x20000078
 80001fc:	08007cec 	.word	0x08007cec

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800033e:	f1a4 0401 	sub.w	r4, r4, #1
 8000342:	d1e9      	bne.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2f>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae0:	bf24      	itt	cs
 8000ae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aea:	d90d      	bls.n	8000b08 <__aeabi_d2f+0x30>
 8000aec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000afc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b0c:	d121      	bne.n	8000b52 <__aeabi_d2f+0x7a>
 8000b0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b12:	bfbc      	itt	lt
 8000b14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	4770      	bxlt	lr
 8000b1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b22:	f1c2 0218 	rsb	r2, r2, #24
 8000b26:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b32:	bf18      	it	ne
 8000b34:	f040 0001 	orrne.w	r0, r0, #1
 8000b38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b44:	ea40 000c 	orr.w	r0, r0, ip
 8000b48:	fa23 f302 	lsr.w	r3, r3, r2
 8000b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b50:	e7cc      	b.n	8000aec <__aeabi_d2f+0x14>
 8000b52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b56:	d107      	bne.n	8000b68 <__aeabi_d2f+0x90>
 8000b58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b5c:	bf1e      	ittt	ne
 8000b5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b66:	4770      	bxne	lr
 8000b68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_uldivmod>:
 8000b78:	b953      	cbnz	r3, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7a:	b94a      	cbnz	r2, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bf08      	it	eq
 8000b80:	2800      	cmpeq	r0, #0
 8000b82:	bf1c      	itt	ne
 8000b84:	f04f 31ff 	movne.w	r1, #4294967295
 8000b88:	f04f 30ff 	movne.w	r0, #4294967295
 8000b8c:	f000 b972 	b.w	8000e74 <__aeabi_idiv0>
 8000b90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b98:	f000 f806 	bl	8000ba8 <__udivmoddi4>
 8000b9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr

08000ba8 <__udivmoddi4>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	9e08      	ldr	r6, [sp, #32]
 8000bae:	4604      	mov	r4, r0
 8000bb0:	4688      	mov	r8, r1
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d14b      	bne.n	8000c4e <__udivmoddi4+0xa6>
 8000bb6:	428a      	cmp	r2, r1
 8000bb8:	4615      	mov	r5, r2
 8000bba:	d967      	bls.n	8000c8c <__udivmoddi4+0xe4>
 8000bbc:	fab2 f282 	clz	r2, r2
 8000bc0:	b14a      	cbz	r2, 8000bd6 <__udivmoddi4+0x2e>
 8000bc2:	f1c2 0720 	rsb	r7, r2, #32
 8000bc6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bca:	fa20 f707 	lsr.w	r7, r0, r7
 8000bce:	4095      	lsls	r5, r2
 8000bd0:	ea47 0803 	orr.w	r8, r7, r3
 8000bd4:	4094      	lsls	r4, r2
 8000bd6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bda:	0c23      	lsrs	r3, r4, #16
 8000bdc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000be0:	fa1f fc85 	uxth.w	ip, r5
 8000be4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000be8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bec:	fb07 f10c 	mul.w	r1, r7, ip
 8000bf0:	4299      	cmp	r1, r3
 8000bf2:	d909      	bls.n	8000c08 <__udivmoddi4+0x60>
 8000bf4:	18eb      	adds	r3, r5, r3
 8000bf6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bfa:	f080 811b 	bcs.w	8000e34 <__udivmoddi4+0x28c>
 8000bfe:	4299      	cmp	r1, r3
 8000c00:	f240 8118 	bls.w	8000e34 <__udivmoddi4+0x28c>
 8000c04:	3f02      	subs	r7, #2
 8000c06:	442b      	add	r3, r5
 8000c08:	1a5b      	subs	r3, r3, r1
 8000c0a:	b2a4      	uxth	r4, r4
 8000c0c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c10:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c18:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c1c:	45a4      	cmp	ip, r4
 8000c1e:	d909      	bls.n	8000c34 <__udivmoddi4+0x8c>
 8000c20:	192c      	adds	r4, r5, r4
 8000c22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c26:	f080 8107 	bcs.w	8000e38 <__udivmoddi4+0x290>
 8000c2a:	45a4      	cmp	ip, r4
 8000c2c:	f240 8104 	bls.w	8000e38 <__udivmoddi4+0x290>
 8000c30:	3802      	subs	r0, #2
 8000c32:	442c      	add	r4, r5
 8000c34:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c38:	eba4 040c 	sub.w	r4, r4, ip
 8000c3c:	2700      	movs	r7, #0
 8000c3e:	b11e      	cbz	r6, 8000c48 <__udivmoddi4+0xa0>
 8000c40:	40d4      	lsrs	r4, r2
 8000c42:	2300      	movs	r3, #0
 8000c44:	e9c6 4300 	strd	r4, r3, [r6]
 8000c48:	4639      	mov	r1, r7
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0xbe>
 8000c52:	2e00      	cmp	r6, #0
 8000c54:	f000 80eb 	beq.w	8000e2e <__udivmoddi4+0x286>
 8000c58:	2700      	movs	r7, #0
 8000c5a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c5e:	4638      	mov	r0, r7
 8000c60:	4639      	mov	r1, r7
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	fab3 f783 	clz	r7, r3
 8000c6a:	2f00      	cmp	r7, #0
 8000c6c:	d147      	bne.n	8000cfe <__udivmoddi4+0x156>
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xd0>
 8000c72:	4282      	cmp	r2, r0
 8000c74:	f200 80fa 	bhi.w	8000e6c <__udivmoddi4+0x2c4>
 8000c78:	1a84      	subs	r4, r0, r2
 8000c7a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	4698      	mov	r8, r3
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d0e0      	beq.n	8000c48 <__udivmoddi4+0xa0>
 8000c86:	e9c6 4800 	strd	r4, r8, [r6]
 8000c8a:	e7dd      	b.n	8000c48 <__udivmoddi4+0xa0>
 8000c8c:	b902      	cbnz	r2, 8000c90 <__udivmoddi4+0xe8>
 8000c8e:	deff      	udf	#255	; 0xff
 8000c90:	fab2 f282 	clz	r2, r2
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	f040 808f 	bne.w	8000db8 <__udivmoddi4+0x210>
 8000c9a:	1b49      	subs	r1, r1, r5
 8000c9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ca0:	fa1f f885 	uxth.w	r8, r5
 8000ca4:	2701      	movs	r7, #1
 8000ca6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cb0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cb8:	4299      	cmp	r1, r3
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x124>
 8000cbc:	18eb      	adds	r3, r5, r3
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x122>
 8000cc4:	4299      	cmp	r1, r3
 8000cc6:	f200 80cd 	bhi.w	8000e64 <__udivmoddi4+0x2bc>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1a59      	subs	r1, r3, r1
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cd8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x14c>
 8000ce4:	192c      	adds	r4, r5, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x14a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80b6 	bhi.w	8000e5e <__udivmoddi4+0x2b6>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e79f      	b.n	8000c3e <__udivmoddi4+0x96>
 8000cfe:	f1c7 0c20 	rsb	ip, r7, #32
 8000d02:	40bb      	lsls	r3, r7
 8000d04:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d08:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d0c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d10:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d14:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d18:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d1c:	4325      	orrs	r5, r4
 8000d1e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d22:	0c2c      	lsrs	r4, r5, #16
 8000d24:	fb08 3319 	mls	r3, r8, r9, r3
 8000d28:	fa1f fa8e 	uxth.w	sl, lr
 8000d2c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d30:	fb09 f40a 	mul.w	r4, r9, sl
 8000d34:	429c      	cmp	r4, r3
 8000d36:	fa02 f207 	lsl.w	r2, r2, r7
 8000d3a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d3e:	d90b      	bls.n	8000d58 <__udivmoddi4+0x1b0>
 8000d40:	eb1e 0303 	adds.w	r3, lr, r3
 8000d44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d48:	f080 8087 	bcs.w	8000e5a <__udivmoddi4+0x2b2>
 8000d4c:	429c      	cmp	r4, r3
 8000d4e:	f240 8084 	bls.w	8000e5a <__udivmoddi4+0x2b2>
 8000d52:	f1a9 0902 	sub.w	r9, r9, #2
 8000d56:	4473      	add	r3, lr
 8000d58:	1b1b      	subs	r3, r3, r4
 8000d5a:	b2ad      	uxth	r5, r5
 8000d5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d60:	fb08 3310 	mls	r3, r8, r0, r3
 8000d64:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d68:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d6c:	45a2      	cmp	sl, r4
 8000d6e:	d908      	bls.n	8000d82 <__udivmoddi4+0x1da>
 8000d70:	eb1e 0404 	adds.w	r4, lr, r4
 8000d74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d78:	d26b      	bcs.n	8000e52 <__udivmoddi4+0x2aa>
 8000d7a:	45a2      	cmp	sl, r4
 8000d7c:	d969      	bls.n	8000e52 <__udivmoddi4+0x2aa>
 8000d7e:	3802      	subs	r0, #2
 8000d80:	4474      	add	r4, lr
 8000d82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d86:	fba0 8902 	umull	r8, r9, r0, r2
 8000d8a:	eba4 040a 	sub.w	r4, r4, sl
 8000d8e:	454c      	cmp	r4, r9
 8000d90:	46c2      	mov	sl, r8
 8000d92:	464b      	mov	r3, r9
 8000d94:	d354      	bcc.n	8000e40 <__udivmoddi4+0x298>
 8000d96:	d051      	beq.n	8000e3c <__udivmoddi4+0x294>
 8000d98:	2e00      	cmp	r6, #0
 8000d9a:	d069      	beq.n	8000e70 <__udivmoddi4+0x2c8>
 8000d9c:	ebb1 050a 	subs.w	r5, r1, sl
 8000da0:	eb64 0403 	sbc.w	r4, r4, r3
 8000da4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000da8:	40fd      	lsrs	r5, r7
 8000daa:	40fc      	lsrs	r4, r7
 8000dac:	ea4c 0505 	orr.w	r5, ip, r5
 8000db0:	e9c6 5400 	strd	r5, r4, [r6]
 8000db4:	2700      	movs	r7, #0
 8000db6:	e747      	b.n	8000c48 <__udivmoddi4+0xa0>
 8000db8:	f1c2 0320 	rsb	r3, r2, #32
 8000dbc:	fa20 f703 	lsr.w	r7, r0, r3
 8000dc0:	4095      	lsls	r5, r2
 8000dc2:	fa01 f002 	lsl.w	r0, r1, r2
 8000dc6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dce:	4338      	orrs	r0, r7
 8000dd0:	0c01      	lsrs	r1, r0, #16
 8000dd2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dd6:	fa1f f885 	uxth.w	r8, r5
 8000dda:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de2:	fb07 f308 	mul.w	r3, r7, r8
 8000de6:	428b      	cmp	r3, r1
 8000de8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dec:	d907      	bls.n	8000dfe <__udivmoddi4+0x256>
 8000dee:	1869      	adds	r1, r5, r1
 8000df0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000df4:	d22f      	bcs.n	8000e56 <__udivmoddi4+0x2ae>
 8000df6:	428b      	cmp	r3, r1
 8000df8:	d92d      	bls.n	8000e56 <__udivmoddi4+0x2ae>
 8000dfa:	3f02      	subs	r7, #2
 8000dfc:	4429      	add	r1, r5
 8000dfe:	1acb      	subs	r3, r1, r3
 8000e00:	b281      	uxth	r1, r0
 8000e02:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e06:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e0a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e0e:	fb00 f308 	mul.w	r3, r0, r8
 8000e12:	428b      	cmp	r3, r1
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x27e>
 8000e16:	1869      	adds	r1, r5, r1
 8000e18:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e1c:	d217      	bcs.n	8000e4e <__udivmoddi4+0x2a6>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d915      	bls.n	8000e4e <__udivmoddi4+0x2a6>
 8000e22:	3802      	subs	r0, #2
 8000e24:	4429      	add	r1, r5
 8000e26:	1ac9      	subs	r1, r1, r3
 8000e28:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e2c:	e73b      	b.n	8000ca6 <__udivmoddi4+0xfe>
 8000e2e:	4637      	mov	r7, r6
 8000e30:	4630      	mov	r0, r6
 8000e32:	e709      	b.n	8000c48 <__udivmoddi4+0xa0>
 8000e34:	4607      	mov	r7, r0
 8000e36:	e6e7      	b.n	8000c08 <__udivmoddi4+0x60>
 8000e38:	4618      	mov	r0, r3
 8000e3a:	e6fb      	b.n	8000c34 <__udivmoddi4+0x8c>
 8000e3c:	4541      	cmp	r1, r8
 8000e3e:	d2ab      	bcs.n	8000d98 <__udivmoddi4+0x1f0>
 8000e40:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e44:	eb69 020e 	sbc.w	r2, r9, lr
 8000e48:	3801      	subs	r0, #1
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	e7a4      	b.n	8000d98 <__udivmoddi4+0x1f0>
 8000e4e:	4660      	mov	r0, ip
 8000e50:	e7e9      	b.n	8000e26 <__udivmoddi4+0x27e>
 8000e52:	4618      	mov	r0, r3
 8000e54:	e795      	b.n	8000d82 <__udivmoddi4+0x1da>
 8000e56:	4667      	mov	r7, ip
 8000e58:	e7d1      	b.n	8000dfe <__udivmoddi4+0x256>
 8000e5a:	4681      	mov	r9, r0
 8000e5c:	e77c      	b.n	8000d58 <__udivmoddi4+0x1b0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	442c      	add	r4, r5
 8000e62:	e747      	b.n	8000cf4 <__udivmoddi4+0x14c>
 8000e64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e68:	442b      	add	r3, r5
 8000e6a:	e72f      	b.n	8000ccc <__udivmoddi4+0x124>
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	e708      	b.n	8000c82 <__udivmoddi4+0xda>
 8000e70:	4637      	mov	r7, r6
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0xa0>

08000e74 <__aeabi_idiv0>:
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af02      	add	r7, sp, #8

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e7e:	f000 fff6 	bl	8001e6e <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000e82:	f000 f8af 	bl	8000fe4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e86:	f000 fa05 	bl	8001294 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000e8a:	f000 f989 	bl	80011a0 <MX_LPUART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000e8e:	f000 f9d7 	bl	8001240 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8000e92:	f000 f945 	bl	8001120 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  OLED_init();
 8000e96:	f000 fa9d 	bl	80013d4 <OLED_init>

  /*Compute Matrix_theta using the function matrixConverter and theta array from data.h */
  Matrix_theta = matrixConverter(TAGS, N, theta);
 8000e9a:	4a39      	ldr	r2, [pc, #228]	; (8000f80 <main+0x108>)
 8000e9c:	f240 1191 	movw	r1, #401	; 0x191
 8000ea0:	200a      	movs	r0, #10
 8000ea2:	f000 fc3c 	bl	800171e <matrixConverter>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	4b36      	ldr	r3, [pc, #216]	; (8000f84 <main+0x10c>)
 8000eaa:	601a      	str	r2, [r3, #0]

  /*Compute Matrix_X using the function matrixConverter and X_test2 array from data.h  */
  Matrix_X = matrixConverter(M, N, X_test2);
 8000eac:	4a36      	ldr	r2, [pc, #216]	; (8000f88 <main+0x110>)
 8000eae:	f240 1191 	movw	r1, #401	; 0x191
 8000eb2:	201e      	movs	r0, #30
 8000eb4:	f000 fc33 	bl	800171e <matrixConverter>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	4b34      	ldr	r3, [pc, #208]	; (8000f8c <main+0x114>)
 8000ebc:	601a      	str	r2, [r3, #0]

  /*Compute Matrix transposed of Matrix_theta using the function matrixTranspossed  */
  theta_t = matrixTranspossed(TAGS, N, Matrix_theta);
 8000ebe:	4b31      	ldr	r3, [pc, #196]	; (8000f84 <main+0x10c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	f240 1191 	movw	r1, #401	; 0x191
 8000ec8:	200a      	movs	r0, #10
 8000eca:	f000 fc6f 	bl	80017ac <matrixTranspossed>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	4b2f      	ldr	r3, [pc, #188]	; (8000f90 <main+0x118>)
 8000ed2:	601a      	str	r2, [r3, #0]

  /*Release memory of matrix using freeMatrix function  */
  freeMatrix(Matrix_theta, TAGS);
 8000ed4:	4b2b      	ldr	r3, [pc, #172]	; (8000f84 <main+0x10c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	210a      	movs	r1, #10
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 f864 	bl	8000fa8 <freeMatrix>

  /*Compute product of Matrix_X and theta_t using function matrixProduct */
  Xtheta = matrixProduct(M, N, TAGS, theta_t, Matrix_X);
 8000ee0:	4b2b      	ldr	r3, [pc, #172]	; (8000f90 <main+0x118>)
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	4b29      	ldr	r3, [pc, #164]	; (8000f8c <main+0x114>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	9300      	str	r3, [sp, #0]
 8000eea:	4613      	mov	r3, r2
 8000eec:	220a      	movs	r2, #10
 8000eee:	f240 1191 	movw	r1, #401	; 0x191
 8000ef2:	201e      	movs	r0, #30
 8000ef4:	f000 fc9d 	bl	8001832 <matrixProduct>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	4b26      	ldr	r3, [pc, #152]	; (8000f94 <main+0x11c>)
 8000efc:	601a      	str	r2, [r3, #0]

  /*Release memory of matrix_x and matrix_theta using freeMatrix function */
  freeMatrix(Matrix_X, M);
 8000efe:	4b23      	ldr	r3, [pc, #140]	; (8000f8c <main+0x114>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	211e      	movs	r1, #30
 8000f04:	4618      	mov	r0, r3
 8000f06:	f000 f84f 	bl	8000fa8 <freeMatrix>
  freeMatrix(theta_t, N);
 8000f0a:	4b21      	ldr	r3, [pc, #132]	; (8000f90 <main+0x118>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f240 1191 	movw	r1, #401	; 0x191
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 f848 	bl	8000fa8 <freeMatrix>

  /*Compute the sigmoid value of each matrix element using ComputeSigmoid function */
  Matrix_sigmoid = computeSigmoid(Xtheta, M, TAGS);
 8000f18:	4b1e      	ldr	r3, [pc, #120]	; (8000f94 <main+0x11c>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	220a      	movs	r2, #10
 8000f1e:	211e      	movs	r1, #30
 8000f20:	4618      	mov	r0, r3
 8000f22:	f000 fceb 	bl	80018fc <computeSigmoid>
 8000f26:	4602      	mov	r2, r0
 8000f28:	4b1b      	ldr	r3, [pc, #108]	; (8000f98 <main+0x120>)
 8000f2a:	601a      	str	r2, [r3, #0]

  /*Release memory of matrix_theta */
  freeMatrix(Xtheta, M);
 8000f2c:	4b19      	ldr	r3, [pc, #100]	; (8000f94 <main+0x11c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	211e      	movs	r1, #30
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 f838 	bl	8000fa8 <freeMatrix>

  /*Compute array of prediction values using Compute prediction function */
  array_P = computePrediction(Matrix_sigmoid, M, TAGS);
 8000f38:	4b17      	ldr	r3, [pc, #92]	; (8000f98 <main+0x120>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	220a      	movs	r2, #10
 8000f3e:	211e      	movs	r1, #30
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 fd26 	bl	8001992 <computePrediction>
 8000f46:	4602      	mov	r2, r0
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <main+0x124>)
 8000f4a:	601a      	str	r2, [r3, #0]

  /* Release memory of matrix sigmoid */
  freeMatrix(Matrix_sigmoid, M);
 8000f4c:	4b12      	ldr	r3, [pc, #72]	; (8000f98 <main+0x120>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	211e      	movs	r1, #30
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 f828 	bl	8000fa8 <freeMatrix>

  /* USER CODE END 2 */

  /*Print the array_P values and compare with y_test2 if the prediction was correct. */
  printNumbers(array_P, M, y_test2);
 8000f58:	4b10      	ldr	r3, [pc, #64]	; (8000f9c <main+0x124>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a10      	ldr	r2, [pc, #64]	; (8000fa0 <main+0x128>)
 8000f5e:	211e      	movs	r1, #30
 8000f60:	4618      	mov	r0, r3
 8000f62:	f000 fad9 	bl	8001518 <printNumbers>

  /*Release array_P memory   */
  free(array_P);
 8000f66:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <main+0x124>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f005 fd9c 	bl	8006aa8 <free>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000f70:	2180      	movs	r1, #128	; 0x80
 8000f72:	480c      	ldr	r0, [pc, #48]	; (8000fa4 <main+0x12c>)
 8000f74:	f001 fa9e 	bl	80024b4 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8000f78:	2064      	movs	r0, #100	; 0x64
 8000f7a:	f000 ffe9 	bl	8001f50 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000f7e:	e7f7      	b.n	8000f70 <main+0xf8>
 8000f80:	08007d18 	.word	0x08007d18
 8000f84:	2000061c 	.word	0x2000061c
 8000f88:	0800bbc0 	.word	0x0800bbc0
 8000f8c:	200000a4 	.word	0x200000a4
 8000f90:	200000a0 	.word	0x200000a0
 8000f94:	20000588 	.word	0x20000588
 8000f98:	2000009c 	.word	0x2000009c
 8000f9c:	20000618 	.word	0x20000618
 8000fa0:	080177b8 	.word	0x080177b8
 8000fa4:	48000400 	.word	0x48000400

08000fa8 <freeMatrix>:
/**
  * @brief: function to release dinamic memory of a float matrix
  * @retval None
  */
void freeMatrix(float** matrix, int n)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0; i<n; i++)
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	e00a      	b.n	8000fce <freeMatrix+0x26>
	{
		free(matrix[i]);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f005 fd70 	bl	8006aa8 <free>
	for(i = 0; i<n; i++)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	dbf0      	blt.n	8000fb8 <freeMatrix+0x10>
	}
	free(matrix);
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f005 fd66 	bl	8006aa8 <free>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */

void SystemClock_Config(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b0be      	sub	sp, #248	; 0xf8
 8000fe8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fea:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000fee:	2248      	movs	r2, #72	; 0x48
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f005 fd60 	bl	8006ab8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001008:	1d3b      	adds	r3, r7, #4
 800100a:	2298      	movs	r2, #152	; 0x98
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f005 fd52 	bl	8006ab8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001014:	2000      	movs	r0, #0
 8001016:	f002 f875 	bl	8003104 <HAL_PWREx_ControlVoltageScaling>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <SystemClock_Config+0x40>
  {
    Error_Handler();
 8001020:	f000 f9d0 	bl	80013c4 <Error_Handler>
  }
  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8001024:	f002 f83e 	bl	80030a4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001028:	4b3c      	ldr	r3, [pc, #240]	; (800111c <SystemClock_Config+0x138>)
 800102a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800102e:	4a3b      	ldr	r2, [pc, #236]	; (800111c <SystemClock_Config+0x138>)
 8001030:	f023 0318 	bic.w	r3, r3, #24
 8001034:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001038:	2314      	movs	r3, #20
 800103a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800103e:	2301      	movs	r3, #1
 8001040:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001044:	2301      	movs	r3, #1
 8001046:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001050:	2360      	movs	r3, #96	; 0x60
 8001052:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001056:	2302      	movs	r3, #2
 8001058:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800105c:	2301      	movs	r3, #1
 800105e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001062:	2301      	movs	r3, #1
 8001064:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001068:	233c      	movs	r3, #60	; 0x3c
 800106a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800106e:	2307      	movs	r3, #7
 8001070:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001074:	2302      	movs	r3, #2
 8001076:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001080:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001084:	4618      	mov	r0, r3
 8001086:	f002 f901 	bl	800328c <HAL_RCC_OscConfig>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001090:	f000 f998 	bl	80013c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001094:	230f      	movs	r3, #15
 8001096:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109a:	2303      	movs	r3, #3
 800109c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a0:	2300      	movs	r3, #0
 80010a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010b4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010b8:	2105      	movs	r1, #5
 80010ba:	4618      	mov	r0, r3
 80010bc:	f002 fd6e 	bl	8003b9c <HAL_RCC_ClockConfig>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80010c6:	f000 f97d 	bl	80013c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1
 80010ca:	f242 0360 	movw	r3, #8288	; 0x2060
 80010ce:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80010d0:	2300      	movs	r3, #0
 80010d2:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80010d4:	2300      	movs	r3, #0
 80010d6:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80010d8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80010dc:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80010de:	2301      	movs	r3, #1
 80010e0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80010e2:	2301      	movs	r3, #1
 80010e4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80010e6:	2318      	movs	r3, #24
 80010e8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80010ea:	2307      	movs	r3, #7
 80010ec:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80010ee:	2302      	movs	r3, #2
 80010f0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80010f2:	2302      	movs	r3, #2
 80010f4:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80010f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80010fa:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010fc:	1d3b      	adds	r3, r7, #4
 80010fe:	4618      	mov	r0, r3
 8001100:	f002 fffc 	bl	80040fc <HAL_RCCEx_PeriphCLKConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0x12a>
  {
    Error_Handler();
 800110a:	f000 f95b 	bl	80013c4 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800110e:	f003 fb59 	bl	80047c4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001112:	bf00      	nop
 8001114:	37f8      	adds	r7, #248	; 0xf8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40021000 	.word	0x40021000

08001120 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001124:	4b1b      	ldr	r3, [pc, #108]	; (8001194 <MX_I2C1_Init+0x74>)
 8001126:	4a1c      	ldr	r2, [pc, #112]	; (8001198 <MX_I2C1_Init+0x78>)
 8001128:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00501E6C;
 800112a:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <MX_I2C1_Init+0x74>)
 800112c:	4a1b      	ldr	r2, [pc, #108]	; (800119c <MX_I2C1_Init+0x7c>)
 800112e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001130:	4b18      	ldr	r3, [pc, #96]	; (8001194 <MX_I2C1_Init+0x74>)
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001136:	4b17      	ldr	r3, [pc, #92]	; (8001194 <MX_I2C1_Init+0x74>)
 8001138:	2201      	movs	r2, #1
 800113a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800113c:	4b15      	ldr	r3, [pc, #84]	; (8001194 <MX_I2C1_Init+0x74>)
 800113e:	2200      	movs	r2, #0
 8001140:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001142:	4b14      	ldr	r3, [pc, #80]	; (8001194 <MX_I2C1_Init+0x74>)
 8001144:	2200      	movs	r2, #0
 8001146:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001148:	4b12      	ldr	r3, [pc, #72]	; (8001194 <MX_I2C1_Init+0x74>)
 800114a:	2200      	movs	r2, #0
 800114c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800114e:	4b11      	ldr	r3, [pc, #68]	; (8001194 <MX_I2C1_Init+0x74>)
 8001150:	2200      	movs	r2, #0
 8001152:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001154:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <MX_I2C1_Init+0x74>)
 8001156:	2200      	movs	r2, #0
 8001158:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800115a:	480e      	ldr	r0, [pc, #56]	; (8001194 <MX_I2C1_Init+0x74>)
 800115c:	f001 f9c3 	bl	80024e6 <HAL_I2C_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001166:	f000 f92d 	bl	80013c4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800116a:	2100      	movs	r1, #0
 800116c:	4809      	ldr	r0, [pc, #36]	; (8001194 <MX_I2C1_Init+0x74>)
 800116e:	f001 fdb9 	bl	8002ce4 <HAL_I2CEx_ConfigAnalogFilter>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001178:	f000 f924 	bl	80013c4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800117c:	2100      	movs	r1, #0
 800117e:	4805      	ldr	r0, [pc, #20]	; (8001194 <MX_I2C1_Init+0x74>)
 8001180:	f001 fdfb 	bl	8002d7a <HAL_I2CEx_ConfigDigitalFilter>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800118a:	f000 f91b 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200000a8 	.word	0x200000a8
 8001198:	40005400 	.word	0x40005400
 800119c:	00501e6c 	.word	0x00501e6c

080011a0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80011a4:	4b22      	ldr	r3, [pc, #136]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011a6:	4a23      	ldr	r2, [pc, #140]	; (8001234 <MX_LPUART1_UART_Init+0x94>)
 80011a8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 80011aa:	4b21      	ldr	r3, [pc, #132]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011ac:	4a22      	ldr	r2, [pc, #136]	; (8001238 <MX_LPUART1_UART_Init+0x98>)
 80011ae:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 80011b0:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011b6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80011b8:	4b1d      	ldr	r3, [pc, #116]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80011be:	4b1c      	ldr	r3, [pc, #112]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80011c4:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011c6:	220c      	movs	r2, #12
 80011c8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ca:	4b19      	ldr	r3, [pc, #100]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011d0:	4b17      	ldr	r3, [pc, #92]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011d6:	4b16      	ldr	r3, [pc, #88]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011d8:	2200      	movs	r2, #0
 80011da:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011dc:	4b14      	ldr	r3, [pc, #80]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011de:	2200      	movs	r2, #0
 80011e0:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80011e2:	4b13      	ldr	r3, [pc, #76]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80011e8:	4811      	ldr	r0, [pc, #68]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011ea:	f003 fcdb 	bl	8004ba4 <HAL_UART_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80011f4:	f000 f8e6 	bl	80013c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011f8:	2100      	movs	r1, #0
 80011fa:	480d      	ldr	r0, [pc, #52]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 80011fc:	f005 f8b5 	bl	800636a <HAL_UARTEx_SetTxFifoThreshold>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001206:	f000 f8dd 	bl	80013c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800120a:	2100      	movs	r1, #0
 800120c:	4808      	ldr	r0, [pc, #32]	; (8001230 <MX_LPUART1_UART_Init+0x90>)
 800120e:	f005 f8ea 	bl	80063e6 <HAL_UARTEx_SetRxFifoThreshold>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001218:	f000 f8d4 	bl	80013c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800121c:	4807      	ldr	r0, [pc, #28]	; (800123c <MX_LPUART1_UART_Init+0x9c>)
 800121e:	f005 f86b 	bl	80062f8 <HAL_UARTEx_DisableFifoMode>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001228:	f000 f8cc 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	200004fc 	.word	0x200004fc
 8001234:	40008000 	.word	0x40008000
 8001238:	00033324 	.word	0x00033324
 800123c:	2000058c 	.word	0x2000058c

08001240 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001246:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800124a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800124c:	4b10      	ldr	r3, [pc, #64]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800124e:	2206      	movs	r2, #6
 8001250:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001252:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001254:	2202      	movs	r2, #2
 8001256:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001258:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800125a:	2201      	movs	r2, #1
 800125c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800125e:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001260:	2200      	movs	r2, #0
 8001262:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001264:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001266:	2200      	movs	r2, #0
 8001268:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800126a:	4b09      	ldr	r3, [pc, #36]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800126c:	2201      	movs	r2, #1
 800126e:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001270:	4b07      	ldr	r3, [pc, #28]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001272:	2200      	movs	r2, #0
 8001274:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001276:	4b06      	ldr	r3, [pc, #24]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001278:	2201      	movs	r2, #1
 800127a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800127c:	4804      	ldr	r0, [pc, #16]	; (8001290 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800127e:	f001 fdc8 	bl	8002e12 <HAL_PCD_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 8001288:	f000 f89c 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	200000f4 	.word	0x200000f4

08001294 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	; 0x28
 8001298:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
 80012a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012aa:	4b41      	ldr	r3, [pc, #260]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ae:	4a40      	ldr	r2, [pc, #256]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012b0:	f043 0304 	orr.w	r3, r3, #4
 80012b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b6:	4b3e      	ldr	r3, [pc, #248]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ba:	f003 0304 	and.w	r3, r3, #4
 80012be:	613b      	str	r3, [r7, #16]
 80012c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012c2:	4b3b      	ldr	r3, [pc, #236]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c6:	4a3a      	ldr	r2, [pc, #232]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ce:	4b38      	ldr	r3, [pc, #224]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012da:	4b35      	ldr	r3, [pc, #212]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012de:	4a34      	ldr	r2, [pc, #208]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012e6:	4b32      	ldr	r3, [pc, #200]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012f2:	4b2f      	ldr	r3, [pc, #188]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f6:	4a2e      	ldr	r2, [pc, #184]	; (80013b0 <MX_GPIO_Init+0x11c>)
 80012f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012fe:	4b2c      	ldr	r3, [pc, #176]	; (80013b0 <MX_GPIO_Init+0x11c>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800130a:	f001 ffaf 	bl	800326c <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	4b28      	ldr	r3, [pc, #160]	; (80013b0 <MX_GPIO_Init+0x11c>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	4a27      	ldr	r2, [pc, #156]	; (80013b0 <MX_GPIO_Init+0x11c>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131a:	4b25      	ldr	r3, [pc, #148]	; (80013b0 <MX_GPIO_Init+0x11c>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	603b      	str	r3, [r7, #0]
 8001324:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800132c:	4821      	ldr	r0, [pc, #132]	; (80013b4 <MX_GPIO_Init+0x120>)
 800132e:	f001 f8a9 	bl	8002484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	2140      	movs	r1, #64	; 0x40
 8001336:	4820      	ldr	r0, [pc, #128]	; (80013b8 <MX_GPIO_Init+0x124>)
 8001338:	f001 f8a4 	bl	8002484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800133c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001340:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001342:	4b1e      	ldr	r3, [pc, #120]	; (80013bc <MX_GPIO_Init+0x128>)
 8001344:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	4619      	mov	r1, r3
 8001350:	481b      	ldr	r0, [pc, #108]	; (80013c0 <MX_GPIO_Init+0x12c>)
 8001352:	f000 ff05 	bl	8002160 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001356:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800135a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001368:	f107 0314 	add.w	r3, r7, #20
 800136c:	4619      	mov	r1, r3
 800136e:	4811      	ldr	r0, [pc, #68]	; (80013b4 <MX_GPIO_Init+0x120>)
 8001370:	f000 fef6 	bl	8002160 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001374:	2320      	movs	r3, #32
 8001376:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001378:	2300      	movs	r3, #0
 800137a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	4619      	mov	r1, r3
 8001386:	480c      	ldr	r0, [pc, #48]	; (80013b8 <MX_GPIO_Init+0x124>)
 8001388:	f000 feea 	bl	8002160 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800138c:	2340      	movs	r3, #64	; 0x40
 800138e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001390:	2301      	movs	r3, #1
 8001392:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800139c:	f107 0314 	add.w	r3, r7, #20
 80013a0:	4619      	mov	r1, r3
 80013a2:	4805      	ldr	r0, [pc, #20]	; (80013b8 <MX_GPIO_Init+0x124>)
 80013a4:	f000 fedc 	bl	8002160 <HAL_GPIO_Init>

}
 80013a8:	bf00      	nop
 80013aa:	3728      	adds	r7, #40	; 0x28
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40021000 	.word	0x40021000
 80013b4:	48000400 	.word	0x48000400
 80013b8:	48001800 	.word	0x48001800
 80013bc:	10110000 	.word	0x10110000
 80013c0:	48000800 	.word	0x48000800

080013c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
	...

080013d4 <OLED_init>:
#include "message.h"

extern I2C_HandleTypeDef hi2c1;

uint8_t OLED_init()
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
	/* Check if the slave device is ready to start the communication */
	if (HAL_I2C_IsDeviceReady(&hi2c1, OLED_ADDRESS, 1, 20000) != HAL_OK)
 80013d8:	f644 6320 	movw	r3, #20000	; 0x4e20
 80013dc:	2201      	movs	r2, #1
 80013de:	2178      	movs	r1, #120	; 0x78
 80013e0:	481f      	ldr	r0, [pc, #124]	; (8001460 <OLED_init+0x8c>)
 80013e2:	f001 fa03 	bl	80027ec <HAL_I2C_IsDeviceReady>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <OLED_init+0x1c>
	{
			/* Return false */
			return 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	e035      	b.n	800145c <OLED_init+0x88>
	}

	writeCommand(0xae); //Display OFF
 80013f0:	20ae      	movs	r0, #174	; 0xae
 80013f2:	f000 f861 	bl	80014b8 <writeCommand>
	writeCommand(0xd5); //Set Dclk
 80013f6:	20d5      	movs	r0, #213	; 0xd5
 80013f8:	f000 f85e 	bl	80014b8 <writeCommand>
	writeCommand(0x50); //100 hz
 80013fc:	2050      	movs	r0, #80	; 0x50
 80013fe:	f000 f85b 	bl	80014b8 <writeCommand>
	writeCommand(0x20); // Set row address
 8001402:	2020      	movs	r0, #32
 8001404:	f000 f858 	bl	80014b8 <writeCommand>
	writeCommand(0x81); //Set contrast control
 8001408:	2081      	movs	r0, #129	; 0x81
 800140a:	f000 f855 	bl	80014b8 <writeCommand>
	writeCommand(0x80); //
 800140e:	2080      	movs	r0, #128	; 0x80
 8001410:	f000 f852 	bl	80014b8 <writeCommand>
	writeCommand(0xa0); //Segment remap
 8001414:	20a0      	movs	r0, #160	; 0xa0
 8001416:	f000 f84f 	bl	80014b8 <writeCommand>
	writeCommand(0xa4); //Set Entire Display On
 800141a:	20a4      	movs	r0, #164	; 0xa4
 800141c:	f000 f84c 	bl	80014b8 <writeCommand>
	writeCommand(0xa6); //Normal Display
 8001420:	20a6      	movs	r0, #166	; 0xa6
 8001422:	f000 f849 	bl	80014b8 <writeCommand>
	writeCommand(0xad); //Set external VCC
 8001426:	20ad      	movs	r0, #173	; 0xad
 8001428:	f000 f846 	bl	80014b8 <writeCommand>
	writeCommand(0x80); //
 800142c:	2080      	movs	r0, #128	; 0x80
 800142e:	f000 f843 	bl	80014b8 <writeCommand>
	writeCommand(0xc0); //Set common scan direction
 8001432:	20c0      	movs	r0, #192	; 0xc0
 8001434:	f000 f840 	bl	80014b8 <writeCommand>
	writeCommand(0xd9); //Set phase length
 8001438:	20d9      	movs	r0, #217	; 0xd9
 800143a:	f000 f83d 	bl	80014b8 <writeCommand>
	writeCommand(0x1f); //
 800143e:	201f      	movs	r0, #31
 8001440:	f000 f83a 	bl	80014b8 <writeCommand>
	writeCommand(0xdb); //Set Vcomh voltage
 8001444:	20db      	movs	r0, #219	; 0xdb
 8001446:	f000 f837 	bl	80014b8 <writeCommand>
	writeCommand(0x27); //
 800144a:	2027      	movs	r0, #39	; 0x27
 800144c:	f000 f834 	bl	80014b8 <writeCommand>
	Clear_All_RAM();
 8001450:	f000 f808 	bl	8001464 <Clear_All_RAM>
	writeCommand(0xaf); //Display On
 8001454:	20af      	movs	r0, #175	; 0xaf
 8001456:	f000 f82f 	bl	80014b8 <writeCommand>

	return 1;  /* If the device is ready return 1 */
 800145a:	2301      	movs	r3, #1

}
 800145c:	4618      	mov	r0, r3
 800145e:	bd80      	pop	{r7, pc}
 8001460:	200000a8 	.word	0x200000a8

08001464 <Clear_All_RAM>:

void Clear_All_RAM(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
	unsigned char i, j;
	/*Cycle for to clear all ram in each page */
	for(i = 0; i < PAGES; i++)
 800146a:	2300      	movs	r3, #0
 800146c:	71fb      	strb	r3, [r7, #7]
 800146e:	e01b      	b.n	80014a8 <Clear_All_RAM+0x44>
	{
		writeCommand(0xb0+i);  /*Skip to the next page  */
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	3b50      	subs	r3, #80	; 0x50
 8001474:	b2db      	uxtb	r3, r3
 8001476:	4618      	mov	r0, r3
 8001478:	f000 f81e 	bl	80014b8 <writeCommand>
		writeCommand(0x00);
 800147c:	2000      	movs	r0, #0
 800147e:	f000 f81b 	bl	80014b8 <writeCommand>
		writeCommand(0x10);
 8001482:	2010      	movs	r0, #16
 8001484:	f000 f818 	bl	80014b8 <writeCommand>
		for( j = 0; j < HEIGHT; j++)
 8001488:	2300      	movs	r3, #0
 800148a:	71bb      	strb	r3, [r7, #6]
 800148c:	e005      	b.n	800149a <Clear_All_RAM+0x36>
		{
			writeData(0x00);
 800148e:	2000      	movs	r0, #0
 8001490:	f000 f82a 	bl	80014e8 <writeData>
		for( j = 0; j < HEIGHT; j++)
 8001494:	79bb      	ldrb	r3, [r7, #6]
 8001496:	3301      	adds	r3, #1
 8001498:	71bb      	strb	r3, [r7, #6]
 800149a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	daf5      	bge.n	800148e <Clear_All_RAM+0x2a>
	for(i = 0; i < PAGES; i++)
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	3301      	adds	r3, #1
 80014a6:	71fb      	strb	r3, [r7, #7]
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	2b0f      	cmp	r3, #15
 80014ac:	d9e0      	bls.n	8001470 <Clear_All_RAM+0xc>
		}
	}
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
	...

080014b8 <writeCommand>:


void writeCommand(uint8_t data)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af02      	add	r7, sp, #8
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
	uint8_t dt[2];
	dt[0] = REG_COMMAND;  /*Value to indicate that the next value is a command config */
 80014c2:	2300      	movs	r3, #0
 80014c4:	733b      	strb	r3, [r7, #12]
	dt[1] = data; /* Command option */
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS , dt, 2, 10);  /*Function HAL to transmit through I2C port selected  */
 80014ca:	f107 020c 	add.w	r2, r7, #12
 80014ce:	230a      	movs	r3, #10
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	2302      	movs	r3, #2
 80014d4:	2178      	movs	r1, #120	; 0x78
 80014d6:	4803      	ldr	r0, [pc, #12]	; (80014e4 <writeCommand+0x2c>)
 80014d8:	f001 f894 	bl	8002604 <HAL_I2C_Master_Transmit>
}
 80014dc:	bf00      	nop
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	200000a8 	.word	0x200000a8

080014e8 <writeData>:

void writeData(uint8_t data)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
	uint8_t dt[2];
	dt[0] = REG_DATA; /*Value to indicate that the next value is data to write in the RAM Oled Screen */
 80014f2:	2340      	movs	r3, #64	; 0x40
 80014f4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;     /*Value to write in the OLED Screen RAM */
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, dt, 2, 10);
 80014fa:	f107 020c 	add.w	r2, r7, #12
 80014fe:	230a      	movs	r3, #10
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	2302      	movs	r3, #2
 8001504:	2178      	movs	r1, #120	; 0x78
 8001506:	4803      	ldr	r0, [pc, #12]	; (8001514 <writeData+0x2c>)
 8001508:	f001 f87c 	bl	8002604 <HAL_I2C_Master_Transmit>
}
 800150c:	bf00      	nop
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	200000a8 	.word	0x200000a8

08001518 <printNumbers>:


void printNumbers(int* pred, uint8_t vector_size, const int* y)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	460b      	mov	r3, r1
 8001522:	607a      	str	r2, [r7, #4]
 8001524:	72fb      	strb	r3, [r7, #11]

	/*Print message "Star Prediction.." using printBitmap function */
	printBitmap(message);
 8001526:	4852      	ldr	r0, [pc, #328]	; (8001670 <printNumbers+0x158>)
 8001528:	f000 f8bc 	bl	80016a4 <printBitmap>
	HAL_Delay(1000);
 800152c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001530:	f000 fd0e 	bl	8001f50 <HAL_Delay>
	Clear_All_RAM();
 8001534:	f7ff ff96 	bl	8001464 <Clear_All_RAM>

	unsigned char i;

	/* Cycle for to print all numbers of the vector P */
	for(i = 0; i < vector_size; i++)
 8001538:	2300      	movs	r3, #0
 800153a:	75fb      	strb	r3, [r7, #23]
 800153c:	e08e      	b.n	800165c <printNumbers+0x144>
	{
		/*Compare value to determine which number we have to print */
		if(pred[i] == 10)
 800153e:	7dfb      	ldrb	r3, [r7, #23]
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	4413      	add	r3, r2
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b0a      	cmp	r3, #10
 800154a:	d103      	bne.n	8001554 <printNumbers+0x3c>
		{
			printBitmap(zero);
 800154c:	4849      	ldr	r0, [pc, #292]	; (8001674 <printNumbers+0x15c>)
 800154e:	f000 f8a9 	bl	80016a4 <printBitmap>
 8001552:	e061      	b.n	8001618 <printNumbers+0x100>
		}
		else if(pred[i] == 1)
 8001554:	7dfb      	ldrb	r3, [r7, #23]
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	4413      	add	r3, r2
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d103      	bne.n	800156a <printNumbers+0x52>
		{
			printBitmap(one);
 8001562:	4845      	ldr	r0, [pc, #276]	; (8001678 <printNumbers+0x160>)
 8001564:	f000 f89e 	bl	80016a4 <printBitmap>
 8001568:	e056      	b.n	8001618 <printNumbers+0x100>
		}
		else if(pred[i] == 2)
 800156a:	7dfb      	ldrb	r3, [r7, #23]
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	4413      	add	r3, r2
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b02      	cmp	r3, #2
 8001576:	d103      	bne.n	8001580 <printNumbers+0x68>
		{
			printBitmap(two);
 8001578:	4840      	ldr	r0, [pc, #256]	; (800167c <printNumbers+0x164>)
 800157a:	f000 f893 	bl	80016a4 <printBitmap>
 800157e:	e04b      	b.n	8001618 <printNumbers+0x100>
		}
		else if(pred[i] == 3)
 8001580:	7dfb      	ldrb	r3, [r7, #23]
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	68fa      	ldr	r2, [r7, #12]
 8001586:	4413      	add	r3, r2
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2b03      	cmp	r3, #3
 800158c:	d103      	bne.n	8001596 <printNumbers+0x7e>
		{
			printBitmap(three);
 800158e:	483c      	ldr	r0, [pc, #240]	; (8001680 <printNumbers+0x168>)
 8001590:	f000 f888 	bl	80016a4 <printBitmap>
 8001594:	e040      	b.n	8001618 <printNumbers+0x100>
		}
		else if(pred[i] == 4)
 8001596:	7dfb      	ldrb	r3, [r7, #23]
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	4413      	add	r3, r2
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b04      	cmp	r3, #4
 80015a2:	d103      	bne.n	80015ac <printNumbers+0x94>
		{
			printBitmap(four);
 80015a4:	4837      	ldr	r0, [pc, #220]	; (8001684 <printNumbers+0x16c>)
 80015a6:	f000 f87d 	bl	80016a4 <printBitmap>
 80015aa:	e035      	b.n	8001618 <printNumbers+0x100>
		}
		else if(pred[i] == 5)
 80015ac:	7dfb      	ldrb	r3, [r7, #23]
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	4413      	add	r3, r2
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2b05      	cmp	r3, #5
 80015b8:	d103      	bne.n	80015c2 <printNumbers+0xaa>
		{
			printBitmap(five);
 80015ba:	4833      	ldr	r0, [pc, #204]	; (8001688 <printNumbers+0x170>)
 80015bc:	f000 f872 	bl	80016a4 <printBitmap>
 80015c0:	e02a      	b.n	8001618 <printNumbers+0x100>
		}
		else if(pred[i] == 6)
 80015c2:	7dfb      	ldrb	r3, [r7, #23]
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	68fa      	ldr	r2, [r7, #12]
 80015c8:	4413      	add	r3, r2
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b06      	cmp	r3, #6
 80015ce:	d103      	bne.n	80015d8 <printNumbers+0xc0>
		{
			printBitmap(six);
 80015d0:	482e      	ldr	r0, [pc, #184]	; (800168c <printNumbers+0x174>)
 80015d2:	f000 f867 	bl	80016a4 <printBitmap>
 80015d6:	e01f      	b.n	8001618 <printNumbers+0x100>
		}
		else if(pred[i] == 7)
 80015d8:	7dfb      	ldrb	r3, [r7, #23]
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	4413      	add	r3, r2
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b07      	cmp	r3, #7
 80015e4:	d103      	bne.n	80015ee <printNumbers+0xd6>
		{
			printBitmap(seven);
 80015e6:	482a      	ldr	r0, [pc, #168]	; (8001690 <printNumbers+0x178>)
 80015e8:	f000 f85c 	bl	80016a4 <printBitmap>
 80015ec:	e014      	b.n	8001618 <printNumbers+0x100>
		}
		else if(pred[i] == 8)
 80015ee:	7dfb      	ldrb	r3, [r7, #23]
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	4413      	add	r3, r2
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b08      	cmp	r3, #8
 80015fa:	d103      	bne.n	8001604 <printNumbers+0xec>
		{
			printBitmap(eight);
 80015fc:	4825      	ldr	r0, [pc, #148]	; (8001694 <printNumbers+0x17c>)
 80015fe:	f000 f851 	bl	80016a4 <printBitmap>
 8001602:	e009      	b.n	8001618 <printNumbers+0x100>
		}
		else if(pred[i] == 9)
 8001604:	7dfb      	ldrb	r3, [r7, #23]
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	4413      	add	r3, r2
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b09      	cmp	r3, #9
 8001610:	d102      	bne.n	8001618 <printNumbers+0x100>
		{
			printBitmap(nine);
 8001612:	4821      	ldr	r0, [pc, #132]	; (8001698 <printNumbers+0x180>)
 8001614:	f000 f846 	bl	80016a4 <printBitmap>
		}
		HAL_Delay(800);
 8001618:	f44f 7048 	mov.w	r0, #800	; 0x320
 800161c:	f000 fc98 	bl	8001f50 <HAL_Delay>
		Clear_All_RAM();
 8001620:	f7ff ff20 	bl	8001464 <Clear_All_RAM>

		/*Conditional to print if the prediction was correct or not */
		if(pred[i] == y[i])
 8001624:	7dfb      	ldrb	r3, [r7, #23]
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	4413      	add	r3, r2
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	7dfb      	ldrb	r3, [r7, #23]
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	6879      	ldr	r1, [r7, #4]
 8001634:	440b      	add	r3, r1
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	429a      	cmp	r2, r3
 800163a:	d103      	bne.n	8001644 <printNumbers+0x12c>
		{
			printBitmap(correct_prediction);
 800163c:	4817      	ldr	r0, [pc, #92]	; (800169c <printNumbers+0x184>)
 800163e:	f000 f831 	bl	80016a4 <printBitmap>
 8001642:	e002      	b.n	800164a <printNumbers+0x132>
		}
		else
		{
			printBitmap(incorrect_prediction);
 8001644:	4816      	ldr	r0, [pc, #88]	; (80016a0 <printNumbers+0x188>)
 8001646:	f000 f82d 	bl	80016a4 <printBitmap>
		}

		/*Delay to see the message and clear screen to print the next number in the next iterartion */
		HAL_Delay(800);
 800164a:	f44f 7048 	mov.w	r0, #800	; 0x320
 800164e:	f000 fc7f 	bl	8001f50 <HAL_Delay>
		Clear_All_RAM();
 8001652:	f7ff ff07 	bl	8001464 <Clear_All_RAM>
	for(i = 0; i < vector_size; i++)
 8001656:	7dfb      	ldrb	r3, [r7, #23]
 8001658:	3301      	adds	r3, #1
 800165a:	75fb      	strb	r3, [r7, #23]
 800165c:	7dfa      	ldrb	r2, [r7, #23]
 800165e:	7afb      	ldrb	r3, [r7, #11]
 8001660:	429a      	cmp	r2, r3
 8001662:	f4ff af6c 	bcc.w	800153e <printNumbers+0x26>

	}
}
 8001666:	bf00      	nop
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	0801c830 	.word	0x0801c830
 8001674:	0801c030 	.word	0x0801c030
 8001678:	08017830 	.word	0x08017830
 800167c:	08018030 	.word	0x08018030
 8001680:	08018830 	.word	0x08018830
 8001684:	08019030 	.word	0x08019030
 8001688:	08019830 	.word	0x08019830
 800168c:	0801a030 	.word	0x0801a030
 8001690:	0801a830 	.word	0x0801a830
 8001694:	0801b030 	.word	0x0801b030
 8001698:	0801b830 	.word	0x0801b830
 800169c:	0801d830 	.word	0x0801d830
 80016a0:	0801d030 	.word	0x0801d030

080016a4 <printBitmap>:


void printBitmap(const unsigned char* Bitmap)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	   unsigned char i, j, k;
	   /*Because the Bitmap is a vector we need to use auxiliary variable to send all information in the correct order  */
	   int d = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
	   k = 15;
 80016b0:	230f      	movs	r3, #15
 80016b2:	737b      	strb	r3, [r7, #13]

	    /*Cycles for to write all bitmap in all screen OLED */
	  	for(i = 0; i < PAGES; i++)
 80016b4:	2300      	movs	r3, #0
 80016b6:	73fb      	strb	r3, [r7, #15]
 80016b8:	e02a      	b.n	8001710 <printBitmap+0x6c>
	  	{
	  		writeCommand(0xb0+i);
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	3b50      	subs	r3, #80	; 0x50
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff fef9 	bl	80014b8 <writeCommand>
	  		writeCommand(0x00);
 80016c6:	2000      	movs	r0, #0
 80016c8:	f7ff fef6 	bl	80014b8 <writeCommand>
	  		writeCommand(0x10);
 80016cc:	2010      	movs	r0, #16
 80016ce:	f7ff fef3 	bl	80014b8 <writeCommand>
	  		for( j = 0; j < HEIGHT ; j++)
 80016d2:	2300      	movs	r3, #0
 80016d4:	73bb      	strb	r3, [r7, #14]
 80016d6:	e00f      	b.n	80016f8 <printBitmap+0x54>
	  		{
	  			writeData(Bitmap[k + d]);
 80016d8:	7b7a      	ldrb	r2, [r7, #13]
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	4413      	add	r3, r2
 80016de:	461a      	mov	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	4413      	add	r3, r2
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fefe 	bl	80014e8 <writeData>
	  			d = d +16;
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	3310      	adds	r3, #16
 80016f0:	60bb      	str	r3, [r7, #8]
	  		for( j = 0; j < HEIGHT ; j++)
 80016f2:	7bbb      	ldrb	r3, [r7, #14]
 80016f4:	3301      	adds	r3, #1
 80016f6:	73bb      	strb	r3, [r7, #14]
 80016f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	daeb      	bge.n	80016d8 <printBitmap+0x34>
	  		}
	  		d = 0;
 8001700:	2300      	movs	r3, #0
 8001702:	60bb      	str	r3, [r7, #8]
	  		k--;
 8001704:	7b7b      	ldrb	r3, [r7, #13]
 8001706:	3b01      	subs	r3, #1
 8001708:	737b      	strb	r3, [r7, #13]
	  	for(i = 0; i < PAGES; i++)
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	3301      	adds	r3, #1
 800170e:	73fb      	strb	r3, [r7, #15]
 8001710:	7bfb      	ldrb	r3, [r7, #15]
 8001712:	2b0f      	cmp	r3, #15
 8001714:	d9d1      	bls.n	80016ba <printBitmap+0x16>
	  	}
}
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <matrixConverter>:
#include "prediction.h"
#include <math.h>
#include <stdlib.h>

float** matrixConverter(int m, int n, const float* dt)
{
 800171e:	b590      	push	{r4, r7, lr}
 8001720:	b089      	sub	sp, #36	; 0x24
 8001722:	af00      	add	r7, sp, #0
 8001724:	60f8      	str	r0, [r7, #12]
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
	int i,j,k;
	float **matrix;

	/*Reserve memory  */
	matrix = (float**)malloc(m*sizeof(float*));
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4618      	mov	r0, r3
 8001730:	f005 f9b2 	bl	8006a98 <malloc>
 8001734:	4603      	mov	r3, r0
 8001736:	613b      	str	r3, [r7, #16]

	k = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]

	/*Cycles for to convert the array dt in a Matrix of size mxn and reserve memory to columns */
	for(i = 0; i < m; i++)
 800173c:	2300      	movs	r3, #0
 800173e:	61fb      	str	r3, [r7, #28]
 8001740:	e02b      	b.n	800179a <matrixConverter+0x7c>
	{
		matrix[i] = (float*)malloc(n*sizeof(float));
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	0099      	lsls	r1, r3, #2
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	18d4      	adds	r4, r2, r3
 800174e:	4608      	mov	r0, r1
 8001750:	f005 f9a2 	bl	8006a98 <malloc>
 8001754:	4603      	mov	r3, r0
 8001756:	6023      	str	r3, [r4, #0]
		for(j = 0; j < n; j++)
 8001758:	2300      	movs	r3, #0
 800175a:	61bb      	str	r3, [r7, #24]
 800175c:	e012      	b.n	8001784 <matrixConverter+0x66>
		{
			matrix[i][j] = dt[j + k];
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	4413      	add	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	441a      	add	r2, r3
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	6939      	ldr	r1, [r7, #16]
 8001770:	440b      	add	r3, r1
 8001772:	6819      	ldr	r1, [r3, #0]
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	601a      	str	r2, [r3, #0]
		for(j = 0; j < n; j++)
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	3301      	adds	r3, #1
 8001782:	61bb      	str	r3, [r7, #24]
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	429a      	cmp	r2, r3
 800178a:	dbe8      	blt.n	800175e <matrixConverter+0x40>
		}
		k = k + n;
 800178c:	697a      	ldr	r2, [r7, #20]
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	4413      	add	r3, r2
 8001792:	617b      	str	r3, [r7, #20]
	for(i = 0; i < m; i++)
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	3301      	adds	r3, #1
 8001798:	61fb      	str	r3, [r7, #28]
 800179a:	69fa      	ldr	r2, [r7, #28]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	429a      	cmp	r2, r3
 80017a0:	dbcf      	blt.n	8001742 <matrixConverter+0x24>
	}

	return matrix;
 80017a2:	693b      	ldr	r3, [r7, #16]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3724      	adds	r7, #36	; 0x24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd90      	pop	{r4, r7, pc}

080017ac <matrixTranspossed>:


float** matrixTranspossed(int tags, int n, float** theta_m)
{
 80017ac:	b590      	push	{r4, r7, lr}
 80017ae:	b089      	sub	sp, #36	; 0x24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
	int i,j;
	float **matrix_t;

	/*Reserve memory  */
	matrix_t = (float**)malloc(n*sizeof(float*));
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	4618      	mov	r0, r3
 80017be:	f005 f96b 	bl	8006a98 <malloc>
 80017c2:	4603      	mov	r3, r0
 80017c4:	617b      	str	r3, [r7, #20]

	/*Cycles for to compute the transposed matrix of other, and reserve memory to columns */
	for(i = 0; i < n; i++)
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
 80017ca:	e029      	b.n	8001820 <matrixTranspossed+0x74>
	{
		matrix_t[i] = (float*)malloc(tags*sizeof(float));
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	0099      	lsls	r1, r3, #2
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	697a      	ldr	r2, [r7, #20]
 80017d6:	18d4      	adds	r4, r2, r3
 80017d8:	4608      	mov	r0, r1
 80017da:	f005 f95d 	bl	8006a98 <malloc>
 80017de:	4603      	mov	r3, r0
 80017e0:	6023      	str	r3, [r4, #0]
		for(j = 0; j < tags; j++)
 80017e2:	2300      	movs	r3, #0
 80017e4:	61bb      	str	r3, [r7, #24]
 80017e6:	e014      	b.n	8001812 <matrixTranspossed+0x66>
		{
			matrix_t[i][j] = theta_m[j][i];
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	4413      	add	r3, r2
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	441a      	add	r2, r3
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	6979      	ldr	r1, [r7, #20]
 80017fe:	440b      	add	r3, r1
 8001800:	6819      	ldr	r1, [r3, #0]
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	440b      	add	r3, r1
 8001808:	6812      	ldr	r2, [r2, #0]
 800180a:	601a      	str	r2, [r3, #0]
		for(j = 0; j < tags; j++)
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	3301      	adds	r3, #1
 8001810:	61bb      	str	r3, [r7, #24]
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	429a      	cmp	r2, r3
 8001818:	dbe6      	blt.n	80017e8 <matrixTranspossed+0x3c>
	for(i = 0; i < n; i++)
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	3301      	adds	r3, #1
 800181e:	61fb      	str	r3, [r7, #28]
 8001820:	69fa      	ldr	r2, [r7, #28]
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	429a      	cmp	r2, r3
 8001826:	dbd1      	blt.n	80017cc <matrixTranspossed+0x20>
		}
	}

	return matrix_t;
 8001828:	697b      	ldr	r3, [r7, #20]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3724      	adds	r7, #36	; 0x24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd90      	pop	{r4, r7, pc}

08001832 <matrixProduct>:

float** matrixProduct(int m, int n, int tags, float** theta_tr, float** X)
{
 8001832:	b590      	push	{r4, r7, lr}
 8001834:	b08b      	sub	sp, #44	; 0x2c
 8001836:	af00      	add	r7, sp, #0
 8001838:	60f8      	str	r0, [r7, #12]
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
 800183e:	603b      	str	r3, [r7, #0]
	int i,j,a;
	float **matrix_product;
	float sum;

	/* Reserve memory */
	matrix_product = (float**)malloc(m*sizeof(float*));
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4618      	mov	r0, r3
 8001846:	f005 f927 	bl	8006a98 <malloc>
 800184a:	4603      	mov	r3, r0
 800184c:	617b      	str	r3, [r7, #20]

	/*Cycles for to compute the product of two arrays, and reserve memory to columns */
	for(i = 0; i < m; i++)
 800184e:	2300      	movs	r3, #0
 8001850:	627b      	str	r3, [r7, #36]	; 0x24
 8001852:	e04a      	b.n	80018ea <matrixProduct+0xb8>
	{
		matrix_product[i] = (float*)malloc(tags*sizeof(float));
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	0099      	lsls	r1, r3, #2
 8001858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	18d4      	adds	r4, r2, r3
 8001860:	4608      	mov	r0, r1
 8001862:	f005 f919 	bl	8006a98 <malloc>
 8001866:	4603      	mov	r3, r0
 8001868:	6023      	str	r3, [r4, #0]
		for(j = 0; j < tags; j++)
 800186a:	2300      	movs	r3, #0
 800186c:	623b      	str	r3, [r7, #32]
 800186e:	e035      	b.n	80018dc <matrixProduct+0xaa>
		{
			sum = 0;
 8001870:	f04f 0300 	mov.w	r3, #0
 8001874:	61bb      	str	r3, [r7, #24]
			for(a = 0; a < n; a++)
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
 800187a:	e01e      	b.n	80018ba <matrixProduct+0x88>
			{
				sum += X[i][a] * theta_tr[a][j];
 800187c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001882:	4413      	add	r3, r2
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	4413      	add	r3, r2
 800188c:	ed93 7a00 	vldr	s14, [r3]
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	4413      	add	r3, r2
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	6a3b      	ldr	r3, [r7, #32]
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	edd3 7a00 	vldr	s15, [r3]
 80018a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a8:	ed97 7a06 	vldr	s14, [r7, #24]
 80018ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b0:	edc7 7a06 	vstr	s15, [r7, #24]
			for(a = 0; a < n; a++)
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	3301      	adds	r3, #1
 80018b8:	61fb      	str	r3, [r7, #28]
 80018ba:	69fa      	ldr	r2, [r7, #28]
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	429a      	cmp	r2, r3
 80018c0:	dbdc      	blt.n	800187c <matrixProduct+0x4a>
			}
			matrix_product[i][j] = sum;
 80018c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	4413      	add	r3, r2
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	6a3b      	ldr	r3, [r7, #32]
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	4413      	add	r3, r2
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	601a      	str	r2, [r3, #0]
		for(j = 0; j < tags; j++)
 80018d6:	6a3b      	ldr	r3, [r7, #32]
 80018d8:	3301      	adds	r3, #1
 80018da:	623b      	str	r3, [r7, #32]
 80018dc:	6a3a      	ldr	r2, [r7, #32]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	dbc5      	blt.n	8001870 <matrixProduct+0x3e>
	for(i = 0; i < m; i++)
 80018e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e6:	3301      	adds	r3, #1
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
 80018ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	dbb0      	blt.n	8001854 <matrixProduct+0x22>
		}
	}


	return matrix_product;
 80018f2:	697b      	ldr	r3, [r7, #20]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	372c      	adds	r7, #44	; 0x2c
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd90      	pop	{r4, r7, pc}

080018fc <computeSigmoid>:



float** computeSigmoid(float** X_theta, int m, int tags)
{
 80018fc:	b590      	push	{r4, r7, lr}
 80018fe:	b089      	sub	sp, #36	; 0x24
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
	int i,j;
	float **matrix_sigmoid;

	/* Reserv memory */
	matrix_sigmoid = (float**)malloc(m*sizeof(float*));
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	4618      	mov	r0, r3
 800190e:	f005 f8c3 	bl	8006a98 <malloc>
 8001912:	4603      	mov	r3, r0
 8001914:	617b      	str	r3, [r7, #20]

	/*Cycles for to compute the sigmoid of each element using the sigmoid function in each iteration, and reserve memory to columns */
	for(i = 0; i < m; i++)
 8001916:	2300      	movs	r3, #0
 8001918:	61fb      	str	r3, [r7, #28]
 800191a:	e031      	b.n	8001980 <computeSigmoid+0x84>
	{
		matrix_sigmoid[i] = (float*)malloc(tags*sizeof(float));
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	0099      	lsls	r1, r3, #2
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	18d4      	adds	r4, r2, r3
 8001928:	4608      	mov	r0, r1
 800192a:	f005 f8b5 	bl	8006a98 <malloc>
 800192e:	4603      	mov	r3, r0
 8001930:	6023      	str	r3, [r4, #0]
		for(j = 0; j < tags; j++)
 8001932:	2300      	movs	r3, #0
 8001934:	61bb      	str	r3, [r7, #24]
 8001936:	e01c      	b.n	8001972 <computeSigmoid+0x76>
		{
			matrix_sigmoid[i][j] = sigmoid(X_theta[i][j]);
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	68fa      	ldr	r2, [r7, #12]
 800193e:	4413      	add	r3, r2
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	4413      	add	r3, r2
 8001948:	edd3 7a00 	vldr	s15, [r3]
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	697a      	ldr	r2, [r7, #20]
 8001952:	4413      	add	r3, r2
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	18d4      	adds	r4, r2, r3
 800195c:	eeb0 0a67 	vmov.f32	s0, s15
 8001960:	f000 f872 	bl	8001a48 <sigmoid>
 8001964:	eef0 7a40 	vmov.f32	s15, s0
 8001968:	edc4 7a00 	vstr	s15, [r4]
		for(j = 0; j < tags; j++)
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	3301      	adds	r3, #1
 8001970:	61bb      	str	r3, [r7, #24]
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	429a      	cmp	r2, r3
 8001978:	dbde      	blt.n	8001938 <computeSigmoid+0x3c>
	for(i = 0; i < m; i++)
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	3301      	adds	r3, #1
 800197e:	61fb      	str	r3, [r7, #28]
 8001980:	69fa      	ldr	r2, [r7, #28]
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	429a      	cmp	r2, r3
 8001986:	dbc9      	blt.n	800191c <computeSigmoid+0x20>
		}
	}
	return matrix_sigmoid;
 8001988:	697b      	ldr	r3, [r7, #20]
}
 800198a:	4618      	mov	r0, r3
 800198c:	3724      	adds	r7, #36	; 0x24
 800198e:	46bd      	mov	sp, r7
 8001990:	bd90      	pop	{r4, r7, pc}

08001992 <computePrediction>:


int* computePrediction(float** matrixSigmoid, int m, int tags)
{
 8001992:	b590      	push	{r4, r7, lr}
 8001994:	b08b      	sub	sp, #44	; 0x2c
 8001996:	af00      	add	r7, sp, #0
 8001998:	60f8      	str	r0, [r7, #12]
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]
	int *prediction;

	/* reserve memory */
	prediction = (int*)malloc(m*sizeof(int));
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	4618      	mov	r0, r3
 80019a4:	f005 f878 	bl	8006a98 <malloc>
 80019a8:	4603      	mov	r3, r0
 80019aa:	617b      	str	r3, [r7, #20]
	int i, j;
	double max;

	/*Cycles for to calcule the values of P getting the value max in each row */
	for(i = 0; i<m; i++)
 80019ac:	2300      	movs	r3, #0
 80019ae:	627b      	str	r3, [r7, #36]	; 0x24
 80019b0:	e040      	b.n	8001a34 <computePrediction+0xa2>
	{
		max = 0;
 80019b2:	f04f 0300 	mov.w	r3, #0
 80019b6:	f04f 0400 	mov.w	r4, #0
 80019ba:	e9c7 3406 	strd	r3, r4, [r7, #24]
		for(j = 0; j < tags; j++)
 80019be:	2300      	movs	r3, #0
 80019c0:	623b      	str	r3, [r7, #32]
 80019c2:	e030      	b.n	8001a26 <computePrediction+0x94>
		{
			if(matrixSigmoid[i][j] > max)
 80019c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	68fa      	ldr	r2, [r7, #12]
 80019ca:	4413      	add	r3, r2
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	6a3b      	ldr	r3, [r7, #32]
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	4413      	add	r3, r2
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7fe fd76 	bl	80004c8 <__aeabi_f2d>
 80019dc:	4603      	mov	r3, r0
 80019de:	460c      	mov	r4, r1
 80019e0:	461a      	mov	r2, r3
 80019e2:	4623      	mov	r3, r4
 80019e4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019e8:	f7ff f838 	bl	8000a5c <__aeabi_dcmplt>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d016      	beq.n	8001a20 <computePrediction+0x8e>
			{
				prediction[i] = j+1;
 80019f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	4413      	add	r3, r2
 80019fa:	6a3a      	ldr	r2, [r7, #32]
 80019fc:	3201      	adds	r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
				max = matrixSigmoid[i][j];
 8001a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	68fa      	ldr	r2, [r7, #12]
 8001a06:	4413      	add	r3, r2
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	6a3b      	ldr	r3, [r7, #32]
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	4413      	add	r3, r2
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fd58 	bl	80004c8 <__aeabi_f2d>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	460c      	mov	r4, r1
 8001a1c:	e9c7 3406 	strd	r3, r4, [r7, #24]
		for(j = 0; j < tags; j++)
 8001a20:	6a3b      	ldr	r3, [r7, #32]
 8001a22:	3301      	adds	r3, #1
 8001a24:	623b      	str	r3, [r7, #32]
 8001a26:	6a3a      	ldr	r2, [r7, #32]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	dbca      	blt.n	80019c4 <computePrediction+0x32>
	for(i = 0; i<m; i++)
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a30:	3301      	adds	r3, #1
 8001a32:	627b      	str	r3, [r7, #36]	; 0x24
 8001a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	dbba      	blt.n	80019b2 <computePrediction+0x20>
			}
		}
	}

	return prediction;
 8001a3c:	697b      	ldr	r3, [r7, #20]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	372c      	adds	r7, #44	; 0x2c
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd90      	pop	{r4, r7, pc}
	...

08001a48 <sigmoid>:


float sigmoid(float z)
{
 8001a48:	b590      	push	{r4, r7, lr}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	ed87 0a01 	vstr	s0, [r7, #4]
	float y;
	/* function sigmoid */
	y = 1/(1 + pow(E, -z));
 8001a52:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a56:	eef1 7a67 	vneg.f32	s15, s15
 8001a5a:	ee17 3a90 	vmov	r3, s15
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7fe fd32 	bl	80004c8 <__aeabi_f2d>
 8001a64:	4603      	mov	r3, r0
 8001a66:	460c      	mov	r4, r1
 8001a68:	ec44 3b11 	vmov	d1, r3, r4
 8001a6c:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8001ab8 <sigmoid+0x70>
 8001a70:	f005 f8e4 	bl	8006c3c <pow>
 8001a74:	ec51 0b10 	vmov	r0, r1, d0
 8001a78:	f04f 0200 	mov.w	r2, #0
 8001a7c:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <sigmoid+0x78>)
 8001a7e:	f7fe fbc5 	bl	800020c <__adddf3>
 8001a82:	4603      	mov	r3, r0
 8001a84:	460c      	mov	r4, r1
 8001a86:	461a      	mov	r2, r3
 8001a88:	4623      	mov	r3, r4
 8001a8a:	f04f 0000 	mov.w	r0, #0
 8001a8e:	490c      	ldr	r1, [pc, #48]	; (8001ac0 <sigmoid+0x78>)
 8001a90:	f7fe fe9c 	bl	80007cc <__aeabi_ddiv>
 8001a94:	4603      	mov	r3, r0
 8001a96:	460c      	mov	r4, r1
 8001a98:	4618      	mov	r0, r3
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	f7ff f81c 	bl	8000ad8 <__aeabi_d2f>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	60fb      	str	r3, [r7, #12]
	return y;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	ee07 3a90 	vmov	s15, r3
}
 8001aaa:	eeb0 0a67 	vmov.f32	s0, s15
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd90      	pop	{r4, r7, pc}
 8001ab4:	f3af 8000 	nop.w
 8001ab8:	8b12500b 	.word	0x8b12500b
 8001abc:	4005bf0a 	.word	0x4005bf0a
 8001ac0:	3ff00000 	.word	0x3ff00000

08001ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aca:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <HAL_MspInit+0x44>)
 8001acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ace:	4a0e      	ldr	r2, [pc, #56]	; (8001b08 <HAL_MspInit+0x44>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	6613      	str	r3, [r2, #96]	; 0x60
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <HAL_MspInit+0x44>)
 8001ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae2:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <HAL_MspInit+0x44>)
 8001ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae6:	4a08      	ldr	r2, [pc, #32]	; (8001b08 <HAL_MspInit+0x44>)
 8001ae8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aec:	6593      	str	r3, [r2, #88]	; 0x58
 8001aee:	4b06      	ldr	r3, [pc, #24]	; (8001b08 <HAL_MspInit+0x44>)
 8001af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af6:	603b      	str	r3, [r7, #0]
 8001af8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	40021000 	.word	0x40021000

08001b0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08a      	sub	sp, #40	; 0x28
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a18      	ldr	r2, [pc, #96]	; (8001b8c <HAL_I2C_MspInit+0x80>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d12a      	bne.n	8001b84 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b2e:	4b18      	ldr	r3, [pc, #96]	; (8001b90 <HAL_I2C_MspInit+0x84>)
 8001b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b32:	4a17      	ldr	r2, [pc, #92]	; (8001b90 <HAL_I2C_MspInit+0x84>)
 8001b34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b3a:	4b15      	ldr	r3, [pc, #84]	; (8001b90 <HAL_I2C_MspInit+0x84>)
 8001b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001b46:	f001 fb91 	bl	800326c <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration    
    PG13     ------> I2C1_SDA
    PG14     ------> I2C1_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001b4a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001b4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b50:	2312      	movs	r3, #18
 8001b52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b54:	2301      	movs	r3, #1
 8001b56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b5c:	2304      	movs	r3, #4
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	4619      	mov	r1, r3
 8001b66:	480b      	ldr	r0, [pc, #44]	; (8001b94 <HAL_I2C_MspInit+0x88>)
 8001b68:	f000 fafa 	bl	8002160 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b6c:	4b08      	ldr	r3, [pc, #32]	; (8001b90 <HAL_I2C_MspInit+0x84>)
 8001b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b70:	4a07      	ldr	r2, [pc, #28]	; (8001b90 <HAL_I2C_MspInit+0x84>)
 8001b72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b76:	6593      	str	r3, [r2, #88]	; 0x58
 8001b78:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <HAL_I2C_MspInit+0x84>)
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b84:	bf00      	nop
 8001b86:	3728      	adds	r7, #40	; 0x28
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40005400 	.word	0x40005400
 8001b90:	40021000 	.word	0x40021000
 8001b94:	48001800 	.word	0x48001800

08001b98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08a      	sub	sp, #40	; 0x28
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a18      	ldr	r2, [pc, #96]	; (8001c18 <HAL_UART_MspInit+0x80>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d12a      	bne.n	8001c10 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001bba:	4b18      	ldr	r3, [pc, #96]	; (8001c1c <HAL_UART_MspInit+0x84>)
 8001bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bbe:	4a17      	ldr	r2, [pc, #92]	; (8001c1c <HAL_UART_MspInit+0x84>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001bc6:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <HAL_UART_MspInit+0x84>)
 8001bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001bd2:	4b12      	ldr	r3, [pc, #72]	; (8001c1c <HAL_UART_MspInit+0x84>)
 8001bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd6:	4a11      	ldr	r2, [pc, #68]	; (8001c1c <HAL_UART_MspInit+0x84>)
 8001bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bde:	4b0f      	ldr	r3, [pc, #60]	; (8001c1c <HAL_UART_MspInit+0x84>)
 8001be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 8001bea:	f001 fb3f 	bl	800326c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration    
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX 
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8001bee:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001bf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001c00:	2308      	movs	r3, #8
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4805      	ldr	r0, [pc, #20]	; (8001c20 <HAL_UART_MspInit+0x88>)
 8001c0c:	f000 faa8 	bl	8002160 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001c10:	bf00      	nop
 8001c12:	3728      	adds	r7, #40	; 0x28
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40008000 	.word	0x40008000
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	48001800 	.word	0x48001800

08001c24 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b08a      	sub	sp, #40	; 0x28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c44:	d154      	bne.n	8001cf0 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c46:	4b2c      	ldr	r3, [pc, #176]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4a:	4a2b      	ldr	r2, [pc, #172]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c52:	4b29      	ldr	r3, [pc, #164]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001c5e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c64:	2302      	movs	r3, #2
 8001c66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c70:	230a      	movs	r3, #10
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c74:	f107 0314 	add.w	r3, r7, #20
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c7e:	f000 fa6f 	bl	8002160 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001c82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	4619      	mov	r1, r3
 8001c96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c9a:	f000 fa61 	bl	8002160 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001c9e:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca2:	4a15      	ldr	r2, [pc, #84]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001ca4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ca8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001caa:	4b13      	ldr	r3, [pc, #76]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb6:	4b10      	ldr	r3, [pc, #64]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d114      	bne.n	8001cec <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cc2:	4b0d      	ldr	r3, [pc, #52]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc6:	4a0c      	ldr	r2, [pc, #48]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001cc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ccc:	6593      	str	r3, [r2, #88]	; 0x58
 8001cce:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd6:	60bb      	str	r3, [r7, #8]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001cda:	f001 fab7 	bl	800324c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cde:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce2:	4a05      	ldr	r2, [pc, #20]	; (8001cf8 <HAL_PCD_MspInit+0xd4>)
 8001ce4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ce8:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001cea:	e001      	b.n	8001cf0 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8001cec:	f001 faae 	bl	800324c <HAL_PWREx_EnableVddUSB>
}
 8001cf0:	bf00      	nop
 8001cf2:	3728      	adds	r7, #40	; 0x28
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40021000 	.word	0x40021000

08001cfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d0e:	e7fe      	b.n	8001d0e <HardFault_Handler+0x4>

08001d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d14:	e7fe      	b.n	8001d14 <MemManage_Handler+0x4>

08001d16 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d16:	b480      	push	{r7}
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d1a:	e7fe      	b.n	8001d1a <BusFault_Handler+0x4>

08001d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d20:	e7fe      	b.n	8001d20 <UsageFault_Handler+0x4>

08001d22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d50:	f000 f8e0 	bl	8001f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d54:	bf00      	nop
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d60:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <_sbrk+0x50>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d102      	bne.n	8001d6e <_sbrk+0x16>
		heap_end = &end;
 8001d68:	4b0f      	ldr	r3, [pc, #60]	; (8001da8 <_sbrk+0x50>)
 8001d6a:	4a10      	ldr	r2, [pc, #64]	; (8001dac <_sbrk+0x54>)
 8001d6c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d6e:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <_sbrk+0x50>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d74:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <_sbrk+0x50>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	466a      	mov	r2, sp
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d907      	bls.n	8001d92 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d82:	f004 fe5f 	bl	8006a44 <__errno>
 8001d86:	4602      	mov	r2, r0
 8001d88:	230c      	movs	r3, #12
 8001d8a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d90:	e006      	b.n	8001da0 <_sbrk+0x48>
	}

	heap_end += incr;
 8001d92:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <_sbrk+0x50>)
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4413      	add	r3, r2
 8001d9a:	4a03      	ldr	r2, [pc, #12]	; (8001da8 <_sbrk+0x50>)
 8001d9c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000090 	.word	0x20000090
 8001dac:	20000628 	.word	0x20000628

08001db0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001db4:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <SystemInit+0x64>)
 8001db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dba:	4a16      	ldr	r2, [pc, #88]	; (8001e14 <SystemInit+0x64>)
 8001dbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001dc4:	4b14      	ldr	r3, [pc, #80]	; (8001e18 <SystemInit+0x68>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a13      	ldr	r2, [pc, #76]	; (8001e18 <SystemInit+0x68>)
 8001dca:	f043 0301 	orr.w	r3, r3, #1
 8001dce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001dd0:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <SystemInit+0x68>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001dd6:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <SystemInit+0x68>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a0f      	ldr	r2, [pc, #60]	; (8001e18 <SystemInit+0x68>)
 8001ddc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001de0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001de4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001de6:	4b0c      	ldr	r3, [pc, #48]	; (8001e18 <SystemInit+0x68>)
 8001de8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001dec:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001dee:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <SystemInit+0x68>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a09      	ldr	r2, [pc, #36]	; (8001e18 <SystemInit+0x68>)
 8001df4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001df8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001dfa:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <SystemInit+0x68>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e00:	4b04      	ldr	r3, [pc, #16]	; (8001e14 <SystemInit+0x64>)
 8001e02:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e06:	609a      	str	r2, [r3, #8]
#endif
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000ed00 	.word	0xe000ed00
 8001e18:	40021000 	.word	0x40021000

08001e1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e54 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001e20:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001e22:	e003      	b.n	8001e2c <LoopCopyDataInit>

08001e24 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001e24:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001e26:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001e28:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001e2a:	3104      	adds	r1, #4

08001e2c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001e2c:	480b      	ldr	r0, [pc, #44]	; (8001e5c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001e2e:	4b0c      	ldr	r3, [pc, #48]	; (8001e60 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001e30:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001e32:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001e34:	d3f6      	bcc.n	8001e24 <CopyDataInit>
	ldr	r2, =_sbss
 8001e36:	4a0b      	ldr	r2, [pc, #44]	; (8001e64 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001e38:	e002      	b.n	8001e40 <LoopFillZerobss>

08001e3a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001e3a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001e3c:	f842 3b04 	str.w	r3, [r2], #4

08001e40 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001e40:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <LoopForever+0x16>)
	cmp	r2, r3
 8001e42:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001e44:	d3f9      	bcc.n	8001e3a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e46:	f7ff ffb3 	bl	8001db0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e4a:	f004 fe01 	bl	8006a50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e4e:	f7ff f813 	bl	8000e78 <main>

08001e52 <LoopForever>:

LoopForever:
    b LoopForever
 8001e52:	e7fe      	b.n	8001e52 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e54:	20050000 	.word	0x20050000
	ldr	r3, =_sidata
 8001e58:	0801e0d0 	.word	0x0801e0d0
	ldr	r0, =_sdata
 8001e5c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001e60:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8001e64:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001e68:	20000628 	.word	0x20000628

08001e6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e6c:	e7fe      	b.n	8001e6c <ADC1_2_IRQHandler>

08001e6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b082      	sub	sp, #8
 8001e72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e74:	2300      	movs	r3, #0
 8001e76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f000 f93d 	bl	80020f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f000 f80e 	bl	8001ea0 <HAL_InitTick>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d002      	beq.n	8001e90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	71fb      	strb	r3, [r7, #7]
 8001e8e:	e001      	b.n	8001e94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e90:	f7ff fe18 	bl	8001ac4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e94:	79fb      	ldrb	r3, [r7, #7]
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001eac:	4b16      	ldr	r3, [pc, #88]	; (8001f08 <HAL_InitTick+0x68>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d022      	beq.n	8001efa <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001eb4:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <HAL_InitTick+0x6c>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4b13      	ldr	r3, [pc, #76]	; (8001f08 <HAL_InitTick+0x68>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ec0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 f93c 	bl	8002146 <HAL_SYSTICK_Config>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10f      	bne.n	8001ef4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b0f      	cmp	r3, #15
 8001ed8:	d809      	bhi.n	8001eee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eda:	2200      	movs	r2, #0
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee2:	f000 f914 	bl	800210e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	; (8001f10 <HAL_InitTick+0x70>)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6013      	str	r3, [r2, #0]
 8001eec:	e007      	b.n	8001efe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	73fb      	strb	r3, [r7, #15]
 8001ef2:	e004      	b.n	8001efe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	73fb      	strb	r3, [r7, #15]
 8001ef8:	e001      	b.n	8001efe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20000008 	.word	0x20000008
 8001f0c:	20000000 	.word	0x20000000
 8001f10:	20000004 	.word	0x20000004

08001f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f18:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <HAL_IncTick+0x1c>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b05      	ldr	r3, [pc, #20]	; (8001f34 <HAL_IncTick+0x20>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4413      	add	r3, r2
 8001f22:	4a03      	ldr	r2, [pc, #12]	; (8001f30 <HAL_IncTick+0x1c>)
 8001f24:	6013      	str	r3, [r2, #0]
}
 8001f26:	bf00      	nop
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	20000620 	.word	0x20000620
 8001f34:	20000008 	.word	0x20000008

08001f38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f3c:	4b03      	ldr	r3, [pc, #12]	; (8001f4c <HAL_GetTick+0x14>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	20000620 	.word	0x20000620

08001f50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f58:	f7ff ffee 	bl	8001f38 <HAL_GetTick>
 8001f5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f68:	d004      	beq.n	8001f74 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f6a:	4b09      	ldr	r3, [pc, #36]	; (8001f90 <HAL_Delay+0x40>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	4413      	add	r3, r2
 8001f72:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f74:	bf00      	nop
 8001f76:	f7ff ffdf 	bl	8001f38 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	68fa      	ldr	r2, [r7, #12]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d8f7      	bhi.n	8001f76 <HAL_Delay+0x26>
  {
  }
}
 8001f86:	bf00      	nop
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000008 	.word	0x20000008

08001f94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fa4:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001faa:	68ba      	ldr	r2, [r7, #8]
 8001fac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fc6:	4a04      	ldr	r2, [pc, #16]	; (8001fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	60d3      	str	r3, [r2, #12]
}
 8001fcc:	bf00      	nop
 8001fce:	3714      	adds	r7, #20
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fe0:	4b04      	ldr	r3, [pc, #16]	; (8001ff4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	0a1b      	lsrs	r3, r3, #8
 8001fe6:	f003 0307 	and.w	r3, r3, #7
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	6039      	str	r1, [r7, #0]
 8002002:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002008:	2b00      	cmp	r3, #0
 800200a:	db0a      	blt.n	8002022 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	b2da      	uxtb	r2, r3
 8002010:	490c      	ldr	r1, [pc, #48]	; (8002044 <__NVIC_SetPriority+0x4c>)
 8002012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002016:	0112      	lsls	r2, r2, #4
 8002018:	b2d2      	uxtb	r2, r2
 800201a:	440b      	add	r3, r1
 800201c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002020:	e00a      	b.n	8002038 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	b2da      	uxtb	r2, r3
 8002026:	4908      	ldr	r1, [pc, #32]	; (8002048 <__NVIC_SetPriority+0x50>)
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	3b04      	subs	r3, #4
 8002030:	0112      	lsls	r2, r2, #4
 8002032:	b2d2      	uxtb	r2, r2
 8002034:	440b      	add	r3, r1
 8002036:	761a      	strb	r2, [r3, #24]
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	e000e100 	.word	0xe000e100
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800204c:	b480      	push	{r7}
 800204e:	b089      	sub	sp, #36	; 0x24
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	f1c3 0307 	rsb	r3, r3, #7
 8002066:	2b04      	cmp	r3, #4
 8002068:	bf28      	it	cs
 800206a:	2304      	movcs	r3, #4
 800206c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	3304      	adds	r3, #4
 8002072:	2b06      	cmp	r3, #6
 8002074:	d902      	bls.n	800207c <NVIC_EncodePriority+0x30>
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	3b03      	subs	r3, #3
 800207a:	e000      	b.n	800207e <NVIC_EncodePriority+0x32>
 800207c:	2300      	movs	r3, #0
 800207e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002080:	f04f 32ff 	mov.w	r2, #4294967295
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	43da      	mvns	r2, r3
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	401a      	ands	r2, r3
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002094:	f04f 31ff 	mov.w	r1, #4294967295
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	fa01 f303 	lsl.w	r3, r1, r3
 800209e:	43d9      	mvns	r1, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a4:	4313      	orrs	r3, r2
         );
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3724      	adds	r7, #36	; 0x24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
	...

080020b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3b01      	subs	r3, #1
 80020c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020c4:	d301      	bcc.n	80020ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020c6:	2301      	movs	r3, #1
 80020c8:	e00f      	b.n	80020ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020ca:	4a0a      	ldr	r2, [pc, #40]	; (80020f4 <SysTick_Config+0x40>)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020d2:	210f      	movs	r1, #15
 80020d4:	f04f 30ff 	mov.w	r0, #4294967295
 80020d8:	f7ff ff8e 	bl	8001ff8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020dc:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <SysTick_Config+0x40>)
 80020de:	2200      	movs	r2, #0
 80020e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020e2:	4b04      	ldr	r3, [pc, #16]	; (80020f4 <SysTick_Config+0x40>)
 80020e4:	2207      	movs	r2, #7
 80020e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	e000e010 	.word	0xe000e010

080020f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f7ff ff47 	bl	8001f94 <__NVIC_SetPriorityGrouping>
}
 8002106:	bf00      	nop
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b086      	sub	sp, #24
 8002112:	af00      	add	r7, sp, #0
 8002114:	4603      	mov	r3, r0
 8002116:	60b9      	str	r1, [r7, #8]
 8002118:	607a      	str	r2, [r7, #4]
 800211a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002120:	f7ff ff5c 	bl	8001fdc <__NVIC_GetPriorityGrouping>
 8002124:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	68b9      	ldr	r1, [r7, #8]
 800212a:	6978      	ldr	r0, [r7, #20]
 800212c:	f7ff ff8e 	bl	800204c <NVIC_EncodePriority>
 8002130:	4602      	mov	r2, r0
 8002132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002136:	4611      	mov	r1, r2
 8002138:	4618      	mov	r0, r3
 800213a:	f7ff ff5d 	bl	8001ff8 <__NVIC_SetPriority>
}
 800213e:	bf00      	nop
 8002140:	3718      	adds	r7, #24
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b082      	sub	sp, #8
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7ff ffb0 	bl	80020b4 <SysTick_Config>
 8002154:	4603      	mov	r3, r0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
	...

08002160 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002160:	b480      	push	{r7}
 8002162:	b087      	sub	sp, #28
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800216a:	2300      	movs	r3, #0
 800216c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800216e:	e166      	b.n	800243e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	2101      	movs	r1, #1
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	fa01 f303 	lsl.w	r3, r1, r3
 800217c:	4013      	ands	r3, r2
 800217e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	f000 8158 	beq.w	8002438 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d00b      	beq.n	80021a8 <HAL_GPIO_Init+0x48>
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b02      	cmp	r3, #2
 8002196:	d007      	beq.n	80021a8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800219c:	2b11      	cmp	r3, #17
 800219e:	d003      	beq.n	80021a8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b12      	cmp	r3, #18
 80021a6:	d130      	bne.n	800220a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4013      	ands	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021de:	2201      	movs	r2, #1
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	091b      	lsrs	r3, r3, #4
 80021f4:	f003 0201 	and.w	r2, r3, #1
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	4313      	orrs	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	2203      	movs	r2, #3
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	43db      	mvns	r3, r3
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	4013      	ands	r3, r2
 8002220:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b02      	cmp	r3, #2
 8002240:	d003      	beq.n	800224a <HAL_GPIO_Init+0xea>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	2b12      	cmp	r3, #18
 8002248:	d123      	bne.n	8002292 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	08da      	lsrs	r2, r3, #3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	3208      	adds	r2, #8
 8002252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002256:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	220f      	movs	r2, #15
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	43db      	mvns	r3, r3
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	4013      	ands	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	691a      	ldr	r2, [r3, #16]
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	f003 0307 	and.w	r3, r3, #7
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	08da      	lsrs	r2, r3, #3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3208      	adds	r2, #8
 800228c:	6939      	ldr	r1, [r7, #16]
 800228e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	2203      	movs	r2, #3
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	4013      	ands	r3, r2
 80022a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f003 0203 	and.w	r2, r3, #3
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	4313      	orrs	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f000 80b2 	beq.w	8002438 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022d4:	4b61      	ldr	r3, [pc, #388]	; (800245c <HAL_GPIO_Init+0x2fc>)
 80022d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022d8:	4a60      	ldr	r2, [pc, #384]	; (800245c <HAL_GPIO_Init+0x2fc>)
 80022da:	f043 0301 	orr.w	r3, r3, #1
 80022de:	6613      	str	r3, [r2, #96]	; 0x60
 80022e0:	4b5e      	ldr	r3, [pc, #376]	; (800245c <HAL_GPIO_Init+0x2fc>)
 80022e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022e4:	f003 0301 	and.w	r3, r3, #1
 80022e8:	60bb      	str	r3, [r7, #8]
 80022ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022ec:	4a5c      	ldr	r2, [pc, #368]	; (8002460 <HAL_GPIO_Init+0x300>)
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	089b      	lsrs	r3, r3, #2
 80022f2:	3302      	adds	r3, #2
 80022f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	f003 0303 	and.w	r3, r3, #3
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	220f      	movs	r2, #15
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	43db      	mvns	r3, r3
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	4013      	ands	r3, r2
 800230e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002316:	d02b      	beq.n	8002370 <HAL_GPIO_Init+0x210>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a52      	ldr	r2, [pc, #328]	; (8002464 <HAL_GPIO_Init+0x304>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d025      	beq.n	800236c <HAL_GPIO_Init+0x20c>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a51      	ldr	r2, [pc, #324]	; (8002468 <HAL_GPIO_Init+0x308>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d01f      	beq.n	8002368 <HAL_GPIO_Init+0x208>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a50      	ldr	r2, [pc, #320]	; (800246c <HAL_GPIO_Init+0x30c>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d019      	beq.n	8002364 <HAL_GPIO_Init+0x204>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a4f      	ldr	r2, [pc, #316]	; (8002470 <HAL_GPIO_Init+0x310>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d013      	beq.n	8002360 <HAL_GPIO_Init+0x200>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a4e      	ldr	r2, [pc, #312]	; (8002474 <HAL_GPIO_Init+0x314>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d00d      	beq.n	800235c <HAL_GPIO_Init+0x1fc>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a4d      	ldr	r2, [pc, #308]	; (8002478 <HAL_GPIO_Init+0x318>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d007      	beq.n	8002358 <HAL_GPIO_Init+0x1f8>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a4c      	ldr	r2, [pc, #304]	; (800247c <HAL_GPIO_Init+0x31c>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d101      	bne.n	8002354 <HAL_GPIO_Init+0x1f4>
 8002350:	2307      	movs	r3, #7
 8002352:	e00e      	b.n	8002372 <HAL_GPIO_Init+0x212>
 8002354:	2308      	movs	r3, #8
 8002356:	e00c      	b.n	8002372 <HAL_GPIO_Init+0x212>
 8002358:	2306      	movs	r3, #6
 800235a:	e00a      	b.n	8002372 <HAL_GPIO_Init+0x212>
 800235c:	2305      	movs	r3, #5
 800235e:	e008      	b.n	8002372 <HAL_GPIO_Init+0x212>
 8002360:	2304      	movs	r3, #4
 8002362:	e006      	b.n	8002372 <HAL_GPIO_Init+0x212>
 8002364:	2303      	movs	r3, #3
 8002366:	e004      	b.n	8002372 <HAL_GPIO_Init+0x212>
 8002368:	2302      	movs	r3, #2
 800236a:	e002      	b.n	8002372 <HAL_GPIO_Init+0x212>
 800236c:	2301      	movs	r3, #1
 800236e:	e000      	b.n	8002372 <HAL_GPIO_Init+0x212>
 8002370:	2300      	movs	r3, #0
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	f002 0203 	and.w	r2, r2, #3
 8002378:	0092      	lsls	r2, r2, #2
 800237a:	4093      	lsls	r3, r2
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	4313      	orrs	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002382:	4937      	ldr	r1, [pc, #220]	; (8002460 <HAL_GPIO_Init+0x300>)
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	089b      	lsrs	r3, r3, #2
 8002388:	3302      	adds	r3, #2
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002390:	4b3b      	ldr	r3, [pc, #236]	; (8002480 <HAL_GPIO_Init+0x320>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	43db      	mvns	r3, r3
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	4013      	ands	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023b4:	4a32      	ldr	r2, [pc, #200]	; (8002480 <HAL_GPIO_Init+0x320>)
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80023ba:	4b31      	ldr	r3, [pc, #196]	; (8002480 <HAL_GPIO_Init+0x320>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	43db      	mvns	r3, r3
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	4013      	ands	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d003      	beq.n	80023de <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	4313      	orrs	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023de:	4a28      	ldr	r2, [pc, #160]	; (8002480 <HAL_GPIO_Init+0x320>)
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023e4:	4b26      	ldr	r3, [pc, #152]	; (8002480 <HAL_GPIO_Init+0x320>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	43db      	mvns	r3, r3
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	4013      	ands	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d003      	beq.n	8002408 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4313      	orrs	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002408:	4a1d      	ldr	r2, [pc, #116]	; (8002480 <HAL_GPIO_Init+0x320>)
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800240e:	4b1c      	ldr	r3, [pc, #112]	; (8002480 <HAL_GPIO_Init+0x320>)
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	43db      	mvns	r3, r3
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	4013      	ands	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4313      	orrs	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002432:	4a13      	ldr	r2, [pc, #76]	; (8002480 <HAL_GPIO_Init+0x320>)
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	3301      	adds	r3, #1
 800243c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	fa22 f303 	lsr.w	r3, r2, r3
 8002448:	2b00      	cmp	r3, #0
 800244a:	f47f ae91 	bne.w	8002170 <HAL_GPIO_Init+0x10>
  }
}
 800244e:	bf00      	nop
 8002450:	371c      	adds	r7, #28
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	40021000 	.word	0x40021000
 8002460:	40010000 	.word	0x40010000
 8002464:	48000400 	.word	0x48000400
 8002468:	48000800 	.word	0x48000800
 800246c:	48000c00 	.word	0x48000c00
 8002470:	48001000 	.word	0x48001000
 8002474:	48001400 	.word	0x48001400
 8002478:	48001800 	.word	0x48001800
 800247c:	48001c00 	.word	0x48001c00
 8002480:	40010400 	.word	0x40010400

08002484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	807b      	strh	r3, [r7, #2]
 8002490:	4613      	mov	r3, r2
 8002492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002494:	787b      	ldrb	r3, [r7, #1]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800249a:	887a      	ldrh	r2, [r7, #2]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024a0:	e002      	b.n	80024a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024a2:	887a      	ldrh	r2, [r7, #2]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	460b      	mov	r3, r1
 80024be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	695a      	ldr	r2, [r3, #20]
 80024c4:	887b      	ldrh	r3, [r7, #2]
 80024c6:	4013      	ands	r3, r2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024cc:	887a      	ldrh	r2, [r7, #2]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80024d2:	e002      	b.n	80024da <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024d4:	887a      	ldrh	r2, [r7, #2]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	619a      	str	r2, [r3, #24]
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b082      	sub	sp, #8
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e081      	b.n	80025fc <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b00      	cmp	r3, #0
 8002502:	d106      	bne.n	8002512 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff fafd 	bl	8001b0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2224      	movs	r2, #36	; 0x24
 8002516:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0201 	bic.w	r2, r2, #1
 8002528:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685a      	ldr	r2, [r3, #4]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002536:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	689a      	ldr	r2, [r3, #8]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002546:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d107      	bne.n	8002560 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800255c:	609a      	str	r2, [r3, #8]
 800255e:	e006      	b.n	800256e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800256c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	2b02      	cmp	r3, #2
 8002574:	d104      	bne.n	8002580 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800257e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	6812      	ldr	r2, [r2, #0]
 800258a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800258e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002592:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68da      	ldr	r2, [r3, #12]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025a2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691a      	ldr	r2, [r3, #16]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	695b      	ldr	r3, [r3, #20]
 80025ac:	ea42 0103 	orr.w	r1, r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	021a      	lsls	r2, r3, #8
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	430a      	orrs	r2, r1
 80025bc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69d9      	ldr	r1, [r3, #28]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a1a      	ldr	r2, [r3, #32]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f042 0201 	orr.w	r2, r2, #1
 80025dc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2220      	movs	r2, #32
 80025e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b088      	sub	sp, #32
 8002608:	af02      	add	r7, sp, #8
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	607a      	str	r2, [r7, #4]
 800260e:	461a      	mov	r2, r3
 8002610:	460b      	mov	r3, r1
 8002612:	817b      	strh	r3, [r7, #10]
 8002614:	4613      	mov	r3, r2
 8002616:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800261e:	b2db      	uxtb	r3, r3
 8002620:	2b20      	cmp	r3, #32
 8002622:	f040 80da 	bne.w	80027da <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800262c:	2b01      	cmp	r3, #1
 800262e:	d101      	bne.n	8002634 <HAL_I2C_Master_Transmit+0x30>
 8002630:	2302      	movs	r3, #2
 8002632:	e0d3      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800263c:	f7ff fc7c 	bl	8001f38 <HAL_GetTick>
 8002640:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	2319      	movs	r3, #25
 8002648:	2201      	movs	r2, #1
 800264a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f000 f9f7 	bl	8002a42 <I2C_WaitOnFlagUntilTimeout>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e0be      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2221      	movs	r2, #33	; 0x21
 8002662:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2210      	movs	r2, #16
 800266a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	893a      	ldrh	r2, [r7, #8]
 800267e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2200      	movs	r2, #0
 8002684:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800268a:	b29b      	uxth	r3, r3
 800268c:	2bff      	cmp	r3, #255	; 0xff
 800268e:	d90e      	bls.n	80026ae <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	22ff      	movs	r2, #255	; 0xff
 8002694:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800269a:	b2da      	uxtb	r2, r3
 800269c:	8979      	ldrh	r1, [r7, #10]
 800269e:	4b51      	ldr	r3, [pc, #324]	; (80027e4 <HAL_I2C_Master_Transmit+0x1e0>)
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 faee 	bl	8002c88 <I2C_TransferConfig>
 80026ac:	e06c      	b.n	8002788 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	8979      	ldrh	r1, [r7, #10]
 80026c0:	4b48      	ldr	r3, [pc, #288]	; (80027e4 <HAL_I2C_Master_Transmit+0x1e0>)
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f000 fadd 	bl	8002c88 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80026ce:	e05b      	b.n	8002788 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026d0:	697a      	ldr	r2, [r7, #20]
 80026d2:	6a39      	ldr	r1, [r7, #32]
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 f9f4 	bl	8002ac2 <I2C_WaitOnTXISFlagUntilTimeout>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e07b      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e8:	781a      	ldrb	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026fe:	b29b      	uxth	r3, r3
 8002700:	3b01      	subs	r3, #1
 8002702:	b29a      	uxth	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800270c:	3b01      	subs	r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002718:	b29b      	uxth	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d034      	beq.n	8002788 <HAL_I2C_Master_Transmit+0x184>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002722:	2b00      	cmp	r3, #0
 8002724:	d130      	bne.n	8002788 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	6a3b      	ldr	r3, [r7, #32]
 800272c:	2200      	movs	r2, #0
 800272e:	2180      	movs	r1, #128	; 0x80
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f000 f986 	bl	8002a42 <I2C_WaitOnFlagUntilTimeout>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e04d      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002744:	b29b      	uxth	r3, r3
 8002746:	2bff      	cmp	r3, #255	; 0xff
 8002748:	d90e      	bls.n	8002768 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	22ff      	movs	r2, #255	; 0xff
 800274e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002754:	b2da      	uxtb	r2, r3
 8002756:	8979      	ldrh	r1, [r7, #10]
 8002758:	2300      	movs	r3, #0
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f000 fa91 	bl	8002c88 <I2C_TransferConfig>
 8002766:	e00f      	b.n	8002788 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276c:	b29a      	uxth	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002776:	b2da      	uxtb	r2, r3
 8002778:	8979      	ldrh	r1, [r7, #10]
 800277a:	2300      	movs	r3, #0
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002782:	68f8      	ldr	r0, [r7, #12]
 8002784:	f000 fa80 	bl	8002c88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d19e      	bne.n	80026d0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	6a39      	ldr	r1, [r7, #32]
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 f9d3 	bl	8002b42 <I2C_WaitOnSTOPFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e01a      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2220      	movs	r2, #32
 80027ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6859      	ldr	r1, [r3, #4]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_I2C_Master_Transmit+0x1e4>)
 80027ba:	400b      	ands	r3, r1
 80027bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2220      	movs	r2, #32
 80027c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80027da:	2302      	movs	r3, #2
  }
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	80002000 	.word	0x80002000
 80027e8:	fe00e800 	.word	0xfe00e800

080027ec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08a      	sub	sp, #40	; 0x28
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	607a      	str	r2, [r7, #4]
 80027f6:	603b      	str	r3, [r7, #0]
 80027f8:	460b      	mov	r3, r1
 80027fa:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b20      	cmp	r3, #32
 800280a:	f040 80f1 	bne.w	80029f0 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002818:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800281c:	d101      	bne.n	8002822 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800281e:	2302      	movs	r3, #2
 8002820:	e0e7      	b.n	80029f2 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002828:	2b01      	cmp	r3, #1
 800282a:	d101      	bne.n	8002830 <HAL_I2C_IsDeviceReady+0x44>
 800282c:	2302      	movs	r3, #2
 800282e:	e0e0      	b.n	80029f2 <HAL_I2C_IsDeviceReady+0x206>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2224      	movs	r2, #36	; 0x24
 800283c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d107      	bne.n	800285e <HAL_I2C_IsDeviceReady+0x72>
 800284e:	897b      	ldrh	r3, [r7, #10]
 8002850:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002854:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002858:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800285c:	e004      	b.n	8002868 <HAL_I2C_IsDeviceReady+0x7c>
 800285e:	897b      	ldrh	r3, [r7, #10]
 8002860:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002864:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	6812      	ldr	r2, [r2, #0]
 800286c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800286e:	f7ff fb63 	bl	8001f38 <HAL_GetTick>
 8002872:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	f003 0320 	and.w	r3, r3, #32
 800287e:	2b20      	cmp	r3, #32
 8002880:	bf0c      	ite	eq
 8002882:	2301      	moveq	r3, #1
 8002884:	2300      	movne	r3, #0
 8002886:	b2db      	uxtb	r3, r3
 8002888:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	f003 0310 	and.w	r3, r3, #16
 8002894:	2b10      	cmp	r3, #16
 8002896:	bf0c      	ite	eq
 8002898:	2301      	moveq	r3, #1
 800289a:	2300      	movne	r3, #0
 800289c:	b2db      	uxtb	r3, r3
 800289e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80028a0:	e034      	b.n	800290c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a8:	d01a      	beq.n	80028e0 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80028aa:	f7ff fb45 	bl	8001f38 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d302      	bcc.n	80028c0 <HAL_I2C_IsDeviceReady+0xd4>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d10f      	bne.n	80028e0 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2220      	movs	r2, #32
 80028c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028cc:	f043 0220 	orr.w	r2, r3, #32
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e088      	b.n	80029f2 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	699b      	ldr	r3, [r3, #24]
 80028e6:	f003 0320 	and.w	r3, r3, #32
 80028ea:	2b20      	cmp	r3, #32
 80028ec:	bf0c      	ite	eq
 80028ee:	2301      	moveq	r3, #1
 80028f0:	2300      	movne	r3, #0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	f003 0310 	and.w	r3, r3, #16
 8002900:	2b10      	cmp	r3, #16
 8002902:	bf0c      	ite	eq
 8002904:	2301      	moveq	r3, #1
 8002906:	2300      	movne	r3, #0
 8002908:	b2db      	uxtb	r3, r3
 800290a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800290c:	7ffb      	ldrb	r3, [r7, #31]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d102      	bne.n	8002918 <HAL_I2C_IsDeviceReady+0x12c>
 8002912:	7fbb      	ldrb	r3, [r7, #30]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d0c4      	beq.n	80028a2 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	f003 0310 	and.w	r3, r3, #16
 8002922:	2b10      	cmp	r3, #16
 8002924:	d01a      	beq.n	800295c <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	2200      	movs	r2, #0
 800292e:	2120      	movs	r1, #32
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f000 f886 	bl	8002a42 <I2C_WaitOnFlagUntilTimeout>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e058      	b.n	80029f2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2220      	movs	r2, #32
 8002946:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002958:	2300      	movs	r3, #0
 800295a:	e04a      	b.n	80029f2 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	2200      	movs	r2, #0
 8002964:	2120      	movs	r1, #32
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 f86b 	bl	8002a42 <I2C_WaitOnFlagUntilTimeout>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e03d      	b.n	80029f2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2210      	movs	r2, #16
 800297c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2220      	movs	r2, #32
 8002984:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	429a      	cmp	r2, r3
 800298c:	d118      	bne.n	80029c0 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800299c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	2200      	movs	r2, #0
 80029a6:	2120      	movs	r1, #32
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 f84a 	bl	8002a42 <I2C_WaitOnFlagUntilTimeout>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e01c      	b.n	80029f2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2220      	movs	r2, #32
 80029be:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	3301      	adds	r3, #1
 80029c4:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	f63f af3b 	bhi.w	8002846 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2220      	movs	r2, #32
 80029d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029dc:	f043 0220 	orr.w	r2, r3, #32
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e000      	b.n	80029f2 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80029f0:	2302      	movs	r3, #2
  }
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3720      	adds	r7, #32
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b083      	sub	sp, #12
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d103      	bne.n	8002a18 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2200      	movs	r2, #0
 8002a16:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	f003 0301 	and.w	r3, r3, #1
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d007      	beq.n	8002a36 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	699a      	ldr	r2, [r3, #24]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f042 0201 	orr.w	r2, r2, #1
 8002a34:	619a      	str	r2, [r3, #24]
  }
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr

08002a42 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b084      	sub	sp, #16
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	60f8      	str	r0, [r7, #12]
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	603b      	str	r3, [r7, #0]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a52:	e022      	b.n	8002a9a <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5a:	d01e      	beq.n	8002a9a <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a5c:	f7ff fa6c 	bl	8001f38 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	683a      	ldr	r2, [r7, #0]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d302      	bcc.n	8002a72 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d113      	bne.n	8002a9a <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a76:	f043 0220 	orr.w	r2, r3, #32
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2220      	movs	r2, #32
 8002a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e00f      	b.n	8002aba <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	699a      	ldr	r2, [r3, #24]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	bf0c      	ite	eq
 8002aaa:	2301      	moveq	r3, #1
 8002aac:	2300      	movne	r3, #0
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d0cd      	beq.n	8002a54 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b084      	sub	sp, #16
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	60f8      	str	r0, [r7, #12]
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ace:	e02c      	b.n	8002b2a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	68b9      	ldr	r1, [r7, #8]
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 f871 	bl	8002bbc <I2C_IsAcknowledgeFailed>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e02a      	b.n	8002b3a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aea:	d01e      	beq.n	8002b2a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aec:	f7ff fa24 	bl	8001f38 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d302      	bcc.n	8002b02 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d113      	bne.n	8002b2a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b06:	f043 0220 	orr.w	r2, r3, #32
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2220      	movs	r2, #32
 8002b12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e007      	b.n	8002b3a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d1cb      	bne.n	8002ad0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3710      	adds	r7, #16
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}

08002b42 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b42:	b580      	push	{r7, lr}
 8002b44:	b084      	sub	sp, #16
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	60f8      	str	r0, [r7, #12]
 8002b4a:	60b9      	str	r1, [r7, #8]
 8002b4c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b4e:	e028      	b.n	8002ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	68b9      	ldr	r1, [r7, #8]
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 f831 	bl	8002bbc <I2C_IsAcknowledgeFailed>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e026      	b.n	8002bb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b64:	f7ff f9e8 	bl	8001f38 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d302      	bcc.n	8002b7a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d113      	bne.n	8002ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7e:	f043 0220 	orr.w	r2, r3, #32
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e007      	b.n	8002bb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f003 0320 	and.w	r3, r3, #32
 8002bac:	2b20      	cmp	r3, #32
 8002bae:	d1cf      	bne.n	8002b50 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
	...

08002bbc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	f003 0310 	and.w	r3, r3, #16
 8002bd2:	2b10      	cmp	r3, #16
 8002bd4:	d151      	bne.n	8002c7a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bd6:	e022      	b.n	8002c1e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bde:	d01e      	beq.n	8002c1e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002be0:	f7ff f9aa 	bl	8001f38 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d302      	bcc.n	8002bf6 <I2C_IsAcknowledgeFailed+0x3a>
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d113      	bne.n	8002c1e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfa:	f043 0220 	orr.w	r2, r3, #32
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2220      	movs	r2, #32
 8002c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e02e      	b.n	8002c7c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	f003 0320 	and.w	r3, r3, #32
 8002c28:	2b20      	cmp	r3, #32
 8002c2a:	d1d5      	bne.n	8002bd8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2210      	movs	r2, #16
 8002c32:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2220      	movs	r2, #32
 8002c3a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f7ff fedc 	bl	80029fa <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6859      	ldr	r1, [r3, #4]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4b0d      	ldr	r3, [pc, #52]	; (8002c84 <I2C_IsAcknowledgeFailed+0xc8>)
 8002c4e:	400b      	ands	r3, r1
 8002c50:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c56:	f043 0204 	orr.w	r2, r3, #4
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2220      	movs	r2, #32
 8002c62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e000      	b.n	8002c7c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3710      	adds	r7, #16
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	fe00e800 	.word	0xfe00e800

08002c88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	607b      	str	r3, [r7, #4]
 8002c92:	460b      	mov	r3, r1
 8002c94:	817b      	strh	r3, [r7, #10]
 8002c96:	4613      	mov	r3, r2
 8002c98:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	0d5b      	lsrs	r3, r3, #21
 8002ca4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002ca8:	4b0d      	ldr	r3, [pc, #52]	; (8002ce0 <I2C_TransferConfig+0x58>)
 8002caa:	430b      	orrs	r3, r1
 8002cac:	43db      	mvns	r3, r3
 8002cae:	ea02 0103 	and.w	r1, r2, r3
 8002cb2:	897b      	ldrh	r3, [r7, #10]
 8002cb4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002cb8:	7a7b      	ldrb	r3, [r7, #9]
 8002cba:	041b      	lsls	r3, r3, #16
 8002cbc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	431a      	orrs	r2, r3
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	431a      	orrs	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002cd2:	bf00      	nop
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	03ff63ff 	.word	0x03ff63ff

08002ce4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b20      	cmp	r3, #32
 8002cf8:	d138      	bne.n	8002d6c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002d04:	2302      	movs	r3, #2
 8002d06:	e032      	b.n	8002d6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2224      	movs	r2, #36	; 0x24
 8002d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f022 0201 	bic.w	r2, r2, #1
 8002d26:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d36:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6819      	ldr	r1, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	430a      	orrs	r2, r1
 8002d46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e000      	b.n	8002d6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d6c:	2302      	movs	r3, #2
  }
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr

08002d7a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b085      	sub	sp, #20
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
 8002d82:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	2b20      	cmp	r3, #32
 8002d8e:	d139      	bne.n	8002e04 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d101      	bne.n	8002d9e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e033      	b.n	8002e06 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2224      	movs	r2, #36	; 0x24
 8002daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0201 	bic.w	r2, r2, #1
 8002dbc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002dcc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	021b      	lsls	r3, r3, #8
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f042 0201 	orr.w	r2, r2, #1
 8002dee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2220      	movs	r2, #32
 8002df4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e00:	2300      	movs	r3, #0
 8002e02:	e000      	b.n	8002e06 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002e04:	2302      	movs	r3, #2
  }
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3714      	adds	r7, #20
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002e12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e14:	b08f      	sub	sp, #60	; 0x3c
 8002e16:	af0a      	add	r7, sp, #40	; 0x28
 8002e18:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d101      	bne.n	8002e24 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e116      	b.n	8003052 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d106      	bne.n	8002e44 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7fe fef0 	bl	8001c24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2203      	movs	r2, #3
 8002e48:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d102      	bne.n	8002e5e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f003 fbb8 	bl	80065d8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	603b      	str	r3, [r7, #0]
 8002e6e:	687e      	ldr	r6, [r7, #4]
 8002e70:	466d      	mov	r5, sp
 8002e72:	f106 0410 	add.w	r4, r6, #16
 8002e76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e7e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e82:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e86:	1d33      	adds	r3, r6, #4
 8002e88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e8a:	6838      	ldr	r0, [r7, #0]
 8002e8c:	f003 fb52 	bl	8006534 <USB_CoreInit>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d005      	beq.n	8002ea2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e0d7      	b.n	8003052 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f003 fba6 	bl	80065fa <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002eae:	2300      	movs	r3, #0
 8002eb0:	73fb      	strb	r3, [r7, #15]
 8002eb2:	e04a      	b.n	8002f4a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002eb4:	7bfa      	ldrb	r2, [r7, #15]
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	1a9b      	subs	r3, r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	333d      	adds	r3, #61	; 0x3d
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002ec8:	7bfa      	ldrb	r2, [r7, #15]
 8002eca:	6879      	ldr	r1, [r7, #4]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	1a9b      	subs	r3, r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	333c      	adds	r3, #60	; 0x3c
 8002ed8:	7bfa      	ldrb	r2, [r7, #15]
 8002eda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002edc:	7bfa      	ldrb	r2, [r7, #15]
 8002ede:	7bfb      	ldrb	r3, [r7, #15]
 8002ee0:	b298      	uxth	r0, r3
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	00db      	lsls	r3, r3, #3
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	3342      	adds	r3, #66	; 0x42
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ef4:	7bfa      	ldrb	r2, [r7, #15]
 8002ef6:	6879      	ldr	r1, [r7, #4]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	00db      	lsls	r3, r3, #3
 8002efc:	1a9b      	subs	r3, r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	440b      	add	r3, r1
 8002f02:	333f      	adds	r3, #63	; 0x3f
 8002f04:	2200      	movs	r2, #0
 8002f06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002f08:	7bfa      	ldrb	r2, [r7, #15]
 8002f0a:	6879      	ldr	r1, [r7, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	00db      	lsls	r3, r3, #3
 8002f10:	1a9b      	subs	r3, r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	440b      	add	r3, r1
 8002f16:	3344      	adds	r3, #68	; 0x44
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002f1c:	7bfa      	ldrb	r2, [r7, #15]
 8002f1e:	6879      	ldr	r1, [r7, #4]
 8002f20:	4613      	mov	r3, r2
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	1a9b      	subs	r3, r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	3348      	adds	r3, #72	; 0x48
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f30:	7bfa      	ldrb	r2, [r7, #15]
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	4613      	mov	r3, r2
 8002f36:	00db      	lsls	r3, r3, #3
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	3350      	adds	r3, #80	; 0x50
 8002f40:	2200      	movs	r2, #0
 8002f42:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	3301      	adds	r3, #1
 8002f48:	73fb      	strb	r3, [r7, #15]
 8002f4a:	7bfa      	ldrb	r2, [r7, #15]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d3af      	bcc.n	8002eb4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f54:	2300      	movs	r3, #0
 8002f56:	73fb      	strb	r3, [r7, #15]
 8002f58:	e044      	b.n	8002fe4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f5a:	7bfa      	ldrb	r2, [r7, #15]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f70:	7bfa      	ldrb	r2, [r7, #15]
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	1a9b      	subs	r3, r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002f82:	7bfa      	ldrb	r2, [r7, #15]
 8002f84:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f86:	7bfa      	ldrb	r2, [r7, #15]
 8002f88:	6879      	ldr	r1, [r7, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	1a9b      	subs	r3, r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	440b      	add	r3, r1
 8002f94:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002f98:	2200      	movs	r2, #0
 8002f9a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f9c:	7bfa      	ldrb	r2, [r7, #15]
 8002f9e:	6879      	ldr	r1, [r7, #4]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	1a9b      	subs	r3, r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	440b      	add	r3, r1
 8002faa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002fae:	2200      	movs	r2, #0
 8002fb0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002fb2:	7bfa      	ldrb	r2, [r7, #15]
 8002fb4:	6879      	ldr	r1, [r7, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	1a9b      	subs	r3, r3, r2
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	440b      	add	r3, r1
 8002fc0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002fc8:	7bfa      	ldrb	r2, [r7, #15]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	1a9b      	subs	r3, r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002fda:	2200      	movs	r2, #0
 8002fdc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fde:	7bfb      	ldrb	r3, [r7, #15]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	73fb      	strb	r3, [r7, #15]
 8002fe4:	7bfa      	ldrb	r2, [r7, #15]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d3b5      	bcc.n	8002f5a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	603b      	str	r3, [r7, #0]
 8002ff4:	687e      	ldr	r6, [r7, #4]
 8002ff6:	466d      	mov	r5, sp
 8002ff8:	f106 0410 	add.w	r4, r6, #16
 8002ffc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ffe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003000:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003002:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003004:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003008:	e885 0003 	stmia.w	r5, {r0, r1}
 800300c:	1d33      	adds	r3, r6, #4
 800300e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003010:	6838      	ldr	r0, [r7, #0]
 8003012:	f003 fb1d 	bl	8006650 <USB_DevInit>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e014      	b.n	8003052 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303c:	2b01      	cmp	r3, #1
 800303e:	d102      	bne.n	8003046 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 f80a 	bl	800305a <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f003 fcad 	bl	80069aa <USB_DevDisconnect>

  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800305a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800305a:	b480      	push	{r7}
 800305c:	b085      	sub	sp, #20
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800308c:	f043 0303 	orr.w	r3, r3, #3
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3714      	adds	r7, #20
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a04      	ldr	r2, [pc, #16]	; (80030c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80030ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030b2:	6013      	str	r3, [r2, #0]
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	40007000 	.word	0x40007000

080030c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030c8:	4b0d      	ldr	r3, [pc, #52]	; (8003100 <HAL_PWREx_GetVoltageRange+0x3c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80030d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030d4:	d102      	bne.n	80030dc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80030d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030da:	e00b      	b.n	80030f4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80030dc:	4b08      	ldr	r3, [pc, #32]	; (8003100 <HAL_PWREx_GetVoltageRange+0x3c>)
 80030de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030ea:	d102      	bne.n	80030f2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80030ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030f0:	e000      	b.n	80030f4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80030f2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40007000 	.word	0x40007000

08003104 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d141      	bne.n	8003196 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003112:	4b4b      	ldr	r3, [pc, #300]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800311a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800311e:	d131      	bne.n	8003184 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003120:	4b47      	ldr	r3, [pc, #284]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003122:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003126:	4a46      	ldr	r2, [pc, #280]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003128:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800312c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003130:	4b43      	ldr	r3, [pc, #268]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003138:	4a41      	ldr	r2, [pc, #260]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800313a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800313e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003140:	4b40      	ldr	r3, [pc, #256]	; (8003244 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2232      	movs	r2, #50	; 0x32
 8003146:	fb02 f303 	mul.w	r3, r2, r3
 800314a:	4a3f      	ldr	r2, [pc, #252]	; (8003248 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800314c:	fba2 2303 	umull	r2, r3, r2, r3
 8003150:	0c9b      	lsrs	r3, r3, #18
 8003152:	3301      	adds	r3, #1
 8003154:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003156:	e002      	b.n	800315e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	3b01      	subs	r3, #1
 800315c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800315e:	4b38      	ldr	r3, [pc, #224]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800316a:	d102      	bne.n	8003172 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d1f2      	bne.n	8003158 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003172:	4b33      	ldr	r3, [pc, #204]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800317a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800317e:	d158      	bne.n	8003232 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e057      	b.n	8003234 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003184:	4b2e      	ldr	r3, [pc, #184]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003186:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800318a:	4a2d      	ldr	r2, [pc, #180]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800318c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003190:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003194:	e04d      	b.n	8003232 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800319c:	d141      	bne.n	8003222 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800319e:	4b28      	ldr	r3, [pc, #160]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031aa:	d131      	bne.n	8003210 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031ac:	4b24      	ldr	r3, [pc, #144]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031b2:	4a23      	ldr	r2, [pc, #140]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031bc:	4b20      	ldr	r3, [pc, #128]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80031c4:	4a1e      	ldr	r2, [pc, #120]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80031cc:	4b1d      	ldr	r3, [pc, #116]	; (8003244 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2232      	movs	r2, #50	; 0x32
 80031d2:	fb02 f303 	mul.w	r3, r2, r3
 80031d6:	4a1c      	ldr	r2, [pc, #112]	; (8003248 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031d8:	fba2 2303 	umull	r2, r3, r2, r3
 80031dc:	0c9b      	lsrs	r3, r3, #18
 80031de:	3301      	adds	r3, #1
 80031e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031e2:	e002      	b.n	80031ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	3b01      	subs	r3, #1
 80031e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031ea:	4b15      	ldr	r3, [pc, #84]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f6:	d102      	bne.n	80031fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f2      	bne.n	80031e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031fe:	4b10      	ldr	r3, [pc, #64]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003206:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800320a:	d112      	bne.n	8003232 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e011      	b.n	8003234 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003210:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003212:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003216:	4a0a      	ldr	r2, [pc, #40]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800321c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003220:	e007      	b.n	8003232 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003222:	4b07      	ldr	r3, [pc, #28]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800322a:	4a05      	ldr	r2, [pc, #20]	; (8003240 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800322c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003230:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3714      	adds	r7, #20
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	40007000 	.word	0x40007000
 8003244:	20000000 	.word	0x20000000
 8003248:	431bde83 	.word	0x431bde83

0800324c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003250:	4b05      	ldr	r3, [pc, #20]	; (8003268 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	4a04      	ldr	r2, [pc, #16]	; (8003268 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003256:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800325a:	6053      	str	r3, [r2, #4]
}
 800325c:	bf00      	nop
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	40007000 	.word	0x40007000

0800326c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003270:	4b05      	ldr	r3, [pc, #20]	; (8003288 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	4a04      	ldr	r2, [pc, #16]	; (8003288 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003276:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800327a:	6053      	str	r3, [r2, #4]
}
 800327c:	bf00      	nop
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	40007000 	.word	0x40007000

0800328c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b08a      	sub	sp, #40	; 0x28
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d102      	bne.n	80032a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	f000 bc76 	b.w	8003b8c <HAL_RCC_OscConfig+0x900>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032a0:	4ba1      	ldr	r3, [pc, #644]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f003 030c 	and.w	r3, r3, #12
 80032a8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032aa:	4b9f      	ldr	r3, [pc, #636]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0310 	and.w	r3, r3, #16
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 80e6 	beq.w	800348e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032c2:	6a3b      	ldr	r3, [r7, #32]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d007      	beq.n	80032d8 <HAL_RCC_OscConfig+0x4c>
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	2b0c      	cmp	r3, #12
 80032cc:	f040 808d 	bne.w	80033ea <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	f040 8089 	bne.w	80033ea <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032d8:	4b93      	ldr	r3, [pc, #588]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d006      	beq.n	80032f2 <HAL_RCC_OscConfig+0x66>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d102      	bne.n	80032f2 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	f000 bc4d 	b.w	8003b8c <HAL_RCC_OscConfig+0x900>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032f6:	4b8c      	ldr	r3, [pc, #560]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0308 	and.w	r3, r3, #8
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d004      	beq.n	800330c <HAL_RCC_OscConfig+0x80>
 8003302:	4b89      	ldr	r3, [pc, #548]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800330a:	e005      	b.n	8003318 <HAL_RCC_OscConfig+0x8c>
 800330c:	4b86      	ldr	r3, [pc, #536]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 800330e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003312:	091b      	lsrs	r3, r3, #4
 8003314:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003318:	4293      	cmp	r3, r2
 800331a:	d224      	bcs.n	8003366 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003320:	4618      	mov	r0, r3
 8003322:	f000 fe29 	bl	8003f78 <RCC_SetFlashLatencyFromMSIRange>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d002      	beq.n	8003332 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	f000 bc2d 	b.w	8003b8c <HAL_RCC_OscConfig+0x900>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003332:	4b7d      	ldr	r3, [pc, #500]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a7c      	ldr	r2, [pc, #496]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003338:	f043 0308 	orr.w	r3, r3, #8
 800333c:	6013      	str	r3, [r2, #0]
 800333e:	4b7a      	ldr	r3, [pc, #488]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334a:	4977      	ldr	r1, [pc, #476]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 800334c:	4313      	orrs	r3, r2
 800334e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003350:	4b75      	ldr	r3, [pc, #468]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a1b      	ldr	r3, [r3, #32]
 800335c:	021b      	lsls	r3, r3, #8
 800335e:	4972      	ldr	r1, [pc, #456]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003360:	4313      	orrs	r3, r2
 8003362:	604b      	str	r3, [r1, #4]
 8003364:	e025      	b.n	80033b2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003366:	4b70      	ldr	r3, [pc, #448]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a6f      	ldr	r2, [pc, #444]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 800336c:	f043 0308 	orr.w	r3, r3, #8
 8003370:	6013      	str	r3, [r2, #0]
 8003372:	4b6d      	ldr	r3, [pc, #436]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	496a      	ldr	r1, [pc, #424]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003380:	4313      	orrs	r3, r2
 8003382:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003384:	4b68      	ldr	r3, [pc, #416]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a1b      	ldr	r3, [r3, #32]
 8003390:	021b      	lsls	r3, r3, #8
 8003392:	4965      	ldr	r1, [pc, #404]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003394:	4313      	orrs	r3, r2
 8003396:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d109      	bne.n	80033b2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 fde8 	bl	8003f78 <RCC_SetFlashLatencyFromMSIRange>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e3ec      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033b2:	f000 fd1f 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 80033b6:	4601      	mov	r1, r0
 80033b8:	4b5b      	ldr	r3, [pc, #364]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	091b      	lsrs	r3, r3, #4
 80033be:	f003 030f 	and.w	r3, r3, #15
 80033c2:	4a5a      	ldr	r2, [pc, #360]	; (800352c <HAL_RCC_OscConfig+0x2a0>)
 80033c4:	5cd3      	ldrb	r3, [r2, r3]
 80033c6:	f003 031f 	and.w	r3, r3, #31
 80033ca:	fa21 f303 	lsr.w	r3, r1, r3
 80033ce:	4a58      	ldr	r2, [pc, #352]	; (8003530 <HAL_RCC_OscConfig+0x2a4>)
 80033d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80033d2:	4b58      	ldr	r3, [pc, #352]	; (8003534 <HAL_RCC_OscConfig+0x2a8>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7fe fd62 	bl	8001ea0 <HAL_InitTick>
 80033dc:	4603      	mov	r3, r0
 80033de:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80033e0:	7dfb      	ldrb	r3, [r7, #23]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d052      	beq.n	800348c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80033e6:	7dfb      	ldrb	r3, [r7, #23]
 80033e8:	e3d0      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	69db      	ldr	r3, [r3, #28]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d032      	beq.n	8003458 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033f2:	4b4d      	ldr	r3, [pc, #308]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a4c      	ldr	r2, [pc, #304]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80033f8:	f043 0301 	orr.w	r3, r3, #1
 80033fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033fe:	f7fe fd9b 	bl	8001f38 <HAL_GetTick>
 8003402:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003406:	f7fe fd97 	bl	8001f38 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e3b9      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003418:	4b43      	ldr	r3, [pc, #268]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0f0      	beq.n	8003406 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003424:	4b40      	ldr	r3, [pc, #256]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a3f      	ldr	r2, [pc, #252]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 800342a:	f043 0308 	orr.w	r3, r3, #8
 800342e:	6013      	str	r3, [r2, #0]
 8003430:	4b3d      	ldr	r3, [pc, #244]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343c:	493a      	ldr	r1, [pc, #232]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 800343e:	4313      	orrs	r3, r2
 8003440:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003442:	4b39      	ldr	r3, [pc, #228]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a1b      	ldr	r3, [r3, #32]
 800344e:	021b      	lsls	r3, r3, #8
 8003450:	4935      	ldr	r1, [pc, #212]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003452:	4313      	orrs	r3, r2
 8003454:	604b      	str	r3, [r1, #4]
 8003456:	e01a      	b.n	800348e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003458:	4b33      	ldr	r3, [pc, #204]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a32      	ldr	r2, [pc, #200]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 800345e:	f023 0301 	bic.w	r3, r3, #1
 8003462:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003464:	f7fe fd68 	bl	8001f38 <HAL_GetTick>
 8003468:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800346c:	f7fe fd64 	bl	8001f38 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e386      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800347e:	4b2a      	ldr	r3, [pc, #168]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1f0      	bne.n	800346c <HAL_RCC_OscConfig+0x1e0>
 800348a:	e000      	b.n	800348e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800348c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d073      	beq.n	8003582 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800349a:	6a3b      	ldr	r3, [r7, #32]
 800349c:	2b08      	cmp	r3, #8
 800349e:	d005      	beq.n	80034ac <HAL_RCC_OscConfig+0x220>
 80034a0:	6a3b      	ldr	r3, [r7, #32]
 80034a2:	2b0c      	cmp	r3, #12
 80034a4:	d10e      	bne.n	80034c4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	2b03      	cmp	r3, #3
 80034aa:	d10b      	bne.n	80034c4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034ac:	4b1e      	ldr	r3, [pc, #120]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d063      	beq.n	8003580 <HAL_RCC_OscConfig+0x2f4>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d15f      	bne.n	8003580 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e363      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034cc:	d106      	bne.n	80034dc <HAL_RCC_OscConfig+0x250>
 80034ce:	4b16      	ldr	r3, [pc, #88]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a15      	ldr	r2, [pc, #84]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80034d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	e01d      	b.n	8003518 <HAL_RCC_OscConfig+0x28c>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034e4:	d10c      	bne.n	8003500 <HAL_RCC_OscConfig+0x274>
 80034e6:	4b10      	ldr	r3, [pc, #64]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a0f      	ldr	r2, [pc, #60]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80034ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034f0:	6013      	str	r3, [r2, #0]
 80034f2:	4b0d      	ldr	r3, [pc, #52]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a0c      	ldr	r2, [pc, #48]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 80034f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034fc:	6013      	str	r3, [r2, #0]
 80034fe:	e00b      	b.n	8003518 <HAL_RCC_OscConfig+0x28c>
 8003500:	4b09      	ldr	r3, [pc, #36]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a08      	ldr	r2, [pc, #32]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800350a:	6013      	str	r3, [r2, #0]
 800350c:	4b06      	ldr	r3, [pc, #24]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a05      	ldr	r2, [pc, #20]	; (8003528 <HAL_RCC_OscConfig+0x29c>)
 8003512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d01b      	beq.n	8003558 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7fe fd0a 	bl	8001f38 <HAL_GetTick>
 8003524:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003526:	e010      	b.n	800354a <HAL_RCC_OscConfig+0x2be>
 8003528:	40021000 	.word	0x40021000
 800352c:	0801e030 	.word	0x0801e030
 8003530:	20000000 	.word	0x20000000
 8003534:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003538:	f7fe fcfe 	bl	8001f38 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b64      	cmp	r3, #100	; 0x64
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e320      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800354a:	4ba0      	ldr	r3, [pc, #640]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d0f0      	beq.n	8003538 <HAL_RCC_OscConfig+0x2ac>
 8003556:	e014      	b.n	8003582 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003558:	f7fe fcee 	bl	8001f38 <HAL_GetTick>
 800355c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003560:	f7fe fcea 	bl	8001f38 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b64      	cmp	r3, #100	; 0x64
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e30c      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003572:	4b96      	ldr	r3, [pc, #600]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f0      	bne.n	8003560 <HAL_RCC_OscConfig+0x2d4>
 800357e:	e000      	b.n	8003582 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003580:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d060      	beq.n	8003650 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	2b04      	cmp	r3, #4
 8003592:	d005      	beq.n	80035a0 <HAL_RCC_OscConfig+0x314>
 8003594:	6a3b      	ldr	r3, [r7, #32]
 8003596:	2b0c      	cmp	r3, #12
 8003598:	d119      	bne.n	80035ce <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	2b02      	cmp	r3, #2
 800359e:	d116      	bne.n	80035ce <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035a0:	4b8a      	ldr	r3, [pc, #552]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <HAL_RCC_OscConfig+0x32c>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e2e9      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035b8:	4b84      	ldr	r3, [pc, #528]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	061b      	lsls	r3, r3, #24
 80035c6:	4981      	ldr	r1, [pc, #516]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035cc:	e040      	b.n	8003650 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d023      	beq.n	800361e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035d6:	4b7d      	ldr	r3, [pc, #500]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a7c      	ldr	r2, [pc, #496]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80035dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e2:	f7fe fca9 	bl	8001f38 <HAL_GetTick>
 80035e6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035e8:	e008      	b.n	80035fc <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ea:	f7fe fca5 	bl	8001f38 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d901      	bls.n	80035fc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e2c7      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035fc:	4b73      	ldr	r3, [pc, #460]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003604:	2b00      	cmp	r3, #0
 8003606:	d0f0      	beq.n	80035ea <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003608:	4b70      	ldr	r3, [pc, #448]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	061b      	lsls	r3, r3, #24
 8003616:	496d      	ldr	r1, [pc, #436]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003618:	4313      	orrs	r3, r2
 800361a:	604b      	str	r3, [r1, #4]
 800361c:	e018      	b.n	8003650 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800361e:	4b6b      	ldr	r3, [pc, #428]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a6a      	ldr	r2, [pc, #424]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003624:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003628:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800362a:	f7fe fc85 	bl	8001f38 <HAL_GetTick>
 800362e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003630:	e008      	b.n	8003644 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003632:	f7fe fc81 	bl	8001f38 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e2a3      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003644:	4b61      	ldr	r3, [pc, #388]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1f0      	bne.n	8003632 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0308 	and.w	r3, r3, #8
 8003658:	2b00      	cmp	r3, #0
 800365a:	d07f      	beq.n	800375c <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	695b      	ldr	r3, [r3, #20]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d05f      	beq.n	8003724 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003664:	4b59      	ldr	r3, [pc, #356]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003666:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800366a:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	699a      	ldr	r2, [r3, #24]
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	f003 0310 	and.w	r3, r3, #16
 8003676:	429a      	cmp	r2, r3
 8003678:	d037      	beq.n	80036ea <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b00      	cmp	r3, #0
 8003682:	d006      	beq.n	8003692 <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e27c      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b00      	cmp	r3, #0
 800369a:	d01b      	beq.n	80036d4 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 800369c:	4b4b      	ldr	r3, [pc, #300]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 800369e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036a2:	4a4a      	ldr	r2, [pc, #296]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80036a4:	f023 0301 	bic.w	r3, r3, #1
 80036a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036ac:	f7fe fc44 	bl	8001f38 <HAL_GetTick>
 80036b0:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036b2:	e008      	b.n	80036c6 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036b4:	f7fe fc40 	bl	8001f38 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b11      	cmp	r3, #17
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e262      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036c6:	4b41      	ldr	r3, [pc, #260]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80036c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1ef      	bne.n	80036b4 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80036d4:	4b3d      	ldr	r3, [pc, #244]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80036d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036da:	f023 0210 	bic.w	r2, r3, #16
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	493a      	ldr	r1, [pc, #232]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ea:	4b38      	ldr	r3, [pc, #224]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80036ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036f0:	4a36      	ldr	r2, [pc, #216]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 80036f2:	f043 0301 	orr.w	r3, r3, #1
 80036f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036fa:	f7fe fc1d 	bl	8001f38 <HAL_GetTick>
 80036fe:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003700:	e008      	b.n	8003714 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003702:	f7fe fc19 	bl	8001f38 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b11      	cmp	r3, #17
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e23b      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003714:	4b2d      	ldr	r3, [pc, #180]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003716:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0ef      	beq.n	8003702 <HAL_RCC_OscConfig+0x476>
 8003722:	e01b      	b.n	800375c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003724:	4b29      	ldr	r3, [pc, #164]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003726:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800372a:	4a28      	ldr	r2, [pc, #160]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 800372c:	f023 0301 	bic.w	r3, r3, #1
 8003730:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003734:	f7fe fc00 	bl	8001f38 <HAL_GetTick>
 8003738:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800373c:	f7fe fbfc 	bl	8001f38 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b11      	cmp	r3, #17
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e21e      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800374e:	4b1f      	ldr	r3, [pc, #124]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003750:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003754:	f003 0302 	and.w	r3, r3, #2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d1ef      	bne.n	800373c <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0304 	and.w	r3, r3, #4
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 80c1 	beq.w	80038ec <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 800376a:	2300      	movs	r3, #0
 800376c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003770:	4b16      	ldr	r3, [pc, #88]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d10e      	bne.n	800379a <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800377c:	4b13      	ldr	r3, [pc, #76]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 800377e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003780:	4a12      	ldr	r2, [pc, #72]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 8003782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003786:	6593      	str	r3, [r2, #88]	; 0x58
 8003788:	4b10      	ldr	r3, [pc, #64]	; (80037cc <HAL_RCC_OscConfig+0x540>)
 800378a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800378c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003790:	60fb      	str	r3, [r7, #12]
 8003792:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003794:	2301      	movs	r3, #1
 8003796:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800379a:	4b0d      	ldr	r3, [pc, #52]	; (80037d0 <HAL_RCC_OscConfig+0x544>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d11c      	bne.n	80037e0 <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037a6:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <HAL_RCC_OscConfig+0x544>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a09      	ldr	r2, [pc, #36]	; (80037d0 <HAL_RCC_OscConfig+0x544>)
 80037ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037b2:	f7fe fbc1 	bl	8001f38 <HAL_GetTick>
 80037b6:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037b8:	e00c      	b.n	80037d4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ba:	f7fe fbbd 	bl	8001f38 <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d905      	bls.n	80037d4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80037c8:	2303      	movs	r3, #3
 80037ca:	e1df      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
 80037cc:	40021000 	.word	0x40021000
 80037d0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037d4:	4b99      	ldr	r3, [pc, #612]	; (8003a3c <HAL_RCC_OscConfig+0x7b0>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0ec      	beq.n	80037ba <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d02c      	beq.n	8003846 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80037ec:	4b94      	ldr	r3, [pc, #592]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 80037ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037fe:	4990      	ldr	r1, [pc, #576]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003800:	4313      	orrs	r3, r2
 8003802:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 0304 	and.w	r3, r3, #4
 800380e:	2b00      	cmp	r3, #0
 8003810:	d010      	beq.n	8003834 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003812:	4b8b      	ldr	r3, [pc, #556]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003818:	4a89      	ldr	r2, [pc, #548]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 800381a:	f043 0304 	orr.w	r3, r3, #4
 800381e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003822:	4b87      	ldr	r3, [pc, #540]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003828:	4a85      	ldr	r2, [pc, #532]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 800382a:	f043 0301 	orr.w	r3, r3, #1
 800382e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003832:	e018      	b.n	8003866 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003834:	4b82      	ldr	r3, [pc, #520]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800383a:	4a81      	ldr	r2, [pc, #516]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 800383c:	f043 0301 	orr.w	r3, r3, #1
 8003840:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003844:	e00f      	b.n	8003866 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003846:	4b7e      	ldr	r3, [pc, #504]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384c:	4a7c      	ldr	r2, [pc, #496]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 800384e:	f023 0301 	bic.w	r3, r3, #1
 8003852:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003856:	4b7a      	ldr	r3, [pc, #488]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800385c:	4a78      	ldr	r2, [pc, #480]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 800385e:	f023 0304 	bic.w	r3, r3, #4
 8003862:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d016      	beq.n	800389c <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800386e:	f7fe fb63 	bl	8001f38 <HAL_GetTick>
 8003872:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003874:	e00a      	b.n	800388c <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003876:	f7fe fb5f 	bl	8001f38 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	f241 3288 	movw	r2, #5000	; 0x1388
 8003884:	4293      	cmp	r3, r2
 8003886:	d901      	bls.n	800388c <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8003888:	2303      	movs	r3, #3
 800388a:	e17f      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800388c:	4b6c      	ldr	r3, [pc, #432]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 800388e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0ed      	beq.n	8003876 <HAL_RCC_OscConfig+0x5ea>
 800389a:	e01d      	b.n	80038d8 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800389c:	f7fe fb4c 	bl	8001f38 <HAL_GetTick>
 80038a0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038a2:	e00a      	b.n	80038ba <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a4:	f7fe fb48 	bl	8001f38 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e168      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038ba:	4b61      	ldr	r3, [pc, #388]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 80038bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d1ed      	bne.n	80038a4 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80038c8:	4b5d      	ldr	r3, [pc, #372]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 80038ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ce:	4a5c      	ldr	r2, [pc, #368]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 80038d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d105      	bne.n	80038ec <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038e0:	4b57      	ldr	r3, [pc, #348]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 80038e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e4:	4a56      	ldr	r2, [pc, #344]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 80038e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038ea:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0320 	and.w	r3, r3, #32
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d03c      	beq.n	8003972 <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d01c      	beq.n	800393a <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003900:	4b4f      	ldr	r3, [pc, #316]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003902:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003906:	4a4e      	ldr	r2, [pc, #312]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003908:	f043 0301 	orr.w	r3, r3, #1
 800390c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003910:	f7fe fb12 	bl	8001f38 <HAL_GetTick>
 8003914:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003918:	f7fe fb0e 	bl	8001f38 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e130      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800392a:	4b45      	ldr	r3, [pc, #276]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 800392c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0ef      	beq.n	8003918 <HAL_RCC_OscConfig+0x68c>
 8003938:	e01b      	b.n	8003972 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800393a:	4b41      	ldr	r3, [pc, #260]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 800393c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003940:	4a3f      	ldr	r2, [pc, #252]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003942:	f023 0301 	bic.w	r3, r3, #1
 8003946:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800394a:	f7fe faf5 	bl	8001f38 <HAL_GetTick>
 800394e:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003950:	e008      	b.n	8003964 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003952:	f7fe faf1 	bl	8001f38 <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d901      	bls.n	8003964 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e113      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003964:	4b36      	ldr	r3, [pc, #216]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003966:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1ef      	bne.n	8003952 <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003976:	2b00      	cmp	r3, #0
 8003978:	f000 8107 	beq.w	8003b8a <HAL_RCC_OscConfig+0x8fe>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003980:	2b02      	cmp	r3, #2
 8003982:	f040 80cf 	bne.w	8003b24 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003986:	4b2e      	ldr	r3, [pc, #184]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f003 0203 	and.w	r2, r3, #3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003996:	429a      	cmp	r2, r3
 8003998:	d12c      	bne.n	80039f4 <HAL_RCC_OscConfig+0x768>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039a4:	3b01      	subs	r3, #1
 80039a6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d123      	bne.n	80039f4 <HAL_RCC_OscConfig+0x768>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039b6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d11b      	bne.n	80039f4 <HAL_RCC_OscConfig+0x768>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d113      	bne.n	80039f4 <HAL_RCC_OscConfig+0x768>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	085b      	lsrs	r3, r3, #1
 80039d8:	3b01      	subs	r3, #1
 80039da:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039dc:	429a      	cmp	r2, r3
 80039de:	d109      	bne.n	80039f4 <HAL_RCC_OscConfig+0x768>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ea:	085b      	lsrs	r3, r3, #1
 80039ec:	3b01      	subs	r3, #1
 80039ee:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d071      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039f4:	6a3b      	ldr	r3, [r7, #32]
 80039f6:	2b0c      	cmp	r3, #12
 80039f8:	d06c      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80039fa:	4b11      	ldr	r3, [pc, #68]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d105      	bne.n	8003a12 <HAL_RCC_OscConfig+0x786>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003a06:	4b0e      	ldr	r3, [pc, #56]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <HAL_RCC_OscConfig+0x78a>
#endif
            )
          {
            return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e0ba      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a16:	4b0a      	ldr	r3, [pc, #40]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a09      	ldr	r2, [pc, #36]	; (8003a40 <HAL_RCC_OscConfig+0x7b4>)
 8003a1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a20:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a22:	f7fe fa89 	bl	8001f38 <HAL_GetTick>
 8003a26:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a28:	e00c      	b.n	8003a44 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a2a:	f7fe fa85 	bl	8001f38 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d905      	bls.n	8003a44 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e0a7      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
 8003a3c:	40007000 	.word	0x40007000
 8003a40:	40021000 	.word	0x40021000
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a44:	4b53      	ldr	r3, [pc, #332]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1ec      	bne.n	8003a2a <HAL_RCC_OscConfig+0x79e>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a50:	4b50      	ldr	r3, [pc, #320]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003a52:	68da      	ldr	r2, [r3, #12]
 8003a54:	4b50      	ldr	r3, [pc, #320]	; (8003b98 <HAL_RCC_OscConfig+0x90c>)
 8003a56:	4013      	ands	r3, r2
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a60:	3a01      	subs	r2, #1
 8003a62:	0112      	lsls	r2, r2, #4
 8003a64:	4311      	orrs	r1, r2
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a6a:	0212      	lsls	r2, r2, #8
 8003a6c:	4311      	orrs	r1, r2
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003a72:	0852      	lsrs	r2, r2, #1
 8003a74:	3a01      	subs	r2, #1
 8003a76:	0552      	lsls	r2, r2, #21
 8003a78:	4311      	orrs	r1, r2
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003a7e:	0852      	lsrs	r2, r2, #1
 8003a80:	3a01      	subs	r2, #1
 8003a82:	0652      	lsls	r2, r2, #25
 8003a84:	4311      	orrs	r1, r2
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003a8a:	06d2      	lsls	r2, r2, #27
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	4941      	ldr	r1, [pc, #260]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003a94:	4b3f      	ldr	r3, [pc, #252]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a3e      	ldr	r2, [pc, #248]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003a9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a9e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003aa0:	4b3c      	ldr	r3, [pc, #240]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	4a3b      	ldr	r2, [pc, #236]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003aa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003aaa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003aac:	f7fe fa44 	bl	8001f38 <HAL_GetTick>
 8003ab0:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ab4:	f7fe fa40 	bl	8001f38 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e062      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ac6:	4b33      	ldr	r3, [pc, #204]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ad2:	e05a      	b.n	8003b8a <HAL_RCC_OscConfig+0x8fe>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e059      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ad8:	4b2e      	ldr	r3, [pc, #184]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d152      	bne.n	8003b8a <HAL_RCC_OscConfig+0x8fe>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003ae4:	4b2b      	ldr	r3, [pc, #172]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a2a      	ldr	r2, [pc, #168]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003aea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003aee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003af0:	4b28      	ldr	r3, [pc, #160]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	4a27      	ldr	r2, [pc, #156]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003af6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003afa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003afc:	f7fe fa1c 	bl	8001f38 <HAL_GetTick>
 8003b00:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b02:	e008      	b.n	8003b16 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b04:	f7fe fa18 	bl	8001f38 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e03a      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b16:	4b1f      	ldr	r3, [pc, #124]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0f0      	beq.n	8003b04 <HAL_RCC_OscConfig+0x878>
 8003b22:	e032      	b.n	8003b8a <HAL_RCC_OscConfig+0x8fe>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b24:	6a3b      	ldr	r3, [r7, #32]
 8003b26:	2b0c      	cmp	r3, #12
 8003b28:	d02d      	beq.n	8003b86 <HAL_RCC_OscConfig+0x8fa>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b2a:	4b1a      	ldr	r3, [pc, #104]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a19      	ldr	r2, [pc, #100]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003b30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b34:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003b36:	4b17      	ldr	r3, [pc, #92]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d105      	bne.n	8003b4e <HAL_RCC_OscConfig+0x8c2>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003b42:	4b14      	ldr	r3, [pc, #80]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	4a13      	ldr	r2, [pc, #76]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003b48:	f023 0303 	bic.w	r3, r3, #3
 8003b4c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003b4e:	4b11      	ldr	r3, [pc, #68]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	4a10      	ldr	r2, [pc, #64]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003b54:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003b58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b5c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b5e:	f7fe f9eb 	bl	8001f38 <HAL_GetTick>
 8003b62:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x8ec>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b66:	f7fe f9e7 	bl	8001f38 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x8ec>
          {
            return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e009      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b78:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <HAL_RCC_OscConfig+0x908>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1f0      	bne.n	8003b66 <HAL_RCC_OscConfig+0x8da>
 8003b84:	e001      	b.n	8003b8a <HAL_RCC_OscConfig+0x8fe>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e000      	b.n	8003b8c <HAL_RCC_OscConfig+0x900>
      }
    }
  }
  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3728      	adds	r7, #40	; 0x28
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	40021000 	.word	0x40021000
 8003b98:	019d800c 	.word	0x019d800c

08003b9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e10f      	b.n	8003dd4 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb4:	4b89      	ldr	r3, [pc, #548]	; (8003ddc <HAL_RCC_ClockConfig+0x240>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 030f 	and.w	r3, r3, #15
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d910      	bls.n	8003be4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc2:	4b86      	ldr	r3, [pc, #536]	; (8003ddc <HAL_RCC_ClockConfig+0x240>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f023 020f 	bic.w	r2, r3, #15
 8003bca:	4984      	ldr	r1, [pc, #528]	; (8003ddc <HAL_RCC_ClockConfig+0x240>)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bd2:	4b82      	ldr	r3, [pc, #520]	; (8003ddc <HAL_RCC_ClockConfig+0x240>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 030f 	and.w	r3, r3, #15
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d001      	beq.n	8003be4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e0f7      	b.n	8003dd4 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 8089 	beq.w	8003d04 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	2b03      	cmp	r3, #3
 8003bf8:	d133      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bfa:	4b79      	ldr	r3, [pc, #484]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e0e4      	b.n	8003dd4 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003c0a:	f000 fa0f 	bl	800402c <RCC_GetSysClockFreqFromPLLSource>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	4b74      	ldr	r3, [pc, #464]	; (8003de4 <HAL_RCC_ClockConfig+0x248>)
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d955      	bls.n	8003cc2 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003c16:	4b72      	ldr	r3, [pc, #456]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10a      	bne.n	8003c38 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c22:	4b6f      	ldr	r3, [pc, #444]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c2a:	4a6d      	ldr	r2, [pc, #436]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003c2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c30:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003c32:	2380      	movs	r3, #128	; 0x80
 8003c34:	617b      	str	r3, [r7, #20]
 8003c36:	e044      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d03e      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0x126>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d13a      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c4c:	4b64      	ldr	r3, [pc, #400]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c54:	4a62      	ldr	r2, [pc, #392]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003c56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c5a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003c5c:	2380      	movs	r3, #128	; 0x80
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	e02f      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d107      	bne.n	8003c7a <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c6a:	4b5d      	ldr	r3, [pc, #372]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d115      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e0ac      	b.n	8003dd4 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d107      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c82:	4b57      	ldr	r3, [pc, #348]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d109      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e0a0      	b.n	8003dd4 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c92:	4b53      	ldr	r3, [pc, #332]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e098      	b.n	8003dd4 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003ca2:	f000 f8a7 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	4b4e      	ldr	r3, [pc, #312]	; (8003de4 <HAL_RCC_ClockConfig+0x248>)
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d909      	bls.n	8003cc2 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003cae:	4b4c      	ldr	r3, [pc, #304]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cb6:	4a4a      	ldr	r2, [pc, #296]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003cb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cbc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003cbe:	2380      	movs	r3, #128	; 0x80
 8003cc0:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003cc2:	4b47      	ldr	r3, [pc, #284]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f023 0203 	bic.w	r2, r3, #3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	4944      	ldr	r1, [pc, #272]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cd4:	f7fe f930 	bl	8001f38 <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cda:	e00a      	b.n	8003cf2 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cdc:	f7fe f92c 	bl	8001f38 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e070      	b.n	8003dd4 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cf2:	4b3b      	ldr	r3, [pc, #236]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 020c 	and.w	r2, r3, #12
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d1eb      	bne.n	8003cdc <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d009      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d10:	4b33      	ldr	r3, [pc, #204]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	4930      	ldr	r1, [pc, #192]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	608b      	str	r3, [r1, #8]
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	2b80      	cmp	r3, #128	; 0x80
 8003d28:	d105      	bne.n	8003d36 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003d2a:	4b2d      	ldr	r3, [pc, #180]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	4a2c      	ldr	r2, [pc, #176]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003d30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d34:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d36:	4b29      	ldr	r3, [pc, #164]	; (8003ddc <HAL_RCC_ClockConfig+0x240>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 030f 	and.w	r3, r3, #15
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d210      	bcs.n	8003d66 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d44:	4b25      	ldr	r3, [pc, #148]	; (8003ddc <HAL_RCC_ClockConfig+0x240>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f023 020f 	bic.w	r2, r3, #15
 8003d4c:	4923      	ldr	r1, [pc, #140]	; (8003ddc <HAL_RCC_ClockConfig+0x240>)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d54:	4b21      	ldr	r3, [pc, #132]	; (8003ddc <HAL_RCC_ClockConfig+0x240>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 030f 	and.w	r3, r3, #15
 8003d5c:	683a      	ldr	r2, [r7, #0]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d001      	beq.n	8003d66 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e036      	b.n	8003dd4 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0304 	and.w	r3, r3, #4
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d008      	beq.n	8003d84 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d72:	4b1b      	ldr	r3, [pc, #108]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	4918      	ldr	r1, [pc, #96]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0308 	and.w	r3, r3, #8
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d009      	beq.n	8003da4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d90:	4b13      	ldr	r3, [pc, #76]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	00db      	lsls	r3, r3, #3
 8003d9e:	4910      	ldr	r1, [pc, #64]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003da4:	f000 f826 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8003da8:	4601      	mov	r1, r0
 8003daa:	4b0d      	ldr	r3, [pc, #52]	; (8003de0 <HAL_RCC_ClockConfig+0x244>)
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	091b      	lsrs	r3, r3, #4
 8003db0:	f003 030f 	and.w	r3, r3, #15
 8003db4:	4a0c      	ldr	r2, [pc, #48]	; (8003de8 <HAL_RCC_ClockConfig+0x24c>)
 8003db6:	5cd3      	ldrb	r3, [r2, r3]
 8003db8:	f003 031f 	and.w	r3, r3, #31
 8003dbc:	fa21 f303 	lsr.w	r3, r1, r3
 8003dc0:	4a0a      	ldr	r2, [pc, #40]	; (8003dec <HAL_RCC_ClockConfig+0x250>)
 8003dc2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003dc4:	4b0a      	ldr	r3, [pc, #40]	; (8003df0 <HAL_RCC_ClockConfig+0x254>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f7fe f869 	bl	8001ea0 <HAL_InitTick>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	73fb      	strb	r3, [r7, #15]

  return status;
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3718      	adds	r7, #24
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	40022000 	.word	0x40022000
 8003de0:	40021000 	.word	0x40021000
 8003de4:	04c4b400 	.word	0x04c4b400
 8003de8:	0801e030 	.word	0x0801e030
 8003dec:	20000000 	.word	0x20000000
 8003df0:	20000004 	.word	0x20000004

08003df4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b089      	sub	sp, #36	; 0x24
 8003df8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61fb      	str	r3, [r7, #28]
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e02:	4b3d      	ldr	r3, [pc, #244]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 030c 	and.w	r3, r3, #12
 8003e0a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e0c:	4b3a      	ldr	r3, [pc, #232]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f003 0303 	and.w	r3, r3, #3
 8003e14:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d005      	beq.n	8003e28 <HAL_RCC_GetSysClockFreq+0x34>
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	2b0c      	cmp	r3, #12
 8003e20:	d121      	bne.n	8003e66 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d11e      	bne.n	8003e66 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e28:	4b33      	ldr	r3, [pc, #204]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0308 	and.w	r3, r3, #8
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d107      	bne.n	8003e44 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e34:	4b30      	ldr	r3, [pc, #192]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e3a:	0a1b      	lsrs	r3, r3, #8
 8003e3c:	f003 030f 	and.w	r3, r3, #15
 8003e40:	61fb      	str	r3, [r7, #28]
 8003e42:	e005      	b.n	8003e50 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e44:	4b2c      	ldr	r3, [pc, #176]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	091b      	lsrs	r3, r3, #4
 8003e4a:	f003 030f 	and.w	r3, r3, #15
 8003e4e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e50:	4a2a      	ldr	r2, [pc, #168]	; (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e58:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10d      	bne.n	8003e7c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e64:	e00a      	b.n	8003e7c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d102      	bne.n	8003e72 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e6c:	4b24      	ldr	r3, [pc, #144]	; (8003f00 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e6e:	61bb      	str	r3, [r7, #24]
 8003e70:	e004      	b.n	8003e7c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d101      	bne.n	8003e7c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e78:	4b22      	ldr	r3, [pc, #136]	; (8003f04 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e7a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	2b0c      	cmp	r3, #12
 8003e80:	d133      	bne.n	8003eea <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e82:	4b1d      	ldr	r3, [pc, #116]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	f003 0303 	and.w	r3, r3, #3
 8003e8a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d002      	beq.n	8003e98 <HAL_RCC_GetSysClockFreq+0xa4>
 8003e92:	2b03      	cmp	r3, #3
 8003e94:	d003      	beq.n	8003e9e <HAL_RCC_GetSysClockFreq+0xaa>
 8003e96:	e005      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e98:	4b19      	ldr	r3, [pc, #100]	; (8003f00 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e9a:	617b      	str	r3, [r7, #20]
      break;
 8003e9c:	e005      	b.n	8003eaa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003e9e:	4b19      	ldr	r3, [pc, #100]	; (8003f04 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ea0:	617b      	str	r3, [r7, #20]
      break;
 8003ea2:	e002      	b.n	8003eaa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	617b      	str	r3, [r7, #20]
      break;
 8003ea8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eaa:	4b13      	ldr	r3, [pc, #76]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	091b      	lsrs	r3, r3, #4
 8003eb0:	f003 030f 	and.w	r3, r3, #15
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003eb8:	4b0f      	ldr	r3, [pc, #60]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	0a1b      	lsrs	r3, r3, #8
 8003ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	fb02 f203 	mul.w	r2, r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ece:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ed0:	4b09      	ldr	r3, [pc, #36]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x104>)
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	0e5b      	lsrs	r3, r3, #25
 8003ed6:	f003 0303 	and.w	r3, r3, #3
 8003eda:	3301      	adds	r3, #1
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003eea:	69bb      	ldr	r3, [r7, #24]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3724      	adds	r7, #36	; 0x24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	40021000 	.word	0x40021000
 8003efc:	0801e048 	.word	0x0801e048
 8003f00:	00f42400 	.word	0x00f42400
 8003f04:	007a1200 	.word	0x007a1200

08003f08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f0c:	4b03      	ldr	r3, [pc, #12]	; (8003f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	20000000 	.word	0x20000000

08003f20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f24:	f7ff fff0 	bl	8003f08 <HAL_RCC_GetHCLKFreq>
 8003f28:	4601      	mov	r1, r0
 8003f2a:	4b06      	ldr	r3, [pc, #24]	; (8003f44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	0a1b      	lsrs	r3, r3, #8
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	4a04      	ldr	r2, [pc, #16]	; (8003f48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f36:	5cd3      	ldrb	r3, [r2, r3]
 8003f38:	f003 031f 	and.w	r3, r3, #31
 8003f3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	40021000 	.word	0x40021000
 8003f48:	0801e040 	.word	0x0801e040

08003f4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f50:	f7ff ffda 	bl	8003f08 <HAL_RCC_GetHCLKFreq>
 8003f54:	4601      	mov	r1, r0
 8003f56:	4b06      	ldr	r3, [pc, #24]	; (8003f70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	0adb      	lsrs	r3, r3, #11
 8003f5c:	f003 0307 	and.w	r3, r3, #7
 8003f60:	4a04      	ldr	r2, [pc, #16]	; (8003f74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f62:	5cd3      	ldrb	r3, [r2, r3]
 8003f64:	f003 031f 	and.w	r3, r3, #31
 8003f68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	40021000 	.word	0x40021000
 8003f74:	0801e040 	.word	0x0801e040

08003f78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f80:	2300      	movs	r3, #0
 8003f82:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f84:	4b27      	ldr	r3, [pc, #156]	; (8004024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f90:	f7ff f898 	bl	80030c4 <HAL_PWREx_GetVoltageRange>
 8003f94:	6178      	str	r0, [r7, #20]
 8003f96:	e014      	b.n	8003fc2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f98:	4b22      	ldr	r3, [pc, #136]	; (8004024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f9c:	4a21      	ldr	r2, [pc, #132]	; (8004024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	6593      	str	r3, [r2, #88]	; 0x58
 8003fa4:	4b1f      	ldr	r3, [pc, #124]	; (8004024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003fb0:	f7ff f888 	bl	80030c4 <HAL_PWREx_GetVoltageRange>
 8003fb4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003fb6:	4b1b      	ldr	r3, [pc, #108]	; (8004024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fba:	4a1a      	ldr	r2, [pc, #104]	; (8004024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003fbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fc0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fc8:	d10b      	bne.n	8003fe2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2b80      	cmp	r3, #128	; 0x80
 8003fce:	d913      	bls.n	8003ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2ba0      	cmp	r3, #160	; 0xa0
 8003fd4:	d902      	bls.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	613b      	str	r3, [r7, #16]
 8003fda:	e00d      	b.n	8003ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fdc:	2301      	movs	r3, #1
 8003fde:	613b      	str	r3, [r7, #16]
 8003fe0:	e00a      	b.n	8003ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2b7f      	cmp	r3, #127	; 0x7f
 8003fe6:	d902      	bls.n	8003fee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003fe8:	2302      	movs	r3, #2
 8003fea:	613b      	str	r3, [r7, #16]
 8003fec:	e004      	b.n	8003ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2b70      	cmp	r3, #112	; 0x70
 8003ff2:	d101      	bne.n	8003ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ff8:	4b0b      	ldr	r3, [pc, #44]	; (8004028 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f023 020f 	bic.w	r2, r3, #15
 8004000:	4909      	ldr	r1, [pc, #36]	; (8004028 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	4313      	orrs	r3, r2
 8004006:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004008:	4b07      	ldr	r3, [pc, #28]	; (8004028 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 030f 	and.w	r3, r3, #15
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	429a      	cmp	r2, r3
 8004014:	d001      	beq.n	800401a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e000      	b.n	800401c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3718      	adds	r7, #24
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	40021000 	.word	0x40021000
 8004028:	40022000 	.word	0x40022000

0800402c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800402c:	b480      	push	{r7}
 800402e:	b087      	sub	sp, #28
 8004030:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004032:	2300      	movs	r3, #0
 8004034:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8004036:	4b2d      	ldr	r3, [pc, #180]	; (80040ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	f003 0303 	and.w	r3, r3, #3
 800403e:	2b01      	cmp	r3, #1
 8004040:	d118      	bne.n	8004074 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004042:	4b2a      	ldr	r3, [pc, #168]	; (80040ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0308 	and.w	r3, r3, #8
 800404a:	2b00      	cmp	r3, #0
 800404c:	d107      	bne.n	800405e <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800404e:	4b27      	ldr	r3, [pc, #156]	; (80040ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004050:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004054:	0a1b      	lsrs	r3, r3, #8
 8004056:	f003 030f 	and.w	r3, r3, #15
 800405a:	617b      	str	r3, [r7, #20]
 800405c:	e005      	b.n	800406a <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800405e:	4b23      	ldr	r3, [pc, #140]	; (80040ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	091b      	lsrs	r3, r3, #4
 8004064:	f003 030f 	and.w	r3, r3, #15
 8004068:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800406a:	4a21      	ldr	r2, [pc, #132]	; (80040f0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004072:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004074:	4b1d      	ldr	r3, [pc, #116]	; (80040ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	f003 0303 	and.w	r3, r3, #3
 800407c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2b02      	cmp	r3, #2
 8004082:	d002      	beq.n	800408a <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8004084:	2b03      	cmp	r3, #3
 8004086:	d003      	beq.n	8004090 <RCC_GetSysClockFreqFromPLLSource+0x64>
 8004088:	e005      	b.n	8004096 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800408a:	4b1a      	ldr	r3, [pc, #104]	; (80040f4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800408c:	613b      	str	r3, [r7, #16]
    break;
 800408e:	e005      	b.n	800409c <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004090:	4b19      	ldr	r3, [pc, #100]	; (80040f8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004092:	613b      	str	r3, [r7, #16]
    break;
 8004094:	e002      	b.n	800409c <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	613b      	str	r3, [r7, #16]
    break;
 800409a:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800409c:	4b13      	ldr	r3, [pc, #76]	; (80040ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	091b      	lsrs	r3, r3, #4
 80040a2:	f003 030f 	and.w	r3, r3, #15
 80040a6:	3301      	adds	r3, #1
 80040a8:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040aa:	4b10      	ldr	r3, [pc, #64]	; (80040ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	0a1b      	lsrs	r3, r3, #8
 80040b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	fb02 f203 	mul.w	r2, r2, r3
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c0:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040c2:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	0e5b      	lsrs	r3, r3, #25
 80040c8:	f003 0303 	and.w	r3, r3, #3
 80040cc:	3301      	adds	r3, #1
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040da:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80040dc:	683b      	ldr	r3, [r7, #0]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	371c      	adds	r7, #28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40021000 	.word	0x40021000
 80040f0:	0801e048 	.word	0x0801e048
 80040f4:	00f42400 	.word	0x00f42400
 80040f8:	007a1200 	.word	0x007a1200

080040fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004104:	2300      	movs	r3, #0
 8004106:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004108:	2300      	movs	r3, #0
 800410a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004114:	2b00      	cmp	r3, #0
 8004116:	d03d      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800411c:	2b40      	cmp	r3, #64	; 0x40
 800411e:	d00b      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004120:	2b40      	cmp	r3, #64	; 0x40
 8004122:	d804      	bhi.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004124:	2b00      	cmp	r3, #0
 8004126:	d00e      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8004128:	2b20      	cmp	r3, #32
 800412a:	d015      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800412c:	e01d      	b.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800412e:	2b60      	cmp	r3, #96	; 0x60
 8004130:	d01e      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004132:	2b80      	cmp	r3, #128	; 0x80
 8004134:	d01c      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004136:	e018      	b.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004138:	4b86      	ldr	r3, [pc, #536]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	4a85      	ldr	r2, [pc, #532]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800413e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004142:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004144:	e015      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	3304      	adds	r3, #4
 800414a:	2100      	movs	r1, #0
 800414c:	4618      	mov	r0, r3
 800414e:	f000 fb49 	bl	80047e4 <RCCEx_PLLSAI1_Config>
 8004152:	4603      	mov	r3, r0
 8004154:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004156:	e00c      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	3320      	adds	r3, #32
 800415c:	2100      	movs	r1, #0
 800415e:	4618      	mov	r0, r3
 8004160:	f000 fc30 	bl	80049c4 <RCCEx_PLLSAI2_Config>
 8004164:	4603      	mov	r3, r0
 8004166:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004168:	e003      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	74fb      	strb	r3, [r7, #19]
      break;
 800416e:	e000      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8004170:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004172:	7cfb      	ldrb	r3, [r7, #19]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10b      	bne.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004178:	4b76      	ldr	r3, [pc, #472]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800417a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800417e:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004186:	4973      	ldr	r1, [pc, #460]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004188:	4313      	orrs	r3, r2
 800418a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800418e:	e001      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004190:	7cfb      	ldrb	r3, [r7, #19]
 8004192:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d042      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041a8:	d00f      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0xce>
 80041aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041ae:	d805      	bhi.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d011      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80041b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041b8:	d017      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0xee>
 80041ba:	e01f      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x100>
 80041bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041c0:	d01f      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80041c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041c6:	d01c      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80041c8:	e018      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041ca:	4b62      	ldr	r3, [pc, #392]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	4a61      	ldr	r2, [pc, #388]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80041d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041d4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041d6:	e015      	b.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	3304      	adds	r3, #4
 80041dc:	2100      	movs	r1, #0
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 fb00 	bl	80047e4 <RCCEx_PLLSAI1_Config>
 80041e4:	4603      	mov	r3, r0
 80041e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041e8:	e00c      	b.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	3320      	adds	r3, #32
 80041ee:	2100      	movs	r1, #0
 80041f0:	4618      	mov	r0, r3
 80041f2:	f000 fbe7 	bl	80049c4 <RCCEx_PLLSAI2_Config>
 80041f6:	4603      	mov	r3, r0
 80041f8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041fa:	e003      	b.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	74fb      	strb	r3, [r7, #19]
      break;
 8004200:	e000      	b.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8004202:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004204:	7cfb      	ldrb	r3, [r7, #19]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10b      	bne.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800420a:	4b52      	ldr	r3, [pc, #328]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800420c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004210:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004218:	494e      	ldr	r1, [pc, #312]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800421a:	4313      	orrs	r3, r2
 800421c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004220:	e001      	b.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004222:	7cfb      	ldrb	r3, [r7, #19]
 8004224:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800422e:	2b00      	cmp	r3, #0
 8004230:	f000 809f 	beq.w	8004372 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004234:	2300      	movs	r3, #0
 8004236:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004238:	4b46      	ldr	r3, [pc, #280]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800423a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800423c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d101      	bne.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004244:	2301      	movs	r3, #1
 8004246:	e000      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004248:	2300      	movs	r3, #0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00d      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800424e:	4b41      	ldr	r3, [pc, #260]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004252:	4a40      	ldr	r2, [pc, #256]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004258:	6593      	str	r3, [r2, #88]	; 0x58
 800425a:	4b3e      	ldr	r3, [pc, #248]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800425c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004262:	60bb      	str	r3, [r7, #8]
 8004264:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004266:	2301      	movs	r3, #1
 8004268:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800426a:	4b3b      	ldr	r3, [pc, #236]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a3a      	ldr	r2, [pc, #232]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004274:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004276:	f7fd fe5f 	bl	8001f38 <HAL_GetTick>
 800427a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800427c:	e009      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800427e:	f7fd fe5b 	bl	8001f38 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	2b02      	cmp	r3, #2
 800428a:	d902      	bls.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	74fb      	strb	r3, [r7, #19]
        break;
 8004290:	e005      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004292:	4b31      	ldr	r3, [pc, #196]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800429a:	2b00      	cmp	r3, #0
 800429c:	d0ef      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 800429e:	7cfb      	ldrb	r3, [r7, #19]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d15b      	bne.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042a4:	4b2b      	ldr	r3, [pc, #172]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80042a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042ae:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d01f      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d019      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042c2:	4b24      	ldr	r3, [pc, #144]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80042c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042cc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042ce:	4b21      	ldr	r3, [pc, #132]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80042d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d4:	4a1f      	ldr	r2, [pc, #124]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80042d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80042de:	4b1d      	ldr	r3, [pc, #116]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80042e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042e4:	4a1b      	ldr	r2, [pc, #108]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80042e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80042ee:	4a19      	ldr	r2, [pc, #100]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d016      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004300:	f7fd fe1a 	bl	8001f38 <HAL_GetTick>
 8004304:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004306:	e00b      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004308:	f7fd fe16 	bl	8001f38 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	f241 3288 	movw	r2, #5000	; 0x1388
 8004316:	4293      	cmp	r3, r2
 8004318:	d902      	bls.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	74fb      	strb	r3, [r7, #19]
            break;
 800431e:	e006      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004320:	4b0c      	ldr	r3, [pc, #48]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0ec      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 800432e:	7cfb      	ldrb	r3, [r7, #19]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d10c      	bne.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004334:	4b07      	ldr	r3, [pc, #28]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004336:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800433a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004344:	4903      	ldr	r1, [pc, #12]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800434c:	e008      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800434e:	7cfb      	ldrb	r3, [r7, #19]
 8004350:	74bb      	strb	r3, [r7, #18]
 8004352:	e005      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004354:	40021000 	.word	0x40021000
 8004358:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800435c:	7cfb      	ldrb	r3, [r7, #19]
 800435e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004360:	7c7b      	ldrb	r3, [r7, #17]
 8004362:	2b01      	cmp	r3, #1
 8004364:	d105      	bne.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004366:	4ba0      	ldr	r3, [pc, #640]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436a:	4a9f      	ldr	r2, [pc, #636]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800436c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004370:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00a      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800437e:	4b9a      	ldr	r3, [pc, #616]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004380:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004384:	f023 0203 	bic.w	r2, r3, #3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800438c:	4996      	ldr	r1, [pc, #600]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800438e:	4313      	orrs	r3, r2
 8004390:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00a      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043a0:	4b91      	ldr	r3, [pc, #580]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043a6:	f023 020c 	bic.w	r2, r3, #12
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	498e      	ldr	r1, [pc, #568]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0304 	and.w	r3, r3, #4
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00a      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043c2:	4b89      	ldr	r3, [pc, #548]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043c8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d0:	4985      	ldr	r1, [pc, #532]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0308 	and.w	r3, r3, #8
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d00a      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043e4:	4b80      	ldr	r3, [pc, #512]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043f2:	497d      	ldr	r1, [pc, #500]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0310 	and.w	r3, r3, #16
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00a      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004406:	4b78      	ldr	r3, [pc, #480]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800440c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004414:	4974      	ldr	r1, [pc, #464]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004416:	4313      	orrs	r3, r2
 8004418:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0320 	and.w	r3, r3, #32
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00a      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004428:	4b6f      	ldr	r3, [pc, #444]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800442a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800442e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004436:	496c      	ldr	r1, [pc, #432]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004438:	4313      	orrs	r3, r2
 800443a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00a      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800444a:	4b67      	ldr	r3, [pc, #412]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800444c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004450:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004458:	4963      	ldr	r1, [pc, #396]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800445a:	4313      	orrs	r3, r2
 800445c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00a      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800446c:	4b5e      	ldr	r3, [pc, #376]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800446e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004472:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800447a:	495b      	ldr	r1, [pc, #364]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800447c:	4313      	orrs	r3, r2
 800447e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800448e:	4b56      	ldr	r3, [pc, #344]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004494:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800449c:	4952      	ldr	r1, [pc, #328]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00a      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044b0:	4b4d      	ldr	r3, [pc, #308]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044be:	494a      	ldr	r1, [pc, #296]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00a      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044d2:	4b45      	ldr	r3, [pc, #276]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e0:	4941      	ldr	r1, [pc, #260]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00a      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80044f4:	4b3c      	ldr	r3, [pc, #240]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80044fa:	f023 0203 	bic.w	r2, r3, #3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004502:	4939      	ldr	r1, [pc, #228]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d028      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004516:	4b34      	ldr	r3, [pc, #208]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800451c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004524:	4930      	ldr	r1, [pc, #192]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004526:	4313      	orrs	r3, r2
 8004528:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004530:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004534:	d106      	bne.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004536:	4b2c      	ldr	r3, [pc, #176]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	4a2b      	ldr	r2, [pc, #172]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800453c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004540:	60d3      	str	r3, [r2, #12]
 8004542:	e011      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004548:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800454c:	d10c      	bne.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	3304      	adds	r3, #4
 8004552:	2101      	movs	r1, #1
 8004554:	4618      	mov	r0, r3
 8004556:	f000 f945 	bl	80047e4 <RCCEx_PLLSAI1_Config>
 800455a:	4603      	mov	r3, r0
 800455c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800455e:	7cfb      	ldrb	r3, [r7, #19]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8004564:	7cfb      	ldrb	r3, [r7, #19]
 8004566:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d04d      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004578:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800457c:	d108      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800457e:	4b1a      	ldr	r3, [pc, #104]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004580:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004584:	4a18      	ldr	r2, [pc, #96]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004586:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800458a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800458e:	e012      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8004590:	4b15      	ldr	r3, [pc, #84]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004592:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004596:	4a14      	ldr	r2, [pc, #80]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004598:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800459c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80045a0:	4b11      	ldr	r3, [pc, #68]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045ae:	490e      	ldr	r1, [pc, #56]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045be:	d106      	bne.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045c0:	4b09      	ldr	r3, [pc, #36]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	4a08      	ldr	r2, [pc, #32]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045ca:	60d3      	str	r3, [r2, #12]
 80045cc:	e020      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045d6:	d109      	bne.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045d8:	4b03      	ldr	r3, [pc, #12]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	4a02      	ldr	r2, [pc, #8]	; (80045e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045e2:	60d3      	str	r3, [r2, #12]
 80045e4:	e014      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80045e6:	bf00      	nop
 80045e8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80045f4:	d10c      	bne.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	3304      	adds	r3, #4
 80045fa:	2101      	movs	r1, #1
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 f8f1 	bl	80047e4 <RCCEx_PLLSAI1_Config>
 8004602:	4603      	mov	r3, r0
 8004604:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004606:	7cfb      	ldrb	r3, [r7, #19]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d001      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800460c:	7cfb      	ldrb	r3, [r7, #19]
 800460e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d028      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800461c:	4b68      	ldr	r3, [pc, #416]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004622:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800462a:	4965      	ldr	r1, [pc, #404]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004636:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800463a:	d106      	bne.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800463c:	4b60      	ldr	r3, [pc, #384]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	4a5f      	ldr	r2, [pc, #380]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004642:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004646:	60d3      	str	r3, [r2, #12]
 8004648:	e011      	b.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800464e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004652:	d10c      	bne.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	3304      	adds	r3, #4
 8004658:	2101      	movs	r1, #1
 800465a:	4618      	mov	r0, r3
 800465c:	f000 f8c2 	bl	80047e4 <RCCEx_PLLSAI1_Config>
 8004660:	4603      	mov	r3, r0
 8004662:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004664:	7cfb      	ldrb	r3, [r7, #19]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 800466a:	7cfb      	ldrb	r3, [r7, #19]
 800466c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d01e      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800467a:	4b51      	ldr	r3, [pc, #324]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800467c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004680:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800468a:	494d      	ldr	r1, [pc, #308]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800468c:	4313      	orrs	r3, r2
 800468e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004698:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800469c:	d10c      	bne.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	3304      	adds	r3, #4
 80046a2:	2102      	movs	r1, #2
 80046a4:	4618      	mov	r0, r3
 80046a6:	f000 f89d 	bl	80047e4 <RCCEx_PLLSAI1_Config>
 80046aa:	4603      	mov	r3, r0
 80046ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046ae:	7cfb      	ldrb	r3, [r7, #19]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 80046b4:	7cfb      	ldrb	r3, [r7, #19]
 80046b6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00b      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80046c4:	4b3e      	ldr	r3, [pc, #248]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80046c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80046ca:	f023 0204 	bic.w	r2, r3, #4
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046d4:	493a      	ldr	r1, [pc, #232]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00b      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80046e8:	4b35      	ldr	r3, [pc, #212]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80046ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80046ee:	f023 0218 	bic.w	r2, r3, #24
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f8:	4931      	ldr	r1, [pc, #196]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d035      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x67c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800470c:	4b2c      	ldr	r3, [pc, #176]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a2b      	ldr	r2, [pc, #172]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004712:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004716:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004718:	f7fd fc0e 	bl	8001f38 <HAL_GetTick>
 800471c:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800471e:	e009      	b.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004720:	f7fd fc0a 	bl	8001f38 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b02      	cmp	r3, #2
 800472c:	d902      	bls.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x638>
      {
        ret = HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	74fb      	strb	r3, [r7, #19]
        break;
 8004732:	e005      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x644>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004734:	4b22      	ldr	r3, [pc, #136]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1ef      	bne.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x624>
      }
    }

    if(ret == HAL_OK)
 8004740:	7cfb      	ldrb	r3, [r7, #19]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d113      	bne.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x672>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8004746:	4b1e      	ldr	r3, [pc, #120]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004748:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800474c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004756:	491a      	ldr	r1, [pc, #104]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004758:	4313      	orrs	r3, r2
 800475a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	3320      	adds	r3, #32
 8004762:	2102      	movs	r1, #2
 8004764:	4618      	mov	r0, r3
 8004766:	f000 f92d 	bl	80049c4 <RCCEx_PLLSAI2_Config>
 800476a:	4603      	mov	r3, r0
 800476c:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800476e:	7cfb      	ldrb	r3, [r7, #19]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d001      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    {
      /* set overall return value */
      status = ret;
 8004774:	7cfb      	ldrb	r3, [r7, #19]
 8004776:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d017      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004784:	4b0e      	ldr	r3, [pc, #56]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004786:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800478a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004794:	490a      	ldr	r1, [pc, #40]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004796:	4313      	orrs	r3, r2
 8004798:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047a2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047a6:	d105      	bne.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047a8:	4b05      	ldr	r3, [pc, #20]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	4a04      	ldr	r2, [pc, #16]	; (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80047ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80047b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3718      	adds	r7, #24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40021000 	.word	0x40021000

080047c4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80047c4:	b480      	push	{r7}
 80047c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80047c8:	4b05      	ldr	r3, [pc, #20]	; (80047e0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a04      	ldr	r2, [pc, #16]	; (80047e0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80047ce:	f043 0304 	orr.w	r3, r3, #4
 80047d2:	6013      	str	r3, [r2, #0]
}
 80047d4:	bf00      	nop
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	40021000 	.word	0x40021000

080047e4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047ee:	2300      	movs	r3, #0
 80047f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047f2:	4b70      	ldr	r3, [pc, #448]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	f003 0303 	and.w	r3, r3, #3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00e      	beq.n	800481c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047fe:	4b6d      	ldr	r3, [pc, #436]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f003 0203 	and.w	r2, r3, #3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	d103      	bne.n	8004816 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
       ||
 8004812:	2b00      	cmp	r3, #0
 8004814:	d13f      	bne.n	8004896 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	73fb      	strb	r3, [r7, #15]
 800481a:	e03c      	b.n	8004896 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b02      	cmp	r3, #2
 8004822:	d00c      	beq.n	800483e <RCCEx_PLLSAI1_Config+0x5a>
 8004824:	2b03      	cmp	r3, #3
 8004826:	d013      	beq.n	8004850 <RCCEx_PLLSAI1_Config+0x6c>
 8004828:	2b01      	cmp	r3, #1
 800482a:	d120      	bne.n	800486e <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800482c:	4b61      	ldr	r3, [pc, #388]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d11d      	bne.n	8004874 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800483c:	e01a      	b.n	8004874 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800483e:	4b5d      	ldr	r3, [pc, #372]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004846:	2b00      	cmp	r3, #0
 8004848:	d116      	bne.n	8004878 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800484e:	e013      	b.n	8004878 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004850:	4b58      	ldr	r3, [pc, #352]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10f      	bne.n	800487c <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800485c:	4b55      	ldr	r3, [pc, #340]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d109      	bne.n	800487c <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800486c:	e006      	b.n	800487c <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
      break;
 8004872:	e004      	b.n	800487e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004874:	bf00      	nop
 8004876:	e002      	b.n	800487e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004878:	bf00      	nop
 800487a:	e000      	b.n	800487e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800487c:	bf00      	nop
    }

    if(status == HAL_OK)
 800487e:	7bfb      	ldrb	r3, [r7, #15]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d108      	bne.n	8004896 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004884:	4b4b      	ldr	r3, [pc, #300]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	f023 0203 	bic.w	r2, r3, #3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4948      	ldr	r1, [pc, #288]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004892:	4313      	orrs	r3, r2
 8004894:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004896:	7bfb      	ldrb	r3, [r7, #15]
 8004898:	2b00      	cmp	r3, #0
 800489a:	f040 8086 	bne.w	80049aa <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800489e:	4b45      	ldr	r3, [pc, #276]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a44      	ldr	r2, [pc, #272]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80048a4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80048a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048aa:	f7fd fb45 	bl	8001f38 <HAL_GetTick>
 80048ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048b0:	e009      	b.n	80048c6 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048b2:	f7fd fb41 	bl	8001f38 <HAL_GetTick>
 80048b6:	4602      	mov	r2, r0
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d902      	bls.n	80048c6 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	73fb      	strb	r3, [r7, #15]
        break;
 80048c4:	e005      	b.n	80048d2 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048c6:	4b3b      	ldr	r3, [pc, #236]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1ef      	bne.n	80048b2 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80048d2:	7bfb      	ldrb	r3, [r7, #15]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d168      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d113      	bne.n	8004906 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048de:	4b35      	ldr	r3, [pc, #212]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80048e0:	691a      	ldr	r2, [r3, #16]
 80048e2:	4b35      	ldr	r3, [pc, #212]	; (80049b8 <RCCEx_PLLSAI1_Config+0x1d4>)
 80048e4:	4013      	ands	r3, r2
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	6892      	ldr	r2, [r2, #8]
 80048ea:	0211      	lsls	r1, r2, #8
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	68d2      	ldr	r2, [r2, #12]
 80048f0:	06d2      	lsls	r2, r2, #27
 80048f2:	4311      	orrs	r1, r2
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6852      	ldr	r2, [r2, #4]
 80048f8:	3a01      	subs	r2, #1
 80048fa:	0112      	lsls	r2, r2, #4
 80048fc:	430a      	orrs	r2, r1
 80048fe:	492d      	ldr	r1, [pc, #180]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004900:	4313      	orrs	r3, r2
 8004902:	610b      	str	r3, [r1, #16]
 8004904:	e02d      	b.n	8004962 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d115      	bne.n	8004938 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800490c:	4b29      	ldr	r3, [pc, #164]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800490e:	691a      	ldr	r2, [r3, #16]
 8004910:	4b2a      	ldr	r3, [pc, #168]	; (80049bc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004912:	4013      	ands	r3, r2
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	6892      	ldr	r2, [r2, #8]
 8004918:	0211      	lsls	r1, r2, #8
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	6912      	ldr	r2, [r2, #16]
 800491e:	0852      	lsrs	r2, r2, #1
 8004920:	3a01      	subs	r2, #1
 8004922:	0552      	lsls	r2, r2, #21
 8004924:	4311      	orrs	r1, r2
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6852      	ldr	r2, [r2, #4]
 800492a:	3a01      	subs	r2, #1
 800492c:	0112      	lsls	r2, r2, #4
 800492e:	430a      	orrs	r2, r1
 8004930:	4920      	ldr	r1, [pc, #128]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004932:	4313      	orrs	r3, r2
 8004934:	610b      	str	r3, [r1, #16]
 8004936:	e014      	b.n	8004962 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004938:	4b1e      	ldr	r3, [pc, #120]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800493a:	691a      	ldr	r2, [r3, #16]
 800493c:	4b20      	ldr	r3, [pc, #128]	; (80049c0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800493e:	4013      	ands	r3, r2
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6892      	ldr	r2, [r2, #8]
 8004944:	0211      	lsls	r1, r2, #8
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	6952      	ldr	r2, [r2, #20]
 800494a:	0852      	lsrs	r2, r2, #1
 800494c:	3a01      	subs	r2, #1
 800494e:	0652      	lsls	r2, r2, #25
 8004950:	4311      	orrs	r1, r2
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	6852      	ldr	r2, [r2, #4]
 8004956:	3a01      	subs	r2, #1
 8004958:	0112      	lsls	r2, r2, #4
 800495a:	430a      	orrs	r2, r1
 800495c:	4915      	ldr	r1, [pc, #84]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800495e:	4313      	orrs	r3, r2
 8004960:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004962:	4b14      	ldr	r3, [pc, #80]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a13      	ldr	r2, [pc, #76]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004968:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800496c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496e:	f7fd fae3 	bl	8001f38 <HAL_GetTick>
 8004972:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004974:	e009      	b.n	800498a <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004976:	f7fd fadf 	bl	8001f38 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d902      	bls.n	800498a <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	73fb      	strb	r3, [r7, #15]
          break;
 8004988:	e005      	b.n	8004996 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800498a:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0ef      	beq.n	8004976 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8004996:	7bfb      	ldrb	r3, [r7, #15]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d106      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800499c:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	4903      	ldr	r1, [pc, #12]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80049aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	40021000 	.word	0x40021000
 80049b8:	07ff800f 	.word	0x07ff800f
 80049bc:	ff9f800f 	.word	0xff9f800f
 80049c0:	f9ff800f 	.word	0xf9ff800f

080049c4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049ce:	2300      	movs	r3, #0
 80049d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049d2:	4b70      	ldr	r3, [pc, #448]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	f003 0303 	and.w	r3, r3, #3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00e      	beq.n	80049fc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80049de:	4b6d      	ldr	r3, [pc, #436]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	f003 0203 	and.w	r2, r3, #3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d103      	bne.n	80049f6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
       ||
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d13f      	bne.n	8004a76 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	73fb      	strb	r3, [r7, #15]
 80049fa:	e03c      	b.n	8004a76 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d00c      	beq.n	8004a1e <RCCEx_PLLSAI2_Config+0x5a>
 8004a04:	2b03      	cmp	r3, #3
 8004a06:	d013      	beq.n	8004a30 <RCCEx_PLLSAI2_Config+0x6c>
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d120      	bne.n	8004a4e <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a0c:	4b61      	ldr	r3, [pc, #388]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d11d      	bne.n	8004a54 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1c:	e01a      	b.n	8004a54 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a1e:	4b5d      	ldr	r3, [pc, #372]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d116      	bne.n	8004a58 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a2e:	e013      	b.n	8004a58 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a30:	4b58      	ldr	r3, [pc, #352]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d10f      	bne.n	8004a5c <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a3c:	4b55      	ldr	r3, [pc, #340]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d109      	bne.n	8004a5c <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a4c:	e006      	b.n	8004a5c <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	73fb      	strb	r3, [r7, #15]
      break;
 8004a52:	e004      	b.n	8004a5e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8004a54:	bf00      	nop
 8004a56:	e002      	b.n	8004a5e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8004a58:	bf00      	nop
 8004a5a:	e000      	b.n	8004a5e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8004a5c:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a5e:	7bfb      	ldrb	r3, [r7, #15]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d108      	bne.n	8004a76 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004a64:	4b4b      	ldr	r3, [pc, #300]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	f023 0203 	bic.w	r2, r3, #3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4948      	ldr	r1, [pc, #288]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004a76:	7bfb      	ldrb	r3, [r7, #15]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f040 8086 	bne.w	8004b8a <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a7e:	4b45      	ldr	r3, [pc, #276]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a44      	ldr	r2, [pc, #272]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a8a:	f7fd fa55 	bl	8001f38 <HAL_GetTick>
 8004a8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a90:	e009      	b.n	8004aa6 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a92:	f7fd fa51 	bl	8001f38 <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d902      	bls.n	8004aa6 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	73fb      	strb	r3, [r7, #15]
        break;
 8004aa4:	e005      	b.n	8004ab2 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004aa6:	4b3b      	ldr	r3, [pc, #236]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1ef      	bne.n	8004a92 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8004ab2:	7bfb      	ldrb	r3, [r7, #15]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d168      	bne.n	8004b8a <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d113      	bne.n	8004ae6 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004abe:	4b35      	ldr	r3, [pc, #212]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004ac0:	695a      	ldr	r2, [r3, #20]
 8004ac2:	4b35      	ldr	r3, [pc, #212]	; (8004b98 <RCCEx_PLLSAI2_Config+0x1d4>)
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	6892      	ldr	r2, [r2, #8]
 8004aca:	0211      	lsls	r1, r2, #8
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	68d2      	ldr	r2, [r2, #12]
 8004ad0:	06d2      	lsls	r2, r2, #27
 8004ad2:	4311      	orrs	r1, r2
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6852      	ldr	r2, [r2, #4]
 8004ad8:	3a01      	subs	r2, #1
 8004ada:	0112      	lsls	r2, r2, #4
 8004adc:	430a      	orrs	r2, r1
 8004ade:	492d      	ldr	r1, [pc, #180]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	614b      	str	r3, [r1, #20]
 8004ae4:	e02d      	b.n	8004b42 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d115      	bne.n	8004b18 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004aec:	4b29      	ldr	r3, [pc, #164]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004aee:	695a      	ldr	r2, [r3, #20]
 8004af0:	4b2a      	ldr	r3, [pc, #168]	; (8004b9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004af2:	4013      	ands	r3, r2
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	6892      	ldr	r2, [r2, #8]
 8004af8:	0211      	lsls	r1, r2, #8
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	6912      	ldr	r2, [r2, #16]
 8004afe:	0852      	lsrs	r2, r2, #1
 8004b00:	3a01      	subs	r2, #1
 8004b02:	0552      	lsls	r2, r2, #21
 8004b04:	4311      	orrs	r1, r2
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	6852      	ldr	r2, [r2, #4]
 8004b0a:	3a01      	subs	r2, #1
 8004b0c:	0112      	lsls	r2, r2, #4
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	4920      	ldr	r1, [pc, #128]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	614b      	str	r3, [r1, #20]
 8004b16:	e014      	b.n	8004b42 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b18:	4b1e      	ldr	r3, [pc, #120]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004b1a:	695a      	ldr	r2, [r3, #20]
 8004b1c:	4b20      	ldr	r3, [pc, #128]	; (8004ba0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004b1e:	4013      	ands	r3, r2
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	6892      	ldr	r2, [r2, #8]
 8004b24:	0211      	lsls	r1, r2, #8
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	6952      	ldr	r2, [r2, #20]
 8004b2a:	0852      	lsrs	r2, r2, #1
 8004b2c:	3a01      	subs	r2, #1
 8004b2e:	0652      	lsls	r2, r2, #25
 8004b30:	4311      	orrs	r1, r2
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	6852      	ldr	r2, [r2, #4]
 8004b36:	3a01      	subs	r2, #1
 8004b38:	0112      	lsls	r2, r2, #4
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	4915      	ldr	r1, [pc, #84]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004b42:	4b14      	ldr	r3, [pc, #80]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a13      	ldr	r2, [pc, #76]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b4c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b4e:	f7fd f9f3 	bl	8001f38 <HAL_GetTick>
 8004b52:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b54:	e009      	b.n	8004b6a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b56:	f7fd f9ef 	bl	8001f38 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d902      	bls.n	8004b6a <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	73fb      	strb	r3, [r7, #15]
          break;
 8004b68:	e005      	b.n	8004b76 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b6a:	4b0a      	ldr	r3, [pc, #40]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d0ef      	beq.n	8004b56 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8004b76:	7bfb      	ldrb	r3, [r7, #15]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d106      	bne.n	8004b8a <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b7c:	4b05      	ldr	r3, [pc, #20]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004b7e:	695a      	ldr	r2, [r3, #20]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	4903      	ldr	r1, [pc, #12]	; (8004b94 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3710      	adds	r7, #16
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	40021000 	.word	0x40021000
 8004b98:	07ff800f 	.word	0x07ff800f
 8004b9c:	ff9f800f 	.word	0xff9f800f
 8004ba0:	f9ff800f 	.word	0xf9ff800f

08004ba4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e042      	b.n	8004c3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d106      	bne.n	8004bce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f7fc ffe5 	bl	8001b98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2224      	movs	r2, #36	; 0x24
 8004bd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0201 	bic.w	r2, r2, #1
 8004be4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f82e 	bl	8004c48 <UART_SetConfig>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d101      	bne.n	8004bf6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e022      	b.n	8004c3c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d002      	beq.n	8004c04 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f001 fa10 	bl	8006024 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685a      	ldr	r2, [r3, #4]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	689a      	ldr	r2, [r3, #8]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f042 0201 	orr.w	r2, r2, #1
 8004c32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f001 fa97 	bl	8006168 <UART_CheckIdleState>
 8004c3a:	4603      	mov	r3, r0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	0000      	movs	r0, r0
	...

08004c48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c48:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004c4c:	b08a      	sub	sp, #40	; 0x28
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004c52:	2300      	movs	r3, #0
 8004c54:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c56:	2300      	movs	r3, #0
 8004c58:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689a      	ldr	r2, [r3, #8]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	431a      	orrs	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	695b      	ldr	r3, [r3, #20]
 8004c6c:	431a      	orrs	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	69db      	ldr	r3, [r3, #28]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	627b      	str	r3, [r7, #36]	; 0x24
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	4baa      	ldr	r3, [pc, #680]	; (8004f30 <UART_SetConfig+0x2e8>)
 8004c88:	4013      	ands	r3, r2
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	6812      	ldr	r2, [r2, #0]
 8004c8e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c90:	430b      	orrs	r3, r1
 8004c92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68da      	ldr	r2, [r3, #12]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	430a      	orrs	r2, r1
 8004ca8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a9f      	ldr	r2, [pc, #636]	; (8004f34 <UART_SetConfig+0x2ec>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d004      	beq.n	8004cc4 <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004cce:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6812      	ldr	r2, [r2, #0]
 8004cd6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004cd8:	430b      	orrs	r3, r1
 8004cda:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce2:	f023 010f 	bic.w	r1, r3, #15
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a90      	ldr	r2, [pc, #576]	; (8004f38 <UART_SetConfig+0x2f0>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d126      	bne.n	8004d4a <UART_SetConfig+0x102>
 8004cfc:	4b8f      	ldr	r3, [pc, #572]	; (8004f3c <UART_SetConfig+0x2f4>)
 8004cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d81a      	bhi.n	8004d40 <UART_SetConfig+0xf8>
 8004d0a:	a201      	add	r2, pc, #4	; (adr r2, 8004d10 <UART_SetConfig+0xc8>)
 8004d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d10:	08004d21 	.word	0x08004d21
 8004d14:	08004d31 	.word	0x08004d31
 8004d18:	08004d29 	.word	0x08004d29
 8004d1c:	08004d39 	.word	0x08004d39
 8004d20:	2301      	movs	r3, #1
 8004d22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d26:	e116      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004d28:	2302      	movs	r3, #2
 8004d2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d2e:	e112      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004d30:	2304      	movs	r3, #4
 8004d32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d36:	e10e      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004d38:	2308      	movs	r3, #8
 8004d3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d3e:	e10a      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004d40:	2310      	movs	r3, #16
 8004d42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d46:	bf00      	nop
 8004d48:	e105      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a7c      	ldr	r2, [pc, #496]	; (8004f40 <UART_SetConfig+0x2f8>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d138      	bne.n	8004dc6 <UART_SetConfig+0x17e>
 8004d54:	4b79      	ldr	r3, [pc, #484]	; (8004f3c <UART_SetConfig+0x2f4>)
 8004d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d5a:	f003 030c 	and.w	r3, r3, #12
 8004d5e:	2b0c      	cmp	r3, #12
 8004d60:	d82c      	bhi.n	8004dbc <UART_SetConfig+0x174>
 8004d62:	a201      	add	r2, pc, #4	; (adr r2, 8004d68 <UART_SetConfig+0x120>)
 8004d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d68:	08004d9d 	.word	0x08004d9d
 8004d6c:	08004dbd 	.word	0x08004dbd
 8004d70:	08004dbd 	.word	0x08004dbd
 8004d74:	08004dbd 	.word	0x08004dbd
 8004d78:	08004dad 	.word	0x08004dad
 8004d7c:	08004dbd 	.word	0x08004dbd
 8004d80:	08004dbd 	.word	0x08004dbd
 8004d84:	08004dbd 	.word	0x08004dbd
 8004d88:	08004da5 	.word	0x08004da5
 8004d8c:	08004dbd 	.word	0x08004dbd
 8004d90:	08004dbd 	.word	0x08004dbd
 8004d94:	08004dbd 	.word	0x08004dbd
 8004d98:	08004db5 	.word	0x08004db5
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004da2:	e0d8      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004da4:	2302      	movs	r3, #2
 8004da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004daa:	e0d4      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004dac:	2304      	movs	r3, #4
 8004dae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004db2:	e0d0      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004db4:	2308      	movs	r3, #8
 8004db6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dba:	e0cc      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004dbc:	2310      	movs	r3, #16
 8004dbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dc2:	bf00      	nop
 8004dc4:	e0c7      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a5e      	ldr	r2, [pc, #376]	; (8004f44 <UART_SetConfig+0x2fc>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d125      	bne.n	8004e1c <UART_SetConfig+0x1d4>
 8004dd0:	4b5a      	ldr	r3, [pc, #360]	; (8004f3c <UART_SetConfig+0x2f4>)
 8004dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004dda:	2b10      	cmp	r3, #16
 8004ddc:	d011      	beq.n	8004e02 <UART_SetConfig+0x1ba>
 8004dde:	2b10      	cmp	r3, #16
 8004de0:	d802      	bhi.n	8004de8 <UART_SetConfig+0x1a0>
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d005      	beq.n	8004df2 <UART_SetConfig+0x1aa>
 8004de6:	e014      	b.n	8004e12 <UART_SetConfig+0x1ca>
 8004de8:	2b20      	cmp	r3, #32
 8004dea:	d006      	beq.n	8004dfa <UART_SetConfig+0x1b2>
 8004dec:	2b30      	cmp	r3, #48	; 0x30
 8004dee:	d00c      	beq.n	8004e0a <UART_SetConfig+0x1c2>
 8004df0:	e00f      	b.n	8004e12 <UART_SetConfig+0x1ca>
 8004df2:	2300      	movs	r3, #0
 8004df4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004df8:	e0ad      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e00:	e0a9      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004e02:	2304      	movs	r3, #4
 8004e04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e08:	e0a5      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004e0a:	2308      	movs	r3, #8
 8004e0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e10:	e0a1      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004e12:	2310      	movs	r3, #16
 8004e14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e18:	bf00      	nop
 8004e1a:	e09c      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a49      	ldr	r2, [pc, #292]	; (8004f48 <UART_SetConfig+0x300>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d125      	bne.n	8004e72 <UART_SetConfig+0x22a>
 8004e26:	4b45      	ldr	r3, [pc, #276]	; (8004f3c <UART_SetConfig+0x2f4>)
 8004e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e2c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004e30:	2b40      	cmp	r3, #64	; 0x40
 8004e32:	d011      	beq.n	8004e58 <UART_SetConfig+0x210>
 8004e34:	2b40      	cmp	r3, #64	; 0x40
 8004e36:	d802      	bhi.n	8004e3e <UART_SetConfig+0x1f6>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d005      	beq.n	8004e48 <UART_SetConfig+0x200>
 8004e3c:	e014      	b.n	8004e68 <UART_SetConfig+0x220>
 8004e3e:	2b80      	cmp	r3, #128	; 0x80
 8004e40:	d006      	beq.n	8004e50 <UART_SetConfig+0x208>
 8004e42:	2bc0      	cmp	r3, #192	; 0xc0
 8004e44:	d00c      	beq.n	8004e60 <UART_SetConfig+0x218>
 8004e46:	e00f      	b.n	8004e68 <UART_SetConfig+0x220>
 8004e48:	2300      	movs	r3, #0
 8004e4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e4e:	e082      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004e50:	2302      	movs	r3, #2
 8004e52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e56:	e07e      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004e58:	2304      	movs	r3, #4
 8004e5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e5e:	e07a      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004e60:	2308      	movs	r3, #8
 8004e62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e66:	e076      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004e68:	2310      	movs	r3, #16
 8004e6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e6e:	bf00      	nop
 8004e70:	e071      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a35      	ldr	r2, [pc, #212]	; (8004f4c <UART_SetConfig+0x304>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d129      	bne.n	8004ed0 <UART_SetConfig+0x288>
 8004e7c:	4b2f      	ldr	r3, [pc, #188]	; (8004f3c <UART_SetConfig+0x2f4>)
 8004e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e8a:	d014      	beq.n	8004eb6 <UART_SetConfig+0x26e>
 8004e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e90:	d802      	bhi.n	8004e98 <UART_SetConfig+0x250>
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d007      	beq.n	8004ea6 <UART_SetConfig+0x25e>
 8004e96:	e016      	b.n	8004ec6 <UART_SetConfig+0x27e>
 8004e98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e9c:	d007      	beq.n	8004eae <UART_SetConfig+0x266>
 8004e9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ea2:	d00c      	beq.n	8004ebe <UART_SetConfig+0x276>
 8004ea4:	e00f      	b.n	8004ec6 <UART_SetConfig+0x27e>
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eac:	e053      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004eae:	2302      	movs	r3, #2
 8004eb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eb4:	e04f      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004eb6:	2304      	movs	r3, #4
 8004eb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ebc:	e04b      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004ebe:	2308      	movs	r3, #8
 8004ec0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ec4:	e047      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004ec6:	2310      	movs	r3, #16
 8004ec8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ecc:	bf00      	nop
 8004ece:	e042      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a17      	ldr	r2, [pc, #92]	; (8004f34 <UART_SetConfig+0x2ec>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d13a      	bne.n	8004f50 <UART_SetConfig+0x308>
 8004eda:	4b18      	ldr	r3, [pc, #96]	; (8004f3c <UART_SetConfig+0x2f4>)
 8004edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ee0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ee4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ee8:	d014      	beq.n	8004f14 <UART_SetConfig+0x2cc>
 8004eea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eee:	d802      	bhi.n	8004ef6 <UART_SetConfig+0x2ae>
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d007      	beq.n	8004f04 <UART_SetConfig+0x2bc>
 8004ef4:	e016      	b.n	8004f24 <UART_SetConfig+0x2dc>
 8004ef6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004efa:	d007      	beq.n	8004f0c <UART_SetConfig+0x2c4>
 8004efc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f00:	d00c      	beq.n	8004f1c <UART_SetConfig+0x2d4>
 8004f02:	e00f      	b.n	8004f24 <UART_SetConfig+0x2dc>
 8004f04:	2300      	movs	r3, #0
 8004f06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f0a:	e024      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f12:	e020      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004f14:	2304      	movs	r3, #4
 8004f16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f1a:	e01c      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004f1c:	2308      	movs	r3, #8
 8004f1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f22:	e018      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004f24:	2310      	movs	r3, #16
 8004f26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f2a:	bf00      	nop
 8004f2c:	e013      	b.n	8004f56 <UART_SetConfig+0x30e>
 8004f2e:	bf00      	nop
 8004f30:	cfff69f3 	.word	0xcfff69f3
 8004f34:	40008000 	.word	0x40008000
 8004f38:	40013800 	.word	0x40013800
 8004f3c:	40021000 	.word	0x40021000
 8004f40:	40004400 	.word	0x40004400
 8004f44:	40004800 	.word	0x40004800
 8004f48:	40004c00 	.word	0x40004c00
 8004f4c:	40005000 	.word	0x40005000
 8004f50:	2310      	movs	r3, #16
 8004f52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a86      	ldr	r2, [pc, #536]	; (8005174 <UART_SetConfig+0x52c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	f040 8422 	bne.w	80057a6 <UART_SetConfig+0xb5e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	f200 8173 	bhi.w	8005252 <UART_SetConfig+0x60a>
 8004f6c:	a201      	add	r2, pc, #4	; (adr r2, 8004f74 <UART_SetConfig+0x32c>)
 8004f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f72:	bf00      	nop
 8004f74:	08004f99 	.word	0x08004f99
 8004f78:	08005253 	.word	0x08005253
 8004f7c:	0800503b 	.word	0x0800503b
 8004f80:	08005253 	.word	0x08005253
 8004f84:	080050d3 	.word	0x080050d3
 8004f88:	08005253 	.word	0x08005253
 8004f8c:	08005253 	.word	0x08005253
 8004f90:	08005253 	.word	0x08005253
 8004f94:	080051a5 	.word	0x080051a5
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004f98:	f7fe ffc2 	bl	8003f20 <HAL_RCC_GetPCLK1Freq>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d044      	beq.n	8005030 <UART_SetConfig+0x3e8>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d03e      	beq.n	800502c <UART_SetConfig+0x3e4>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d038      	beq.n	8005028 <UART_SetConfig+0x3e0>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fba:	2b03      	cmp	r3, #3
 8004fbc:	d032      	beq.n	8005024 <UART_SetConfig+0x3dc>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	d02c      	beq.n	8005020 <UART_SetConfig+0x3d8>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fca:	2b05      	cmp	r3, #5
 8004fcc:	d026      	beq.n	800501c <UART_SetConfig+0x3d4>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd2:	2b06      	cmp	r3, #6
 8004fd4:	d020      	beq.n	8005018 <UART_SetConfig+0x3d0>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fda:	2b07      	cmp	r3, #7
 8004fdc:	d01a      	beq.n	8005014 <UART_SetConfig+0x3cc>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe2:	2b08      	cmp	r3, #8
 8004fe4:	d014      	beq.n	8005010 <UART_SetConfig+0x3c8>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fea:	2b09      	cmp	r3, #9
 8004fec:	d00e      	beq.n	800500c <UART_SetConfig+0x3c4>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff2:	2b0a      	cmp	r3, #10
 8004ff4:	d008      	beq.n	8005008 <UART_SetConfig+0x3c0>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffa:	2b0b      	cmp	r3, #11
 8004ffc:	d102      	bne.n	8005004 <UART_SetConfig+0x3bc>
 8004ffe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005002:	e016      	b.n	8005032 <UART_SetConfig+0x3ea>
 8005004:	2301      	movs	r3, #1
 8005006:	e014      	b.n	8005032 <UART_SetConfig+0x3ea>
 8005008:	2380      	movs	r3, #128	; 0x80
 800500a:	e012      	b.n	8005032 <UART_SetConfig+0x3ea>
 800500c:	2340      	movs	r3, #64	; 0x40
 800500e:	e010      	b.n	8005032 <UART_SetConfig+0x3ea>
 8005010:	2320      	movs	r3, #32
 8005012:	e00e      	b.n	8005032 <UART_SetConfig+0x3ea>
 8005014:	2310      	movs	r3, #16
 8005016:	e00c      	b.n	8005032 <UART_SetConfig+0x3ea>
 8005018:	230c      	movs	r3, #12
 800501a:	e00a      	b.n	8005032 <UART_SetConfig+0x3ea>
 800501c:	230a      	movs	r3, #10
 800501e:	e008      	b.n	8005032 <UART_SetConfig+0x3ea>
 8005020:	2308      	movs	r3, #8
 8005022:	e006      	b.n	8005032 <UART_SetConfig+0x3ea>
 8005024:	2306      	movs	r3, #6
 8005026:	e004      	b.n	8005032 <UART_SetConfig+0x3ea>
 8005028:	2304      	movs	r3, #4
 800502a:	e002      	b.n	8005032 <UART_SetConfig+0x3ea>
 800502c:	2302      	movs	r3, #2
 800502e:	e000      	b.n	8005032 <UART_SetConfig+0x3ea>
 8005030:	2301      	movs	r3, #1
 8005032:	fbb2 f3f3 	udiv	r3, r2, r3
 8005036:	617b      	str	r3, [r7, #20]
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
#endif /* USART_PRESC_PRESCALER */
        break;
 8005038:	e10e      	b.n	8005258 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503e:	2b00      	cmp	r3, #0
 8005040:	d044      	beq.n	80050cc <UART_SetConfig+0x484>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005046:	2b01      	cmp	r3, #1
 8005048:	d03e      	beq.n	80050c8 <UART_SetConfig+0x480>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504e:	2b02      	cmp	r3, #2
 8005050:	d038      	beq.n	80050c4 <UART_SetConfig+0x47c>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005056:	2b03      	cmp	r3, #3
 8005058:	d032      	beq.n	80050c0 <UART_SetConfig+0x478>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505e:	2b04      	cmp	r3, #4
 8005060:	d02c      	beq.n	80050bc <UART_SetConfig+0x474>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	2b05      	cmp	r3, #5
 8005068:	d026      	beq.n	80050b8 <UART_SetConfig+0x470>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506e:	2b06      	cmp	r3, #6
 8005070:	d020      	beq.n	80050b4 <UART_SetConfig+0x46c>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005076:	2b07      	cmp	r3, #7
 8005078:	d01a      	beq.n	80050b0 <UART_SetConfig+0x468>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507e:	2b08      	cmp	r3, #8
 8005080:	d014      	beq.n	80050ac <UART_SetConfig+0x464>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005086:	2b09      	cmp	r3, #9
 8005088:	d00e      	beq.n	80050a8 <UART_SetConfig+0x460>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508e:	2b0a      	cmp	r3, #10
 8005090:	d008      	beq.n	80050a4 <UART_SetConfig+0x45c>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005096:	2b0b      	cmp	r3, #11
 8005098:	d102      	bne.n	80050a0 <UART_SetConfig+0x458>
 800509a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800509e:	e016      	b.n	80050ce <UART_SetConfig+0x486>
 80050a0:	4b35      	ldr	r3, [pc, #212]	; (8005178 <UART_SetConfig+0x530>)
 80050a2:	e014      	b.n	80050ce <UART_SetConfig+0x486>
 80050a4:	4b35      	ldr	r3, [pc, #212]	; (800517c <UART_SetConfig+0x534>)
 80050a6:	e012      	b.n	80050ce <UART_SetConfig+0x486>
 80050a8:	4b35      	ldr	r3, [pc, #212]	; (8005180 <UART_SetConfig+0x538>)
 80050aa:	e010      	b.n	80050ce <UART_SetConfig+0x486>
 80050ac:	4b35      	ldr	r3, [pc, #212]	; (8005184 <UART_SetConfig+0x53c>)
 80050ae:	e00e      	b.n	80050ce <UART_SetConfig+0x486>
 80050b0:	4b35      	ldr	r3, [pc, #212]	; (8005188 <UART_SetConfig+0x540>)
 80050b2:	e00c      	b.n	80050ce <UART_SetConfig+0x486>
 80050b4:	4b35      	ldr	r3, [pc, #212]	; (800518c <UART_SetConfig+0x544>)
 80050b6:	e00a      	b.n	80050ce <UART_SetConfig+0x486>
 80050b8:	4b35      	ldr	r3, [pc, #212]	; (8005190 <UART_SetConfig+0x548>)
 80050ba:	e008      	b.n	80050ce <UART_SetConfig+0x486>
 80050bc:	4b35      	ldr	r3, [pc, #212]	; (8005194 <UART_SetConfig+0x54c>)
 80050be:	e006      	b.n	80050ce <UART_SetConfig+0x486>
 80050c0:	4b35      	ldr	r3, [pc, #212]	; (8005198 <UART_SetConfig+0x550>)
 80050c2:	e004      	b.n	80050ce <UART_SetConfig+0x486>
 80050c4:	4b35      	ldr	r3, [pc, #212]	; (800519c <UART_SetConfig+0x554>)
 80050c6:	e002      	b.n	80050ce <UART_SetConfig+0x486>
 80050c8:	4b35      	ldr	r3, [pc, #212]	; (80051a0 <UART_SetConfig+0x558>)
 80050ca:	e000      	b.n	80050ce <UART_SetConfig+0x486>
 80050cc:	4b2a      	ldr	r3, [pc, #168]	; (8005178 <UART_SetConfig+0x530>)
 80050ce:	617b      	str	r3, [r7, #20]
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
#endif /* USART_PRESC_PRESCALER */
        break;
 80050d0:	e0c2      	b.n	8005258 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80050d2:	f7fe fe8f 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 80050d6:	4602      	mov	r2, r0
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d044      	beq.n	800516a <UART_SetConfig+0x522>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d03e      	beq.n	8005166 <UART_SetConfig+0x51e>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d038      	beq.n	8005162 <UART_SetConfig+0x51a>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f4:	2b03      	cmp	r3, #3
 80050f6:	d032      	beq.n	800515e <UART_SetConfig+0x516>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fc:	2b04      	cmp	r3, #4
 80050fe:	d02c      	beq.n	800515a <UART_SetConfig+0x512>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005104:	2b05      	cmp	r3, #5
 8005106:	d026      	beq.n	8005156 <UART_SetConfig+0x50e>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	2b06      	cmp	r3, #6
 800510e:	d020      	beq.n	8005152 <UART_SetConfig+0x50a>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005114:	2b07      	cmp	r3, #7
 8005116:	d01a      	beq.n	800514e <UART_SetConfig+0x506>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511c:	2b08      	cmp	r3, #8
 800511e:	d014      	beq.n	800514a <UART_SetConfig+0x502>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005124:	2b09      	cmp	r3, #9
 8005126:	d00e      	beq.n	8005146 <UART_SetConfig+0x4fe>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512c:	2b0a      	cmp	r3, #10
 800512e:	d008      	beq.n	8005142 <UART_SetConfig+0x4fa>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005134:	2b0b      	cmp	r3, #11
 8005136:	d102      	bne.n	800513e <UART_SetConfig+0x4f6>
 8005138:	f44f 7380 	mov.w	r3, #256	; 0x100
 800513c:	e016      	b.n	800516c <UART_SetConfig+0x524>
 800513e:	2301      	movs	r3, #1
 8005140:	e014      	b.n	800516c <UART_SetConfig+0x524>
 8005142:	2380      	movs	r3, #128	; 0x80
 8005144:	e012      	b.n	800516c <UART_SetConfig+0x524>
 8005146:	2340      	movs	r3, #64	; 0x40
 8005148:	e010      	b.n	800516c <UART_SetConfig+0x524>
 800514a:	2320      	movs	r3, #32
 800514c:	e00e      	b.n	800516c <UART_SetConfig+0x524>
 800514e:	2310      	movs	r3, #16
 8005150:	e00c      	b.n	800516c <UART_SetConfig+0x524>
 8005152:	230c      	movs	r3, #12
 8005154:	e00a      	b.n	800516c <UART_SetConfig+0x524>
 8005156:	230a      	movs	r3, #10
 8005158:	e008      	b.n	800516c <UART_SetConfig+0x524>
 800515a:	2308      	movs	r3, #8
 800515c:	e006      	b.n	800516c <UART_SetConfig+0x524>
 800515e:	2306      	movs	r3, #6
 8005160:	e004      	b.n	800516c <UART_SetConfig+0x524>
 8005162:	2304      	movs	r3, #4
 8005164:	e002      	b.n	800516c <UART_SetConfig+0x524>
 8005166:	2302      	movs	r3, #2
 8005168:	e000      	b.n	800516c <UART_SetConfig+0x524>
 800516a:	2301      	movs	r3, #1
 800516c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005170:	617b      	str	r3, [r7, #20]
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
#endif /* USART_PRESC_PRESCALER */
        break;
 8005172:	e071      	b.n	8005258 <UART_SetConfig+0x610>
 8005174:	40008000 	.word	0x40008000
 8005178:	00f42400 	.word	0x00f42400
 800517c:	0001e848 	.word	0x0001e848
 8005180:	0003d090 	.word	0x0003d090
 8005184:	0007a120 	.word	0x0007a120
 8005188:	000f4240 	.word	0x000f4240
 800518c:	00145855 	.word	0x00145855
 8005190:	00186a00 	.word	0x00186a00
 8005194:	001e8480 	.word	0x001e8480
 8005198:	0028b0aa 	.word	0x0028b0aa
 800519c:	003d0900 	.word	0x003d0900
 80051a0:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d04e      	beq.n	800524a <UART_SetConfig+0x602>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d047      	beq.n	8005244 <UART_SetConfig+0x5fc>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d040      	beq.n	800523e <UART_SetConfig+0x5f6>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c0:	2b03      	cmp	r3, #3
 80051c2:	d039      	beq.n	8005238 <UART_SetConfig+0x5f0>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c8:	2b04      	cmp	r3, #4
 80051ca:	d032      	beq.n	8005232 <UART_SetConfig+0x5ea>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d0:	2b05      	cmp	r3, #5
 80051d2:	d02b      	beq.n	800522c <UART_SetConfig+0x5e4>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d8:	2b06      	cmp	r3, #6
 80051da:	d024      	beq.n	8005226 <UART_SetConfig+0x5de>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e0:	2b07      	cmp	r3, #7
 80051e2:	d01d      	beq.n	8005220 <UART_SetConfig+0x5d8>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e8:	2b08      	cmp	r3, #8
 80051ea:	d016      	beq.n	800521a <UART_SetConfig+0x5d2>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f0:	2b09      	cmp	r3, #9
 80051f2:	d00f      	beq.n	8005214 <UART_SetConfig+0x5cc>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	2b0a      	cmp	r3, #10
 80051fa:	d008      	beq.n	800520e <UART_SetConfig+0x5c6>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005200:	2b0b      	cmp	r3, #11
 8005202:	d101      	bne.n	8005208 <UART_SetConfig+0x5c0>
 8005204:	2380      	movs	r3, #128	; 0x80
 8005206:	e022      	b.n	800524e <UART_SetConfig+0x606>
 8005208:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800520c:	e01f      	b.n	800524e <UART_SetConfig+0x606>
 800520e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005212:	e01c      	b.n	800524e <UART_SetConfig+0x606>
 8005214:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005218:	e019      	b.n	800524e <UART_SetConfig+0x606>
 800521a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800521e:	e016      	b.n	800524e <UART_SetConfig+0x606>
 8005220:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005224:	e013      	b.n	800524e <UART_SetConfig+0x606>
 8005226:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800522a:	e010      	b.n	800524e <UART_SetConfig+0x606>
 800522c:	f640 43cc 	movw	r3, #3276	; 0xccc
 8005230:	e00d      	b.n	800524e <UART_SetConfig+0x606>
 8005232:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005236:	e00a      	b.n	800524e <UART_SetConfig+0x606>
 8005238:	f241 5355 	movw	r3, #5461	; 0x1555
 800523c:	e007      	b.n	800524e <UART_SetConfig+0x606>
 800523e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005242:	e004      	b.n	800524e <UART_SetConfig+0x606>
 8005244:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005248:	e001      	b.n	800524e <UART_SetConfig+0x606>
 800524a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800524e:	617b      	str	r3, [r7, #20]
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
#endif /* USART_PRESC_PRESCALER */
        break;
 8005250:	e002      	b.n	8005258 <UART_SetConfig+0x610>
      default:
        ret = HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	76fb      	strb	r3, [r7, #27]
        break;
 8005256:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	2b00      	cmp	r3, #0
 800525c:	f000 86b7 	beq.w	8005fce <UART_SetConfig+0x1386>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685a      	ldr	r2, [r3, #4]
 8005264:	4613      	mov	r3, r2
 8005266:	005b      	lsls	r3, r3, #1
 8005268:	4413      	add	r3, r2
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	429a      	cmp	r2, r3
 800526e:	d305      	bcc.n	800527c <UART_SetConfig+0x634>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	429a      	cmp	r2, r3
 800527a:	d903      	bls.n	8005284 <UART_SetConfig+0x63c>
      {
        ret = HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	76fb      	strb	r3, [r7, #27]
 8005280:	f000 bea5 	b.w	8005fce <UART_SetConfig+0x1386>
      }
      else
      {
        switch (clocksource)
 8005284:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005288:	2b08      	cmp	r3, #8
 800528a:	f200 8277 	bhi.w	800577c <UART_SetConfig+0xb34>
 800528e:	a201      	add	r2, pc, #4	; (adr r2, 8005294 <UART_SetConfig+0x64c>)
 8005290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005294:	080052b9 	.word	0x080052b9
 8005298:	0800577d 	.word	0x0800577d
 800529c:	080053f7 	.word	0x080053f7
 80052a0:	0800577d 	.word	0x0800577d
 80052a4:	080054ed 	.word	0x080054ed
 80052a8:	0800577d 	.word	0x0800577d
 80052ac:	0800577d 	.word	0x0800577d
 80052b0:	0800577d 	.word	0x0800577d
 80052b4:	0800562b 	.word	0x0800562b
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80052b8:	f7fe fe32 	bl	8003f20 <HAL_RCC_GetPCLK1Freq>
 80052bc:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	4618      	mov	r0, r3
 80052c2:	f04f 0100 	mov.w	r1, #0
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d067      	beq.n	800539e <UART_SetConfig+0x756>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d05e      	beq.n	8005394 <UART_SetConfig+0x74c>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d055      	beq.n	800538a <UART_SetConfig+0x742>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e2:	2b03      	cmp	r3, #3
 80052e4:	d04c      	beq.n	8005380 <UART_SetConfig+0x738>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	d043      	beq.n	8005376 <UART_SetConfig+0x72e>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f2:	2b05      	cmp	r3, #5
 80052f4:	d03a      	beq.n	800536c <UART_SetConfig+0x724>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fa:	2b06      	cmp	r3, #6
 80052fc:	d031      	beq.n	8005362 <UART_SetConfig+0x71a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005302:	2b07      	cmp	r3, #7
 8005304:	d028      	beq.n	8005358 <UART_SetConfig+0x710>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530a:	2b08      	cmp	r3, #8
 800530c:	d01f      	beq.n	800534e <UART_SetConfig+0x706>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005312:	2b09      	cmp	r3, #9
 8005314:	d016      	beq.n	8005344 <UART_SetConfig+0x6fc>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531a:	2b0a      	cmp	r3, #10
 800531c:	d00d      	beq.n	800533a <UART_SetConfig+0x6f2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005322:	2b0b      	cmp	r3, #11
 8005324:	d104      	bne.n	8005330 <UART_SetConfig+0x6e8>
 8005326:	f44f 7380 	mov.w	r3, #256	; 0x100
 800532a:	f04f 0400 	mov.w	r4, #0
 800532e:	e03a      	b.n	80053a6 <UART_SetConfig+0x75e>
 8005330:	f04f 0301 	mov.w	r3, #1
 8005334:	f04f 0400 	mov.w	r4, #0
 8005338:	e035      	b.n	80053a6 <UART_SetConfig+0x75e>
 800533a:	f04f 0380 	mov.w	r3, #128	; 0x80
 800533e:	f04f 0400 	mov.w	r4, #0
 8005342:	e030      	b.n	80053a6 <UART_SetConfig+0x75e>
 8005344:	f04f 0340 	mov.w	r3, #64	; 0x40
 8005348:	f04f 0400 	mov.w	r4, #0
 800534c:	e02b      	b.n	80053a6 <UART_SetConfig+0x75e>
 800534e:	f04f 0320 	mov.w	r3, #32
 8005352:	f04f 0400 	mov.w	r4, #0
 8005356:	e026      	b.n	80053a6 <UART_SetConfig+0x75e>
 8005358:	f04f 0310 	mov.w	r3, #16
 800535c:	f04f 0400 	mov.w	r4, #0
 8005360:	e021      	b.n	80053a6 <UART_SetConfig+0x75e>
 8005362:	f04f 030c 	mov.w	r3, #12
 8005366:	f04f 0400 	mov.w	r4, #0
 800536a:	e01c      	b.n	80053a6 <UART_SetConfig+0x75e>
 800536c:	f04f 030a 	mov.w	r3, #10
 8005370:	f04f 0400 	mov.w	r4, #0
 8005374:	e017      	b.n	80053a6 <UART_SetConfig+0x75e>
 8005376:	f04f 0308 	mov.w	r3, #8
 800537a:	f04f 0400 	mov.w	r4, #0
 800537e:	e012      	b.n	80053a6 <UART_SetConfig+0x75e>
 8005380:	f04f 0306 	mov.w	r3, #6
 8005384:	f04f 0400 	mov.w	r4, #0
 8005388:	e00d      	b.n	80053a6 <UART_SetConfig+0x75e>
 800538a:	f04f 0304 	mov.w	r3, #4
 800538e:	f04f 0400 	mov.w	r4, #0
 8005392:	e008      	b.n	80053a6 <UART_SetConfig+0x75e>
 8005394:	f04f 0302 	mov.w	r3, #2
 8005398:	f04f 0400 	mov.w	r4, #0
 800539c:	e003      	b.n	80053a6 <UART_SetConfig+0x75e>
 800539e:	f04f 0301 	mov.w	r3, #1
 80053a2:	f04f 0400 	mov.w	r4, #0
 80053a6:	461a      	mov	r2, r3
 80053a8:	4623      	mov	r3, r4
 80053aa:	f7fb fbe5 	bl	8000b78 <__aeabi_uldivmod>
 80053ae:	4603      	mov	r3, r0
 80053b0:	460c      	mov	r4, r1
 80053b2:	4619      	mov	r1, r3
 80053b4:	4622      	mov	r2, r4
 80053b6:	f04f 0300 	mov.w	r3, #0
 80053ba:	f04f 0400 	mov.w	r4, #0
 80053be:	0214      	lsls	r4, r2, #8
 80053c0:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80053c4:	020b      	lsls	r3, r1, #8
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	6852      	ldr	r2, [r2, #4]
 80053ca:	0852      	lsrs	r2, r2, #1
 80053cc:	4611      	mov	r1, r2
 80053ce:	f04f 0200 	mov.w	r2, #0
 80053d2:	eb13 0b01 	adds.w	fp, r3, r1
 80053d6:	eb44 0c02 	adc.w	ip, r4, r2
 80053da:	4658      	mov	r0, fp
 80053dc:	4661      	mov	r1, ip
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f04f 0400 	mov.w	r4, #0
 80053e6:	461a      	mov	r2, r3
 80053e8:	4623      	mov	r3, r4
 80053ea:	f7fb fbc5 	bl	8000b78 <__aeabi_uldivmod>
 80053ee:	4603      	mov	r3, r0
 80053f0:	460c      	mov	r4, r1
 80053f2:	61fb      	str	r3, [r7, #28]
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
            break;
 80053f4:	e1c5      	b.n	8005782 <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d05b      	beq.n	80054b6 <UART_SetConfig+0x86e>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005402:	2b01      	cmp	r3, #1
 8005404:	d053      	beq.n	80054ae <UART_SetConfig+0x866>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800540a:	2b02      	cmp	r3, #2
 800540c:	d04b      	beq.n	80054a6 <UART_SetConfig+0x85e>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005412:	2b03      	cmp	r3, #3
 8005414:	d043      	beq.n	800549e <UART_SetConfig+0x856>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541a:	2b04      	cmp	r3, #4
 800541c:	d03b      	beq.n	8005496 <UART_SetConfig+0x84e>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005422:	2b05      	cmp	r3, #5
 8005424:	d033      	beq.n	800548e <UART_SetConfig+0x846>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542a:	2b06      	cmp	r3, #6
 800542c:	d02b      	beq.n	8005486 <UART_SetConfig+0x83e>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005432:	2b07      	cmp	r3, #7
 8005434:	d023      	beq.n	800547e <UART_SetConfig+0x836>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543a:	2b08      	cmp	r3, #8
 800543c:	d01b      	beq.n	8005476 <UART_SetConfig+0x82e>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005442:	2b09      	cmp	r3, #9
 8005444:	d013      	beq.n	800546e <UART_SetConfig+0x826>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544a:	2b0a      	cmp	r3, #10
 800544c:	d00b      	beq.n	8005466 <UART_SetConfig+0x81e>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005452:	2b0b      	cmp	r3, #11
 8005454:	d103      	bne.n	800545e <UART_SetConfig+0x816>
 8005456:	4bae      	ldr	r3, [pc, #696]	; (8005710 <UART_SetConfig+0xac8>)
 8005458:	f04f 0400 	mov.w	r4, #0
 800545c:	e02e      	b.n	80054bc <UART_SetConfig+0x874>
 800545e:	4bad      	ldr	r3, [pc, #692]	; (8005714 <UART_SetConfig+0xacc>)
 8005460:	f04f 0400 	mov.w	r4, #0
 8005464:	e02a      	b.n	80054bc <UART_SetConfig+0x874>
 8005466:	4bac      	ldr	r3, [pc, #688]	; (8005718 <UART_SetConfig+0xad0>)
 8005468:	f04f 0400 	mov.w	r4, #0
 800546c:	e026      	b.n	80054bc <UART_SetConfig+0x874>
 800546e:	4bab      	ldr	r3, [pc, #684]	; (800571c <UART_SetConfig+0xad4>)
 8005470:	f04f 0400 	mov.w	r4, #0
 8005474:	e022      	b.n	80054bc <UART_SetConfig+0x874>
 8005476:	4baa      	ldr	r3, [pc, #680]	; (8005720 <UART_SetConfig+0xad8>)
 8005478:	f04f 0400 	mov.w	r4, #0
 800547c:	e01e      	b.n	80054bc <UART_SetConfig+0x874>
 800547e:	4ba9      	ldr	r3, [pc, #676]	; (8005724 <UART_SetConfig+0xadc>)
 8005480:	f04f 0400 	mov.w	r4, #0
 8005484:	e01a      	b.n	80054bc <UART_SetConfig+0x874>
 8005486:	a49e      	add	r4, pc, #632	; (adr r4, 8005700 <UART_SetConfig+0xab8>)
 8005488:	e9d4 3400 	ldrd	r3, r4, [r4]
 800548c:	e016      	b.n	80054bc <UART_SetConfig+0x874>
 800548e:	4ba6      	ldr	r3, [pc, #664]	; (8005728 <UART_SetConfig+0xae0>)
 8005490:	f04f 0400 	mov.w	r4, #0
 8005494:	e012      	b.n	80054bc <UART_SetConfig+0x874>
 8005496:	4ba5      	ldr	r3, [pc, #660]	; (800572c <UART_SetConfig+0xae4>)
 8005498:	f04f 0400 	mov.w	r4, #0
 800549c:	e00e      	b.n	80054bc <UART_SetConfig+0x874>
 800549e:	a49a      	add	r4, pc, #616	; (adr r4, 8005708 <UART_SetConfig+0xac0>)
 80054a0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80054a4:	e00a      	b.n	80054bc <UART_SetConfig+0x874>
 80054a6:	4ba2      	ldr	r3, [pc, #648]	; (8005730 <UART_SetConfig+0xae8>)
 80054a8:	f04f 0400 	mov.w	r4, #0
 80054ac:	e006      	b.n	80054bc <UART_SetConfig+0x874>
 80054ae:	4ba1      	ldr	r3, [pc, #644]	; (8005734 <UART_SetConfig+0xaec>)
 80054b0:	f04f 0400 	mov.w	r4, #0
 80054b4:	e002      	b.n	80054bc <UART_SetConfig+0x874>
 80054b6:	4b97      	ldr	r3, [pc, #604]	; (8005714 <UART_SetConfig+0xacc>)
 80054b8:	f04f 0400 	mov.w	r4, #0
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6852      	ldr	r2, [r2, #4]
 80054c0:	0852      	lsrs	r2, r2, #1
 80054c2:	4611      	mov	r1, r2
 80054c4:	f04f 0200 	mov.w	r2, #0
 80054c8:	eb13 0b01 	adds.w	fp, r3, r1
 80054cc:	eb44 0c02 	adc.w	ip, r4, r2
 80054d0:	4658      	mov	r0, fp
 80054d2:	4661      	mov	r1, ip
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f04f 0400 	mov.w	r4, #0
 80054dc:	461a      	mov	r2, r3
 80054de:	4623      	mov	r3, r4
 80054e0:	f7fb fb4a 	bl	8000b78 <__aeabi_uldivmod>
 80054e4:	4603      	mov	r3, r0
 80054e6:	460c      	mov	r4, r1
 80054e8:	61fb      	str	r3, [r7, #28]
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
            break;
 80054ea:	e14a      	b.n	8005782 <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 80054ec:	f7fe fc82 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 80054f0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	4618      	mov	r0, r3
 80054f6:	f04f 0100 	mov.w	r1, #0
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d067      	beq.n	80055d2 <UART_SetConfig+0x98a>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005506:	2b01      	cmp	r3, #1
 8005508:	d05e      	beq.n	80055c8 <UART_SetConfig+0x980>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800550e:	2b02      	cmp	r3, #2
 8005510:	d055      	beq.n	80055be <UART_SetConfig+0x976>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005516:	2b03      	cmp	r3, #3
 8005518:	d04c      	beq.n	80055b4 <UART_SetConfig+0x96c>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551e:	2b04      	cmp	r3, #4
 8005520:	d043      	beq.n	80055aa <UART_SetConfig+0x962>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	2b05      	cmp	r3, #5
 8005528:	d03a      	beq.n	80055a0 <UART_SetConfig+0x958>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552e:	2b06      	cmp	r3, #6
 8005530:	d031      	beq.n	8005596 <UART_SetConfig+0x94e>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005536:	2b07      	cmp	r3, #7
 8005538:	d028      	beq.n	800558c <UART_SetConfig+0x944>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553e:	2b08      	cmp	r3, #8
 8005540:	d01f      	beq.n	8005582 <UART_SetConfig+0x93a>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005546:	2b09      	cmp	r3, #9
 8005548:	d016      	beq.n	8005578 <UART_SetConfig+0x930>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554e:	2b0a      	cmp	r3, #10
 8005550:	d00d      	beq.n	800556e <UART_SetConfig+0x926>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005556:	2b0b      	cmp	r3, #11
 8005558:	d104      	bne.n	8005564 <UART_SetConfig+0x91c>
 800555a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800555e:	f04f 0400 	mov.w	r4, #0
 8005562:	e03a      	b.n	80055da <UART_SetConfig+0x992>
 8005564:	f04f 0301 	mov.w	r3, #1
 8005568:	f04f 0400 	mov.w	r4, #0
 800556c:	e035      	b.n	80055da <UART_SetConfig+0x992>
 800556e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005572:	f04f 0400 	mov.w	r4, #0
 8005576:	e030      	b.n	80055da <UART_SetConfig+0x992>
 8005578:	f04f 0340 	mov.w	r3, #64	; 0x40
 800557c:	f04f 0400 	mov.w	r4, #0
 8005580:	e02b      	b.n	80055da <UART_SetConfig+0x992>
 8005582:	f04f 0320 	mov.w	r3, #32
 8005586:	f04f 0400 	mov.w	r4, #0
 800558a:	e026      	b.n	80055da <UART_SetConfig+0x992>
 800558c:	f04f 0310 	mov.w	r3, #16
 8005590:	f04f 0400 	mov.w	r4, #0
 8005594:	e021      	b.n	80055da <UART_SetConfig+0x992>
 8005596:	f04f 030c 	mov.w	r3, #12
 800559a:	f04f 0400 	mov.w	r4, #0
 800559e:	e01c      	b.n	80055da <UART_SetConfig+0x992>
 80055a0:	f04f 030a 	mov.w	r3, #10
 80055a4:	f04f 0400 	mov.w	r4, #0
 80055a8:	e017      	b.n	80055da <UART_SetConfig+0x992>
 80055aa:	f04f 0308 	mov.w	r3, #8
 80055ae:	f04f 0400 	mov.w	r4, #0
 80055b2:	e012      	b.n	80055da <UART_SetConfig+0x992>
 80055b4:	f04f 0306 	mov.w	r3, #6
 80055b8:	f04f 0400 	mov.w	r4, #0
 80055bc:	e00d      	b.n	80055da <UART_SetConfig+0x992>
 80055be:	f04f 0304 	mov.w	r3, #4
 80055c2:	f04f 0400 	mov.w	r4, #0
 80055c6:	e008      	b.n	80055da <UART_SetConfig+0x992>
 80055c8:	f04f 0302 	mov.w	r3, #2
 80055cc:	f04f 0400 	mov.w	r4, #0
 80055d0:	e003      	b.n	80055da <UART_SetConfig+0x992>
 80055d2:	f04f 0301 	mov.w	r3, #1
 80055d6:	f04f 0400 	mov.w	r4, #0
 80055da:	461a      	mov	r2, r3
 80055dc:	4623      	mov	r3, r4
 80055de:	f7fb facb 	bl	8000b78 <__aeabi_uldivmod>
 80055e2:	4603      	mov	r3, r0
 80055e4:	460c      	mov	r4, r1
 80055e6:	4619      	mov	r1, r3
 80055e8:	4622      	mov	r2, r4
 80055ea:	f04f 0300 	mov.w	r3, #0
 80055ee:	f04f 0400 	mov.w	r4, #0
 80055f2:	0214      	lsls	r4, r2, #8
 80055f4:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80055f8:	020b      	lsls	r3, r1, #8
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	6852      	ldr	r2, [r2, #4]
 80055fe:	0852      	lsrs	r2, r2, #1
 8005600:	4611      	mov	r1, r2
 8005602:	f04f 0200 	mov.w	r2, #0
 8005606:	eb13 0b01 	adds.w	fp, r3, r1
 800560a:	eb44 0c02 	adc.w	ip, r4, r2
 800560e:	4658      	mov	r0, fp
 8005610:	4661      	mov	r1, ip
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f04f 0400 	mov.w	r4, #0
 800561a:	461a      	mov	r2, r3
 800561c:	4623      	mov	r3, r4
 800561e:	f7fb faab 	bl	8000b78 <__aeabi_uldivmod>
 8005622:	4603      	mov	r3, r0
 8005624:	460c      	mov	r4, r1
 8005626:	61fb      	str	r3, [r7, #28]
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
            break;
 8005628:	e0ab      	b.n	8005782 <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562e:	2b00      	cmp	r3, #0
 8005630:	f000 8088 	beq.w	8005744 <UART_SetConfig+0xafc>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005638:	2b01      	cmp	r3, #1
 800563a:	d05b      	beq.n	80056f4 <UART_SetConfig+0xaac>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005640:	2b02      	cmp	r3, #2
 8005642:	d052      	beq.n	80056ea <UART_SetConfig+0xaa2>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005648:	2b03      	cmp	r3, #3
 800564a:	d04a      	beq.n	80056e2 <UART_SetConfig+0xa9a>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005650:	2b04      	cmp	r3, #4
 8005652:	d041      	beq.n	80056d8 <UART_SetConfig+0xa90>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005658:	2b05      	cmp	r3, #5
 800565a:	d039      	beq.n	80056d0 <UART_SetConfig+0xa88>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005660:	2b06      	cmp	r3, #6
 8005662:	d031      	beq.n	80056c8 <UART_SetConfig+0xa80>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005668:	2b07      	cmp	r3, #7
 800566a:	d028      	beq.n	80056be <UART_SetConfig+0xa76>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005670:	2b08      	cmp	r3, #8
 8005672:	d01f      	beq.n	80056b4 <UART_SetConfig+0xa6c>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005678:	2b09      	cmp	r3, #9
 800567a:	d016      	beq.n	80056aa <UART_SetConfig+0xa62>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005680:	2b0a      	cmp	r3, #10
 8005682:	d00d      	beq.n	80056a0 <UART_SetConfig+0xa58>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005688:	2b0b      	cmp	r3, #11
 800568a:	d104      	bne.n	8005696 <UART_SetConfig+0xa4e>
 800568c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005690:	f04f 0400 	mov.w	r4, #0
 8005694:	e05a      	b.n	800574c <UART_SetConfig+0xb04>
 8005696:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800569a:	f04f 0400 	mov.w	r4, #0
 800569e:	e055      	b.n	800574c <UART_SetConfig+0xb04>
 80056a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80056a4:	f04f 0400 	mov.w	r4, #0
 80056a8:	e050      	b.n	800574c <UART_SetConfig+0xb04>
 80056aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056ae:	f04f 0400 	mov.w	r4, #0
 80056b2:	e04b      	b.n	800574c <UART_SetConfig+0xb04>
 80056b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80056b8:	f04f 0400 	mov.w	r4, #0
 80056bc:	e046      	b.n	800574c <UART_SetConfig+0xb04>
 80056be:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80056c2:	f04f 0400 	mov.w	r4, #0
 80056c6:	e041      	b.n	800574c <UART_SetConfig+0xb04>
 80056c8:	4b1b      	ldr	r3, [pc, #108]	; (8005738 <UART_SetConfig+0xaf0>)
 80056ca:	f04f 0400 	mov.w	r4, #0
 80056ce:	e03d      	b.n	800574c <UART_SetConfig+0xb04>
 80056d0:	4b1a      	ldr	r3, [pc, #104]	; (800573c <UART_SetConfig+0xaf4>)
 80056d2:	f04f 0400 	mov.w	r4, #0
 80056d6:	e039      	b.n	800574c <UART_SetConfig+0xb04>
 80056d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80056dc:	f04f 0400 	mov.w	r4, #0
 80056e0:	e034      	b.n	800574c <UART_SetConfig+0xb04>
 80056e2:	4b17      	ldr	r3, [pc, #92]	; (8005740 <UART_SetConfig+0xaf8>)
 80056e4:	f04f 0400 	mov.w	r4, #0
 80056e8:	e030      	b.n	800574c <UART_SetConfig+0xb04>
 80056ea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80056ee:	f04f 0400 	mov.w	r4, #0
 80056f2:	e02b      	b.n	800574c <UART_SetConfig+0xb04>
 80056f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80056f8:	f04f 0400 	mov.w	r4, #0
 80056fc:	e026      	b.n	800574c <UART_SetConfig+0xb04>
 80056fe:	bf00      	nop
 8005700:	14585500 	.word	0x14585500
 8005704:	00000000 	.word	0x00000000
 8005708:	28b0aa00 	.word	0x28b0aa00
 800570c:	00000000 	.word	0x00000000
 8005710:	00f42400 	.word	0x00f42400
 8005714:	f4240000 	.word	0xf4240000
 8005718:	01e84800 	.word	0x01e84800
 800571c:	03d09000 	.word	0x03d09000
 8005720:	07a12000 	.word	0x07a12000
 8005724:	0f424000 	.word	0x0f424000
 8005728:	186a0000 	.word	0x186a0000
 800572c:	1e848000 	.word	0x1e848000
 8005730:	3d090000 	.word	0x3d090000
 8005734:	7a120000 	.word	0x7a120000
 8005738:	000aaa00 	.word	0x000aaa00
 800573c:	000ccc00 	.word	0x000ccc00
 8005740:	00155500 	.word	0x00155500
 8005744:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005748:	f04f 0400 	mov.w	r4, #0
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	6852      	ldr	r2, [r2, #4]
 8005750:	0852      	lsrs	r2, r2, #1
 8005752:	4611      	mov	r1, r2
 8005754:	f04f 0200 	mov.w	r2, #0
 8005758:	eb13 0b01 	adds.w	fp, r3, r1
 800575c:	eb44 0c02 	adc.w	ip, r4, r2
 8005760:	4658      	mov	r0, fp
 8005762:	4661      	mov	r1, ip
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	f04f 0400 	mov.w	r4, #0
 800576c:	461a      	mov	r2, r3
 800576e:	4623      	mov	r3, r4
 8005770:	f7fb fa02 	bl	8000b78 <__aeabi_uldivmod>
 8005774:	4603      	mov	r3, r0
 8005776:	460c      	mov	r4, r1
 8005778:	61fb      	str	r3, [r7, #28]
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
            break;
 800577a:	e002      	b.n	8005782 <UART_SetConfig+0xb3a>
          default:
            ret = HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	76fb      	strb	r3, [r7, #27]
            break;
 8005780:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005788:	d309      	bcc.n	800579e <UART_SetConfig+0xb56>
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005790:	d205      	bcs.n	800579e <UART_SetConfig+0xb56>
        {
          huart->Instance->BRR = usartdiv;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69fa      	ldr	r2, [r7, #28]
 8005798:	60da      	str	r2, [r3, #12]
 800579a:	f000 bc18 	b.w	8005fce <UART_SetConfig+0x1386>
        }
        else
        {
          ret = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	76fb      	strb	r3, [r7, #27]
 80057a2:	f000 bc14 	b.w	8005fce <UART_SetConfig+0x1386>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057ae:	f040 8204 	bne.w	8005bba <UART_SetConfig+0xf72>
  {
    switch (clocksource)
 80057b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80057b6:	2b08      	cmp	r3, #8
 80057b8:	f200 81df 	bhi.w	8005b7a <UART_SetConfig+0xf32>
 80057bc:	a201      	add	r2, pc, #4	; (adr r2, 80057c4 <UART_SetConfig+0xb7c>)
 80057be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c2:	bf00      	nop
 80057c4:	080057e9 	.word	0x080057e9
 80057c8:	080058a1 	.word	0x080058a1
 80057cc:	08005959 	.word	0x08005959
 80057d0:	08005b7b 	.word	0x08005b7b
 80057d4:	08005a01 	.word	0x08005a01
 80057d8:	08005b7b 	.word	0x08005b7b
 80057dc:	08005b7b 	.word	0x08005b7b
 80057e0:	08005b7b 	.word	0x08005b7b
 80057e4:	08005ab9 	.word	0x08005ab9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057e8:	f7fe fb9a 	bl	8003f20 <HAL_RCC_GetPCLK1Freq>
 80057ec:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d044      	beq.n	8005880 <UART_SetConfig+0xc38>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d03e      	beq.n	800587c <UART_SetConfig+0xc34>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005802:	2b02      	cmp	r3, #2
 8005804:	d038      	beq.n	8005878 <UART_SetConfig+0xc30>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580a:	2b03      	cmp	r3, #3
 800580c:	d032      	beq.n	8005874 <UART_SetConfig+0xc2c>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005812:	2b04      	cmp	r3, #4
 8005814:	d02c      	beq.n	8005870 <UART_SetConfig+0xc28>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581a:	2b05      	cmp	r3, #5
 800581c:	d026      	beq.n	800586c <UART_SetConfig+0xc24>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005822:	2b06      	cmp	r3, #6
 8005824:	d020      	beq.n	8005868 <UART_SetConfig+0xc20>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582a:	2b07      	cmp	r3, #7
 800582c:	d01a      	beq.n	8005864 <UART_SetConfig+0xc1c>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005832:	2b08      	cmp	r3, #8
 8005834:	d014      	beq.n	8005860 <UART_SetConfig+0xc18>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583a:	2b09      	cmp	r3, #9
 800583c:	d00e      	beq.n	800585c <UART_SetConfig+0xc14>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005842:	2b0a      	cmp	r3, #10
 8005844:	d008      	beq.n	8005858 <UART_SetConfig+0xc10>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584a:	2b0b      	cmp	r3, #11
 800584c:	d102      	bne.n	8005854 <UART_SetConfig+0xc0c>
 800584e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005852:	e016      	b.n	8005882 <UART_SetConfig+0xc3a>
 8005854:	2301      	movs	r3, #1
 8005856:	e014      	b.n	8005882 <UART_SetConfig+0xc3a>
 8005858:	2380      	movs	r3, #128	; 0x80
 800585a:	e012      	b.n	8005882 <UART_SetConfig+0xc3a>
 800585c:	2340      	movs	r3, #64	; 0x40
 800585e:	e010      	b.n	8005882 <UART_SetConfig+0xc3a>
 8005860:	2320      	movs	r3, #32
 8005862:	e00e      	b.n	8005882 <UART_SetConfig+0xc3a>
 8005864:	2310      	movs	r3, #16
 8005866:	e00c      	b.n	8005882 <UART_SetConfig+0xc3a>
 8005868:	230c      	movs	r3, #12
 800586a:	e00a      	b.n	8005882 <UART_SetConfig+0xc3a>
 800586c:	230a      	movs	r3, #10
 800586e:	e008      	b.n	8005882 <UART_SetConfig+0xc3a>
 8005870:	2308      	movs	r3, #8
 8005872:	e006      	b.n	8005882 <UART_SetConfig+0xc3a>
 8005874:	2306      	movs	r3, #6
 8005876:	e004      	b.n	8005882 <UART_SetConfig+0xc3a>
 8005878:	2304      	movs	r3, #4
 800587a:	e002      	b.n	8005882 <UART_SetConfig+0xc3a>
 800587c:	2302      	movs	r3, #2
 800587e:	e000      	b.n	8005882 <UART_SetConfig+0xc3a>
 8005880:	2301      	movs	r3, #1
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	fbb2 f3f3 	udiv	r3, r2, r3
 8005888:	005a      	lsls	r2, r3, #1
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	085b      	lsrs	r3, r3, #1
 8005890:	441a      	add	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	fbb2 f3f3 	udiv	r3, r2, r3
 800589a:	b29b      	uxth	r3, r3
 800589c:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 800589e:	e16f      	b.n	8005b80 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058a0:	f7fe fb54 	bl	8003f4c <HAL_RCC_GetPCLK2Freq>
 80058a4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d044      	beq.n	8005938 <UART_SetConfig+0xcf0>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d03e      	beq.n	8005934 <UART_SetConfig+0xcec>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d038      	beq.n	8005930 <UART_SetConfig+0xce8>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c2:	2b03      	cmp	r3, #3
 80058c4:	d032      	beq.n	800592c <UART_SetConfig+0xce4>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ca:	2b04      	cmp	r3, #4
 80058cc:	d02c      	beq.n	8005928 <UART_SetConfig+0xce0>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d2:	2b05      	cmp	r3, #5
 80058d4:	d026      	beq.n	8005924 <UART_SetConfig+0xcdc>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058da:	2b06      	cmp	r3, #6
 80058dc:	d020      	beq.n	8005920 <UART_SetConfig+0xcd8>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e2:	2b07      	cmp	r3, #7
 80058e4:	d01a      	beq.n	800591c <UART_SetConfig+0xcd4>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d014      	beq.n	8005918 <UART_SetConfig+0xcd0>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	2b09      	cmp	r3, #9
 80058f4:	d00e      	beq.n	8005914 <UART_SetConfig+0xccc>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fa:	2b0a      	cmp	r3, #10
 80058fc:	d008      	beq.n	8005910 <UART_SetConfig+0xcc8>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005902:	2b0b      	cmp	r3, #11
 8005904:	d102      	bne.n	800590c <UART_SetConfig+0xcc4>
 8005906:	f44f 7380 	mov.w	r3, #256	; 0x100
 800590a:	e016      	b.n	800593a <UART_SetConfig+0xcf2>
 800590c:	2301      	movs	r3, #1
 800590e:	e014      	b.n	800593a <UART_SetConfig+0xcf2>
 8005910:	2380      	movs	r3, #128	; 0x80
 8005912:	e012      	b.n	800593a <UART_SetConfig+0xcf2>
 8005914:	2340      	movs	r3, #64	; 0x40
 8005916:	e010      	b.n	800593a <UART_SetConfig+0xcf2>
 8005918:	2320      	movs	r3, #32
 800591a:	e00e      	b.n	800593a <UART_SetConfig+0xcf2>
 800591c:	2310      	movs	r3, #16
 800591e:	e00c      	b.n	800593a <UART_SetConfig+0xcf2>
 8005920:	230c      	movs	r3, #12
 8005922:	e00a      	b.n	800593a <UART_SetConfig+0xcf2>
 8005924:	230a      	movs	r3, #10
 8005926:	e008      	b.n	800593a <UART_SetConfig+0xcf2>
 8005928:	2308      	movs	r3, #8
 800592a:	e006      	b.n	800593a <UART_SetConfig+0xcf2>
 800592c:	2306      	movs	r3, #6
 800592e:	e004      	b.n	800593a <UART_SetConfig+0xcf2>
 8005930:	2304      	movs	r3, #4
 8005932:	e002      	b.n	800593a <UART_SetConfig+0xcf2>
 8005934:	2302      	movs	r3, #2
 8005936:	e000      	b.n	800593a <UART_SetConfig+0xcf2>
 8005938:	2301      	movs	r3, #1
 800593a:	693a      	ldr	r2, [r7, #16]
 800593c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005940:	005a      	lsls	r2, r3, #1
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	085b      	lsrs	r3, r3, #1
 8005948:	441a      	add	r2, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005952:	b29b      	uxth	r3, r3
 8005954:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 8005956:	e113      	b.n	8005b80 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595c:	2b00      	cmp	r3, #0
 800595e:	d043      	beq.n	80059e8 <UART_SetConfig+0xda0>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005964:	2b01      	cmp	r3, #1
 8005966:	d03d      	beq.n	80059e4 <UART_SetConfig+0xd9c>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596c:	2b02      	cmp	r3, #2
 800596e:	d037      	beq.n	80059e0 <UART_SetConfig+0xd98>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005974:	2b03      	cmp	r3, #3
 8005976:	d031      	beq.n	80059dc <UART_SetConfig+0xd94>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597c:	2b04      	cmp	r3, #4
 800597e:	d02b      	beq.n	80059d8 <UART_SetConfig+0xd90>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005984:	2b05      	cmp	r3, #5
 8005986:	d025      	beq.n	80059d4 <UART_SetConfig+0xd8c>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598c:	2b06      	cmp	r3, #6
 800598e:	d01f      	beq.n	80059d0 <UART_SetConfig+0xd88>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005994:	2b07      	cmp	r3, #7
 8005996:	d019      	beq.n	80059cc <UART_SetConfig+0xd84>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599c:	2b08      	cmp	r3, #8
 800599e:	d013      	beq.n	80059c8 <UART_SetConfig+0xd80>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a4:	2b09      	cmp	r3, #9
 80059a6:	d00d      	beq.n	80059c4 <UART_SetConfig+0xd7c>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ac:	2b0a      	cmp	r3, #10
 80059ae:	d007      	beq.n	80059c0 <UART_SetConfig+0xd78>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b4:	2b0b      	cmp	r3, #11
 80059b6:	d101      	bne.n	80059bc <UART_SetConfig+0xd74>
 80059b8:	4b8d      	ldr	r3, [pc, #564]	; (8005bf0 <UART_SetConfig+0xfa8>)
 80059ba:	e016      	b.n	80059ea <UART_SetConfig+0xda2>
 80059bc:	4b8d      	ldr	r3, [pc, #564]	; (8005bf4 <UART_SetConfig+0xfac>)
 80059be:	e014      	b.n	80059ea <UART_SetConfig+0xda2>
 80059c0:	4b8d      	ldr	r3, [pc, #564]	; (8005bf8 <UART_SetConfig+0xfb0>)
 80059c2:	e012      	b.n	80059ea <UART_SetConfig+0xda2>
 80059c4:	4b8d      	ldr	r3, [pc, #564]	; (8005bfc <UART_SetConfig+0xfb4>)
 80059c6:	e010      	b.n	80059ea <UART_SetConfig+0xda2>
 80059c8:	4b8d      	ldr	r3, [pc, #564]	; (8005c00 <UART_SetConfig+0xfb8>)
 80059ca:	e00e      	b.n	80059ea <UART_SetConfig+0xda2>
 80059cc:	4b8d      	ldr	r3, [pc, #564]	; (8005c04 <UART_SetConfig+0xfbc>)
 80059ce:	e00c      	b.n	80059ea <UART_SetConfig+0xda2>
 80059d0:	4b8d      	ldr	r3, [pc, #564]	; (8005c08 <UART_SetConfig+0xfc0>)
 80059d2:	e00a      	b.n	80059ea <UART_SetConfig+0xda2>
 80059d4:	4b8d      	ldr	r3, [pc, #564]	; (8005c0c <UART_SetConfig+0xfc4>)
 80059d6:	e008      	b.n	80059ea <UART_SetConfig+0xda2>
 80059d8:	4b8d      	ldr	r3, [pc, #564]	; (8005c10 <UART_SetConfig+0xfc8>)
 80059da:	e006      	b.n	80059ea <UART_SetConfig+0xda2>
 80059dc:	4b8d      	ldr	r3, [pc, #564]	; (8005c14 <UART_SetConfig+0xfcc>)
 80059de:	e004      	b.n	80059ea <UART_SetConfig+0xda2>
 80059e0:	4b8d      	ldr	r3, [pc, #564]	; (8005c18 <UART_SetConfig+0xfd0>)
 80059e2:	e002      	b.n	80059ea <UART_SetConfig+0xda2>
 80059e4:	4b8d      	ldr	r3, [pc, #564]	; (8005c1c <UART_SetConfig+0xfd4>)
 80059e6:	e000      	b.n	80059ea <UART_SetConfig+0xda2>
 80059e8:	4b82      	ldr	r3, [pc, #520]	; (8005bf4 <UART_SetConfig+0xfac>)
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	6852      	ldr	r2, [r2, #4]
 80059ee:	0852      	lsrs	r2, r2, #1
 80059f0:	441a      	add	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 80059fe:	e0bf      	b.n	8005b80 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a00:	f7fe f9f8 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8005a04:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d044      	beq.n	8005a98 <UART_SetConfig+0xe50>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d03e      	beq.n	8005a94 <UART_SetConfig+0xe4c>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1a:	2b02      	cmp	r3, #2
 8005a1c:	d038      	beq.n	8005a90 <UART_SetConfig+0xe48>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a22:	2b03      	cmp	r3, #3
 8005a24:	d032      	beq.n	8005a8c <UART_SetConfig+0xe44>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2a:	2b04      	cmp	r3, #4
 8005a2c:	d02c      	beq.n	8005a88 <UART_SetConfig+0xe40>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a32:	2b05      	cmp	r3, #5
 8005a34:	d026      	beq.n	8005a84 <UART_SetConfig+0xe3c>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	2b06      	cmp	r3, #6
 8005a3c:	d020      	beq.n	8005a80 <UART_SetConfig+0xe38>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a42:	2b07      	cmp	r3, #7
 8005a44:	d01a      	beq.n	8005a7c <UART_SetConfig+0xe34>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4a:	2b08      	cmp	r3, #8
 8005a4c:	d014      	beq.n	8005a78 <UART_SetConfig+0xe30>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a52:	2b09      	cmp	r3, #9
 8005a54:	d00e      	beq.n	8005a74 <UART_SetConfig+0xe2c>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5a:	2b0a      	cmp	r3, #10
 8005a5c:	d008      	beq.n	8005a70 <UART_SetConfig+0xe28>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a62:	2b0b      	cmp	r3, #11
 8005a64:	d102      	bne.n	8005a6c <UART_SetConfig+0xe24>
 8005a66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a6a:	e016      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e014      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a70:	2380      	movs	r3, #128	; 0x80
 8005a72:	e012      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a74:	2340      	movs	r3, #64	; 0x40
 8005a76:	e010      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a78:	2320      	movs	r3, #32
 8005a7a:	e00e      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a7c:	2310      	movs	r3, #16
 8005a7e:	e00c      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a80:	230c      	movs	r3, #12
 8005a82:	e00a      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a84:	230a      	movs	r3, #10
 8005a86:	e008      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a88:	2308      	movs	r3, #8
 8005a8a:	e006      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a8c:	2306      	movs	r3, #6
 8005a8e:	e004      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a90:	2304      	movs	r3, #4
 8005a92:	e002      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a94:	2302      	movs	r3, #2
 8005a96:	e000      	b.n	8005a9a <UART_SetConfig+0xe52>
 8005a98:	2301      	movs	r3, #1
 8005a9a:	693a      	ldr	r2, [r7, #16]
 8005a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aa0:	005a      	lsls	r2, r3, #1
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	085b      	lsrs	r3, r3, #1
 8005aa8:	441a      	add	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 8005ab6:	e063      	b.n	8005b80 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d04f      	beq.n	8005b60 <UART_SetConfig+0xf18>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d048      	beq.n	8005b5a <UART_SetConfig+0xf12>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d041      	beq.n	8005b54 <UART_SetConfig+0xf0c>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad4:	2b03      	cmp	r3, #3
 8005ad6:	d03a      	beq.n	8005b4e <UART_SetConfig+0xf06>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005adc:	2b04      	cmp	r3, #4
 8005ade:	d033      	beq.n	8005b48 <UART_SetConfig+0xf00>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae4:	2b05      	cmp	r3, #5
 8005ae6:	d02c      	beq.n	8005b42 <UART_SetConfig+0xefa>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aec:	2b06      	cmp	r3, #6
 8005aee:	d025      	beq.n	8005b3c <UART_SetConfig+0xef4>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af4:	2b07      	cmp	r3, #7
 8005af6:	d01e      	beq.n	8005b36 <UART_SetConfig+0xeee>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d017      	beq.n	8005b30 <UART_SetConfig+0xee8>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b04:	2b09      	cmp	r3, #9
 8005b06:	d010      	beq.n	8005b2a <UART_SetConfig+0xee2>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0c:	2b0a      	cmp	r3, #10
 8005b0e:	d009      	beq.n	8005b24 <UART_SetConfig+0xedc>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b14:	2b0b      	cmp	r3, #11
 8005b16:	d102      	bne.n	8005b1e <UART_SetConfig+0xed6>
 8005b18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b1c:	e022      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b22:	e01f      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b28:	e01c      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b2e:	e019      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005b34:	e016      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b3a:	e013      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b3c:	f241 5354 	movw	r3, #5460	; 0x1554
 8005b40:	e010      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b42:	f641 1398 	movw	r3, #6552	; 0x1998
 8005b46:	e00d      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005b4c:	e00a      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b4e:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8005b52:	e007      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005b58:	e004      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b5e:	e001      	b.n	8005b64 <UART_SetConfig+0xf1c>
 8005b60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	6852      	ldr	r2, [r2, #4]
 8005b68:	0852      	lsrs	r2, r2, #1
 8005b6a:	441a      	add	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 8005b78:	e002      	b.n	8005b80 <UART_SetConfig+0xf38>
      default:
        ret = HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	76fb      	strb	r3, [r7, #27]
        break;
 8005b7e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	2b0f      	cmp	r3, #15
 8005b84:	d916      	bls.n	8005bb4 <UART_SetConfig+0xf6c>
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b8c:	d212      	bcs.n	8005bb4 <UART_SetConfig+0xf6c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	f023 030f 	bic.w	r3, r3, #15
 8005b96:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	085b      	lsrs	r3, r3, #1
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	f003 0307 	and.w	r3, r3, #7
 8005ba2:	b29a      	uxth	r2, r3
 8005ba4:	89fb      	ldrh	r3, [r7, #14]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	89fa      	ldrh	r2, [r7, #14]
 8005bb0:	60da      	str	r2, [r3, #12]
 8005bb2:	e20c      	b.n	8005fce <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	76fb      	strb	r3, [r7, #27]
 8005bb8:	e209      	b.n	8005fce <UART_SetConfig+0x1386>
    }
  }
  else
  {
    switch (clocksource)
 8005bba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005bbe:	2b08      	cmp	r3, #8
 8005bc0:	f200 81f4 	bhi.w	8005fac <UART_SetConfig+0x1364>
 8005bc4:	a201      	add	r2, pc, #4	; (adr r2, 8005bcc <UART_SetConfig+0xf84>)
 8005bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bca:	bf00      	nop
 8005bcc:	08005c21 	.word	0x08005c21
 8005bd0:	08005cd7 	.word	0x08005cd7
 8005bd4:	08005d8d 	.word	0x08005d8d
 8005bd8:	08005fad 	.word	0x08005fad
 8005bdc:	08005e37 	.word	0x08005e37
 8005be0:	08005fad 	.word	0x08005fad
 8005be4:	08005fad 	.word	0x08005fad
 8005be8:	08005fad 	.word	0x08005fad
 8005bec:	08005eed 	.word	0x08005eed
 8005bf0:	0001e848 	.word	0x0001e848
 8005bf4:	01e84800 	.word	0x01e84800
 8005bf8:	0003d090 	.word	0x0003d090
 8005bfc:	0007a120 	.word	0x0007a120
 8005c00:	000f4240 	.word	0x000f4240
 8005c04:	001e8480 	.word	0x001e8480
 8005c08:	0028b0aa 	.word	0x0028b0aa
 8005c0c:	0030d400 	.word	0x0030d400
 8005c10:	003d0900 	.word	0x003d0900
 8005c14:	00516154 	.word	0x00516154
 8005c18:	007a1200 	.word	0x007a1200
 8005c1c:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c20:	f7fe f97e 	bl	8003f20 <HAL_RCC_GetPCLK1Freq>
 8005c24:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d044      	beq.n	8005cb8 <UART_SetConfig+0x1070>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d03e      	beq.n	8005cb4 <UART_SetConfig+0x106c>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3a:	2b02      	cmp	r3, #2
 8005c3c:	d038      	beq.n	8005cb0 <UART_SetConfig+0x1068>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c42:	2b03      	cmp	r3, #3
 8005c44:	d032      	beq.n	8005cac <UART_SetConfig+0x1064>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4a:	2b04      	cmp	r3, #4
 8005c4c:	d02c      	beq.n	8005ca8 <UART_SetConfig+0x1060>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c52:	2b05      	cmp	r3, #5
 8005c54:	d026      	beq.n	8005ca4 <UART_SetConfig+0x105c>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5a:	2b06      	cmp	r3, #6
 8005c5c:	d020      	beq.n	8005ca0 <UART_SetConfig+0x1058>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c62:	2b07      	cmp	r3, #7
 8005c64:	d01a      	beq.n	8005c9c <UART_SetConfig+0x1054>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6a:	2b08      	cmp	r3, #8
 8005c6c:	d014      	beq.n	8005c98 <UART_SetConfig+0x1050>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c72:	2b09      	cmp	r3, #9
 8005c74:	d00e      	beq.n	8005c94 <UART_SetConfig+0x104c>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7a:	2b0a      	cmp	r3, #10
 8005c7c:	d008      	beq.n	8005c90 <UART_SetConfig+0x1048>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c82:	2b0b      	cmp	r3, #11
 8005c84:	d102      	bne.n	8005c8c <UART_SetConfig+0x1044>
 8005c86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c8a:	e016      	b.n	8005cba <UART_SetConfig+0x1072>
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e014      	b.n	8005cba <UART_SetConfig+0x1072>
 8005c90:	2380      	movs	r3, #128	; 0x80
 8005c92:	e012      	b.n	8005cba <UART_SetConfig+0x1072>
 8005c94:	2340      	movs	r3, #64	; 0x40
 8005c96:	e010      	b.n	8005cba <UART_SetConfig+0x1072>
 8005c98:	2320      	movs	r3, #32
 8005c9a:	e00e      	b.n	8005cba <UART_SetConfig+0x1072>
 8005c9c:	2310      	movs	r3, #16
 8005c9e:	e00c      	b.n	8005cba <UART_SetConfig+0x1072>
 8005ca0:	230c      	movs	r3, #12
 8005ca2:	e00a      	b.n	8005cba <UART_SetConfig+0x1072>
 8005ca4:	230a      	movs	r3, #10
 8005ca6:	e008      	b.n	8005cba <UART_SetConfig+0x1072>
 8005ca8:	2308      	movs	r3, #8
 8005caa:	e006      	b.n	8005cba <UART_SetConfig+0x1072>
 8005cac:	2306      	movs	r3, #6
 8005cae:	e004      	b.n	8005cba <UART_SetConfig+0x1072>
 8005cb0:	2304      	movs	r3, #4
 8005cb2:	e002      	b.n	8005cba <UART_SetConfig+0x1072>
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	e000      	b.n	8005cba <UART_SetConfig+0x1072>
 8005cb8:	2301      	movs	r3, #1
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	085b      	lsrs	r3, r3, #1
 8005cc6:	441a      	add	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 8005cd4:	e16d      	b.n	8005fb2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cd6:	f7fe f939 	bl	8003f4c <HAL_RCC_GetPCLK2Freq>
 8005cda:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d044      	beq.n	8005d6e <UART_SetConfig+0x1126>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d03e      	beq.n	8005d6a <UART_SetConfig+0x1122>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d038      	beq.n	8005d66 <UART_SetConfig+0x111e>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf8:	2b03      	cmp	r3, #3
 8005cfa:	d032      	beq.n	8005d62 <UART_SetConfig+0x111a>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d00:	2b04      	cmp	r3, #4
 8005d02:	d02c      	beq.n	8005d5e <UART_SetConfig+0x1116>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d08:	2b05      	cmp	r3, #5
 8005d0a:	d026      	beq.n	8005d5a <UART_SetConfig+0x1112>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d10:	2b06      	cmp	r3, #6
 8005d12:	d020      	beq.n	8005d56 <UART_SetConfig+0x110e>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d18:	2b07      	cmp	r3, #7
 8005d1a:	d01a      	beq.n	8005d52 <UART_SetConfig+0x110a>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d20:	2b08      	cmp	r3, #8
 8005d22:	d014      	beq.n	8005d4e <UART_SetConfig+0x1106>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d28:	2b09      	cmp	r3, #9
 8005d2a:	d00e      	beq.n	8005d4a <UART_SetConfig+0x1102>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d30:	2b0a      	cmp	r3, #10
 8005d32:	d008      	beq.n	8005d46 <UART_SetConfig+0x10fe>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d38:	2b0b      	cmp	r3, #11
 8005d3a:	d102      	bne.n	8005d42 <UART_SetConfig+0x10fa>
 8005d3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d40:	e016      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e014      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d46:	2380      	movs	r3, #128	; 0x80
 8005d48:	e012      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d4a:	2340      	movs	r3, #64	; 0x40
 8005d4c:	e010      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d4e:	2320      	movs	r3, #32
 8005d50:	e00e      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d52:	2310      	movs	r3, #16
 8005d54:	e00c      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d56:	230c      	movs	r3, #12
 8005d58:	e00a      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d5a:	230a      	movs	r3, #10
 8005d5c:	e008      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d5e:	2308      	movs	r3, #8
 8005d60:	e006      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d62:	2306      	movs	r3, #6
 8005d64:	e004      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d66:	2304      	movs	r3, #4
 8005d68:	e002      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d6a:	2302      	movs	r3, #2
 8005d6c:	e000      	b.n	8005d70 <UART_SetConfig+0x1128>
 8005d6e:	2301      	movs	r3, #1
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	085b      	lsrs	r3, r3, #1
 8005d7c:	441a      	add	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 8005d8a:	e112      	b.n	8005fb2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d044      	beq.n	8005e1e <UART_SetConfig+0x11d6>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d03e      	beq.n	8005e1a <UART_SetConfig+0x11d2>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d038      	beq.n	8005e16 <UART_SetConfig+0x11ce>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da8:	2b03      	cmp	r3, #3
 8005daa:	d032      	beq.n	8005e12 <UART_SetConfig+0x11ca>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db0:	2b04      	cmp	r3, #4
 8005db2:	d02c      	beq.n	8005e0e <UART_SetConfig+0x11c6>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db8:	2b05      	cmp	r3, #5
 8005dba:	d026      	beq.n	8005e0a <UART_SetConfig+0x11c2>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc0:	2b06      	cmp	r3, #6
 8005dc2:	d020      	beq.n	8005e06 <UART_SetConfig+0x11be>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc8:	2b07      	cmp	r3, #7
 8005dca:	d01a      	beq.n	8005e02 <UART_SetConfig+0x11ba>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd0:	2b08      	cmp	r3, #8
 8005dd2:	d014      	beq.n	8005dfe <UART_SetConfig+0x11b6>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd8:	2b09      	cmp	r3, #9
 8005dda:	d00e      	beq.n	8005dfa <UART_SetConfig+0x11b2>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de0:	2b0a      	cmp	r3, #10
 8005de2:	d008      	beq.n	8005df6 <UART_SetConfig+0x11ae>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de8:	2b0b      	cmp	r3, #11
 8005dea:	d102      	bne.n	8005df2 <UART_SetConfig+0x11aa>
 8005dec:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005df0:	e016      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005df2:	4b81      	ldr	r3, [pc, #516]	; (8005ff8 <UART_SetConfig+0x13b0>)
 8005df4:	e014      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005df6:	4b81      	ldr	r3, [pc, #516]	; (8005ffc <UART_SetConfig+0x13b4>)
 8005df8:	e012      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005dfa:	4b81      	ldr	r3, [pc, #516]	; (8006000 <UART_SetConfig+0x13b8>)
 8005dfc:	e010      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005dfe:	4b81      	ldr	r3, [pc, #516]	; (8006004 <UART_SetConfig+0x13bc>)
 8005e00:	e00e      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005e02:	4b81      	ldr	r3, [pc, #516]	; (8006008 <UART_SetConfig+0x13c0>)
 8005e04:	e00c      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005e06:	4b81      	ldr	r3, [pc, #516]	; (800600c <UART_SetConfig+0x13c4>)
 8005e08:	e00a      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005e0a:	4b81      	ldr	r3, [pc, #516]	; (8006010 <UART_SetConfig+0x13c8>)
 8005e0c:	e008      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005e0e:	4b81      	ldr	r3, [pc, #516]	; (8006014 <UART_SetConfig+0x13cc>)
 8005e10:	e006      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005e12:	4b81      	ldr	r3, [pc, #516]	; (8006018 <UART_SetConfig+0x13d0>)
 8005e14:	e004      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005e16:	4b81      	ldr	r3, [pc, #516]	; (800601c <UART_SetConfig+0x13d4>)
 8005e18:	e002      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005e1a:	4b81      	ldr	r3, [pc, #516]	; (8006020 <UART_SetConfig+0x13d8>)
 8005e1c:	e000      	b.n	8005e20 <UART_SetConfig+0x11d8>
 8005e1e:	4b76      	ldr	r3, [pc, #472]	; (8005ff8 <UART_SetConfig+0x13b0>)
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	6852      	ldr	r2, [r2, #4]
 8005e24:	0852      	lsrs	r2, r2, #1
 8005e26:	441a      	add	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 8005e34:	e0bd      	b.n	8005fb2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e36:	f7fd ffdd 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8005e3a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d044      	beq.n	8005ece <UART_SetConfig+0x1286>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d03e      	beq.n	8005eca <UART_SetConfig+0x1282>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d038      	beq.n	8005ec6 <UART_SetConfig+0x127e>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e58:	2b03      	cmp	r3, #3
 8005e5a:	d032      	beq.n	8005ec2 <UART_SetConfig+0x127a>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e60:	2b04      	cmp	r3, #4
 8005e62:	d02c      	beq.n	8005ebe <UART_SetConfig+0x1276>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e68:	2b05      	cmp	r3, #5
 8005e6a:	d026      	beq.n	8005eba <UART_SetConfig+0x1272>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e70:	2b06      	cmp	r3, #6
 8005e72:	d020      	beq.n	8005eb6 <UART_SetConfig+0x126e>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e78:	2b07      	cmp	r3, #7
 8005e7a:	d01a      	beq.n	8005eb2 <UART_SetConfig+0x126a>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e80:	2b08      	cmp	r3, #8
 8005e82:	d014      	beq.n	8005eae <UART_SetConfig+0x1266>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e88:	2b09      	cmp	r3, #9
 8005e8a:	d00e      	beq.n	8005eaa <UART_SetConfig+0x1262>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e90:	2b0a      	cmp	r3, #10
 8005e92:	d008      	beq.n	8005ea6 <UART_SetConfig+0x125e>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e98:	2b0b      	cmp	r3, #11
 8005e9a:	d102      	bne.n	8005ea2 <UART_SetConfig+0x125a>
 8005e9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ea0:	e016      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e014      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005ea6:	2380      	movs	r3, #128	; 0x80
 8005ea8:	e012      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005eaa:	2340      	movs	r3, #64	; 0x40
 8005eac:	e010      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005eae:	2320      	movs	r3, #32
 8005eb0:	e00e      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005eb2:	2310      	movs	r3, #16
 8005eb4:	e00c      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005eb6:	230c      	movs	r3, #12
 8005eb8:	e00a      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005eba:	230a      	movs	r3, #10
 8005ebc:	e008      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005ebe:	2308      	movs	r3, #8
 8005ec0:	e006      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005ec2:	2306      	movs	r3, #6
 8005ec4:	e004      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005ec6:	2304      	movs	r3, #4
 8005ec8:	e002      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005eca:	2302      	movs	r3, #2
 8005ecc:	e000      	b.n	8005ed0 <UART_SetConfig+0x1288>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	693a      	ldr	r2, [r7, #16]
 8005ed2:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	085b      	lsrs	r3, r3, #1
 8005edc:	441a      	add	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 8005eea:	e062      	b.n	8005fb2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d04e      	beq.n	8005f92 <UART_SetConfig+0x134a>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d047      	beq.n	8005f8c <UART_SetConfig+0x1344>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d040      	beq.n	8005f86 <UART_SetConfig+0x133e>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f08:	2b03      	cmp	r3, #3
 8005f0a:	d039      	beq.n	8005f80 <UART_SetConfig+0x1338>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f10:	2b04      	cmp	r3, #4
 8005f12:	d032      	beq.n	8005f7a <UART_SetConfig+0x1332>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f18:	2b05      	cmp	r3, #5
 8005f1a:	d02b      	beq.n	8005f74 <UART_SetConfig+0x132c>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f20:	2b06      	cmp	r3, #6
 8005f22:	d024      	beq.n	8005f6e <UART_SetConfig+0x1326>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f28:	2b07      	cmp	r3, #7
 8005f2a:	d01d      	beq.n	8005f68 <UART_SetConfig+0x1320>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f30:	2b08      	cmp	r3, #8
 8005f32:	d016      	beq.n	8005f62 <UART_SetConfig+0x131a>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f38:	2b09      	cmp	r3, #9
 8005f3a:	d00f      	beq.n	8005f5c <UART_SetConfig+0x1314>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f40:	2b0a      	cmp	r3, #10
 8005f42:	d008      	beq.n	8005f56 <UART_SetConfig+0x130e>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f48:	2b0b      	cmp	r3, #11
 8005f4a:	d101      	bne.n	8005f50 <UART_SetConfig+0x1308>
 8005f4c:	2380      	movs	r3, #128	; 0x80
 8005f4e:	e022      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f50:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f54:	e01f      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005f5a:	e01c      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f60:	e019      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f66:	e016      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005f6c:	e013      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f6e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8005f72:	e010      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f74:	f640 43cc 	movw	r3, #3276	; 0xccc
 8005f78:	e00d      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f7e:	e00a      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f80:	f241 5355 	movw	r3, #5461	; 0x1555
 8005f84:	e007      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005f8a:	e004      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005f90:	e001      	b.n	8005f96 <UART_SetConfig+0x134e>
 8005f92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	6852      	ldr	r2, [r2, #4]
 8005f9a:	0852      	lsrs	r2, r2, #1
 8005f9c:	441a      	add	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	61fb      	str	r3, [r7, #28]
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
 8005faa:	e002      	b.n	8005fb2 <UART_SetConfig+0x136a>
      default:
        ret = HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	76fb      	strb	r3, [r7, #27]
        break;
 8005fb0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	2b0f      	cmp	r3, #15
 8005fb6:	d908      	bls.n	8005fca <UART_SetConfig+0x1382>
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fbe:	d204      	bcs.n	8005fca <UART_SetConfig+0x1382>
    {
      huart->Instance->BRR = usartdiv;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	69fa      	ldr	r2, [r7, #28]
 8005fc6:	60da      	str	r2, [r3, #12]
 8005fc8:	e001      	b.n	8005fce <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	76fb      	strb	r3, [r7, #27]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8005fea:	7efb      	ldrb	r3, [r7, #27]
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3728      	adds	r7, #40	; 0x28
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8005ff6:	bf00      	nop
 8005ff8:	00f42400 	.word	0x00f42400
 8005ffc:	0001e848 	.word	0x0001e848
 8006000:	0003d090 	.word	0x0003d090
 8006004:	0007a120 	.word	0x0007a120
 8006008:	000f4240 	.word	0x000f4240
 800600c:	00145855 	.word	0x00145855
 8006010:	00186a00 	.word	0x00186a00
 8006014:	001e8480 	.word	0x001e8480
 8006018:	0028b0aa 	.word	0x0028b0aa
 800601c:	003d0900 	.word	0x003d0900
 8006020:	007a1200 	.word	0x007a1200

08006024 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	2b00      	cmp	r3, #0
 8006036:	d00a      	beq.n	800604e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	430a      	orrs	r2, r1
 800604c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006052:	f003 0302 	and.w	r3, r3, #2
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00a      	beq.n	8006070 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	430a      	orrs	r2, r1
 800606e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006074:	f003 0304 	and.w	r3, r3, #4
 8006078:	2b00      	cmp	r3, #0
 800607a:	d00a      	beq.n	8006092 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	430a      	orrs	r2, r1
 8006090:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006096:	f003 0308 	and.w	r3, r3, #8
 800609a:	2b00      	cmp	r3, #0
 800609c:	d00a      	beq.n	80060b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	430a      	orrs	r2, r1
 80060b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b8:	f003 0310 	and.w	r3, r3, #16
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00a      	beq.n	80060d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	430a      	orrs	r2, r1
 80060d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060da:	f003 0320 	and.w	r3, r3, #32
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00a      	beq.n	80060f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	430a      	orrs	r2, r1
 80060f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006100:	2b00      	cmp	r3, #0
 8006102:	d01a      	beq.n	800613a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	430a      	orrs	r2, r1
 8006118:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800611e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006122:	d10a      	bne.n	800613a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	430a      	orrs	r2, r1
 8006138:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00a      	beq.n	800615c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	430a      	orrs	r2, r1
 800615a:	605a      	str	r2, [r3, #4]
  }
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af02      	add	r7, sp, #8
 800616e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006178:	f7fb fede 	bl	8001f38 <HAL_GetTick>
 800617c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0308 	and.w	r3, r3, #8
 8006188:	2b08      	cmp	r3, #8
 800618a:	d10e      	bne.n	80061aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800618c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006190:	9300      	str	r3, [sp, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 f82c 	bl	80061f8 <UART_WaitOnFlagUntilTimeout>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d001      	beq.n	80061aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e022      	b.n	80061f0 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0304 	and.w	r3, r3, #4
 80061b4:	2b04      	cmp	r3, #4
 80061b6:	d10e      	bne.n	80061d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f816 	bl	80061f8 <UART_WaitOnFlagUntilTimeout>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d001      	beq.n	80061d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e00c      	b.n	80061f0 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2220      	movs	r2, #32
 80061da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2220      	movs	r2, #32
 80061e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3710      	adds	r7, #16
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	603b      	str	r3, [r7, #0]
 8006204:	4613      	mov	r3, r2
 8006206:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006208:	e062      	b.n	80062d0 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006210:	d05e      	beq.n	80062d0 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006212:	f7fb fe91 	bl	8001f38 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	69ba      	ldr	r2, [r7, #24]
 800621e:	429a      	cmp	r2, r3
 8006220:	d302      	bcc.n	8006228 <UART_WaitOnFlagUntilTimeout+0x30>
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d11d      	bne.n	8006264 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006236:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689a      	ldr	r2, [r3, #8]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f022 0201 	bic.w	r2, r2, #1
 8006246:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2220      	movs	r2, #32
 800624c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2220      	movs	r2, #32
 8006254:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006260:	2303      	movs	r3, #3
 8006262:	e045      	b.n	80062f0 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0304 	and.w	r3, r3, #4
 800626e:	2b00      	cmp	r3, #0
 8006270:	d02e      	beq.n	80062d0 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	69db      	ldr	r3, [r3, #28]
 8006278:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800627c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006280:	d126      	bne.n	80062d0 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800628a:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800629a:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	689a      	ldr	r2, [r3, #8]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f022 0201 	bic.w	r2, r2, #1
 80062aa:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2220      	movs	r2, #32
 80062b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2220      	movs	r2, #32
 80062c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 80062cc:	2303      	movs	r3, #3
 80062ce:	e00f      	b.n	80062f0 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	69da      	ldr	r2, [r3, #28]
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	4013      	ands	r3, r2
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	429a      	cmp	r2, r3
 80062de:	bf0c      	ite	eq
 80062e0:	2301      	moveq	r3, #1
 80062e2:	2300      	movne	r3, #0
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	461a      	mov	r2, r3
 80062e8:	79fb      	ldrb	r3, [r7, #7]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d08d      	beq.n	800620a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062ee:	2300      	movs	r3, #0
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3710      	adds	r7, #16
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b085      	sub	sp, #20
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006306:	2b01      	cmp	r3, #1
 8006308:	d101      	bne.n	800630e <HAL_UARTEx_DisableFifoMode+0x16>
 800630a:	2302      	movs	r3, #2
 800630c:	e027      	b.n	800635e <HAL_UARTEx_DisableFifoMode+0x66>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2201      	movs	r2, #1
 8006312:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2224      	movs	r2, #36	; 0x24
 800631a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0201 	bic.w	r2, r2, #1
 8006334:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800633c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2220      	movs	r2, #32
 8006350:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3714      	adds	r7, #20
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b084      	sub	sp, #16
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
 8006372:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800637a:	2b01      	cmp	r3, #1
 800637c:	d101      	bne.n	8006382 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800637e:	2302      	movs	r3, #2
 8006380:	e02d      	b.n	80063de <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2224      	movs	r2, #36	; 0x24
 800638e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 0201 	bic.w	r2, r2, #1
 80063a8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	683a      	ldr	r2, [r7, #0]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 f850 	bl	8006464 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3710      	adds	r7, #16
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b084      	sub	sp, #16
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
 80063ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d101      	bne.n	80063fe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80063fa:	2302      	movs	r3, #2
 80063fc:	e02d      	b.n	800645a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2224      	movs	r2, #36	; 0x24
 800640a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f022 0201 	bic.w	r2, r2, #1
 8006424:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 f812 	bl	8006464 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2220      	movs	r2, #32
 800644c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3710      	adds	r7, #16
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
	...

08006464 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006464:	b480      	push	{r7}
 8006466:	b089      	sub	sp, #36	; 0x24
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800646c:	4a2f      	ldr	r2, [pc, #188]	; (800652c <UARTEx_SetNbDataToProcess+0xc8>)
 800646e:	f107 0314 	add.w	r3, r7, #20
 8006472:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006476:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800647a:	4a2d      	ldr	r2, [pc, #180]	; (8006530 <UARTEx_SetNbDataToProcess+0xcc>)
 800647c:	f107 030c 	add.w	r3, r7, #12
 8006480:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006484:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800648c:	2b00      	cmp	r3, #0
 800648e:	d108      	bne.n	80064a2 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80064a0:	e03d      	b.n	800651e <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80064a2:	2308      	movs	r3, #8
 80064a4:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80064a6:	2308      	movs	r3, #8
 80064a8:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	0e5b      	lsrs	r3, r3, #25
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	f003 0307 	and.w	r3, r3, #7
 80064b8:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	0f5b      	lsrs	r3, r3, #29
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	f003 0307 	and.w	r3, r3, #7
 80064c8:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80064ca:	7fbb      	ldrb	r3, [r7, #30]
 80064cc:	7f3a      	ldrb	r2, [r7, #28]
 80064ce:	f107 0120 	add.w	r1, r7, #32
 80064d2:	440a      	add	r2, r1
 80064d4:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80064d8:	fb02 f303 	mul.w	r3, r2, r3
 80064dc:	7f3a      	ldrb	r2, [r7, #28]
 80064de:	f107 0120 	add.w	r1, r7, #32
 80064e2:	440a      	add	r2, r1
 80064e4:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80064e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80064f4:	7ffb      	ldrb	r3, [r7, #31]
 80064f6:	7f7a      	ldrb	r2, [r7, #29]
 80064f8:	f107 0120 	add.w	r1, r7, #32
 80064fc:	440a      	add	r2, r1
 80064fe:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006502:	fb02 f303 	mul.w	r3, r2, r3
 8006506:	7f7a      	ldrb	r2, [r7, #29]
 8006508:	f107 0120 	add.w	r1, r7, #32
 800650c:	440a      	add	r2, r1
 800650e:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006512:	fb93 f3f2 	sdiv	r3, r3, r2
 8006516:	b29a      	uxth	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800651e:	bf00      	nop
 8006520:	3724      	adds	r7, #36	; 0x24
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	08007d08 	.word	0x08007d08
 8006530:	08007d10 	.word	0x08007d10

08006534 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006534:	b084      	sub	sp, #16
 8006536:	b580      	push	{r7, lr}
 8006538:	b084      	sub	sp, #16
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
 800653e:	f107 001c 	add.w	r0, r7, #28
 8006542:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006548:	2b01      	cmp	r3, #1
 800654a:	d122      	bne.n	8006592 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006550:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006560:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006574:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006576:	2b01      	cmp	r3, #1
 8006578:	d105      	bne.n	8006586 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fa28 	bl	80069dc <USB_CoreReset>
 800658c:	4603      	mov	r3, r0
 800658e:	73fb      	strb	r3, [r7, #15]
 8006590:	e01a      	b.n	80065c8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 fa1c 	bl	80069dc <USB_CoreReset>
 80065a4:	4603      	mov	r3, r0
 80065a6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80065a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d106      	bne.n	80065bc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	639a      	str	r2, [r3, #56]	; 0x38
 80065ba:	e005      	b.n	80065c8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 80065c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065d4:	b004      	add	sp, #16
 80065d6:	4770      	bx	lr

080065d8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f023 0201 	bic.w	r2, r3, #1
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80065fa:	b580      	push	{r7, lr}
 80065fc:	b082      	sub	sp, #8
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
 8006602:	460b      	mov	r3, r1
 8006604:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006612:	78fb      	ldrb	r3, [r7, #3]
 8006614:	2b01      	cmp	r3, #1
 8006616:	d106      	bne.n	8006626 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	60da      	str	r2, [r3, #12]
 8006624:	e00b      	b.n	800663e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006626:	78fb      	ldrb	r3, [r7, #3]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d106      	bne.n	800663a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	60da      	str	r2, [r3, #12]
 8006638:	e001      	b.n	800663e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e003      	b.n	8006646 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800663e:	2032      	movs	r0, #50	; 0x32
 8006640:	f7fb fc86 	bl	8001f50 <HAL_Delay>

  return HAL_OK;
 8006644:	2300      	movs	r3, #0
}
 8006646:	4618      	mov	r0, r3
 8006648:	3708      	adds	r7, #8
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
	...

08006650 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006650:	b084      	sub	sp, #16
 8006652:	b580      	push	{r7, lr}
 8006654:	b086      	sub	sp, #24
 8006656:	af00      	add	r7, sp, #0
 8006658:	6078      	str	r0, [r7, #4]
 800665a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800665e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006662:	2300      	movs	r3, #0
 8006664:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800666a:	2300      	movs	r3, #0
 800666c:	613b      	str	r3, [r7, #16]
 800666e:	e009      	b.n	8006684 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	3340      	adds	r3, #64	; 0x40
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	4413      	add	r3, r2
 800667a:	2200      	movs	r2, #0
 800667c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	3301      	adds	r3, #1
 8006682:	613b      	str	r3, [r7, #16]
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	2b0e      	cmp	r3, #14
 8006688:	d9f2      	bls.n	8006670 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800668a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800668c:	2b00      	cmp	r3, #0
 800668e:	d11c      	bne.n	80066ca <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800669e:	f043 0302 	orr.w	r3, r3, #2
 80066a2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	601a      	str	r2, [r3, #0]
 80066c8:	e005      	b.n	80066d6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80066dc:	461a      	mov	r2, r3
 80066de:	2300      	movs	r3, #0
 80066e0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066e8:	4619      	mov	r1, r3
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066f0:	461a      	mov	r2, r3
 80066f2:	680b      	ldr	r3, [r1, #0]
 80066f4:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80066f6:	2103      	movs	r1, #3
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 f93d 	bl	8006978 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80066fe:	2110      	movs	r1, #16
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 f8f1 	bl	80068e8 <USB_FlushTxFifo>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d001      	beq.n	8006710 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 f90f 	bl	8006934 <USB_FlushRxFifo>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d001      	beq.n	8006720 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006726:	461a      	mov	r2, r3
 8006728:	2300      	movs	r3, #0
 800672a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006732:	461a      	mov	r2, r3
 8006734:	2300      	movs	r3, #0
 8006736:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800673e:	461a      	mov	r2, r3
 8006740:	2300      	movs	r3, #0
 8006742:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006744:	2300      	movs	r3, #0
 8006746:	613b      	str	r3, [r7, #16]
 8006748:	e043      	b.n	80067d2 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	015a      	lsls	r2, r3, #5
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	4413      	add	r3, r2
 8006752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800675c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006760:	d118      	bne.n	8006794 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10a      	bne.n	800677e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	015a      	lsls	r2, r3, #5
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	4413      	add	r3, r2
 8006770:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006774:	461a      	mov	r2, r3
 8006776:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800677a:	6013      	str	r3, [r2, #0]
 800677c:	e013      	b.n	80067a6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	4413      	add	r3, r2
 8006786:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800678a:	461a      	mov	r2, r3
 800678c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006790:	6013      	str	r3, [r2, #0]
 8006792:	e008      	b.n	80067a6 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	015a      	lsls	r2, r3, #5
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	4413      	add	r3, r2
 800679c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067a0:	461a      	mov	r2, r3
 80067a2:	2300      	movs	r3, #0
 80067a4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	015a      	lsls	r2, r3, #5
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	4413      	add	r3, r2
 80067ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067b2:	461a      	mov	r2, r3
 80067b4:	2300      	movs	r3, #0
 80067b6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	015a      	lsls	r2, r3, #5
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067c4:	461a      	mov	r2, r3
 80067c6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80067ca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	3301      	adds	r3, #1
 80067d0:	613b      	str	r3, [r7, #16]
 80067d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d4:	693a      	ldr	r2, [r7, #16]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d3b7      	bcc.n	800674a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067da:	2300      	movs	r3, #0
 80067dc:	613b      	str	r3, [r7, #16]
 80067de:	e043      	b.n	8006868 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	015a      	lsls	r2, r3, #5
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	4413      	add	r3, r2
 80067e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067f6:	d118      	bne.n	800682a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10a      	bne.n	8006814 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	015a      	lsls	r2, r3, #5
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	4413      	add	r3, r2
 8006806:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800680a:	461a      	mov	r2, r3
 800680c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006810:	6013      	str	r3, [r2, #0]
 8006812:	e013      	b.n	800683c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	015a      	lsls	r2, r3, #5
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	4413      	add	r3, r2
 800681c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006820:	461a      	mov	r2, r3
 8006822:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006826:	6013      	str	r3, [r2, #0]
 8006828:	e008      	b.n	800683c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	015a      	lsls	r2, r3, #5
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	4413      	add	r3, r2
 8006832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006836:	461a      	mov	r2, r3
 8006838:	2300      	movs	r3, #0
 800683a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	015a      	lsls	r2, r3, #5
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	4413      	add	r3, r2
 8006844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006848:	461a      	mov	r2, r3
 800684a:	2300      	movs	r3, #0
 800684c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	015a      	lsls	r2, r3, #5
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	4413      	add	r3, r2
 8006856:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800685a:	461a      	mov	r2, r3
 800685c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006860:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	3301      	adds	r3, #1
 8006866:	613b      	str	r3, [r7, #16]
 8006868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	429a      	cmp	r2, r3
 800686e:	d3b7      	bcc.n	80067e0 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800687e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006882:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006890:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	699b      	ldr	r3, [r3, #24]
 8006896:	f043 0210 	orr.w	r2, r3, #16
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	699a      	ldr	r2, [r3, #24]
 80068a2:	4b10      	ldr	r3, [pc, #64]	; (80068e4 <USB_DevInit+0x294>)
 80068a4:	4313      	orrs	r3, r2
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80068aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d005      	beq.n	80068bc <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	f043 0208 	orr.w	r2, r3, #8
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80068bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d107      	bne.n	80068d2 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	699b      	ldr	r3, [r3, #24]
 80068c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80068ca:	f043 0304 	orr.w	r3, r3, #4
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80068d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3718      	adds	r7, #24
 80068d8:	46bd      	mov	sp, r7
 80068da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80068de:	b004      	add	sp, #16
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	803c3800 	.word	0x803c3800

080068e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80068f2:	2300      	movs	r3, #0
 80068f4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	019b      	lsls	r3, r3, #6
 80068fa:	f043 0220 	orr.w	r2, r3, #32
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	3301      	adds	r3, #1
 8006906:	60fb      	str	r3, [r7, #12]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	4a09      	ldr	r2, [pc, #36]	; (8006930 <USB_FlushTxFifo+0x48>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d901      	bls.n	8006914 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006910:	2303      	movs	r3, #3
 8006912:	e006      	b.n	8006922 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	f003 0320 	and.w	r3, r3, #32
 800691c:	2b20      	cmp	r3, #32
 800691e:	d0f0      	beq.n	8006902 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006920:	2300      	movs	r3, #0
}
 8006922:	4618      	mov	r0, r3
 8006924:	3714      	adds	r7, #20
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	00030d40 	.word	0x00030d40

08006934 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006934:	b480      	push	{r7}
 8006936:	b085      	sub	sp, #20
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800693c:	2300      	movs	r3, #0
 800693e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2210      	movs	r2, #16
 8006944:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	3301      	adds	r3, #1
 800694a:	60fb      	str	r3, [r7, #12]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	4a09      	ldr	r2, [pc, #36]	; (8006974 <USB_FlushRxFifo+0x40>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d901      	bls.n	8006958 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e006      	b.n	8006966 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	f003 0310 	and.w	r3, r3, #16
 8006960:	2b10      	cmp	r3, #16
 8006962:	d0f0      	beq.n	8006946 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3714      	adds	r7, #20
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	00030d40 	.word	0x00030d40

08006978 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006978:	b480      	push	{r7}
 800697a:	b085      	sub	sp, #20
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	460b      	mov	r3, r1
 8006982:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	78fb      	ldrb	r3, [r7, #3]
 8006992:	68f9      	ldr	r1, [r7, #12]
 8006994:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006998:	4313      	orrs	r3, r2
 800699a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3714      	adds	r7, #20
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b084      	sub	sp, #16
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80069c4:	f043 0302 	orr.w	r3, r3, #2
 80069c8:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80069ca:	2003      	movs	r0, #3
 80069cc:	f7fb fac0 	bl	8001f50 <HAL_Delay>

  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3710      	adds	r7, #16
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
	...

080069dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80069dc:	b480      	push	{r7}
 80069de:	b085      	sub	sp, #20
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80069e4:	2300      	movs	r3, #0
 80069e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	3301      	adds	r3, #1
 80069ec:	60fb      	str	r3, [r7, #12]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	4a13      	ldr	r2, [pc, #76]	; (8006a40 <USB_CoreReset+0x64>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d901      	bls.n	80069fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80069f6:	2303      	movs	r3, #3
 80069f8:	e01b      	b.n	8006a32 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	691b      	ldr	r3, [r3, #16]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	daf2      	bge.n	80069e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006a02:	2300      	movs	r3, #0
 8006a04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	691b      	ldr	r3, [r3, #16]
 8006a0a:	f043 0201 	orr.w	r2, r3, #1
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	3301      	adds	r3, #1
 8006a16:	60fb      	str	r3, [r7, #12]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	4a09      	ldr	r2, [pc, #36]	; (8006a40 <USB_CoreReset+0x64>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d901      	bls.n	8006a24 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e006      	b.n	8006a32 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	691b      	ldr	r3, [r3, #16]
 8006a28:	f003 0301 	and.w	r3, r3, #1
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d0f0      	beq.n	8006a12 <USB_CoreReset+0x36>

  return HAL_OK;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3714      	adds	r7, #20
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	00030d40 	.word	0x00030d40

08006a44 <__errno>:
 8006a44:	4b01      	ldr	r3, [pc, #4]	; (8006a4c <__errno+0x8>)
 8006a46:	6818      	ldr	r0, [r3, #0]
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	2000000c 	.word	0x2000000c

08006a50 <__libc_init_array>:
 8006a50:	b570      	push	{r4, r5, r6, lr}
 8006a52:	4e0d      	ldr	r6, [pc, #52]	; (8006a88 <__libc_init_array+0x38>)
 8006a54:	4c0d      	ldr	r4, [pc, #52]	; (8006a8c <__libc_init_array+0x3c>)
 8006a56:	1ba4      	subs	r4, r4, r6
 8006a58:	10a4      	asrs	r4, r4, #2
 8006a5a:	2500      	movs	r5, #0
 8006a5c:	42a5      	cmp	r5, r4
 8006a5e:	d109      	bne.n	8006a74 <__libc_init_array+0x24>
 8006a60:	4e0b      	ldr	r6, [pc, #44]	; (8006a90 <__libc_init_array+0x40>)
 8006a62:	4c0c      	ldr	r4, [pc, #48]	; (8006a94 <__libc_init_array+0x44>)
 8006a64:	f001 f942 	bl	8007cec <_init>
 8006a68:	1ba4      	subs	r4, r4, r6
 8006a6a:	10a4      	asrs	r4, r4, #2
 8006a6c:	2500      	movs	r5, #0
 8006a6e:	42a5      	cmp	r5, r4
 8006a70:	d105      	bne.n	8006a7e <__libc_init_array+0x2e>
 8006a72:	bd70      	pop	{r4, r5, r6, pc}
 8006a74:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a78:	4798      	blx	r3
 8006a7a:	3501      	adds	r5, #1
 8006a7c:	e7ee      	b.n	8006a5c <__libc_init_array+0xc>
 8006a7e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a82:	4798      	blx	r3
 8006a84:	3501      	adds	r5, #1
 8006a86:	e7f2      	b.n	8006a6e <__libc_init_array+0x1e>
 8006a88:	0801e0c8 	.word	0x0801e0c8
 8006a8c:	0801e0c8 	.word	0x0801e0c8
 8006a90:	0801e0c8 	.word	0x0801e0c8
 8006a94:	0801e0cc 	.word	0x0801e0cc

08006a98 <malloc>:
 8006a98:	4b02      	ldr	r3, [pc, #8]	; (8006aa4 <malloc+0xc>)
 8006a9a:	4601      	mov	r1, r0
 8006a9c:	6818      	ldr	r0, [r3, #0]
 8006a9e:	f000 b861 	b.w	8006b64 <_malloc_r>
 8006aa2:	bf00      	nop
 8006aa4:	2000000c 	.word	0x2000000c

08006aa8 <free>:
 8006aa8:	4b02      	ldr	r3, [pc, #8]	; (8006ab4 <free+0xc>)
 8006aaa:	4601      	mov	r1, r0
 8006aac:	6818      	ldr	r0, [r3, #0]
 8006aae:	f000 b80b 	b.w	8006ac8 <_free_r>
 8006ab2:	bf00      	nop
 8006ab4:	2000000c 	.word	0x2000000c

08006ab8 <memset>:
 8006ab8:	4402      	add	r2, r0
 8006aba:	4603      	mov	r3, r0
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d100      	bne.n	8006ac2 <memset+0xa>
 8006ac0:	4770      	bx	lr
 8006ac2:	f803 1b01 	strb.w	r1, [r3], #1
 8006ac6:	e7f9      	b.n	8006abc <memset+0x4>

08006ac8 <_free_r>:
 8006ac8:	b538      	push	{r3, r4, r5, lr}
 8006aca:	4605      	mov	r5, r0
 8006acc:	2900      	cmp	r1, #0
 8006ace:	d045      	beq.n	8006b5c <_free_r+0x94>
 8006ad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ad4:	1f0c      	subs	r4, r1, #4
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	bfb8      	it	lt
 8006ada:	18e4      	addlt	r4, r4, r3
 8006adc:	f000 f8ac 	bl	8006c38 <__malloc_lock>
 8006ae0:	4a1f      	ldr	r2, [pc, #124]	; (8006b60 <_free_r+0x98>)
 8006ae2:	6813      	ldr	r3, [r2, #0]
 8006ae4:	4610      	mov	r0, r2
 8006ae6:	b933      	cbnz	r3, 8006af6 <_free_r+0x2e>
 8006ae8:	6063      	str	r3, [r4, #4]
 8006aea:	6014      	str	r4, [r2, #0]
 8006aec:	4628      	mov	r0, r5
 8006aee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006af2:	f000 b8a2 	b.w	8006c3a <__malloc_unlock>
 8006af6:	42a3      	cmp	r3, r4
 8006af8:	d90c      	bls.n	8006b14 <_free_r+0x4c>
 8006afa:	6821      	ldr	r1, [r4, #0]
 8006afc:	1862      	adds	r2, r4, r1
 8006afe:	4293      	cmp	r3, r2
 8006b00:	bf04      	itt	eq
 8006b02:	681a      	ldreq	r2, [r3, #0]
 8006b04:	685b      	ldreq	r3, [r3, #4]
 8006b06:	6063      	str	r3, [r4, #4]
 8006b08:	bf04      	itt	eq
 8006b0a:	1852      	addeq	r2, r2, r1
 8006b0c:	6022      	streq	r2, [r4, #0]
 8006b0e:	6004      	str	r4, [r0, #0]
 8006b10:	e7ec      	b.n	8006aec <_free_r+0x24>
 8006b12:	4613      	mov	r3, r2
 8006b14:	685a      	ldr	r2, [r3, #4]
 8006b16:	b10a      	cbz	r2, 8006b1c <_free_r+0x54>
 8006b18:	42a2      	cmp	r2, r4
 8006b1a:	d9fa      	bls.n	8006b12 <_free_r+0x4a>
 8006b1c:	6819      	ldr	r1, [r3, #0]
 8006b1e:	1858      	adds	r0, r3, r1
 8006b20:	42a0      	cmp	r0, r4
 8006b22:	d10b      	bne.n	8006b3c <_free_r+0x74>
 8006b24:	6820      	ldr	r0, [r4, #0]
 8006b26:	4401      	add	r1, r0
 8006b28:	1858      	adds	r0, r3, r1
 8006b2a:	4282      	cmp	r2, r0
 8006b2c:	6019      	str	r1, [r3, #0]
 8006b2e:	d1dd      	bne.n	8006aec <_free_r+0x24>
 8006b30:	6810      	ldr	r0, [r2, #0]
 8006b32:	6852      	ldr	r2, [r2, #4]
 8006b34:	605a      	str	r2, [r3, #4]
 8006b36:	4401      	add	r1, r0
 8006b38:	6019      	str	r1, [r3, #0]
 8006b3a:	e7d7      	b.n	8006aec <_free_r+0x24>
 8006b3c:	d902      	bls.n	8006b44 <_free_r+0x7c>
 8006b3e:	230c      	movs	r3, #12
 8006b40:	602b      	str	r3, [r5, #0]
 8006b42:	e7d3      	b.n	8006aec <_free_r+0x24>
 8006b44:	6820      	ldr	r0, [r4, #0]
 8006b46:	1821      	adds	r1, r4, r0
 8006b48:	428a      	cmp	r2, r1
 8006b4a:	bf04      	itt	eq
 8006b4c:	6811      	ldreq	r1, [r2, #0]
 8006b4e:	6852      	ldreq	r2, [r2, #4]
 8006b50:	6062      	str	r2, [r4, #4]
 8006b52:	bf04      	itt	eq
 8006b54:	1809      	addeq	r1, r1, r0
 8006b56:	6021      	streq	r1, [r4, #0]
 8006b58:	605c      	str	r4, [r3, #4]
 8006b5a:	e7c7      	b.n	8006aec <_free_r+0x24>
 8006b5c:	bd38      	pop	{r3, r4, r5, pc}
 8006b5e:	bf00      	nop
 8006b60:	20000094 	.word	0x20000094

08006b64 <_malloc_r>:
 8006b64:	b570      	push	{r4, r5, r6, lr}
 8006b66:	1ccd      	adds	r5, r1, #3
 8006b68:	f025 0503 	bic.w	r5, r5, #3
 8006b6c:	3508      	adds	r5, #8
 8006b6e:	2d0c      	cmp	r5, #12
 8006b70:	bf38      	it	cc
 8006b72:	250c      	movcc	r5, #12
 8006b74:	2d00      	cmp	r5, #0
 8006b76:	4606      	mov	r6, r0
 8006b78:	db01      	blt.n	8006b7e <_malloc_r+0x1a>
 8006b7a:	42a9      	cmp	r1, r5
 8006b7c:	d903      	bls.n	8006b86 <_malloc_r+0x22>
 8006b7e:	230c      	movs	r3, #12
 8006b80:	6033      	str	r3, [r6, #0]
 8006b82:	2000      	movs	r0, #0
 8006b84:	bd70      	pop	{r4, r5, r6, pc}
 8006b86:	f000 f857 	bl	8006c38 <__malloc_lock>
 8006b8a:	4a21      	ldr	r2, [pc, #132]	; (8006c10 <_malloc_r+0xac>)
 8006b8c:	6814      	ldr	r4, [r2, #0]
 8006b8e:	4621      	mov	r1, r4
 8006b90:	b991      	cbnz	r1, 8006bb8 <_malloc_r+0x54>
 8006b92:	4c20      	ldr	r4, [pc, #128]	; (8006c14 <_malloc_r+0xb0>)
 8006b94:	6823      	ldr	r3, [r4, #0]
 8006b96:	b91b      	cbnz	r3, 8006ba0 <_malloc_r+0x3c>
 8006b98:	4630      	mov	r0, r6
 8006b9a:	f000 f83d 	bl	8006c18 <_sbrk_r>
 8006b9e:	6020      	str	r0, [r4, #0]
 8006ba0:	4629      	mov	r1, r5
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	f000 f838 	bl	8006c18 <_sbrk_r>
 8006ba8:	1c43      	adds	r3, r0, #1
 8006baa:	d124      	bne.n	8006bf6 <_malloc_r+0x92>
 8006bac:	230c      	movs	r3, #12
 8006bae:	6033      	str	r3, [r6, #0]
 8006bb0:	4630      	mov	r0, r6
 8006bb2:	f000 f842 	bl	8006c3a <__malloc_unlock>
 8006bb6:	e7e4      	b.n	8006b82 <_malloc_r+0x1e>
 8006bb8:	680b      	ldr	r3, [r1, #0]
 8006bba:	1b5b      	subs	r3, r3, r5
 8006bbc:	d418      	bmi.n	8006bf0 <_malloc_r+0x8c>
 8006bbe:	2b0b      	cmp	r3, #11
 8006bc0:	d90f      	bls.n	8006be2 <_malloc_r+0x7e>
 8006bc2:	600b      	str	r3, [r1, #0]
 8006bc4:	50cd      	str	r5, [r1, r3]
 8006bc6:	18cc      	adds	r4, r1, r3
 8006bc8:	4630      	mov	r0, r6
 8006bca:	f000 f836 	bl	8006c3a <__malloc_unlock>
 8006bce:	f104 000b 	add.w	r0, r4, #11
 8006bd2:	1d23      	adds	r3, r4, #4
 8006bd4:	f020 0007 	bic.w	r0, r0, #7
 8006bd8:	1ac3      	subs	r3, r0, r3
 8006bda:	d0d3      	beq.n	8006b84 <_malloc_r+0x20>
 8006bdc:	425a      	negs	r2, r3
 8006bde:	50e2      	str	r2, [r4, r3]
 8006be0:	e7d0      	b.n	8006b84 <_malloc_r+0x20>
 8006be2:	428c      	cmp	r4, r1
 8006be4:	684b      	ldr	r3, [r1, #4]
 8006be6:	bf16      	itet	ne
 8006be8:	6063      	strne	r3, [r4, #4]
 8006bea:	6013      	streq	r3, [r2, #0]
 8006bec:	460c      	movne	r4, r1
 8006bee:	e7eb      	b.n	8006bc8 <_malloc_r+0x64>
 8006bf0:	460c      	mov	r4, r1
 8006bf2:	6849      	ldr	r1, [r1, #4]
 8006bf4:	e7cc      	b.n	8006b90 <_malloc_r+0x2c>
 8006bf6:	1cc4      	adds	r4, r0, #3
 8006bf8:	f024 0403 	bic.w	r4, r4, #3
 8006bfc:	42a0      	cmp	r0, r4
 8006bfe:	d005      	beq.n	8006c0c <_malloc_r+0xa8>
 8006c00:	1a21      	subs	r1, r4, r0
 8006c02:	4630      	mov	r0, r6
 8006c04:	f000 f808 	bl	8006c18 <_sbrk_r>
 8006c08:	3001      	adds	r0, #1
 8006c0a:	d0cf      	beq.n	8006bac <_malloc_r+0x48>
 8006c0c:	6025      	str	r5, [r4, #0]
 8006c0e:	e7db      	b.n	8006bc8 <_malloc_r+0x64>
 8006c10:	20000094 	.word	0x20000094
 8006c14:	20000098 	.word	0x20000098

08006c18 <_sbrk_r>:
 8006c18:	b538      	push	{r3, r4, r5, lr}
 8006c1a:	4c06      	ldr	r4, [pc, #24]	; (8006c34 <_sbrk_r+0x1c>)
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	4605      	mov	r5, r0
 8006c20:	4608      	mov	r0, r1
 8006c22:	6023      	str	r3, [r4, #0]
 8006c24:	f7fb f898 	bl	8001d58 <_sbrk>
 8006c28:	1c43      	adds	r3, r0, #1
 8006c2a:	d102      	bne.n	8006c32 <_sbrk_r+0x1a>
 8006c2c:	6823      	ldr	r3, [r4, #0]
 8006c2e:	b103      	cbz	r3, 8006c32 <_sbrk_r+0x1a>
 8006c30:	602b      	str	r3, [r5, #0]
 8006c32:	bd38      	pop	{r3, r4, r5, pc}
 8006c34:	20000624 	.word	0x20000624

08006c38 <__malloc_lock>:
 8006c38:	4770      	bx	lr

08006c3a <__malloc_unlock>:
 8006c3a:	4770      	bx	lr

08006c3c <pow>:
 8006c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c40:	ed2d 8b04 	vpush	{d8-d9}
 8006c44:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8006f18 <pow+0x2dc>
 8006c48:	b08d      	sub	sp, #52	; 0x34
 8006c4a:	ec57 6b10 	vmov	r6, r7, d0
 8006c4e:	ec55 4b11 	vmov	r4, r5, d1
 8006c52:	f000 f965 	bl	8006f20 <__ieee754_pow>
 8006c56:	f999 3000 	ldrsb.w	r3, [r9]
 8006c5a:	9300      	str	r3, [sp, #0]
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	eeb0 8a40 	vmov.f32	s16, s0
 8006c62:	eef0 8a60 	vmov.f32	s17, s1
 8006c66:	46c8      	mov	r8, r9
 8006c68:	d05f      	beq.n	8006d2a <pow+0xee>
 8006c6a:	4622      	mov	r2, r4
 8006c6c:	462b      	mov	r3, r5
 8006c6e:	4620      	mov	r0, r4
 8006c70:	4629      	mov	r1, r5
 8006c72:	f7f9 ff1b 	bl	8000aac <__aeabi_dcmpun>
 8006c76:	4683      	mov	fp, r0
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	d156      	bne.n	8006d2a <pow+0xee>
 8006c7c:	4632      	mov	r2, r6
 8006c7e:	463b      	mov	r3, r7
 8006c80:	4630      	mov	r0, r6
 8006c82:	4639      	mov	r1, r7
 8006c84:	f7f9 ff12 	bl	8000aac <__aeabi_dcmpun>
 8006c88:	9001      	str	r0, [sp, #4]
 8006c8a:	b1e8      	cbz	r0, 8006cc8 <pow+0x8c>
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	2300      	movs	r3, #0
 8006c90:	4620      	mov	r0, r4
 8006c92:	4629      	mov	r1, r5
 8006c94:	f7f9 fed8 	bl	8000a48 <__aeabi_dcmpeq>
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	d046      	beq.n	8006d2a <pow+0xee>
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	9302      	str	r3, [sp, #8]
 8006ca0:	4b96      	ldr	r3, [pc, #600]	; (8006efc <pow+0x2c0>)
 8006ca2:	9303      	str	r3, [sp, #12]
 8006ca4:	4b96      	ldr	r3, [pc, #600]	; (8006f00 <pow+0x2c4>)
 8006ca6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006caa:	2200      	movs	r2, #0
 8006cac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006cb0:	9b00      	ldr	r3, [sp, #0]
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006cb8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006cbc:	d033      	beq.n	8006d26 <pow+0xea>
 8006cbe:	a802      	add	r0, sp, #8
 8006cc0:	f000 fefd 	bl	8007abe <matherr>
 8006cc4:	bb48      	cbnz	r0, 8006d1a <pow+0xde>
 8006cc6:	e05d      	b.n	8006d84 <pow+0x148>
 8006cc8:	f04f 0a00 	mov.w	sl, #0
 8006ccc:	f04f 0b00 	mov.w	fp, #0
 8006cd0:	4652      	mov	r2, sl
 8006cd2:	465b      	mov	r3, fp
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	4639      	mov	r1, r7
 8006cd8:	f7f9 feb6 	bl	8000a48 <__aeabi_dcmpeq>
 8006cdc:	ec4b ab19 	vmov	d9, sl, fp
 8006ce0:	2800      	cmp	r0, #0
 8006ce2:	d054      	beq.n	8006d8e <pow+0x152>
 8006ce4:	4652      	mov	r2, sl
 8006ce6:	465b      	mov	r3, fp
 8006ce8:	4620      	mov	r0, r4
 8006cea:	4629      	mov	r1, r5
 8006cec:	f7f9 feac 	bl	8000a48 <__aeabi_dcmpeq>
 8006cf0:	4680      	mov	r8, r0
 8006cf2:	b318      	cbz	r0, 8006d3c <pow+0x100>
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	9302      	str	r3, [sp, #8]
 8006cf8:	4b80      	ldr	r3, [pc, #512]	; (8006efc <pow+0x2c0>)
 8006cfa:	9303      	str	r3, [sp, #12]
 8006cfc:	9b01      	ldr	r3, [sp, #4]
 8006cfe:	930a      	str	r3, [sp, #40]	; 0x28
 8006d00:	9b00      	ldr	r3, [sp, #0]
 8006d02:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006d06:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006d0a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d0d5      	beq.n	8006cbe <pow+0x82>
 8006d12:	4b7b      	ldr	r3, [pc, #492]	; (8006f00 <pow+0x2c4>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d1c:	b11b      	cbz	r3, 8006d26 <pow+0xea>
 8006d1e:	f7ff fe91 	bl	8006a44 <__errno>
 8006d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d24:	6003      	str	r3, [r0, #0]
 8006d26:	ed9d 8b08 	vldr	d8, [sp, #32]
 8006d2a:	eeb0 0a48 	vmov.f32	s0, s16
 8006d2e:	eef0 0a68 	vmov.f32	s1, s17
 8006d32:	b00d      	add	sp, #52	; 0x34
 8006d34:	ecbd 8b04 	vpop	{d8-d9}
 8006d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d3c:	ec45 4b10 	vmov	d0, r4, r5
 8006d40:	f000 feb5 	bl	8007aae <finite>
 8006d44:	2800      	cmp	r0, #0
 8006d46:	d0f0      	beq.n	8006d2a <pow+0xee>
 8006d48:	4652      	mov	r2, sl
 8006d4a:	465b      	mov	r3, fp
 8006d4c:	4620      	mov	r0, r4
 8006d4e:	4629      	mov	r1, r5
 8006d50:	f7f9 fe84 	bl	8000a5c <__aeabi_dcmplt>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	d0e8      	beq.n	8006d2a <pow+0xee>
 8006d58:	2301      	movs	r3, #1
 8006d5a:	9302      	str	r3, [sp, #8]
 8006d5c:	4b67      	ldr	r3, [pc, #412]	; (8006efc <pow+0x2c0>)
 8006d5e:	9303      	str	r3, [sp, #12]
 8006d60:	f999 3000 	ldrsb.w	r3, [r9]
 8006d64:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8006d68:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006d6c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006d70:	b913      	cbnz	r3, 8006d78 <pow+0x13c>
 8006d72:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006d76:	e7a2      	b.n	8006cbe <pow+0x82>
 8006d78:	4962      	ldr	r1, [pc, #392]	; (8006f04 <pow+0x2c8>)
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d19c      	bne.n	8006cbe <pow+0x82>
 8006d84:	f7ff fe5e 	bl	8006a44 <__errno>
 8006d88:	2321      	movs	r3, #33	; 0x21
 8006d8a:	6003      	str	r3, [r0, #0]
 8006d8c:	e7c5      	b.n	8006d1a <pow+0xde>
 8006d8e:	eeb0 0a48 	vmov.f32	s0, s16
 8006d92:	eef0 0a68 	vmov.f32	s1, s17
 8006d96:	f000 fe8a 	bl	8007aae <finite>
 8006d9a:	9000      	str	r0, [sp, #0]
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	f040 8081 	bne.w	8006ea4 <pow+0x268>
 8006da2:	ec47 6b10 	vmov	d0, r6, r7
 8006da6:	f000 fe82 	bl	8007aae <finite>
 8006daa:	2800      	cmp	r0, #0
 8006dac:	d07a      	beq.n	8006ea4 <pow+0x268>
 8006dae:	ec45 4b10 	vmov	d0, r4, r5
 8006db2:	f000 fe7c 	bl	8007aae <finite>
 8006db6:	2800      	cmp	r0, #0
 8006db8:	d074      	beq.n	8006ea4 <pow+0x268>
 8006dba:	ec53 2b18 	vmov	r2, r3, d8
 8006dbe:	ee18 0a10 	vmov	r0, s16
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	f7f9 fe72 	bl	8000aac <__aeabi_dcmpun>
 8006dc8:	f999 9000 	ldrsb.w	r9, [r9]
 8006dcc:	4b4b      	ldr	r3, [pc, #300]	; (8006efc <pow+0x2c0>)
 8006dce:	b1b0      	cbz	r0, 8006dfe <pow+0x1c2>
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006dd6:	9b00      	ldr	r3, [sp, #0]
 8006dd8:	930a      	str	r3, [sp, #40]	; 0x28
 8006dda:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006dde:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006de2:	f1b9 0f00 	cmp.w	r9, #0
 8006de6:	d0c4      	beq.n	8006d72 <pow+0x136>
 8006de8:	4652      	mov	r2, sl
 8006dea:	465b      	mov	r3, fp
 8006dec:	4650      	mov	r0, sl
 8006dee:	4659      	mov	r1, fp
 8006df0:	f7f9 fcec 	bl	80007cc <__aeabi_ddiv>
 8006df4:	f1b9 0f02 	cmp.w	r9, #2
 8006df8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006dfc:	e7c1      	b.n	8006d82 <pow+0x146>
 8006dfe:	2203      	movs	r2, #3
 8006e00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e04:	900a      	str	r0, [sp, #40]	; 0x28
 8006e06:	4629      	mov	r1, r5
 8006e08:	4620      	mov	r0, r4
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	4b3e      	ldr	r3, [pc, #248]	; (8006f08 <pow+0x2cc>)
 8006e0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006e12:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006e16:	f7f9 fbaf 	bl	8000578 <__aeabi_dmul>
 8006e1a:	4604      	mov	r4, r0
 8006e1c:	460d      	mov	r5, r1
 8006e1e:	f1b9 0f00 	cmp.w	r9, #0
 8006e22:	d124      	bne.n	8006e6e <pow+0x232>
 8006e24:	4b39      	ldr	r3, [pc, #228]	; (8006f0c <pow+0x2d0>)
 8006e26:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006e2a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006e2e:	4630      	mov	r0, r6
 8006e30:	4652      	mov	r2, sl
 8006e32:	465b      	mov	r3, fp
 8006e34:	4639      	mov	r1, r7
 8006e36:	f7f9 fe11 	bl	8000a5c <__aeabi_dcmplt>
 8006e3a:	2800      	cmp	r0, #0
 8006e3c:	d056      	beq.n	8006eec <pow+0x2b0>
 8006e3e:	ec45 4b10 	vmov	d0, r4, r5
 8006e42:	f000 fe49 	bl	8007ad8 <rint>
 8006e46:	4622      	mov	r2, r4
 8006e48:	462b      	mov	r3, r5
 8006e4a:	ec51 0b10 	vmov	r0, r1, d0
 8006e4e:	f7f9 fdfb 	bl	8000a48 <__aeabi_dcmpeq>
 8006e52:	b920      	cbnz	r0, 8006e5e <pow+0x222>
 8006e54:	4b2e      	ldr	r3, [pc, #184]	; (8006f10 <pow+0x2d4>)
 8006e56:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006e5a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006e5e:	f998 3000 	ldrsb.w	r3, [r8]
 8006e62:	2b02      	cmp	r3, #2
 8006e64:	d142      	bne.n	8006eec <pow+0x2b0>
 8006e66:	f7ff fded 	bl	8006a44 <__errno>
 8006e6a:	2322      	movs	r3, #34	; 0x22
 8006e6c:	e78d      	b.n	8006d8a <pow+0x14e>
 8006e6e:	4b29      	ldr	r3, [pc, #164]	; (8006f14 <pow+0x2d8>)
 8006e70:	2200      	movs	r2, #0
 8006e72:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006e76:	4630      	mov	r0, r6
 8006e78:	4652      	mov	r2, sl
 8006e7a:	465b      	mov	r3, fp
 8006e7c:	4639      	mov	r1, r7
 8006e7e:	f7f9 fded 	bl	8000a5c <__aeabi_dcmplt>
 8006e82:	2800      	cmp	r0, #0
 8006e84:	d0eb      	beq.n	8006e5e <pow+0x222>
 8006e86:	ec45 4b10 	vmov	d0, r4, r5
 8006e8a:	f000 fe25 	bl	8007ad8 <rint>
 8006e8e:	4622      	mov	r2, r4
 8006e90:	462b      	mov	r3, r5
 8006e92:	ec51 0b10 	vmov	r0, r1, d0
 8006e96:	f7f9 fdd7 	bl	8000a48 <__aeabi_dcmpeq>
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	d1df      	bne.n	8006e5e <pow+0x222>
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	4b18      	ldr	r3, [pc, #96]	; (8006f04 <pow+0x2c8>)
 8006ea2:	e7da      	b.n	8006e5a <pow+0x21e>
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	ec51 0b18 	vmov	r0, r1, d8
 8006eac:	f7f9 fdcc 	bl	8000a48 <__aeabi_dcmpeq>
 8006eb0:	2800      	cmp	r0, #0
 8006eb2:	f43f af3a 	beq.w	8006d2a <pow+0xee>
 8006eb6:	ec47 6b10 	vmov	d0, r6, r7
 8006eba:	f000 fdf8 	bl	8007aae <finite>
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	f43f af33 	beq.w	8006d2a <pow+0xee>
 8006ec4:	ec45 4b10 	vmov	d0, r4, r5
 8006ec8:	f000 fdf1 	bl	8007aae <finite>
 8006ecc:	2800      	cmp	r0, #0
 8006ece:	f43f af2c 	beq.w	8006d2a <pow+0xee>
 8006ed2:	2304      	movs	r3, #4
 8006ed4:	9302      	str	r3, [sp, #8]
 8006ed6:	4b09      	ldr	r3, [pc, #36]	; (8006efc <pow+0x2c0>)
 8006ed8:	9303      	str	r3, [sp, #12]
 8006eda:	2300      	movs	r3, #0
 8006edc:	930a      	str	r3, [sp, #40]	; 0x28
 8006ede:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006ee2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006ee6:	ed8d 9b08 	vstr	d9, [sp, #32]
 8006eea:	e7b8      	b.n	8006e5e <pow+0x222>
 8006eec:	a802      	add	r0, sp, #8
 8006eee:	f000 fde6 	bl	8007abe <matherr>
 8006ef2:	2800      	cmp	r0, #0
 8006ef4:	f47f af11 	bne.w	8006d1a <pow+0xde>
 8006ef8:	e7b5      	b.n	8006e66 <pow+0x22a>
 8006efa:	bf00      	nop
 8006efc:	0801e078 	.word	0x0801e078
 8006f00:	3ff00000 	.word	0x3ff00000
 8006f04:	fff00000 	.word	0xfff00000
 8006f08:	3fe00000 	.word	0x3fe00000
 8006f0c:	47efffff 	.word	0x47efffff
 8006f10:	c7efffff 	.word	0xc7efffff
 8006f14:	7ff00000 	.word	0x7ff00000
 8006f18:	20000070 	.word	0x20000070
 8006f1c:	00000000 	.word	0x00000000

08006f20 <__ieee754_pow>:
 8006f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f24:	b091      	sub	sp, #68	; 0x44
 8006f26:	ed8d 1b00 	vstr	d1, [sp]
 8006f2a:	e9dd 2900 	ldrd	r2, r9, [sp]
 8006f2e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8006f32:	ea58 0302 	orrs.w	r3, r8, r2
 8006f36:	ec57 6b10 	vmov	r6, r7, d0
 8006f3a:	f000 84be 	beq.w	80078ba <__ieee754_pow+0x99a>
 8006f3e:	4b7a      	ldr	r3, [pc, #488]	; (8007128 <__ieee754_pow+0x208>)
 8006f40:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8006f44:	429c      	cmp	r4, r3
 8006f46:	463d      	mov	r5, r7
 8006f48:	ee10 aa10 	vmov	sl, s0
 8006f4c:	dc09      	bgt.n	8006f62 <__ieee754_pow+0x42>
 8006f4e:	d103      	bne.n	8006f58 <__ieee754_pow+0x38>
 8006f50:	b93e      	cbnz	r6, 8006f62 <__ieee754_pow+0x42>
 8006f52:	45a0      	cmp	r8, r4
 8006f54:	dc0d      	bgt.n	8006f72 <__ieee754_pow+0x52>
 8006f56:	e001      	b.n	8006f5c <__ieee754_pow+0x3c>
 8006f58:	4598      	cmp	r8, r3
 8006f5a:	dc02      	bgt.n	8006f62 <__ieee754_pow+0x42>
 8006f5c:	4598      	cmp	r8, r3
 8006f5e:	d10e      	bne.n	8006f7e <__ieee754_pow+0x5e>
 8006f60:	b16a      	cbz	r2, 8006f7e <__ieee754_pow+0x5e>
 8006f62:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006f66:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006f6a:	ea54 030a 	orrs.w	r3, r4, sl
 8006f6e:	f000 84a4 	beq.w	80078ba <__ieee754_pow+0x99a>
 8006f72:	486e      	ldr	r0, [pc, #440]	; (800712c <__ieee754_pow+0x20c>)
 8006f74:	b011      	add	sp, #68	; 0x44
 8006f76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f7a:	f000 bda5 	b.w	8007ac8 <nan>
 8006f7e:	2d00      	cmp	r5, #0
 8006f80:	da53      	bge.n	800702a <__ieee754_pow+0x10a>
 8006f82:	4b6b      	ldr	r3, [pc, #428]	; (8007130 <__ieee754_pow+0x210>)
 8006f84:	4598      	cmp	r8, r3
 8006f86:	dc4d      	bgt.n	8007024 <__ieee754_pow+0x104>
 8006f88:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006f8c:	4598      	cmp	r8, r3
 8006f8e:	dd4c      	ble.n	800702a <__ieee754_pow+0x10a>
 8006f90:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006f94:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006f98:	2b14      	cmp	r3, #20
 8006f9a:	dd26      	ble.n	8006fea <__ieee754_pow+0xca>
 8006f9c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006fa0:	fa22 f103 	lsr.w	r1, r2, r3
 8006fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d13e      	bne.n	800702a <__ieee754_pow+0x10a>
 8006fac:	f001 0101 	and.w	r1, r1, #1
 8006fb0:	f1c1 0b02 	rsb	fp, r1, #2
 8006fb4:	2a00      	cmp	r2, #0
 8006fb6:	d15b      	bne.n	8007070 <__ieee754_pow+0x150>
 8006fb8:	4b5b      	ldr	r3, [pc, #364]	; (8007128 <__ieee754_pow+0x208>)
 8006fba:	4598      	cmp	r8, r3
 8006fbc:	d124      	bne.n	8007008 <__ieee754_pow+0xe8>
 8006fbe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006fc2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006fc6:	ea53 030a 	orrs.w	r3, r3, sl
 8006fca:	f000 8476 	beq.w	80078ba <__ieee754_pow+0x99a>
 8006fce:	4b59      	ldr	r3, [pc, #356]	; (8007134 <__ieee754_pow+0x214>)
 8006fd0:	429c      	cmp	r4, r3
 8006fd2:	dd2d      	ble.n	8007030 <__ieee754_pow+0x110>
 8006fd4:	f1b9 0f00 	cmp.w	r9, #0
 8006fd8:	f280 8473 	bge.w	80078c2 <__ieee754_pow+0x9a2>
 8006fdc:	2000      	movs	r0, #0
 8006fde:	2100      	movs	r1, #0
 8006fe0:	ec41 0b10 	vmov	d0, r0, r1
 8006fe4:	b011      	add	sp, #68	; 0x44
 8006fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fea:	2a00      	cmp	r2, #0
 8006fec:	d13e      	bne.n	800706c <__ieee754_pow+0x14c>
 8006fee:	f1c3 0314 	rsb	r3, r3, #20
 8006ff2:	fa48 f103 	asr.w	r1, r8, r3
 8006ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8006ffa:	4543      	cmp	r3, r8
 8006ffc:	f040 8469 	bne.w	80078d2 <__ieee754_pow+0x9b2>
 8007000:	f001 0101 	and.w	r1, r1, #1
 8007004:	f1c1 0b02 	rsb	fp, r1, #2
 8007008:	4b4b      	ldr	r3, [pc, #300]	; (8007138 <__ieee754_pow+0x218>)
 800700a:	4598      	cmp	r8, r3
 800700c:	d118      	bne.n	8007040 <__ieee754_pow+0x120>
 800700e:	f1b9 0f00 	cmp.w	r9, #0
 8007012:	f280 845a 	bge.w	80078ca <__ieee754_pow+0x9aa>
 8007016:	4948      	ldr	r1, [pc, #288]	; (8007138 <__ieee754_pow+0x218>)
 8007018:	4632      	mov	r2, r6
 800701a:	463b      	mov	r3, r7
 800701c:	2000      	movs	r0, #0
 800701e:	f7f9 fbd5 	bl	80007cc <__aeabi_ddiv>
 8007022:	e7dd      	b.n	8006fe0 <__ieee754_pow+0xc0>
 8007024:	f04f 0b02 	mov.w	fp, #2
 8007028:	e7c4      	b.n	8006fb4 <__ieee754_pow+0x94>
 800702a:	f04f 0b00 	mov.w	fp, #0
 800702e:	e7c1      	b.n	8006fb4 <__ieee754_pow+0x94>
 8007030:	f1b9 0f00 	cmp.w	r9, #0
 8007034:	dad2      	bge.n	8006fdc <__ieee754_pow+0xbc>
 8007036:	e9dd 0300 	ldrd	r0, r3, [sp]
 800703a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800703e:	e7cf      	b.n	8006fe0 <__ieee754_pow+0xc0>
 8007040:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007044:	d106      	bne.n	8007054 <__ieee754_pow+0x134>
 8007046:	4632      	mov	r2, r6
 8007048:	463b      	mov	r3, r7
 800704a:	4610      	mov	r0, r2
 800704c:	4619      	mov	r1, r3
 800704e:	f7f9 fa93 	bl	8000578 <__aeabi_dmul>
 8007052:	e7c5      	b.n	8006fe0 <__ieee754_pow+0xc0>
 8007054:	4b39      	ldr	r3, [pc, #228]	; (800713c <__ieee754_pow+0x21c>)
 8007056:	4599      	cmp	r9, r3
 8007058:	d10a      	bne.n	8007070 <__ieee754_pow+0x150>
 800705a:	2d00      	cmp	r5, #0
 800705c:	db08      	blt.n	8007070 <__ieee754_pow+0x150>
 800705e:	ec47 6b10 	vmov	d0, r6, r7
 8007062:	b011      	add	sp, #68	; 0x44
 8007064:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007068:	f000 bc68 	b.w	800793c <__ieee754_sqrt>
 800706c:	f04f 0b00 	mov.w	fp, #0
 8007070:	ec47 6b10 	vmov	d0, r6, r7
 8007074:	f000 fd12 	bl	8007a9c <fabs>
 8007078:	ec51 0b10 	vmov	r0, r1, d0
 800707c:	f1ba 0f00 	cmp.w	sl, #0
 8007080:	d127      	bne.n	80070d2 <__ieee754_pow+0x1b2>
 8007082:	b124      	cbz	r4, 800708e <__ieee754_pow+0x16e>
 8007084:	4b2c      	ldr	r3, [pc, #176]	; (8007138 <__ieee754_pow+0x218>)
 8007086:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800708a:	429a      	cmp	r2, r3
 800708c:	d121      	bne.n	80070d2 <__ieee754_pow+0x1b2>
 800708e:	f1b9 0f00 	cmp.w	r9, #0
 8007092:	da05      	bge.n	80070a0 <__ieee754_pow+0x180>
 8007094:	4602      	mov	r2, r0
 8007096:	460b      	mov	r3, r1
 8007098:	2000      	movs	r0, #0
 800709a:	4927      	ldr	r1, [pc, #156]	; (8007138 <__ieee754_pow+0x218>)
 800709c:	f7f9 fb96 	bl	80007cc <__aeabi_ddiv>
 80070a0:	2d00      	cmp	r5, #0
 80070a2:	da9d      	bge.n	8006fe0 <__ieee754_pow+0xc0>
 80070a4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80070a8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80070ac:	ea54 030b 	orrs.w	r3, r4, fp
 80070b0:	d108      	bne.n	80070c4 <__ieee754_pow+0x1a4>
 80070b2:	4602      	mov	r2, r0
 80070b4:	460b      	mov	r3, r1
 80070b6:	4610      	mov	r0, r2
 80070b8:	4619      	mov	r1, r3
 80070ba:	f7f9 f8a5 	bl	8000208 <__aeabi_dsub>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	e7ac      	b.n	800701e <__ieee754_pow+0xfe>
 80070c4:	f1bb 0f01 	cmp.w	fp, #1
 80070c8:	d18a      	bne.n	8006fe0 <__ieee754_pow+0xc0>
 80070ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80070ce:	4619      	mov	r1, r3
 80070d0:	e786      	b.n	8006fe0 <__ieee754_pow+0xc0>
 80070d2:	0fed      	lsrs	r5, r5, #31
 80070d4:	1e6b      	subs	r3, r5, #1
 80070d6:	930d      	str	r3, [sp, #52]	; 0x34
 80070d8:	ea5b 0303 	orrs.w	r3, fp, r3
 80070dc:	d102      	bne.n	80070e4 <__ieee754_pow+0x1c4>
 80070de:	4632      	mov	r2, r6
 80070e0:	463b      	mov	r3, r7
 80070e2:	e7e8      	b.n	80070b6 <__ieee754_pow+0x196>
 80070e4:	4b16      	ldr	r3, [pc, #88]	; (8007140 <__ieee754_pow+0x220>)
 80070e6:	4598      	cmp	r8, r3
 80070e8:	f340 80fe 	ble.w	80072e8 <__ieee754_pow+0x3c8>
 80070ec:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80070f0:	4598      	cmp	r8, r3
 80070f2:	dd0a      	ble.n	800710a <__ieee754_pow+0x1ea>
 80070f4:	4b0f      	ldr	r3, [pc, #60]	; (8007134 <__ieee754_pow+0x214>)
 80070f6:	429c      	cmp	r4, r3
 80070f8:	dc0d      	bgt.n	8007116 <__ieee754_pow+0x1f6>
 80070fa:	f1b9 0f00 	cmp.w	r9, #0
 80070fe:	f6bf af6d 	bge.w	8006fdc <__ieee754_pow+0xbc>
 8007102:	a307      	add	r3, pc, #28	; (adr r3, 8007120 <__ieee754_pow+0x200>)
 8007104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007108:	e79f      	b.n	800704a <__ieee754_pow+0x12a>
 800710a:	4b0e      	ldr	r3, [pc, #56]	; (8007144 <__ieee754_pow+0x224>)
 800710c:	429c      	cmp	r4, r3
 800710e:	ddf4      	ble.n	80070fa <__ieee754_pow+0x1da>
 8007110:	4b09      	ldr	r3, [pc, #36]	; (8007138 <__ieee754_pow+0x218>)
 8007112:	429c      	cmp	r4, r3
 8007114:	dd18      	ble.n	8007148 <__ieee754_pow+0x228>
 8007116:	f1b9 0f00 	cmp.w	r9, #0
 800711a:	dcf2      	bgt.n	8007102 <__ieee754_pow+0x1e2>
 800711c:	e75e      	b.n	8006fdc <__ieee754_pow+0xbc>
 800711e:	bf00      	nop
 8007120:	8800759c 	.word	0x8800759c
 8007124:	7e37e43c 	.word	0x7e37e43c
 8007128:	7ff00000 	.word	0x7ff00000
 800712c:	0801e07b 	.word	0x0801e07b
 8007130:	433fffff 	.word	0x433fffff
 8007134:	3fefffff 	.word	0x3fefffff
 8007138:	3ff00000 	.word	0x3ff00000
 800713c:	3fe00000 	.word	0x3fe00000
 8007140:	41e00000 	.word	0x41e00000
 8007144:	3feffffe 	.word	0x3feffffe
 8007148:	2200      	movs	r2, #0
 800714a:	4b63      	ldr	r3, [pc, #396]	; (80072d8 <__ieee754_pow+0x3b8>)
 800714c:	f7f9 f85c 	bl	8000208 <__aeabi_dsub>
 8007150:	a355      	add	r3, pc, #340	; (adr r3, 80072a8 <__ieee754_pow+0x388>)
 8007152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007156:	4604      	mov	r4, r0
 8007158:	460d      	mov	r5, r1
 800715a:	f7f9 fa0d 	bl	8000578 <__aeabi_dmul>
 800715e:	a354      	add	r3, pc, #336	; (adr r3, 80072b0 <__ieee754_pow+0x390>)
 8007160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007164:	4606      	mov	r6, r0
 8007166:	460f      	mov	r7, r1
 8007168:	4620      	mov	r0, r4
 800716a:	4629      	mov	r1, r5
 800716c:	f7f9 fa04 	bl	8000578 <__aeabi_dmul>
 8007170:	2200      	movs	r2, #0
 8007172:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007176:	4b59      	ldr	r3, [pc, #356]	; (80072dc <__ieee754_pow+0x3bc>)
 8007178:	4620      	mov	r0, r4
 800717a:	4629      	mov	r1, r5
 800717c:	f7f9 f9fc 	bl	8000578 <__aeabi_dmul>
 8007180:	4602      	mov	r2, r0
 8007182:	460b      	mov	r3, r1
 8007184:	a14c      	add	r1, pc, #304	; (adr r1, 80072b8 <__ieee754_pow+0x398>)
 8007186:	e9d1 0100 	ldrd	r0, r1, [r1]
 800718a:	f7f9 f83d 	bl	8000208 <__aeabi_dsub>
 800718e:	4622      	mov	r2, r4
 8007190:	462b      	mov	r3, r5
 8007192:	f7f9 f9f1 	bl	8000578 <__aeabi_dmul>
 8007196:	4602      	mov	r2, r0
 8007198:	460b      	mov	r3, r1
 800719a:	2000      	movs	r0, #0
 800719c:	4950      	ldr	r1, [pc, #320]	; (80072e0 <__ieee754_pow+0x3c0>)
 800719e:	f7f9 f833 	bl	8000208 <__aeabi_dsub>
 80071a2:	4622      	mov	r2, r4
 80071a4:	462b      	mov	r3, r5
 80071a6:	4680      	mov	r8, r0
 80071a8:	4689      	mov	r9, r1
 80071aa:	4620      	mov	r0, r4
 80071ac:	4629      	mov	r1, r5
 80071ae:	f7f9 f9e3 	bl	8000578 <__aeabi_dmul>
 80071b2:	4602      	mov	r2, r0
 80071b4:	460b      	mov	r3, r1
 80071b6:	4640      	mov	r0, r8
 80071b8:	4649      	mov	r1, r9
 80071ba:	f7f9 f9dd 	bl	8000578 <__aeabi_dmul>
 80071be:	a340      	add	r3, pc, #256	; (adr r3, 80072c0 <__ieee754_pow+0x3a0>)
 80071c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c4:	f7f9 f9d8 	bl	8000578 <__aeabi_dmul>
 80071c8:	4602      	mov	r2, r0
 80071ca:	460b      	mov	r3, r1
 80071cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071d0:	f7f9 f81a 	bl	8000208 <__aeabi_dsub>
 80071d4:	4602      	mov	r2, r0
 80071d6:	460b      	mov	r3, r1
 80071d8:	4604      	mov	r4, r0
 80071da:	460d      	mov	r5, r1
 80071dc:	4630      	mov	r0, r6
 80071de:	4639      	mov	r1, r7
 80071e0:	f7f9 f814 	bl	800020c <__adddf3>
 80071e4:	2000      	movs	r0, #0
 80071e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071ea:	4632      	mov	r2, r6
 80071ec:	463b      	mov	r3, r7
 80071ee:	f7f9 f80b 	bl	8000208 <__aeabi_dsub>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	4620      	mov	r0, r4
 80071f8:	4629      	mov	r1, r5
 80071fa:	f7f9 f805 	bl	8000208 <__aeabi_dsub>
 80071fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007200:	f10b 33ff 	add.w	r3, fp, #4294967295
 8007204:	4313      	orrs	r3, r2
 8007206:	4606      	mov	r6, r0
 8007208:	460f      	mov	r7, r1
 800720a:	f040 81eb 	bne.w	80075e4 <__ieee754_pow+0x6c4>
 800720e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80072c8 <__ieee754_pow+0x3a8>
 8007212:	e9dd 4500 	ldrd	r4, r5, [sp]
 8007216:	2400      	movs	r4, #0
 8007218:	4622      	mov	r2, r4
 800721a:	462b      	mov	r3, r5
 800721c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007220:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007224:	f7f8 fff0 	bl	8000208 <__aeabi_dsub>
 8007228:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800722c:	f7f9 f9a4 	bl	8000578 <__aeabi_dmul>
 8007230:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007234:	4680      	mov	r8, r0
 8007236:	4689      	mov	r9, r1
 8007238:	4630      	mov	r0, r6
 800723a:	4639      	mov	r1, r7
 800723c:	f7f9 f99c 	bl	8000578 <__aeabi_dmul>
 8007240:	4602      	mov	r2, r0
 8007242:	460b      	mov	r3, r1
 8007244:	4640      	mov	r0, r8
 8007246:	4649      	mov	r1, r9
 8007248:	f7f8 ffe0 	bl	800020c <__adddf3>
 800724c:	4622      	mov	r2, r4
 800724e:	462b      	mov	r3, r5
 8007250:	4680      	mov	r8, r0
 8007252:	4689      	mov	r9, r1
 8007254:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007258:	f7f9 f98e 	bl	8000578 <__aeabi_dmul>
 800725c:	460b      	mov	r3, r1
 800725e:	4604      	mov	r4, r0
 8007260:	460d      	mov	r5, r1
 8007262:	4602      	mov	r2, r0
 8007264:	4649      	mov	r1, r9
 8007266:	4640      	mov	r0, r8
 8007268:	e9cd 4500 	strd	r4, r5, [sp]
 800726c:	f7f8 ffce 	bl	800020c <__adddf3>
 8007270:	4b1c      	ldr	r3, [pc, #112]	; (80072e4 <__ieee754_pow+0x3c4>)
 8007272:	4299      	cmp	r1, r3
 8007274:	4606      	mov	r6, r0
 8007276:	460f      	mov	r7, r1
 8007278:	468b      	mov	fp, r1
 800727a:	f340 82f7 	ble.w	800786c <__ieee754_pow+0x94c>
 800727e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8007282:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007286:	4303      	orrs	r3, r0
 8007288:	f000 81ea 	beq.w	8007660 <__ieee754_pow+0x740>
 800728c:	a310      	add	r3, pc, #64	; (adr r3, 80072d0 <__ieee754_pow+0x3b0>)
 800728e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007292:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007296:	f7f9 f96f 	bl	8000578 <__aeabi_dmul>
 800729a:	a30d      	add	r3, pc, #52	; (adr r3, 80072d0 <__ieee754_pow+0x3b0>)
 800729c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a0:	e6d5      	b.n	800704e <__ieee754_pow+0x12e>
 80072a2:	bf00      	nop
 80072a4:	f3af 8000 	nop.w
 80072a8:	60000000 	.word	0x60000000
 80072ac:	3ff71547 	.word	0x3ff71547
 80072b0:	f85ddf44 	.word	0xf85ddf44
 80072b4:	3e54ae0b 	.word	0x3e54ae0b
 80072b8:	55555555 	.word	0x55555555
 80072bc:	3fd55555 	.word	0x3fd55555
 80072c0:	652b82fe 	.word	0x652b82fe
 80072c4:	3ff71547 	.word	0x3ff71547
 80072c8:	00000000 	.word	0x00000000
 80072cc:	bff00000 	.word	0xbff00000
 80072d0:	8800759c 	.word	0x8800759c
 80072d4:	7e37e43c 	.word	0x7e37e43c
 80072d8:	3ff00000 	.word	0x3ff00000
 80072dc:	3fd00000 	.word	0x3fd00000
 80072e0:	3fe00000 	.word	0x3fe00000
 80072e4:	408fffff 	.word	0x408fffff
 80072e8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80072ec:	f04f 0200 	mov.w	r2, #0
 80072f0:	da05      	bge.n	80072fe <__ieee754_pow+0x3de>
 80072f2:	4bd3      	ldr	r3, [pc, #844]	; (8007640 <__ieee754_pow+0x720>)
 80072f4:	f7f9 f940 	bl	8000578 <__aeabi_dmul>
 80072f8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80072fc:	460c      	mov	r4, r1
 80072fe:	1523      	asrs	r3, r4, #20
 8007300:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007304:	4413      	add	r3, r2
 8007306:	9309      	str	r3, [sp, #36]	; 0x24
 8007308:	4bce      	ldr	r3, [pc, #824]	; (8007644 <__ieee754_pow+0x724>)
 800730a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800730e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007312:	429c      	cmp	r4, r3
 8007314:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007318:	dd08      	ble.n	800732c <__ieee754_pow+0x40c>
 800731a:	4bcb      	ldr	r3, [pc, #812]	; (8007648 <__ieee754_pow+0x728>)
 800731c:	429c      	cmp	r4, r3
 800731e:	f340 815e 	ble.w	80075de <__ieee754_pow+0x6be>
 8007322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007324:	3301      	adds	r3, #1
 8007326:	9309      	str	r3, [sp, #36]	; 0x24
 8007328:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800732c:	f04f 0a00 	mov.w	sl, #0
 8007330:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8007334:	930c      	str	r3, [sp, #48]	; 0x30
 8007336:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007338:	4bc4      	ldr	r3, [pc, #784]	; (800764c <__ieee754_pow+0x72c>)
 800733a:	4413      	add	r3, r2
 800733c:	ed93 7b00 	vldr	d7, [r3]
 8007340:	4629      	mov	r1, r5
 8007342:	ec53 2b17 	vmov	r2, r3, d7
 8007346:	ed8d 7b06 	vstr	d7, [sp, #24]
 800734a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800734e:	f7f8 ff5b 	bl	8000208 <__aeabi_dsub>
 8007352:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007356:	4606      	mov	r6, r0
 8007358:	460f      	mov	r7, r1
 800735a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800735e:	f7f8 ff55 	bl	800020c <__adddf3>
 8007362:	4602      	mov	r2, r0
 8007364:	460b      	mov	r3, r1
 8007366:	2000      	movs	r0, #0
 8007368:	49b9      	ldr	r1, [pc, #740]	; (8007650 <__ieee754_pow+0x730>)
 800736a:	f7f9 fa2f 	bl	80007cc <__aeabi_ddiv>
 800736e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007372:	4602      	mov	r2, r0
 8007374:	460b      	mov	r3, r1
 8007376:	4630      	mov	r0, r6
 8007378:	4639      	mov	r1, r7
 800737a:	f7f9 f8fd 	bl	8000578 <__aeabi_dmul>
 800737e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007382:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007386:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800738a:	2300      	movs	r3, #0
 800738c:	9302      	str	r3, [sp, #8]
 800738e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007392:	106d      	asrs	r5, r5, #1
 8007394:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007398:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800739c:	2200      	movs	r2, #0
 800739e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80073a2:	4640      	mov	r0, r8
 80073a4:	4649      	mov	r1, r9
 80073a6:	4614      	mov	r4, r2
 80073a8:	461d      	mov	r5, r3
 80073aa:	f7f9 f8e5 	bl	8000578 <__aeabi_dmul>
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4630      	mov	r0, r6
 80073b4:	4639      	mov	r1, r7
 80073b6:	f7f8 ff27 	bl	8000208 <__aeabi_dsub>
 80073ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073be:	4606      	mov	r6, r0
 80073c0:	460f      	mov	r7, r1
 80073c2:	4620      	mov	r0, r4
 80073c4:	4629      	mov	r1, r5
 80073c6:	f7f8 ff1f 	bl	8000208 <__aeabi_dsub>
 80073ca:	4602      	mov	r2, r0
 80073cc:	460b      	mov	r3, r1
 80073ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073d2:	f7f8 ff19 	bl	8000208 <__aeabi_dsub>
 80073d6:	4642      	mov	r2, r8
 80073d8:	464b      	mov	r3, r9
 80073da:	f7f9 f8cd 	bl	8000578 <__aeabi_dmul>
 80073de:	4602      	mov	r2, r0
 80073e0:	460b      	mov	r3, r1
 80073e2:	4630      	mov	r0, r6
 80073e4:	4639      	mov	r1, r7
 80073e6:	f7f8 ff0f 	bl	8000208 <__aeabi_dsub>
 80073ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80073ee:	f7f9 f8c3 	bl	8000578 <__aeabi_dmul>
 80073f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80073fa:	4610      	mov	r0, r2
 80073fc:	4619      	mov	r1, r3
 80073fe:	f7f9 f8bb 	bl	8000578 <__aeabi_dmul>
 8007402:	a37b      	add	r3, pc, #492	; (adr r3, 80075f0 <__ieee754_pow+0x6d0>)
 8007404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007408:	4604      	mov	r4, r0
 800740a:	460d      	mov	r5, r1
 800740c:	f7f9 f8b4 	bl	8000578 <__aeabi_dmul>
 8007410:	a379      	add	r3, pc, #484	; (adr r3, 80075f8 <__ieee754_pow+0x6d8>)
 8007412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007416:	f7f8 fef9 	bl	800020c <__adddf3>
 800741a:	4622      	mov	r2, r4
 800741c:	462b      	mov	r3, r5
 800741e:	f7f9 f8ab 	bl	8000578 <__aeabi_dmul>
 8007422:	a377      	add	r3, pc, #476	; (adr r3, 8007600 <__ieee754_pow+0x6e0>)
 8007424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007428:	f7f8 fef0 	bl	800020c <__adddf3>
 800742c:	4622      	mov	r2, r4
 800742e:	462b      	mov	r3, r5
 8007430:	f7f9 f8a2 	bl	8000578 <__aeabi_dmul>
 8007434:	a374      	add	r3, pc, #464	; (adr r3, 8007608 <__ieee754_pow+0x6e8>)
 8007436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743a:	f7f8 fee7 	bl	800020c <__adddf3>
 800743e:	4622      	mov	r2, r4
 8007440:	462b      	mov	r3, r5
 8007442:	f7f9 f899 	bl	8000578 <__aeabi_dmul>
 8007446:	a372      	add	r3, pc, #456	; (adr r3, 8007610 <__ieee754_pow+0x6f0>)
 8007448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744c:	f7f8 fede 	bl	800020c <__adddf3>
 8007450:	4622      	mov	r2, r4
 8007452:	462b      	mov	r3, r5
 8007454:	f7f9 f890 	bl	8000578 <__aeabi_dmul>
 8007458:	a36f      	add	r3, pc, #444	; (adr r3, 8007618 <__ieee754_pow+0x6f8>)
 800745a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745e:	f7f8 fed5 	bl	800020c <__adddf3>
 8007462:	4622      	mov	r2, r4
 8007464:	4606      	mov	r6, r0
 8007466:	460f      	mov	r7, r1
 8007468:	462b      	mov	r3, r5
 800746a:	4620      	mov	r0, r4
 800746c:	4629      	mov	r1, r5
 800746e:	f7f9 f883 	bl	8000578 <__aeabi_dmul>
 8007472:	4602      	mov	r2, r0
 8007474:	460b      	mov	r3, r1
 8007476:	4630      	mov	r0, r6
 8007478:	4639      	mov	r1, r7
 800747a:	f7f9 f87d 	bl	8000578 <__aeabi_dmul>
 800747e:	4642      	mov	r2, r8
 8007480:	4604      	mov	r4, r0
 8007482:	460d      	mov	r5, r1
 8007484:	464b      	mov	r3, r9
 8007486:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800748a:	f7f8 febf 	bl	800020c <__adddf3>
 800748e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007492:	f7f9 f871 	bl	8000578 <__aeabi_dmul>
 8007496:	4622      	mov	r2, r4
 8007498:	462b      	mov	r3, r5
 800749a:	f7f8 feb7 	bl	800020c <__adddf3>
 800749e:	4642      	mov	r2, r8
 80074a0:	4606      	mov	r6, r0
 80074a2:	460f      	mov	r7, r1
 80074a4:	464b      	mov	r3, r9
 80074a6:	4640      	mov	r0, r8
 80074a8:	4649      	mov	r1, r9
 80074aa:	f7f9 f865 	bl	8000578 <__aeabi_dmul>
 80074ae:	2200      	movs	r2, #0
 80074b0:	4b68      	ldr	r3, [pc, #416]	; (8007654 <__ieee754_pow+0x734>)
 80074b2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80074b6:	f7f8 fea9 	bl	800020c <__adddf3>
 80074ba:	4632      	mov	r2, r6
 80074bc:	463b      	mov	r3, r7
 80074be:	f7f8 fea5 	bl	800020c <__adddf3>
 80074c2:	9802      	ldr	r0, [sp, #8]
 80074c4:	460d      	mov	r5, r1
 80074c6:	4604      	mov	r4, r0
 80074c8:	4602      	mov	r2, r0
 80074ca:	460b      	mov	r3, r1
 80074cc:	4640      	mov	r0, r8
 80074ce:	4649      	mov	r1, r9
 80074d0:	f7f9 f852 	bl	8000578 <__aeabi_dmul>
 80074d4:	2200      	movs	r2, #0
 80074d6:	4680      	mov	r8, r0
 80074d8:	4689      	mov	r9, r1
 80074da:	4b5e      	ldr	r3, [pc, #376]	; (8007654 <__ieee754_pow+0x734>)
 80074dc:	4620      	mov	r0, r4
 80074de:	4629      	mov	r1, r5
 80074e0:	f7f8 fe92 	bl	8000208 <__aeabi_dsub>
 80074e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80074e8:	f7f8 fe8e 	bl	8000208 <__aeabi_dsub>
 80074ec:	4602      	mov	r2, r0
 80074ee:	460b      	mov	r3, r1
 80074f0:	4630      	mov	r0, r6
 80074f2:	4639      	mov	r1, r7
 80074f4:	f7f8 fe88 	bl	8000208 <__aeabi_dsub>
 80074f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074fc:	f7f9 f83c 	bl	8000578 <__aeabi_dmul>
 8007500:	4622      	mov	r2, r4
 8007502:	4606      	mov	r6, r0
 8007504:	460f      	mov	r7, r1
 8007506:	462b      	mov	r3, r5
 8007508:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800750c:	f7f9 f834 	bl	8000578 <__aeabi_dmul>
 8007510:	4602      	mov	r2, r0
 8007512:	460b      	mov	r3, r1
 8007514:	4630      	mov	r0, r6
 8007516:	4639      	mov	r1, r7
 8007518:	f7f8 fe78 	bl	800020c <__adddf3>
 800751c:	4606      	mov	r6, r0
 800751e:	460f      	mov	r7, r1
 8007520:	4602      	mov	r2, r0
 8007522:	460b      	mov	r3, r1
 8007524:	4640      	mov	r0, r8
 8007526:	4649      	mov	r1, r9
 8007528:	f7f8 fe70 	bl	800020c <__adddf3>
 800752c:	9802      	ldr	r0, [sp, #8]
 800752e:	a33c      	add	r3, pc, #240	; (adr r3, 8007620 <__ieee754_pow+0x700>)
 8007530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007534:	4604      	mov	r4, r0
 8007536:	460d      	mov	r5, r1
 8007538:	f7f9 f81e 	bl	8000578 <__aeabi_dmul>
 800753c:	4642      	mov	r2, r8
 800753e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007542:	464b      	mov	r3, r9
 8007544:	4620      	mov	r0, r4
 8007546:	4629      	mov	r1, r5
 8007548:	f7f8 fe5e 	bl	8000208 <__aeabi_dsub>
 800754c:	4602      	mov	r2, r0
 800754e:	460b      	mov	r3, r1
 8007550:	4630      	mov	r0, r6
 8007552:	4639      	mov	r1, r7
 8007554:	f7f8 fe58 	bl	8000208 <__aeabi_dsub>
 8007558:	a333      	add	r3, pc, #204	; (adr r3, 8007628 <__ieee754_pow+0x708>)
 800755a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755e:	f7f9 f80b 	bl	8000578 <__aeabi_dmul>
 8007562:	a333      	add	r3, pc, #204	; (adr r3, 8007630 <__ieee754_pow+0x710>)
 8007564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007568:	4606      	mov	r6, r0
 800756a:	460f      	mov	r7, r1
 800756c:	4620      	mov	r0, r4
 800756e:	4629      	mov	r1, r5
 8007570:	f7f9 f802 	bl	8000578 <__aeabi_dmul>
 8007574:	4602      	mov	r2, r0
 8007576:	460b      	mov	r3, r1
 8007578:	4630      	mov	r0, r6
 800757a:	4639      	mov	r1, r7
 800757c:	f7f8 fe46 	bl	800020c <__adddf3>
 8007580:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007582:	4b35      	ldr	r3, [pc, #212]	; (8007658 <__ieee754_pow+0x738>)
 8007584:	4413      	add	r3, r2
 8007586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758a:	f7f8 fe3f 	bl	800020c <__adddf3>
 800758e:	4604      	mov	r4, r0
 8007590:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007592:	460d      	mov	r5, r1
 8007594:	f7f8 ff86 	bl	80004a4 <__aeabi_i2d>
 8007598:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800759a:	4b30      	ldr	r3, [pc, #192]	; (800765c <__ieee754_pow+0x73c>)
 800759c:	4413      	add	r3, r2
 800759e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075a2:	4606      	mov	r6, r0
 80075a4:	460f      	mov	r7, r1
 80075a6:	4622      	mov	r2, r4
 80075a8:	462b      	mov	r3, r5
 80075aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075ae:	f7f8 fe2d 	bl	800020c <__adddf3>
 80075b2:	4642      	mov	r2, r8
 80075b4:	464b      	mov	r3, r9
 80075b6:	f7f8 fe29 	bl	800020c <__adddf3>
 80075ba:	4632      	mov	r2, r6
 80075bc:	463b      	mov	r3, r7
 80075be:	f7f8 fe25 	bl	800020c <__adddf3>
 80075c2:	9802      	ldr	r0, [sp, #8]
 80075c4:	4632      	mov	r2, r6
 80075c6:	463b      	mov	r3, r7
 80075c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075cc:	f7f8 fe1c 	bl	8000208 <__aeabi_dsub>
 80075d0:	4642      	mov	r2, r8
 80075d2:	464b      	mov	r3, r9
 80075d4:	f7f8 fe18 	bl	8000208 <__aeabi_dsub>
 80075d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075dc:	e607      	b.n	80071ee <__ieee754_pow+0x2ce>
 80075de:	f04f 0a01 	mov.w	sl, #1
 80075e2:	e6a5      	b.n	8007330 <__ieee754_pow+0x410>
 80075e4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8007638 <__ieee754_pow+0x718>
 80075e8:	e613      	b.n	8007212 <__ieee754_pow+0x2f2>
 80075ea:	bf00      	nop
 80075ec:	f3af 8000 	nop.w
 80075f0:	4a454eef 	.word	0x4a454eef
 80075f4:	3fca7e28 	.word	0x3fca7e28
 80075f8:	93c9db65 	.word	0x93c9db65
 80075fc:	3fcd864a 	.word	0x3fcd864a
 8007600:	a91d4101 	.word	0xa91d4101
 8007604:	3fd17460 	.word	0x3fd17460
 8007608:	518f264d 	.word	0x518f264d
 800760c:	3fd55555 	.word	0x3fd55555
 8007610:	db6fabff 	.word	0xdb6fabff
 8007614:	3fdb6db6 	.word	0x3fdb6db6
 8007618:	33333303 	.word	0x33333303
 800761c:	3fe33333 	.word	0x3fe33333
 8007620:	e0000000 	.word	0xe0000000
 8007624:	3feec709 	.word	0x3feec709
 8007628:	dc3a03fd 	.word	0xdc3a03fd
 800762c:	3feec709 	.word	0x3feec709
 8007630:	145b01f5 	.word	0x145b01f5
 8007634:	be3e2fe0 	.word	0xbe3e2fe0
 8007638:	00000000 	.word	0x00000000
 800763c:	3ff00000 	.word	0x3ff00000
 8007640:	43400000 	.word	0x43400000
 8007644:	0003988e 	.word	0x0003988e
 8007648:	000bb679 	.word	0x000bb679
 800764c:	0801e080 	.word	0x0801e080
 8007650:	3ff00000 	.word	0x3ff00000
 8007654:	40080000 	.word	0x40080000
 8007658:	0801e0a0 	.word	0x0801e0a0
 800765c:	0801e090 	.word	0x0801e090
 8007660:	a3b4      	add	r3, pc, #720	; (adr r3, 8007934 <__ieee754_pow+0xa14>)
 8007662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007666:	4640      	mov	r0, r8
 8007668:	4649      	mov	r1, r9
 800766a:	f7f8 fdcf 	bl	800020c <__adddf3>
 800766e:	4622      	mov	r2, r4
 8007670:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007674:	462b      	mov	r3, r5
 8007676:	4630      	mov	r0, r6
 8007678:	4639      	mov	r1, r7
 800767a:	f7f8 fdc5 	bl	8000208 <__aeabi_dsub>
 800767e:	4602      	mov	r2, r0
 8007680:	460b      	mov	r3, r1
 8007682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007686:	f7f9 fa07 	bl	8000a98 <__aeabi_dcmpgt>
 800768a:	2800      	cmp	r0, #0
 800768c:	f47f adfe 	bne.w	800728c <__ieee754_pow+0x36c>
 8007690:	4aa3      	ldr	r2, [pc, #652]	; (8007920 <__ieee754_pow+0xa00>)
 8007692:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007696:	4293      	cmp	r3, r2
 8007698:	f340 810a 	ble.w	80078b0 <__ieee754_pow+0x990>
 800769c:	151b      	asrs	r3, r3, #20
 800769e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80076a2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80076a6:	fa4a f303 	asr.w	r3, sl, r3
 80076aa:	445b      	add	r3, fp
 80076ac:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80076b0:	4e9c      	ldr	r6, [pc, #624]	; (8007924 <__ieee754_pow+0xa04>)
 80076b2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80076b6:	4116      	asrs	r6, r2
 80076b8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80076bc:	2000      	movs	r0, #0
 80076be:	ea23 0106 	bic.w	r1, r3, r6
 80076c2:	f1c2 0214 	rsb	r2, r2, #20
 80076c6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80076ca:	fa4a fa02 	asr.w	sl, sl, r2
 80076ce:	f1bb 0f00 	cmp.w	fp, #0
 80076d2:	4602      	mov	r2, r0
 80076d4:	460b      	mov	r3, r1
 80076d6:	4620      	mov	r0, r4
 80076d8:	4629      	mov	r1, r5
 80076da:	bfb8      	it	lt
 80076dc:	f1ca 0a00 	rsblt	sl, sl, #0
 80076e0:	f7f8 fd92 	bl	8000208 <__aeabi_dsub>
 80076e4:	e9cd 0100 	strd	r0, r1, [sp]
 80076e8:	4642      	mov	r2, r8
 80076ea:	464b      	mov	r3, r9
 80076ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076f0:	f7f8 fd8c 	bl	800020c <__adddf3>
 80076f4:	2000      	movs	r0, #0
 80076f6:	a378      	add	r3, pc, #480	; (adr r3, 80078d8 <__ieee754_pow+0x9b8>)
 80076f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fc:	4604      	mov	r4, r0
 80076fe:	460d      	mov	r5, r1
 8007700:	f7f8 ff3a 	bl	8000578 <__aeabi_dmul>
 8007704:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007708:	4606      	mov	r6, r0
 800770a:	460f      	mov	r7, r1
 800770c:	4620      	mov	r0, r4
 800770e:	4629      	mov	r1, r5
 8007710:	f7f8 fd7a 	bl	8000208 <__aeabi_dsub>
 8007714:	4602      	mov	r2, r0
 8007716:	460b      	mov	r3, r1
 8007718:	4640      	mov	r0, r8
 800771a:	4649      	mov	r1, r9
 800771c:	f7f8 fd74 	bl	8000208 <__aeabi_dsub>
 8007720:	a36f      	add	r3, pc, #444	; (adr r3, 80078e0 <__ieee754_pow+0x9c0>)
 8007722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007726:	f7f8 ff27 	bl	8000578 <__aeabi_dmul>
 800772a:	a36f      	add	r3, pc, #444	; (adr r3, 80078e8 <__ieee754_pow+0x9c8>)
 800772c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007730:	4680      	mov	r8, r0
 8007732:	4689      	mov	r9, r1
 8007734:	4620      	mov	r0, r4
 8007736:	4629      	mov	r1, r5
 8007738:	f7f8 ff1e 	bl	8000578 <__aeabi_dmul>
 800773c:	4602      	mov	r2, r0
 800773e:	460b      	mov	r3, r1
 8007740:	4640      	mov	r0, r8
 8007742:	4649      	mov	r1, r9
 8007744:	f7f8 fd62 	bl	800020c <__adddf3>
 8007748:	4604      	mov	r4, r0
 800774a:	460d      	mov	r5, r1
 800774c:	4602      	mov	r2, r0
 800774e:	460b      	mov	r3, r1
 8007750:	4630      	mov	r0, r6
 8007752:	4639      	mov	r1, r7
 8007754:	f7f8 fd5a 	bl	800020c <__adddf3>
 8007758:	4632      	mov	r2, r6
 800775a:	463b      	mov	r3, r7
 800775c:	4680      	mov	r8, r0
 800775e:	4689      	mov	r9, r1
 8007760:	f7f8 fd52 	bl	8000208 <__aeabi_dsub>
 8007764:	4602      	mov	r2, r0
 8007766:	460b      	mov	r3, r1
 8007768:	4620      	mov	r0, r4
 800776a:	4629      	mov	r1, r5
 800776c:	f7f8 fd4c 	bl	8000208 <__aeabi_dsub>
 8007770:	4642      	mov	r2, r8
 8007772:	4606      	mov	r6, r0
 8007774:	460f      	mov	r7, r1
 8007776:	464b      	mov	r3, r9
 8007778:	4640      	mov	r0, r8
 800777a:	4649      	mov	r1, r9
 800777c:	f7f8 fefc 	bl	8000578 <__aeabi_dmul>
 8007780:	a35b      	add	r3, pc, #364	; (adr r3, 80078f0 <__ieee754_pow+0x9d0>)
 8007782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007786:	4604      	mov	r4, r0
 8007788:	460d      	mov	r5, r1
 800778a:	f7f8 fef5 	bl	8000578 <__aeabi_dmul>
 800778e:	a35a      	add	r3, pc, #360	; (adr r3, 80078f8 <__ieee754_pow+0x9d8>)
 8007790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007794:	f7f8 fd38 	bl	8000208 <__aeabi_dsub>
 8007798:	4622      	mov	r2, r4
 800779a:	462b      	mov	r3, r5
 800779c:	f7f8 feec 	bl	8000578 <__aeabi_dmul>
 80077a0:	a357      	add	r3, pc, #348	; (adr r3, 8007900 <__ieee754_pow+0x9e0>)
 80077a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a6:	f7f8 fd31 	bl	800020c <__adddf3>
 80077aa:	4622      	mov	r2, r4
 80077ac:	462b      	mov	r3, r5
 80077ae:	f7f8 fee3 	bl	8000578 <__aeabi_dmul>
 80077b2:	a355      	add	r3, pc, #340	; (adr r3, 8007908 <__ieee754_pow+0x9e8>)
 80077b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b8:	f7f8 fd26 	bl	8000208 <__aeabi_dsub>
 80077bc:	4622      	mov	r2, r4
 80077be:	462b      	mov	r3, r5
 80077c0:	f7f8 feda 	bl	8000578 <__aeabi_dmul>
 80077c4:	a352      	add	r3, pc, #328	; (adr r3, 8007910 <__ieee754_pow+0x9f0>)
 80077c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ca:	f7f8 fd1f 	bl	800020c <__adddf3>
 80077ce:	4622      	mov	r2, r4
 80077d0:	462b      	mov	r3, r5
 80077d2:	f7f8 fed1 	bl	8000578 <__aeabi_dmul>
 80077d6:	4602      	mov	r2, r0
 80077d8:	460b      	mov	r3, r1
 80077da:	4640      	mov	r0, r8
 80077dc:	4649      	mov	r1, r9
 80077de:	f7f8 fd13 	bl	8000208 <__aeabi_dsub>
 80077e2:	4604      	mov	r4, r0
 80077e4:	460d      	mov	r5, r1
 80077e6:	4602      	mov	r2, r0
 80077e8:	460b      	mov	r3, r1
 80077ea:	4640      	mov	r0, r8
 80077ec:	4649      	mov	r1, r9
 80077ee:	f7f8 fec3 	bl	8000578 <__aeabi_dmul>
 80077f2:	2200      	movs	r2, #0
 80077f4:	e9cd 0100 	strd	r0, r1, [sp]
 80077f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80077fc:	4620      	mov	r0, r4
 80077fe:	4629      	mov	r1, r5
 8007800:	f7f8 fd02 	bl	8000208 <__aeabi_dsub>
 8007804:	4602      	mov	r2, r0
 8007806:	460b      	mov	r3, r1
 8007808:	e9dd 0100 	ldrd	r0, r1, [sp]
 800780c:	f7f8 ffde 	bl	80007cc <__aeabi_ddiv>
 8007810:	4632      	mov	r2, r6
 8007812:	4604      	mov	r4, r0
 8007814:	460d      	mov	r5, r1
 8007816:	463b      	mov	r3, r7
 8007818:	4640      	mov	r0, r8
 800781a:	4649      	mov	r1, r9
 800781c:	f7f8 feac 	bl	8000578 <__aeabi_dmul>
 8007820:	4632      	mov	r2, r6
 8007822:	463b      	mov	r3, r7
 8007824:	f7f8 fcf2 	bl	800020c <__adddf3>
 8007828:	4602      	mov	r2, r0
 800782a:	460b      	mov	r3, r1
 800782c:	4620      	mov	r0, r4
 800782e:	4629      	mov	r1, r5
 8007830:	f7f8 fcea 	bl	8000208 <__aeabi_dsub>
 8007834:	4642      	mov	r2, r8
 8007836:	464b      	mov	r3, r9
 8007838:	f7f8 fce6 	bl	8000208 <__aeabi_dsub>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	2000      	movs	r0, #0
 8007842:	4939      	ldr	r1, [pc, #228]	; (8007928 <__ieee754_pow+0xa08>)
 8007844:	f7f8 fce0 	bl	8000208 <__aeabi_dsub>
 8007848:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800784c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8007850:	4602      	mov	r2, r0
 8007852:	460b      	mov	r3, r1
 8007854:	da2f      	bge.n	80078b6 <__ieee754_pow+0x996>
 8007856:	4650      	mov	r0, sl
 8007858:	ec43 2b10 	vmov	d0, r2, r3
 800785c:	f000 f9c0 	bl	8007be0 <scalbn>
 8007860:	ec51 0b10 	vmov	r0, r1, d0
 8007864:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007868:	f7ff bbf1 	b.w	800704e <__ieee754_pow+0x12e>
 800786c:	4b2f      	ldr	r3, [pc, #188]	; (800792c <__ieee754_pow+0xa0c>)
 800786e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007872:	429e      	cmp	r6, r3
 8007874:	f77f af0c 	ble.w	8007690 <__ieee754_pow+0x770>
 8007878:	4b2d      	ldr	r3, [pc, #180]	; (8007930 <__ieee754_pow+0xa10>)
 800787a:	440b      	add	r3, r1
 800787c:	4303      	orrs	r3, r0
 800787e:	d00b      	beq.n	8007898 <__ieee754_pow+0x978>
 8007880:	a325      	add	r3, pc, #148	; (adr r3, 8007918 <__ieee754_pow+0x9f8>)
 8007882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800788a:	f7f8 fe75 	bl	8000578 <__aeabi_dmul>
 800788e:	a322      	add	r3, pc, #136	; (adr r3, 8007918 <__ieee754_pow+0x9f8>)
 8007890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007894:	f7ff bbdb 	b.w	800704e <__ieee754_pow+0x12e>
 8007898:	4622      	mov	r2, r4
 800789a:	462b      	mov	r3, r5
 800789c:	f7f8 fcb4 	bl	8000208 <__aeabi_dsub>
 80078a0:	4642      	mov	r2, r8
 80078a2:	464b      	mov	r3, r9
 80078a4:	f7f9 f8ee 	bl	8000a84 <__aeabi_dcmpge>
 80078a8:	2800      	cmp	r0, #0
 80078aa:	f43f aef1 	beq.w	8007690 <__ieee754_pow+0x770>
 80078ae:	e7e7      	b.n	8007880 <__ieee754_pow+0x960>
 80078b0:	f04f 0a00 	mov.w	sl, #0
 80078b4:	e718      	b.n	80076e8 <__ieee754_pow+0x7c8>
 80078b6:	4621      	mov	r1, r4
 80078b8:	e7d4      	b.n	8007864 <__ieee754_pow+0x944>
 80078ba:	2000      	movs	r0, #0
 80078bc:	491a      	ldr	r1, [pc, #104]	; (8007928 <__ieee754_pow+0xa08>)
 80078be:	f7ff bb8f 	b.w	8006fe0 <__ieee754_pow+0xc0>
 80078c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80078c6:	f7ff bb8b 	b.w	8006fe0 <__ieee754_pow+0xc0>
 80078ca:	4630      	mov	r0, r6
 80078cc:	4639      	mov	r1, r7
 80078ce:	f7ff bb87 	b.w	8006fe0 <__ieee754_pow+0xc0>
 80078d2:	4693      	mov	fp, r2
 80078d4:	f7ff bb98 	b.w	8007008 <__ieee754_pow+0xe8>
 80078d8:	00000000 	.word	0x00000000
 80078dc:	3fe62e43 	.word	0x3fe62e43
 80078e0:	fefa39ef 	.word	0xfefa39ef
 80078e4:	3fe62e42 	.word	0x3fe62e42
 80078e8:	0ca86c39 	.word	0x0ca86c39
 80078ec:	be205c61 	.word	0xbe205c61
 80078f0:	72bea4d0 	.word	0x72bea4d0
 80078f4:	3e663769 	.word	0x3e663769
 80078f8:	c5d26bf1 	.word	0xc5d26bf1
 80078fc:	3ebbbd41 	.word	0x3ebbbd41
 8007900:	af25de2c 	.word	0xaf25de2c
 8007904:	3f11566a 	.word	0x3f11566a
 8007908:	16bebd93 	.word	0x16bebd93
 800790c:	3f66c16c 	.word	0x3f66c16c
 8007910:	5555553e 	.word	0x5555553e
 8007914:	3fc55555 	.word	0x3fc55555
 8007918:	c2f8f359 	.word	0xc2f8f359
 800791c:	01a56e1f 	.word	0x01a56e1f
 8007920:	3fe00000 	.word	0x3fe00000
 8007924:	000fffff 	.word	0x000fffff
 8007928:	3ff00000 	.word	0x3ff00000
 800792c:	4090cbff 	.word	0x4090cbff
 8007930:	3f6f3400 	.word	0x3f6f3400
 8007934:	652b82fe 	.word	0x652b82fe
 8007938:	3c971547 	.word	0x3c971547

0800793c <__ieee754_sqrt>:
 800793c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007940:	4955      	ldr	r1, [pc, #340]	; (8007a98 <__ieee754_sqrt+0x15c>)
 8007942:	ec55 4b10 	vmov	r4, r5, d0
 8007946:	43a9      	bics	r1, r5
 8007948:	462b      	mov	r3, r5
 800794a:	462a      	mov	r2, r5
 800794c:	d112      	bne.n	8007974 <__ieee754_sqrt+0x38>
 800794e:	ee10 2a10 	vmov	r2, s0
 8007952:	ee10 0a10 	vmov	r0, s0
 8007956:	4629      	mov	r1, r5
 8007958:	f7f8 fe0e 	bl	8000578 <__aeabi_dmul>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4620      	mov	r0, r4
 8007962:	4629      	mov	r1, r5
 8007964:	f7f8 fc52 	bl	800020c <__adddf3>
 8007968:	4604      	mov	r4, r0
 800796a:	460d      	mov	r5, r1
 800796c:	ec45 4b10 	vmov	d0, r4, r5
 8007970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007974:	2d00      	cmp	r5, #0
 8007976:	ee10 0a10 	vmov	r0, s0
 800797a:	4621      	mov	r1, r4
 800797c:	dc0f      	bgt.n	800799e <__ieee754_sqrt+0x62>
 800797e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007982:	4330      	orrs	r0, r6
 8007984:	d0f2      	beq.n	800796c <__ieee754_sqrt+0x30>
 8007986:	b155      	cbz	r5, 800799e <__ieee754_sqrt+0x62>
 8007988:	ee10 2a10 	vmov	r2, s0
 800798c:	4620      	mov	r0, r4
 800798e:	4629      	mov	r1, r5
 8007990:	f7f8 fc3a 	bl	8000208 <__aeabi_dsub>
 8007994:	4602      	mov	r2, r0
 8007996:	460b      	mov	r3, r1
 8007998:	f7f8 ff18 	bl	80007cc <__aeabi_ddiv>
 800799c:	e7e4      	b.n	8007968 <__ieee754_sqrt+0x2c>
 800799e:	151b      	asrs	r3, r3, #20
 80079a0:	d073      	beq.n	8007a8a <__ieee754_sqrt+0x14e>
 80079a2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80079a6:	07dd      	lsls	r5, r3, #31
 80079a8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80079ac:	bf48      	it	mi
 80079ae:	0fc8      	lsrmi	r0, r1, #31
 80079b0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80079b4:	bf44      	itt	mi
 80079b6:	0049      	lslmi	r1, r1, #1
 80079b8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80079bc:	2500      	movs	r5, #0
 80079be:	1058      	asrs	r0, r3, #1
 80079c0:	0fcb      	lsrs	r3, r1, #31
 80079c2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80079c6:	0049      	lsls	r1, r1, #1
 80079c8:	2316      	movs	r3, #22
 80079ca:	462c      	mov	r4, r5
 80079cc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80079d0:	19a7      	adds	r7, r4, r6
 80079d2:	4297      	cmp	r7, r2
 80079d4:	bfde      	ittt	le
 80079d6:	19bc      	addle	r4, r7, r6
 80079d8:	1bd2      	suble	r2, r2, r7
 80079da:	19ad      	addle	r5, r5, r6
 80079dc:	0fcf      	lsrs	r7, r1, #31
 80079de:	3b01      	subs	r3, #1
 80079e0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80079e4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80079e8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80079ec:	d1f0      	bne.n	80079d0 <__ieee754_sqrt+0x94>
 80079ee:	f04f 0c20 	mov.w	ip, #32
 80079f2:	469e      	mov	lr, r3
 80079f4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80079f8:	42a2      	cmp	r2, r4
 80079fa:	eb06 070e 	add.w	r7, r6, lr
 80079fe:	dc02      	bgt.n	8007a06 <__ieee754_sqrt+0xca>
 8007a00:	d112      	bne.n	8007a28 <__ieee754_sqrt+0xec>
 8007a02:	428f      	cmp	r7, r1
 8007a04:	d810      	bhi.n	8007a28 <__ieee754_sqrt+0xec>
 8007a06:	2f00      	cmp	r7, #0
 8007a08:	eb07 0e06 	add.w	lr, r7, r6
 8007a0c:	da42      	bge.n	8007a94 <__ieee754_sqrt+0x158>
 8007a0e:	f1be 0f00 	cmp.w	lr, #0
 8007a12:	db3f      	blt.n	8007a94 <__ieee754_sqrt+0x158>
 8007a14:	f104 0801 	add.w	r8, r4, #1
 8007a18:	1b12      	subs	r2, r2, r4
 8007a1a:	428f      	cmp	r7, r1
 8007a1c:	bf88      	it	hi
 8007a1e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007a22:	1bc9      	subs	r1, r1, r7
 8007a24:	4433      	add	r3, r6
 8007a26:	4644      	mov	r4, r8
 8007a28:	0052      	lsls	r2, r2, #1
 8007a2a:	f1bc 0c01 	subs.w	ip, ip, #1
 8007a2e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8007a32:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007a36:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007a3a:	d1dd      	bne.n	80079f8 <__ieee754_sqrt+0xbc>
 8007a3c:	430a      	orrs	r2, r1
 8007a3e:	d006      	beq.n	8007a4e <__ieee754_sqrt+0x112>
 8007a40:	1c5c      	adds	r4, r3, #1
 8007a42:	bf13      	iteet	ne
 8007a44:	3301      	addne	r3, #1
 8007a46:	3501      	addeq	r5, #1
 8007a48:	4663      	moveq	r3, ip
 8007a4a:	f023 0301 	bicne.w	r3, r3, #1
 8007a4e:	106a      	asrs	r2, r5, #1
 8007a50:	085b      	lsrs	r3, r3, #1
 8007a52:	07e9      	lsls	r1, r5, #31
 8007a54:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007a58:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007a5c:	bf48      	it	mi
 8007a5e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007a62:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8007a66:	461c      	mov	r4, r3
 8007a68:	e780      	b.n	800796c <__ieee754_sqrt+0x30>
 8007a6a:	0aca      	lsrs	r2, r1, #11
 8007a6c:	3815      	subs	r0, #21
 8007a6e:	0549      	lsls	r1, r1, #21
 8007a70:	2a00      	cmp	r2, #0
 8007a72:	d0fa      	beq.n	8007a6a <__ieee754_sqrt+0x12e>
 8007a74:	02d6      	lsls	r6, r2, #11
 8007a76:	d50a      	bpl.n	8007a8e <__ieee754_sqrt+0x152>
 8007a78:	f1c3 0420 	rsb	r4, r3, #32
 8007a7c:	fa21 f404 	lsr.w	r4, r1, r4
 8007a80:	1e5d      	subs	r5, r3, #1
 8007a82:	4099      	lsls	r1, r3
 8007a84:	4322      	orrs	r2, r4
 8007a86:	1b43      	subs	r3, r0, r5
 8007a88:	e78b      	b.n	80079a2 <__ieee754_sqrt+0x66>
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	e7f0      	b.n	8007a70 <__ieee754_sqrt+0x134>
 8007a8e:	0052      	lsls	r2, r2, #1
 8007a90:	3301      	adds	r3, #1
 8007a92:	e7ef      	b.n	8007a74 <__ieee754_sqrt+0x138>
 8007a94:	46a0      	mov	r8, r4
 8007a96:	e7bf      	b.n	8007a18 <__ieee754_sqrt+0xdc>
 8007a98:	7ff00000 	.word	0x7ff00000

08007a9c <fabs>:
 8007a9c:	ec51 0b10 	vmov	r0, r1, d0
 8007aa0:	ee10 2a10 	vmov	r2, s0
 8007aa4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007aa8:	ec43 2b10 	vmov	d0, r2, r3
 8007aac:	4770      	bx	lr

08007aae <finite>:
 8007aae:	ee10 3a90 	vmov	r3, s1
 8007ab2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8007ab6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8007aba:	0fc0      	lsrs	r0, r0, #31
 8007abc:	4770      	bx	lr

08007abe <matherr>:
 8007abe:	2000      	movs	r0, #0
 8007ac0:	4770      	bx	lr
 8007ac2:	0000      	movs	r0, r0
 8007ac4:	0000      	movs	r0, r0
	...

08007ac8 <nan>:
 8007ac8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007ad0 <nan+0x8>
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	00000000 	.word	0x00000000
 8007ad4:	7ff80000 	.word	0x7ff80000

08007ad8 <rint>:
 8007ad8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ada:	ec51 0b10 	vmov	r0, r1, d0
 8007ade:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007ae2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8007ae6:	2e13      	cmp	r6, #19
 8007ae8:	460b      	mov	r3, r1
 8007aea:	ee10 4a10 	vmov	r4, s0
 8007aee:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8007af2:	dc56      	bgt.n	8007ba2 <rint+0xca>
 8007af4:	2e00      	cmp	r6, #0
 8007af6:	da2b      	bge.n	8007b50 <rint+0x78>
 8007af8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8007afc:	4302      	orrs	r2, r0
 8007afe:	d023      	beq.n	8007b48 <rint+0x70>
 8007b00:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8007b04:	4302      	orrs	r2, r0
 8007b06:	4254      	negs	r4, r2
 8007b08:	4314      	orrs	r4, r2
 8007b0a:	0c4b      	lsrs	r3, r1, #17
 8007b0c:	0b24      	lsrs	r4, r4, #12
 8007b0e:	045b      	lsls	r3, r3, #17
 8007b10:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8007b14:	ea44 0103 	orr.w	r1, r4, r3
 8007b18:	460b      	mov	r3, r1
 8007b1a:	492f      	ldr	r1, [pc, #188]	; (8007bd8 <rint+0x100>)
 8007b1c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8007b20:	e9d1 6700 	ldrd	r6, r7, [r1]
 8007b24:	4602      	mov	r2, r0
 8007b26:	4639      	mov	r1, r7
 8007b28:	4630      	mov	r0, r6
 8007b2a:	f7f8 fb6f 	bl	800020c <__adddf3>
 8007b2e:	e9cd 0100 	strd	r0, r1, [sp]
 8007b32:	463b      	mov	r3, r7
 8007b34:	4632      	mov	r2, r6
 8007b36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b3a:	f7f8 fb65 	bl	8000208 <__aeabi_dsub>
 8007b3e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007b42:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8007b46:	4639      	mov	r1, r7
 8007b48:	ec41 0b10 	vmov	d0, r0, r1
 8007b4c:	b003      	add	sp, #12
 8007b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b50:	4a22      	ldr	r2, [pc, #136]	; (8007bdc <rint+0x104>)
 8007b52:	4132      	asrs	r2, r6
 8007b54:	ea01 0702 	and.w	r7, r1, r2
 8007b58:	4307      	orrs	r7, r0
 8007b5a:	d0f5      	beq.n	8007b48 <rint+0x70>
 8007b5c:	0852      	lsrs	r2, r2, #1
 8007b5e:	4011      	ands	r1, r2
 8007b60:	430c      	orrs	r4, r1
 8007b62:	d00b      	beq.n	8007b7c <rint+0xa4>
 8007b64:	ea23 0202 	bic.w	r2, r3, r2
 8007b68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007b6c:	2e13      	cmp	r6, #19
 8007b6e:	fa43 f306 	asr.w	r3, r3, r6
 8007b72:	bf0c      	ite	eq
 8007b74:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8007b78:	2400      	movne	r4, #0
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	4916      	ldr	r1, [pc, #88]	; (8007bd8 <rint+0x100>)
 8007b7e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8007b82:	4622      	mov	r2, r4
 8007b84:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007b88:	4620      	mov	r0, r4
 8007b8a:	4629      	mov	r1, r5
 8007b8c:	f7f8 fb3e 	bl	800020c <__adddf3>
 8007b90:	e9cd 0100 	strd	r0, r1, [sp]
 8007b94:	4622      	mov	r2, r4
 8007b96:	462b      	mov	r3, r5
 8007b98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b9c:	f7f8 fb34 	bl	8000208 <__aeabi_dsub>
 8007ba0:	e7d2      	b.n	8007b48 <rint+0x70>
 8007ba2:	2e33      	cmp	r6, #51	; 0x33
 8007ba4:	dd07      	ble.n	8007bb6 <rint+0xde>
 8007ba6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007baa:	d1cd      	bne.n	8007b48 <rint+0x70>
 8007bac:	ee10 2a10 	vmov	r2, s0
 8007bb0:	f7f8 fb2c 	bl	800020c <__adddf3>
 8007bb4:	e7c8      	b.n	8007b48 <rint+0x70>
 8007bb6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8007bba:	f04f 32ff 	mov.w	r2, #4294967295
 8007bbe:	40f2      	lsrs	r2, r6
 8007bc0:	4210      	tst	r0, r2
 8007bc2:	d0c1      	beq.n	8007b48 <rint+0x70>
 8007bc4:	0852      	lsrs	r2, r2, #1
 8007bc6:	4210      	tst	r0, r2
 8007bc8:	bf1f      	itttt	ne
 8007bca:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8007bce:	ea20 0202 	bicne.w	r2, r0, r2
 8007bd2:	4134      	asrne	r4, r6
 8007bd4:	4314      	orrne	r4, r2
 8007bd6:	e7d1      	b.n	8007b7c <rint+0xa4>
 8007bd8:	0801e0b0 	.word	0x0801e0b0
 8007bdc:	000fffff 	.word	0x000fffff

08007be0 <scalbn>:
 8007be0:	b570      	push	{r4, r5, r6, lr}
 8007be2:	ec55 4b10 	vmov	r4, r5, d0
 8007be6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007bea:	4606      	mov	r6, r0
 8007bec:	462b      	mov	r3, r5
 8007bee:	b9aa      	cbnz	r2, 8007c1c <scalbn+0x3c>
 8007bf0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007bf4:	4323      	orrs	r3, r4
 8007bf6:	d03b      	beq.n	8007c70 <scalbn+0x90>
 8007bf8:	4b31      	ldr	r3, [pc, #196]	; (8007cc0 <scalbn+0xe0>)
 8007bfa:	4629      	mov	r1, r5
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	ee10 0a10 	vmov	r0, s0
 8007c02:	f7f8 fcb9 	bl	8000578 <__aeabi_dmul>
 8007c06:	4b2f      	ldr	r3, [pc, #188]	; (8007cc4 <scalbn+0xe4>)
 8007c08:	429e      	cmp	r6, r3
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	460d      	mov	r5, r1
 8007c0e:	da12      	bge.n	8007c36 <scalbn+0x56>
 8007c10:	a327      	add	r3, pc, #156	; (adr r3, 8007cb0 <scalbn+0xd0>)
 8007c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c16:	f7f8 fcaf 	bl	8000578 <__aeabi_dmul>
 8007c1a:	e009      	b.n	8007c30 <scalbn+0x50>
 8007c1c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007c20:	428a      	cmp	r2, r1
 8007c22:	d10c      	bne.n	8007c3e <scalbn+0x5e>
 8007c24:	ee10 2a10 	vmov	r2, s0
 8007c28:	4620      	mov	r0, r4
 8007c2a:	4629      	mov	r1, r5
 8007c2c:	f7f8 faee 	bl	800020c <__adddf3>
 8007c30:	4604      	mov	r4, r0
 8007c32:	460d      	mov	r5, r1
 8007c34:	e01c      	b.n	8007c70 <scalbn+0x90>
 8007c36:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	3a36      	subs	r2, #54	; 0x36
 8007c3e:	4432      	add	r2, r6
 8007c40:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007c44:	428a      	cmp	r2, r1
 8007c46:	dd0b      	ble.n	8007c60 <scalbn+0x80>
 8007c48:	ec45 4b11 	vmov	d1, r4, r5
 8007c4c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8007cb8 <scalbn+0xd8>
 8007c50:	f000 f83c 	bl	8007ccc <copysign>
 8007c54:	a318      	add	r3, pc, #96	; (adr r3, 8007cb8 <scalbn+0xd8>)
 8007c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5a:	ec51 0b10 	vmov	r0, r1, d0
 8007c5e:	e7da      	b.n	8007c16 <scalbn+0x36>
 8007c60:	2a00      	cmp	r2, #0
 8007c62:	dd08      	ble.n	8007c76 <scalbn+0x96>
 8007c64:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007c68:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007c6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007c70:	ec45 4b10 	vmov	d0, r4, r5
 8007c74:	bd70      	pop	{r4, r5, r6, pc}
 8007c76:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007c7a:	da0d      	bge.n	8007c98 <scalbn+0xb8>
 8007c7c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007c80:	429e      	cmp	r6, r3
 8007c82:	ec45 4b11 	vmov	d1, r4, r5
 8007c86:	dce1      	bgt.n	8007c4c <scalbn+0x6c>
 8007c88:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8007cb0 <scalbn+0xd0>
 8007c8c:	f000 f81e 	bl	8007ccc <copysign>
 8007c90:	a307      	add	r3, pc, #28	; (adr r3, 8007cb0 <scalbn+0xd0>)
 8007c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c96:	e7e0      	b.n	8007c5a <scalbn+0x7a>
 8007c98:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007c9c:	3236      	adds	r2, #54	; 0x36
 8007c9e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007ca2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	4629      	mov	r1, r5
 8007caa:	2200      	movs	r2, #0
 8007cac:	4b06      	ldr	r3, [pc, #24]	; (8007cc8 <scalbn+0xe8>)
 8007cae:	e7b2      	b.n	8007c16 <scalbn+0x36>
 8007cb0:	c2f8f359 	.word	0xc2f8f359
 8007cb4:	01a56e1f 	.word	0x01a56e1f
 8007cb8:	8800759c 	.word	0x8800759c
 8007cbc:	7e37e43c 	.word	0x7e37e43c
 8007cc0:	43500000 	.word	0x43500000
 8007cc4:	ffff3cb0 	.word	0xffff3cb0
 8007cc8:	3c900000 	.word	0x3c900000

08007ccc <copysign>:
 8007ccc:	ec51 0b10 	vmov	r0, r1, d0
 8007cd0:	ee11 0a90 	vmov	r0, s3
 8007cd4:	ee10 2a10 	vmov	r2, s0
 8007cd8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007cdc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007ce0:	ea41 0300 	orr.w	r3, r1, r0
 8007ce4:	ec43 2b10 	vmov	d0, r2, r3
 8007ce8:	4770      	bx	lr
	...

08007cec <_init>:
 8007cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cee:	bf00      	nop
 8007cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cf2:	bc08      	pop	{r3}
 8007cf4:	469e      	mov	lr, r3
 8007cf6:	4770      	bx	lr

08007cf8 <_fini>:
 8007cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfa:	bf00      	nop
 8007cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cfe:	bc08      	pop	{r3}
 8007d00:	469e      	mov	lr, r3
 8007d02:	4770      	bx	lr
