\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+gpio.h File Reference}
\label{stm32f4xx__gpio_8h}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+gpio.\+h@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+gpio.\+h}}


This file contains all the functions prototypes for the G\+P\+IO firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ G\+P\+I\+O\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define \textbf{ I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \textbf{ I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+O\+T\+Y\+PE}(O\+T\+Y\+PE)~(((O\+T\+Y\+PE) == \textbf{ G\+P\+I\+O\+\_\+\+O\+Type\+\_\+\+PP}) $\vert$$\vert$ ((O\+T\+Y\+PE) == \textbf{ G\+P\+I\+O\+\_\+\+O\+Type\+\_\+\+OD}))
\item 
\#define \textbf{ I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+S\+P\+E\+ED}(S\+P\+E\+ED)
\item 
\#define \textbf{ I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+U\+PD}(P\+U\+PD)
\item 
\#define \textbf{ I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+\_\+\+A\+C\+T\+I\+ON}(A\+C\+T\+I\+ON)~(((A\+C\+T\+I\+ON) == \textbf{ Bit\+\_\+\+R\+E\+S\+ET}) $\vert$$\vert$ ((A\+C\+T\+I\+ON) == \textbf{ Bit\+\_\+\+S\+ET}))
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+0}~((uint16\+\_\+t)0x0001)  /$\ast$ Pin 0 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+1}~((uint16\+\_\+t)0x0002)  /$\ast$ Pin 1 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+2}~((uint16\+\_\+t)0x0004)  /$\ast$ Pin 2 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+3}~((uint16\+\_\+t)0x0008)  /$\ast$ Pin 3 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+4}~((uint16\+\_\+t)0x0010)  /$\ast$ Pin 4 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+5}~((uint16\+\_\+t)0x0020)  /$\ast$ Pin 5 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+6}~((uint16\+\_\+t)0x0040)  /$\ast$ Pin 6 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+7}~((uint16\+\_\+t)0x0080)  /$\ast$ Pin 7 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+8}~((uint16\+\_\+t)0x0100)  /$\ast$ Pin 8 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+9}~((uint16\+\_\+t)0x0200)  /$\ast$ Pin 9 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+10}~((uint16\+\_\+t)0x0400)  /$\ast$ Pin 10 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+11}~((uint16\+\_\+t)0x0800)  /$\ast$ Pin 11 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+12}~((uint16\+\_\+t)0x1000)  /$\ast$ Pin 12 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+13}~((uint16\+\_\+t)0x2000)  /$\ast$ Pin 13 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+14}~((uint16\+\_\+t)0x4000)  /$\ast$ Pin 14 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+15}~((uint16\+\_\+t)0x8000)  /$\ast$ Pin 15 selected $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+\_\+\+All}~((uint16\+\_\+t)0x\+F\+F\+F\+F)  /$\ast$ All pins selected $\ast$/
\item 
\#define \textbf{ I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+IN}(P\+IN)~((((P\+IN) \& (uint16\+\_\+t)0x00) == 0x00) \&\& ((\+P\+I\+N) != (uint16\+\_\+t)0x00))
\item 
\#define \textbf{ I\+S\+\_\+\+G\+E\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+IN}(P\+IN)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source0}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source1}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source2}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source3}~((uint8\+\_\+t)0x03)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source4}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source5}~((uint8\+\_\+t)0x05)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source6}~((uint8\+\_\+t)0x06)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source7}~((uint8\+\_\+t)0x07)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source8}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source9}~((uint8\+\_\+t)0x09)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source10}~((uint8\+\_\+t)0x0\+A)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source11}~((uint8\+\_\+t)0x0\+B)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source12}~((uint8\+\_\+t)0x0\+C)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source13}~((uint8\+\_\+t)0x0\+D)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source14}~((uint8\+\_\+t)0x0\+E)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Source15}~((uint8\+\_\+t)0x0\+F)
\item 
\#define \textbf{ I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+S\+O\+U\+R\+CE}(P\+I\+N\+S\+O\+U\+R\+CE)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+R\+T\+C\+\_\+50\+Hz}~((uint8\+\_\+t)0x00)  /$\ast$ R\+T\+C\+\_\+50\+Hz Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 0 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+M\+CO}~((uint8\+\_\+t)0x00)  /$\ast$ M\+C\+O (\+M\+C\+O1 and M\+C\+O2) Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+A\+M\+P\+ER}~((uint8\+\_\+t)0x00)  /$\ast$ T\+A\+M\+P\+E\+R (\+T\+A\+M\+P\+E\+R\+\_\+1 and T\+A\+M\+P\+E\+R\+\_\+2) Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+WJ}~((uint8\+\_\+t)0x00)  /$\ast$ S\+W\+J (\+S\+W\+D and J\+T\+A\+G) Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+R\+A\+CE}~((uint8\+\_\+t)0x00)  /$\ast$ T\+R\+A\+C\+E Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M1}~((uint8\+\_\+t)0x01)  /$\ast$ T\+I\+M1 Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 1 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M2}~((uint8\+\_\+t)0x01)  /$\ast$ T\+I\+M2 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M3}~((uint8\+\_\+t)0x02)  /$\ast$ T\+I\+M3 Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 2 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M4}~((uint8\+\_\+t)0x02)  /$\ast$ T\+I\+M4 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M5}~((uint8\+\_\+t)0x02)  /$\ast$ T\+I\+M5 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M8}~((uint8\+\_\+t)0x03)  /$\ast$ T\+I\+M8 Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 3 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M9}~((uint8\+\_\+t)0x03)  /$\ast$ T\+I\+M9 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M10}~((uint8\+\_\+t)0x03)  /$\ast$ T\+I\+M10 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M11}~((uint8\+\_\+t)0x03)  /$\ast$ T\+I\+M11 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+I2\+C1}~((uint8\+\_\+t)0x04)  /$\ast$ I2\+C1 Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 4 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+I2\+C2}~((uint8\+\_\+t)0x04)  /$\ast$ I2\+C2 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+I2\+C3}~((uint8\+\_\+t)0x04)  /$\ast$ I2\+C3 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+P\+I1}~((uint8\+\_\+t)0x05)  /$\ast$ S\+P\+I1 Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 5 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+P\+I2}~((uint8\+\_\+t)0x05)  /$\ast$ S\+P\+I2/\+I2\+S2 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+P\+I3}~((uint8\+\_\+t)0x06)  /$\ast$ S\+P\+I3/\+I2\+S3 Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 6 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+S\+A\+R\+T1}~((uint8\+\_\+t)0x07)  /$\ast$ U\+S\+A\+R\+T1 Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 7 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+S\+A\+R\+T2}~((uint8\+\_\+t)0x07)  /$\ast$ U\+S\+A\+R\+T2 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+S\+A\+R\+T3}~((uint8\+\_\+t)0x07)  /$\ast$ U\+S\+A\+R\+T3 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+I2\+S3ext}~((uint8\+\_\+t)0x07)  /$\ast$ I2\+S3ext Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+A\+R\+T4}~((uint8\+\_\+t)0x08)  /$\ast$ U\+A\+R\+T4 Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 8 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+A\+R\+T5}~((uint8\+\_\+t)0x08)  /$\ast$ U\+A\+R\+T5 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+S\+A\+R\+T6}~((uint8\+\_\+t)0x08)  /$\ast$ U\+S\+A\+R\+T6 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+C\+A\+N1}~((uint8\+\_\+t)0x09)  /$\ast$ C\+A\+N1 Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 9 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+C\+A\+N2}~((uint8\+\_\+t)0x09)  /$\ast$ C\+A\+N2 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M12}~((uint8\+\_\+t)0x09)  /$\ast$ T\+I\+M12 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M13}~((uint8\+\_\+t)0x09)  /$\ast$ T\+I\+M13 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M14}~((uint8\+\_\+t)0x09)  /$\ast$ T\+I\+M14 Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G\+\_\+\+FS}~((uint8\+\_\+t)0x\+A)  /$\ast$ O\+T\+G\+\_\+\+F\+S Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 10 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G\+\_\+\+HS}~((uint8\+\_\+t)0x\+A)  /$\ast$ O\+T\+G\+\_\+\+H\+S Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+E\+TH}~((uint8\+\_\+t)0x0\+B)  /$\ast$ E\+T\+H\+E\+R\+N\+E\+T Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 11 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+F\+S\+MC}~((uint8\+\_\+t)0x\+C)  /$\ast$ F\+S\+M\+C Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 12 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+FS}~((uint8\+\_\+t)0x\+C)  /$\ast$ O\+T\+G H\+S configured in F\+S, Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+D\+IO}~((uint8\+\_\+t)0x\+C)  /$\ast$ S\+D\+I\+O Alternate Function mapping $\ast$/
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+D\+C\+MI}~((uint8\+\_\+t)0x0\+D)  /$\ast$ D\+C\+M\+I Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 13 selection. \end{DoxyCompactList}\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+E\+V\+E\+N\+T\+O\+UT}~((uint8\+\_\+t)0x0\+F)  /$\ast$ E\+V\+E\+N\+T\+O\+U\+T Alternate Function mapping $\ast$/
\begin{DoxyCompactList}\small\item\em AF 15 selection. \end{DoxyCompactList}\item 
\#define \textbf{ I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+AF}(AF)
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+Mode\+\_\+\+A\+IN}~\textbf{ G\+P\+I\+O\+\_\+\+Mode\+\_\+\+AN}
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G1\+\_\+\+FS}~\textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G\+\_\+\+FS}
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G2\+\_\+\+HS}~\textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G\+\_\+\+HS}
\item 
\#define \textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G2\+\_\+\+FS}~\textbf{ G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+FS}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ G\+P\+I\+O\+Mode\+\_\+\+Type\+Def} \{ \textbf{ G\+P\+I\+O\+\_\+\+Mode\+\_\+\+IN} = 0x00, 
\textbf{ G\+P\+I\+O\+\_\+\+Mode\+\_\+\+O\+UT} = 0x01, 
\textbf{ G\+P\+I\+O\+\_\+\+Mode\+\_\+\+AF} = 0x02, 
\textbf{ G\+P\+I\+O\+\_\+\+Mode\+\_\+\+AN} = 0x03
 \}\begin{DoxyCompactList}\small\item\em G\+P\+IO Configuration Mode enumeration. \end{DoxyCompactList}
\item 
enum \textbf{ G\+P\+I\+O\+O\+Type\+\_\+\+Type\+Def} \{ \textbf{ G\+P\+I\+O\+\_\+\+O\+Type\+\_\+\+PP} = 0x00, 
\textbf{ G\+P\+I\+O\+\_\+\+O\+Type\+\_\+\+OD} = 0x01
 \}\begin{DoxyCompactList}\small\item\em G\+P\+IO Output type enumeration. \end{DoxyCompactList}
\item 
enum \textbf{ G\+P\+I\+O\+Speed\+\_\+\+Type\+Def} \{ \textbf{ G\+P\+I\+O\+\_\+\+Speed\+\_\+2\+M\+Hz} = 0x00, 
\textbf{ G\+P\+I\+O\+\_\+\+Speed\+\_\+25\+M\+Hz} = 0x01, 
\textbf{ G\+P\+I\+O\+\_\+\+Speed\+\_\+50\+M\+Hz} = 0x02, 
\textbf{ G\+P\+I\+O\+\_\+\+Speed\+\_\+100\+M\+Hz} = 0x03
 \}\begin{DoxyCompactList}\small\item\em G\+P\+IO Output Maximum frequency enumeration. \end{DoxyCompactList}
\item 
enum \textbf{ G\+P\+I\+O\+Pu\+Pd\+\_\+\+Type\+Def} \{ \textbf{ G\+P\+I\+O\+\_\+\+Pu\+Pd\+\_\+\+N\+O\+P\+U\+LL} = 0x00, 
\textbf{ G\+P\+I\+O\+\_\+\+Pu\+Pd\+\_\+\+UP} = 0x01, 
\textbf{ G\+P\+I\+O\+\_\+\+Pu\+Pd\+\_\+\+D\+O\+WN} = 0x02
 \}\begin{DoxyCompactList}\small\item\em G\+P\+IO Configuration Pull\+Up Pull\+Down enumeration. \end{DoxyCompactList}
\item 
enum \textbf{ Bit\+Action} \{ \textbf{ Bit\+\_\+\+R\+E\+S\+ET} = 0, 
\textbf{ Bit\+\_\+\+S\+ET}
 \}\begin{DoxyCompactList}\small\item\em G\+P\+IO Bit S\+ET and Bit R\+E\+S\+ET enumeration. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ G\+P\+I\+O\+\_\+\+De\+Init} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox)
\begin{DoxyCompactList}\small\item\em Deinitializes the G\+P\+I\+Ox peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ G\+P\+I\+O\+\_\+\+Init} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, \textbf{ G\+P\+I\+O\+\_\+\+Init\+Type\+Def} $\ast$G\+P\+I\+O\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the G\+P\+I\+Ox peripheral according to the specified parameters in the G\+P\+I\+O\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ G\+P\+I\+O\+\_\+\+Struct\+Init} (\textbf{ G\+P\+I\+O\+\_\+\+Init\+Type\+Def} $\ast$G\+P\+I\+O\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each G\+P\+I\+O\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ G\+P\+I\+O\+\_\+\+Pin\+Lock\+Config} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Locks G\+P\+IO Pins configuration registers. \end{DoxyCompactList}\item 
uint8\+\_\+t \textbf{ G\+P\+I\+O\+\_\+\+Read\+Input\+Data\+Bit} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified input port pin. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ G\+P\+I\+O\+\_\+\+Read\+Input\+Data} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox)
\begin{DoxyCompactList}\small\item\em Reads the specified G\+P\+IO input data port. \end{DoxyCompactList}\item 
uint8\+\_\+t \textbf{ G\+P\+I\+O\+\_\+\+Read\+Output\+Data\+Bit} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified output data port bit. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ G\+P\+I\+O\+\_\+\+Read\+Output\+Data} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox)
\begin{DoxyCompactList}\small\item\em Reads the specified G\+P\+IO output data port. \end{DoxyCompactList}\item 
void \textbf{ G\+P\+I\+O\+\_\+\+Set\+Bits} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Sets the selected data port bits. \end{DoxyCompactList}\item 
void \textbf{ G\+P\+I\+O\+\_\+\+Reset\+Bits} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Clears the selected data port bits. \end{DoxyCompactList}\item 
void \textbf{ G\+P\+I\+O\+\_\+\+Write\+Bit} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin, \textbf{ Bit\+Action} Bit\+Val)
\begin{DoxyCompactList}\small\item\em Sets or clears the selected data port bit. \end{DoxyCompactList}\item 
void \textbf{ G\+P\+I\+O\+\_\+\+Write} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, uint16\+\_\+t Port\+Val)
\begin{DoxyCompactList}\small\item\em Writes data to the specified G\+P\+IO data port. \end{DoxyCompactList}\item 
void \textbf{ G\+P\+I\+O\+\_\+\+Toggle\+Bits} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Toggles the specified G\+P\+IO pins.. \end{DoxyCompactList}\item 
void \textbf{ G\+P\+I\+O\+\_\+\+Pin\+A\+F\+Config} (\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin\+Source, uint8\+\_\+t G\+P\+I\+O\+\_\+\+AF)
\begin{DoxyCompactList}\small\item\em Changes the mapping of the specified pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the G\+P\+IO firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+gpio.\+h}.

