module top_module( input in, output out );
   wire not_in;

   assign out = ~not_in;

   assign not_in = ~in;

endmodule


module top_module( input a,
		   input  b,
		   input  c,
		   input  d,
		   output out,
		   output out_n);
   wire 		  or_in;
   wire 		  and_in_a;
   wire 		  and_in_b;
   
   
   assign out = or_in;

   assign out_n = ~or_in;

   assign or_in = and_in_a|and_in_b;

   assign and_in_a = a & b;
   
   assign and_in_b = c & d;
   
endmodule
