[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenFor/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 67
LIB: work
FILE: ${SURELOG_DIR}/tests/GenFor/dut.sv
n<> u<66> t<Top_level_rule> c<1> l<2:1> el<8:10>
  n<> u<1> t<Null_rule> p<66> s<65> l<2:1> el<2:1>
  n<> u<65> t<Source_text> p<66> c<64> l<2:1> el<8:10>
    n<> u<64> t<Description> p<65> c<63> l<2:1> el<8:10>
      n<> u<63> t<Module_declaration> p<64> c<5> l<2:1> el<8:10>
        n<> u<5> t<Module_nonansi_header> p<63> c<2> s<61> l<2:1> el<2:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<top> u<3> t<StringConst> p<5> s<4> l<2:8> el<2:11>
          n<> u<4> t<List_of_ports> p<5> l<2:11> el<2:13>
        n<> u<61> t<Module_item> p<63> c<60> s<62> l<4:4> el<6:7>
          n<> u<60> t<Non_port_module_item> p<61> c<59> l<4:4> el<6:7>
            n<> u<59> t<Module_or_generate_item> p<60> c<58> l<4:4> el<6:7>
              n<> u<58> t<Module_common_item> p<59> c<57> l<4:4> el<6:7>
                n<> u<57> t<Loop_generate_construct> p<58> c<11> l<4:4> el<6:7>
                  n<> u<11> t<Genvar_initialization> p<57> c<6> s<21> l<4:9> el<4:14>
                    n<i> u<6> t<StringConst> p<11> s<10> l<4:9> el<4:10>
                    n<> u<10> t<Constant_expression> p<11> c<9> l<4:13> el<4:14>
                      n<> u<9> t<Constant_primary> p<10> c<8> l<4:13> el<4:14>
                        n<> u<8> t<Primary_literal> p<9> c<7> l<4:13> el<4:14>
                          n<0> u<7> t<IntConst> p<8> l<4:13> el<4:14>
                  n<> u<21> t<Constant_expression> p<57> c<15> s<34> l<4:16> el<4:21>
                    n<> u<15> t<Constant_expression> p<21> c<14> s<20> l<4:16> el<4:17>
                      n<> u<14> t<Constant_primary> p<15> c<13> l<4:16> el<4:17>
                        n<> u<13> t<Primary_literal> p<14> c<12> l<4:16> el<4:17>
                          n<i> u<12> t<StringConst> p<13> l<4:16> el<4:17>
                    n<> u<20> t<BinOp_Less> p<21> s<19> l<4:18> el<4:19>
                    n<> u<19> t<Constant_expression> p<21> c<18> l<4:20> el<4:21>
                      n<> u<18> t<Constant_primary> p<19> c<17> l<4:20> el<4:21>
                        n<> u<17> t<Primary_literal> p<18> c<16> l<4:20> el<4:21>
                          n<3> u<16> t<IntConst> p<17> l<4:20> el<4:21>
                  n<> u<34> t<Genvar_iteration> p<57> c<22> s<56> l<4:24> el<4:33>
                    n<i> u<22> t<StringConst> p<34> s<23> l<4:24> el<4:25>
                    n<> u<23> t<AssignOp_Assign> p<34> s<33> l<4:26> el<4:27>
                    n<> u<33> t<Constant_expression> p<34> c<27> l<4:28> el<4:33>
                      n<> u<27> t<Constant_expression> p<33> c<26> s<32> l<4:28> el<4:29>
                        n<> u<26> t<Constant_primary> p<27> c<25> l<4:28> el<4:29>
                          n<> u<25> t<Primary_literal> p<26> c<24> l<4:28> el<4:29>
                            n<i> u<24> t<StringConst> p<25> l<4:28> el<4:29>
                      n<> u<32> t<BinOp_Plus> p<33> s<31> l<4:30> el<4:31>
                      n<> u<31> t<Constant_expression> p<33> c<30> l<4:32> el<4:33>
                        n<> u<30> t<Constant_primary> p<31> c<29> l<4:32> el<4:33>
                          n<> u<29> t<Primary_literal> p<30> c<28> l<4:32> el<4:33>
                            n<1> u<28> t<IntConst> p<29> l<4:32> el<4:33>
                  n<> u<56> t<Generate_item> p<57> c<55> l<4:35> el<6:7>
                    n<> u<55> t<Generate_begin_end_block> p<56> c<53> l<4:35> el<6:7>
                      n<> u<53> t<Generate_item> p<55> c<52> s<54> l<5:7> el<5:28>
                        n<> u<52> t<Module_or_generate_item> p<53> c<51> l<5:7> el<5:28>
                          n<> u<51> t<Module_common_item> p<52> c<50> l<5:7> el<5:28>
                            n<> u<50> t<Continuous_assign> p<51> c<49> l<5:7> el<5:28>
                              n<> u<49> t<List_of_net_assignments> p<50> c<48> l<5:14> el<5:27>
                                n<> u<48> t<Net_assignment> p<49> c<43> l<5:14> el<5:27>
                                  n<> u<43> t<Net_lvalue> p<48> c<36> s<47> l<5:14> el<5:20>
                                    n<> u<36> t<Ps_or_hierarchical_identifier> p<43> c<35> s<42> l<5:14> el<5:17>
                                      n<tmp> u<35> t<StringConst> p<36> l<5:14> el<5:17>
                                    n<> u<42> t<Constant_select> p<43> c<41> l<5:17> el<5:20>
                                      n<> u<41> t<Constant_bit_select> p<42> c<40> l<5:17> el<5:20>
                                        n<> u<40> t<Constant_expression> p<41> c<39> l<5:18> el<5:19>
                                          n<> u<39> t<Constant_primary> p<40> c<38> l<5:18> el<5:19>
                                            n<> u<38> t<Primary_literal> p<39> c<37> l<5:18> el<5:19>
                                              n<i> u<37> t<StringConst> p<38> l<5:18> el<5:19>
                                  n<> u<47> t<Expression> p<48> c<46> l<5:23> el<5:27>
                                    n<> u<46> t<Primary> p<47> c<45> l<5:23> el<5:27>
                                      n<> u<45> t<Primary_literal> p<46> c<44> l<5:23> el<5:27>
                                        n<> u<44> t<Number_1Tickb1> p<45> l<5:23> el<5:27>
                      n<> u<54> t<END> p<55> l<6:4> el<6:7>
        n<> u<62> t<ENDMODULE> p<63> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenFor/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenFor/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
BitSelect                                              1
Constant                                               4
ContAssign                                             1
Design                                                 1
GenFor                                                 1
Module                                                 1
Operation                                              2
RefObj                                                 4
RefVar                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenFor/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenFor/dut.sv, line:2:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiInternalScope:
  \_GenFor: (work@top), line:4:4, endln:6:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenFor/dut.sv, line:2:1, endln:8:10
    |vpiFullName:work@top
    |vpiVariables:
    \_RefVar: (work@top.i), line:4:9, endln:4:10
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top), line:4:35, endln:6:7
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiFullName:work@top
      |vpiImportTypespec:
      \_LogicNet: (work@top.tmp), line:5:17, endln:5:20
        |vpiParent:
        \_Begin: (work@top), line:4:35, endln:6:7
        |vpiName:tmp
        |vpiFullName:work@top.tmp
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.i), line:5:18, endln:5:19
        |vpiParent:
        \_Begin: (work@top), line:4:35, endln:6:7
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:5:14, endln:5:27
        |vpiParent:
        \_Begin: (work@top), line:4:35, endln:6:7
        |vpiRhs:
        \_Constant: , line:5:23, endln:5:27
          |vpiParent:
          \_ContAssign: , line:5:14, endln:5:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_BitSelect: (work@top.tmp), line:5:17, endln:5:20
          |vpiParent:
          \_ContAssign: , line:5:14, endln:5:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiActual:
          \_LogicNet: (work@top.tmp), line:5:17, endln:5:20
          |vpiIndex:
          \_RefObj: (work@top.i), line:5:18, endln:5:19
            |vpiParent:
            \_BitSelect: (work@top.tmp), line:5:17, endln:5:20
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiActual:
            \_LogicNet: (work@top.i), line:5:18, endln:5:19
    |vpiImportTypespec:
    \_RefVar: (work@top.i), line:4:9, endln:4:10
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:4:16, endln:4:17
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:4:28, endln:4:29
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:4:24, endln:4:25
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:4:9, endln:4:14
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiRhs:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Assignment: , line:4:9, endln:4:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@top.i), line:4:9, endln:4:10
    |vpiCondition:
    \_Operation: , line:4:16, endln:4:21
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:4:16, endln:4:17
        |vpiParent:
        \_Operation: , line:4:16, endln:4:21
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:4:16, endln:4:17
      |vpiOperand:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Operation: , line:4:16, endln:4:21
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiForIncStmt:
    \_Assignment: , line:4:24, endln:4:33
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiOpType:82
      |vpiRhs:
      \_Operation: , line:4:28, endln:4:33
        |vpiParent:
        \_Assignment: , line:4:24, endln:4:33
        |vpiOpType:24
        |vpiOperand:
        \_RefObj: (work@top.i), line:4:28, endln:4:29
          |vpiParent:
          \_Operation: , line:4:28, endln:4:33
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_LogicNet: (work@top.i), line:4:28, endln:4:29
        |vpiOperand:
        \_Constant: , line:4:32, endln:4:33
          |vpiParent:
          \_Operation: , line:4:28, endln:4:33
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@top.i), line:4:24, endln:4:25
        |vpiParent:
        \_Assignment: , line:4:24, endln:4:33
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:4:24, endln:4:25
    |vpiStmt:
    \_Begin: (work@top), line:4:35, endln:6:7
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
