#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 28 06:40:54 2019
# Process ID: 26481
# Current directory: /home/gsaied/Desktop/verilog_rtl/floating_mac
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/floating_mac/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/floating_mac/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/floating_mac
# cd $dirt
# read_verilog  mac.v 
# synth_design -top mac -rtl
Command: synth_design -top mac -rtl
Starting synth_design
Using part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1415.992 ; gain = 26.996 ; free physical = 1350 ; free virtual = 5639
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/verilog_rtl/floating_mac/mac.v:4]
INFO: [Synth 8-6157] synthesizing module 'MUXF8_L' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27744]
INFO: [Synth 8-6155] done synthesizing module 'MUXF8_L' (1#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27744]
WARNING: [Synth 8-3848] Net I0 in module/entity mac does not have driver. [/home/gsaied/Desktop/verilog_rtl/floating_mac/mac.v:26]
WARNING: [Synth 8-3848] Net I1 in module/entity mac does not have driver. [/home/gsaied/Desktop/verilog_rtl/floating_mac/mac.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac' (2#1) [/home/gsaied/Desktop/verilog_rtl/floating_mac/mac.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.742 ; gain = 71.746 ; free physical = 1355 ; free virtual = 5652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.742 ; gain = 71.746 ; free physical = 1354 ; free virtual = 5652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.742 ; gain = 71.746 ; free physical = 1354 ; free virtual = 5652
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.617 ; gain = 0.000 ; free physical = 960 ; free virtual = 5265
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MUXF8_L => MUXF8: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1888.617 ; gain = 499.621 ; free physical = 960 ; free virtual = 5265
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1888.617 ; gain = 499.625 ; free physical = 960 ; free virtual = 5265
# report_utilization -file $dirt/utiliziation.rpt
ERROR: [Common 17-69] Command failed: report_utilization can be run only after synthesis has successfully completed.

start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 06:42:22 2019...
