// (c) Ralph Doncaster 2020 - ralphdoncaster at gmail 
// Non-commercial use and modification of this code is permitted.
// Any re-distribution must include this notice.
//
// AVR WGM full-duplex UART using timer/counter0
// Maximum baud rate is F_CPU/70, i.e. 114kbps for 8Mhz
// Minimum baud rate is F_CPU/1350, i.e. 5900bps for 8Mhz
// 
// 20200526 v0.1.0 working version in C
// 20200531 v0.1.1 COMPA & COMPB ISR in asm
// 20200602 v0.2.0 beta up to 115.2kbps @8M
// 20200606 v0.3.0 adds 2-level Rx FIFO
// 20200609 v0.3.1 add t84 compatibility
// 20200619 v0.3.2 fix COMPB ISR SREG save bug

#include <avr/io.h>
#include <avr/interrupt.h>
#include <avr/pgmspace.h>
#include <util/delay.h>
#include "wgmuart.h"

__attribute(( section(".noinit") )) uint8_t wgm_txdata;
__attribute(( section(".noinit") )) uint8_t wgm_rxdata0;
__attribute(( section(".noinit") )) uint8_t wgm_rxdata1;



#define DIVIDE_ROUNDED(NUMBER, DIVISOR) ((((2*(NUMBER))/(DIVISOR))+1)/2)
#define TICKS_PER_BIT DIVIDE_ROUNDED(F_CPU, PRESCALER * BAUD_RATE)

#if (TICKS_PER_BIT > 171)
#error badurate too low
#endif
#if (TICKS_PER_BIT * PRESCALER < 69)
#error badurate too high
#endif

// timer normal waveform generation mode
#define CLEAR_ON_MATCH (1<<COM0A1)
#define SET_ON_MATCH ((1<<COM0A1) | (1<<COM0A0))

#ifdef DEBUG
#define debug() PINB = 1<<PB2
#else
#define debug() {}
#endif

// Rx start ISR 23c incl reti
// TCNT0 sampled 6c into ISR + 6c PCINT latency + 2c rjmp = 14c
ISR(PCINT0_vect, ISR_NAKED)
{
    debug();
    asm(
    "in r2, __SREG__    \n"             // r2 fixed register
    "push r24           \n"             // ISR only uses r24
    );
    // 29 cycle PCINT + COMPB ISR average overhead from asm cycle count
    uint8_t isr_overhead_ticks = DIVIDE_ROUNDED(29, PRESCALER);
    uint8_t first_bit_ticks = (TICKS_PER_BIT * 1.5) - isr_overhead_ticks;
    PCMSK &= ~(1<<WGMRXBIT);            // turn off PCINT
    OCR0B = TCNT0 + first_bit_ticks;
    wgm_rxdata0 = 0x80;                 // setup bit shift counter
    TIFR = 1<<OCF0B;                    // clear OC0B flag
    TIMSK |= 1<<OCIE0B;                 // enable Rx timer ISR
    asm( "rjmp epilogue" );
}

// returns true when there is data to read
uint8_t WGMUART_data_ready()
{
    return (WGMRXPORT & 1<<WGMRXBIT);
}

uint8_t WGMUART_getch()
{
    uint8_t data = wgm_rxdata1;
    WGMRXPORT &= ~(1<<WGMRXBIT);        // clear rxdata1 full flag
    // OC0A_BIT in OC0A_PORT used to flag rxdata0 full
    if (OC0A_PORT & 1<<OC0A_BIT) {
        // data0 & data1 full, Rx ISR disabled
        // rxdata0 is full, so copy to rxdata1
        wgm_rxdata1 = wgm_rxdata0;
        WGMRXPORT |= 1<<WGMRXBIT;       // set rxdata1 full flag
        OC0A_PORT &= ~(1<<OC0A_BIT);
        loop_until_bit_is_set(WGMRXPIN, WGMRXBIT);
        PCMSK |= 1<<WGMRXBIT;           // enable Rx ISR
    }
    return data;
}

void WGMUART_init() {
    asm(".global TICKS_PER_BIT");
    asm(".equiv TICKS_PER_BIT, %0" :: "M" (TICKS_PER_BIT) );
    // Tx setup
    TCCR0A = SET_ON_MATCH;
    // start timer0 /8 prescaler, force compare
    TCCR0B = 1<<CS01 | 1<<FOC0A;
    OC0A_DDR |= 1<<OC0A_BIT;

    // Rx setup
    PCMSK |= 1<<WGMRXBIT;
    GIMSK = 1<<PCIE;
    sei();
}

void WGMUART_putch(uint8_t c) {
    while (TIMSK & 1<<OCIE0A);         // wait for last tx to finish
    // OC0A still running in SET_ON_MATCH mode during idle
    // stop bit time is finished if OCF0A set
    while ((TIFR & 1<<OCF0A) == 0);
    TIFR = 1<<OCF0A;
    TCCR0A = CLEAR_ON_MATCH;            // setup for start bit
    // timer0 /8 prescaler, force compare
    TCCR0B = 1<<CS01 | 1<<FOC0A;
    OCR0A = TCNT0 + TICKS_PER_BIT;

    // if first bit is set, switch to SET_ON_MATCH
    if (c & 0x01)
        TCCR0A = SET_ON_MATCH;

    cli();                              // ISRs also modify TIMSK
    TIMSK |= 1<<OCIE0A;
    sei();

    // high bit flag for end of byte
    wgm_txdata = (c>>1) | 0x80;
}

void prints_P(const __flash char* s)
{
    while (*s) WGMUART_putch(*s++);
}



