
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Jan 20 09:47:31 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 39837
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elfo/Documents/2025.1/Vivado/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 257485
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.688 ; gain = 440.742 ; free physical = 39444 ; free virtual = 60385
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu.v:9]
INFO: [Synth 8-6157] synthesizing module 'cpu_reg_file_RAM_1WNR_AUTO_1R1W' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_reg_file_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cpu_reg_file_RAM_1WNR_AUTO_1R1W' (0#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_reg_file_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'cpu_cpu_Pipeline_VITIS_LOOP_22_1' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_cpu_Pipeline_VITIS_LOOP_22_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cpu_flow_control_loop_pipe_sequential_init' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cpu_flow_control_loop_pipe_sequential_init' (0#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cpu_cpu_Pipeline_VITIS_LOOP_22_1' (0#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_cpu_Pipeline_VITIS_LOOP_22_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cpu_cpu_Pipeline_PROGRAM_LOOP' [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_cpu_Pipeline_PROGRAM_LOOP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cpu_cpu_Pipeline_PROGRAM_LOOP' (0#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_cpu_Pipeline_PROGRAM_LOOP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred189_state7_reg was removed.  [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_cpu_Pipeline_PROGRAM_LOOP.v:392]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred962_state7_reg was removed.  [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_cpu_Pipeline_PROGRAM_LOOP.v:393]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred972_state7_reg was removed.  [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_cpu_Pipeline_PROGRAM_LOOP.v:394]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred225_state5_reg was removed.  [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_cpu_Pipeline_PROGRAM_LOOP.v:404]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module cpu_reg_file_RAM_1WNR_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2244.625 ; gain = 527.680 ; free physical = 39340 ; free virtual = 60280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.500 ; gain = 539.555 ; free physical = 39340 ; free virtual = 60280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.500 ; gain = 539.555 ; free physical = 39340 ; free virtual = 60280
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2256.500 ; gain = 0.000 ; free physical = 39340 ; free virtual = 60280
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/cpu_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/cpu_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.238 ; gain = 0.000 ; free physical = 39315 ; free virtual = 60270
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2387.273 ; gain = 0.000 ; free physical = 39314 ; free virtual = 60269
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.273 ; gain = 670.328 ; free physical = 39331 ; free virtual = 60287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.242 ; gain = 678.297 ; free physical = 39331 ; free virtual = 60287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2395.242 ; gain = 678.297 ; free physical = 39331 ; free virtual = 60287
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_reg_1232_reg' and it is trimmed from '32' to '12' bits. [/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/99cd/hdl/verilog/cpu_cpu_Pipeline_PROGRAM_LOOP.v:360]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.242 ; gain = 678.297 ; free physical = 39331 ; free virtual = 60288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 15    
	               31 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 13    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2452.516 ; gain = 735.570 ; free physical = 39265 ; free virtual = 60223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | reg_file_U/ram0_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2452.516 ; gain = 735.570 ; free physical = 39270 ; free virtual = 60235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2555.844 ; gain = 838.898 ; free physical = 39276 ; free virtual = 60241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | reg_file_U/ram0_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/reg_file_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2571.859 ; gain = 854.914 ; free physical = 39198 ; free virtual = 60163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2650.672 ; gain = 933.727 ; free physical = 39153 ; free virtual = 60118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2650.672 ; gain = 933.727 ; free physical = 39153 ; free virtual = 60118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2650.672 ; gain = 933.727 ; free physical = 39153 ; free virtual = 60118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2650.672 ; gain = 933.727 ; free physical = 39153 ; free virtual = 60118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.641 ; gain = 936.695 ; free physical = 39145 ; free virtual = 60110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.641 ; gain = 936.695 ; free physical = 39145 ; free virtual = 60110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    59|
|2     |LUT1     |     1|
|3     |LUT2     |   238|
|4     |LUT3     |    63|
|5     |LUT4     |   215|
|6     |LUT5     |   177|
|7     |LUT6     |   742|
|8     |MUXF7    |     1|
|9     |RAMB36E1 |     1|
|10    |FDRE     |   478|
|11    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.641 ; gain = 936.695 ; free physical = 39145 ; free virtual = 60110
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2653.641 ; gain = 805.922 ; free physical = 39145 ; free virtual = 60110
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.648 ; gain = 936.695 ; free physical = 39145 ; free virtual = 60110
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.609 ; gain = 0.000 ; free physical = 39263 ; free virtual = 60229
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'bd_0_hls_inst_0' is not ideal for floorplanning, since the cellview 'cpu_cpu_Pipeline_PROGRAM_LOOP' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.605 ; gain = 0.000 ; free physical = 39273 ; free virtual = 60238
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4e492d81
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2715.641 ; gain = 1143.586 ; free physical = 39270 ; free virtual = 60236
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2040.948; main = 1838.697; forked = 274.359
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3588.891; main = 2715.609; forked = 964.027
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2739.617 ; gain = 0.000 ; free physical = 39270 ; free virtual = 60236
INFO: [Common 17-1381] The checkpoint '/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 6b757548e561dfed
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2739.617 ; gain = 0.000 ; free physical = 39269 ; free virtual = 60237
INFO: [Common 17-1381] The checkpoint '/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 09:47:55 2026...
