Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 043473036b6345c7abc2e8a580ac9bb6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/mux2_1.sv" Line 23. Module mux2_1(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/mips_L_single-master/sv/mux2_1.sv" Line 23. Module mux2_1(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pazerao/ece212_pazera_kaushik/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.mux2_1(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
