{
  "module_name": "clk-mt8192-msdc.c",
  "hash_id": "9054cf8f93e9e40b96b9d3acb0f698202fe24ee3c762f5c68eba0784719871a8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8192-msdc.c",
  "human_readable_source": "\n\n\n\n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt8192-clk.h>\n\nstatic const struct mtk_gate_regs msdc_top_cg_regs = {\n\t.set_ofs = 0x0,\n\t.clr_ofs = 0x0,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_MSDC_TOP(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &msdc_top_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate msdc_top_clks[] = {\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_AES_0P, \"msdc_top_aes_0p\", \"aes_msdcfde_sel\", 0),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_SRC_0P, \"msdc_top_src_0p\", \"infra_msdc0_src\", 1),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_SRC_1P, \"msdc_top_src_1p\", \"infra_msdc1_src\", 2),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_SRC_2P, \"msdc_top_src_2p\", \"infra_msdc2_src\", 3),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_P_MSDC0, \"msdc_top_p_msdc0\", \"axi_sel\", 4),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_P_MSDC1, \"msdc_top_p_msdc1\", \"axi_sel\", 5),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_P_MSDC2, \"msdc_top_p_msdc2\", \"axi_sel\", 6),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_P_CFG, \"msdc_top_p_cfg\", \"axi_sel\", 7),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_AXI, \"msdc_top_axi\", \"axi_sel\", 8),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_H_MST_0P, \"msdc_top_h_mst_0p\", \"infra_msdc0\", 9),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_H_MST_1P, \"msdc_top_h_mst_1p\", \"infra_msdc1\", 10),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_H_MST_2P, \"msdc_top_h_mst_2p\", \"infra_msdc2\", 11),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_MEM_OFF_DLY_26M, \"msdc_top_mem_off_dly_26m\", \"clk26m\", 12),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_32K, \"msdc_top_32k\", \"clk32k\", 13),\n\tGATE_MSDC_TOP(CLK_MSDC_TOP_AHB2AXI_BRG_AXI, \"msdc_top_ahb2axi_brg_axi\", \"axi_sel\", 14),\n};\n\nstatic const struct mtk_clk_desc msdc_top_desc = {\n\t.clks = msdc_top_clks,\n\t.num_clks = ARRAY_SIZE(msdc_top_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8192_msdc[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8192-msdc_top\",\n\t\t.data = &msdc_top_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8192_msdc);\n\nstatic struct platform_driver clk_mt8192_msdc_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8192-msdc\",\n\t\t.of_match_table = of_match_clk_mt8192_msdc,\n\t},\n};\nmodule_platform_driver(clk_mt8192_msdc_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}