// Seed: 3053321562
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  assign module_1.id_12 = 0;
  input wire id_7;
  output wire id_6;
  inout wor id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_16 = id_1;
  assign id_14 = id_12;
  assign id_5  = 'b0;
endmodule
module module_1 #(
    parameter id_13 = 32'd95,
    parameter id_23 = 32'd98
) (
    input tri0 id_0,
    output supply1 id_1,
    output uwire id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input wand id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    input uwire _id_13,
    input wire id_14,
    input wor id_15,
    input uwire id_16,
    input wor id_17,
    output wire id_18,
    output uwire id_19
);
  assign id_18 = id_14;
  assign id_19 = id_6;
  logic id_21 = -1;
  assign id_2 = id_13;
  integer [1 : -1] id_22;
  logic _id_23;
  ;
  wire id_24;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_24,
      id_22,
      id_22,
      id_24,
      id_21,
      id_21,
      id_21,
      id_21,
      id_22,
      id_24,
      id_24,
      id_21
  );
  logic [1 : id_23] id_25;
  logic [1  ==  1 : id_13] id_26;
endmodule
