Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Fri Apr 15 20:11:18 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             253 |           70 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | game/M_st_p1curr_d                          | io_button_IBUF[1]                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | game/M_st_p2curr_d                          | io_button_IBUF[1]                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | game/M_st_p2acc_d                           | io_button_IBUF[1]                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | game/M_st_p1acc_d                           | io_button_IBUF[1]                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | game/FSM_onehot_M_game_q[14]_i_1_n_0        | io_button_IBUF[1]                  |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG |                                             |                                    |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG | game/p1roll/sel                             | game/p1roll/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game/p2hold/M_ctr_q[0]_i_2__2_n_0           | game/p2hold/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game/p2roll/M_ctr_q[0]_i_2__1_n_0           | game/p2roll/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game/p1hold/M_ctr_q[0]_i_2__0_n_0           | game/p1hold/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                             | io_button_IBUF[1]                  |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG | game/diceroll/slowerclock/M_ctr_q_reg[24]_0 | io_button_IBUF[1]                  |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG | game/diceroll/edge_rng/E[0]                 | io_button_IBUF[1]                  |               17 |             96 |         5.65 |
+----------------+---------------------------------------------+------------------------------------+------------------+----------------+--------------+


