{"Source Block": ["oh/src/spi/hdl/spi_slave.v@47:57@HdlIdDef", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcpha;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_slave.v@48:58", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcpha;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [7:0]\t\tspi_rdata;\t\t// From spi_slave_regs of spi_slave_regs.v, ...\n"], ["oh/src/spi/hdl/spi_slave.v@46:56", "   // End of automatics\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcpha;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n   wire\t\t\tspi_clk;\t\t// From spi_slave_io of spi_slave_io.v\n"], ["oh/src/spi/hdl/spi_slave.v@45:55", "  \n   // End of automatics\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tcpha;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tirq_en;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire\t\t\tlsbfirst;\t\t// From spi_slave_regs of spi_slave_regs.v\n   wire [5:0]\t\tspi_addr;\t\t// From spi_slave_io of spi_slave_io.v\n"]], "Diff Content": {"Delete": [[52, "   wire\t\t\temode;\t\t\t// From spi_slave_regs of spi_slave_regs.v\n"]], "Add": []}}