Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 7A2992E530
	for <lists+qemu-devel@lfdr.de>; Wed, 29 May 2019 21:18:25 +0200 (CEST)
Received: from localhost ([127.0.0.1]:59513 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hW45g-00009c-Ei
	for lists+qemu-devel@lfdr.de; Wed, 29 May 2019 15:18:24 -0400
Received: from eggs.gnu.org ([209.51.188.92]:41118)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <armbru@redhat.com>) id 1hW44R-0008FV-Cj
	for qemu-devel@nongnu.org; Wed, 29 May 2019 15:17:11 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <armbru@redhat.com>) id 1hW44P-0007f2-73
	for qemu-devel@nongnu.org; Wed, 29 May 2019 15:17:07 -0400
Received: from mx1.redhat.com ([209.132.183.28]:57056)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <armbru@redhat.com>) id 1hW44O-0007eC-VO
	for qemu-devel@nongnu.org; Wed, 29 May 2019 15:17:05 -0400
Received: from smtp.corp.redhat.com (int-mx05.intmail.prod.int.phx2.redhat.com
	[10.5.11.15])
	(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx1.redhat.com (Postfix) with ESMTPS id 20D9AC0A4F7C
	for <qemu-devel@nongnu.org>; Wed, 29 May 2019 19:17:02 +0000 (UTC)
Received: from blackfin.pond.sub.org (ovpn-117-250.ams2.redhat.com
	[10.36.117.250])
	by smtp.corp.redhat.com (Postfix) with ESMTPS id BBC305D784;
	Wed, 29 May 2019 19:16:59 +0000 (UTC)
Received: by blackfin.pond.sub.org (Postfix, from userid 1000)
	id 302E11138648; Wed, 29 May 2019 21:16:58 +0200 (CEST)
From: Markus Armbruster <armbru@redhat.com>
To: Philippe =?utf-8?Q?Mathieu-Daud=C3=A9?= <philmd@redhat.com>
References: <20190529150853.9772-1-armbru@redhat.com>
	<20190529150853.9772-3-armbru@redhat.com>
	<24e6c800-e3aa-7400-598e-c94b80254de0@redhat.com>
Date: Wed, 29 May 2019 21:16:58 +0200
In-Reply-To: <24e6c800-e3aa-7400-598e-c94b80254de0@redhat.com> ("Philippe
	=?utf-8?Q?Mathieu-Daud=C3=A9=22's?= message of "Wed,
	29 May 2019 18:03:43 +0200")
Message-ID: <871s0hm5p1.fsf@dusky.pond.sub.org>
User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/26.1 (gnu/linux)
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.15
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
	(mx1.redhat.com [10.5.110.32]);
	Wed, 29 May 2019 19:17:03 +0000 (UTC)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
X-Received-From: 209.132.183.28
Subject: Re: [Qemu-devel] [PATCH 2/3] MAINTAINERS: Improve section headlines
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Philippe Mathieu-Daud=C3=A9 <philmd@redhat.com> writes:

> On 5/29/19 5:08 PM, Markus Armbruster wrote:
>> When scripts/get_maintainer.pl reports something like
>>=20
>>     John Doe <jdoe@example.org> (maintainer:Overall)
>>=20
>> the user is left to wonder *which* of our three "Overall" sections
>> applies.  We have three, one each under "Guest CPU cores (TCG)",
>> "Guest CPU Cores (KVM)", and "Overall usermode emulation".
>>=20
>> Rename sections under
>>=20
>> * "Guest CPU cores (TCG)" from "FOO" to "FOO CPU cores (TCG)"
>>=20
>> * "Guest CPU Cores (KVM)" from "FOO" to "FOO CPU cores (KVM)"
>>=20
>> * "Guest CPU Cores (Xen)" from "FOO" to "FOO CPU cores (Xen)"
>>=20
>> * "Architecture support" from "FOO" to "FOO general architecture
>>   support"
>>=20
>> * "Tiny Code Generator (TCG)" from "FOO target" to "FOO TCG target"
>
> I find the "cores" pattern more confusing now :S

Then let's find less confusing headlines together.

>> Signed-off-by: Markus Armbruster <armbru@redhat.com>
>> ---
>>  MAINTAINERS | 78 ++++++++++++++++++++++++++---------------------------
>>  1 file changed, 39 insertions(+), 39 deletions(-)
>>=20
>> diff --git a/MAINTAINERS b/MAINTAINERS
>> index edc260e503..196282d165 100644
>> --- a/MAINTAINERS
>> +++ b/MAINTAINERS
>> @@ -83,7 +83,7 @@ T: git https://github.com/vivier/qemu.git trivial-patc=
hes
>>=20=20
>>  Architecture support
>>  --------------------
>> -S390
>> +S390 general architecture support
>
> OK
>
>>  M: Cornelia Huck <cohuck@redhat.com>
>>  S: Supported
>>  F: default-configs/s390x-softmmu.mak
>> @@ -108,7 +108,7 @@ L: qemu-s390x@nongnu.org
>>=20=20
>>  Guest CPU cores (TCG):
>>  ----------------------
>> -Overall
>> +Overall CPU cores (TCG)
>
> What about "TCG (Overall)"?

Could be confused with the stuff under "Tiny Code Generator (TCG)"
below.

"Overall CPUs (TCG)"?

"TCG CPUs (overall)"?

>>  M: Richard Henderson <rth@twiddle.net>
>>  R: Paolo Bonzini <pbonzini@redhat.com>
>>  S: Maintained
>> @@ -133,14 +133,14 @@ F: fpu/
>>  F: include/fpu/
>>  F: tests/fp/
>>=20=20
>> -Alpha
>> +Alpha CPU cores (TCG)
>
> I find "cores" confusing here, why not use "Alpha CPU (TCG)"?

"Alpha CPUs (TCG)"?

"TCG Alpha CPUs"?

Same for KVM and Xen below.

>>  M: Richard Henderson <rth@twiddle.net>
>>  S: Maintained
>>  F: target/alpha/
>>  F: tests/tcg/alpha/
>>  F: disas/alpha.c
>>=20=20
>> -ARM
>> +ARM CPU cores (TCG)
>
> Ditto.
>
>>  M: Peter Maydell <peter.maydell@linaro.org>
>>  L: qemu-arm@nongnu.org
>>  S: Maintained
>> @@ -161,7 +161,7 @@ S: Maintained
>>  F: hw/arm/smmu*
>>  F: include/hw/arm/smmu*
>>=20=20
>> -CRIS
>> +CRIS CPU cores (TCG)
>>  M: Edgar E. Iglesias <edgar.iglesias@gmail.com>
>>  S: Maintained
>>  F: target/cris/
>> @@ -170,14 +170,14 @@ F: include/hw/cris/
>>  F: tests/tcg/cris/
>>  F: disas/cris.c
>>=20=20
>> -HPPA (PA-RISC)
>> +HPPA (PA-RISC) CPU cores (TCG)
>>  M: Richard Henderson <rth@twiddle.net>
>>  S: Maintained
>>  F: target/hppa/
>>  F: hw/hppa/
>>  F: disas/hppa.c
>>=20=20
>> -LM32
>> +LM32 CPU cores (TCG)
>>  M: Michael Walle <michael@walle.cc>
>>  S: Maintained
>>  F: target/lm32/
>> @@ -190,20 +190,20 @@ F: include/hw/char/lm32_juart.h
>>  F: include/hw/lm32/
>>  F: tests/tcg/lm32/
>>=20=20
>> -M68K
>> +M68K CPU cores (TCG)
>>  M: Laurent Vivier <laurent@vivier.eu>
>>  S: Maintained
>>  F: target/m68k/
>>  F: disas/m68k.c
>>=20=20
>> -MicroBlaze
>> +MicroBlaze CPU cores (TCG)
>>  M: Edgar E. Iglesias <edgar.iglesias@gmail.com>
>>  S: Maintained
>>  F: target/microblaze/
>>  F: hw/microblaze/
>>  F: disas/microblaze.c
>>=20=20
>> -MIPS
>> +MIPS CPU cores (TCG)
>>  M: Aurelien Jarno <aurelien@aurel32.net>
>>  M: Aleksandar Markovic <amarkovic@wavecomp.com>
>>  R: Aleksandar Rikalo <arikalo@wavecomp.com>
>> @@ -224,7 +224,7 @@ F: include/hw/timer/mips_gictimer.h
>>  F: tests/tcg/mips/
>>  K: ^Subject:.*(?i)mips
>>=20=20
>> -Moxie
>> +Moxie CPU cores (TCG)
>>  M: Anthony Green <green@moxielogic.com>
>>  S: Maintained
>>  F: target/moxie/
>> @@ -232,7 +232,7 @@ F: disas/moxie.c
>>  F: hw/moxie/
>>  F: default-configs/moxie-softmmu.mak
>>=20=20
>> -NiosII
>> +NiosII CPU cores (TCG)
>>  M: Chris Wulff <crwulff@gmail.com>
>>  M: Marek Vasut <marex@denx.de>
>>  S: Maintained
>> @@ -242,14 +242,14 @@ F: hw/intc/nios2_iic.c
>>  F: disas/nios2.c
>>  F: default-configs/nios2-softmmu.mak
>>=20=20
>> -OpenRISC
>> +OpenRISC CPU cores (TCG)
>>  M: Stafford Horne <shorne@gmail.com>
>>  S: Odd Fixes
>>  F: target/openrisc/
>>  F: hw/openrisc/
>>  F: tests/tcg/openrisc/
>>=20=20
>> -PowerPC
>> +PowerPC CPU cores (TCG)
>>  M: David Gibson <david@gibson.dropbear.id.au>
>>  L: qemu-ppc@nongnu.org
>>  S: Maintained
>> @@ -258,7 +258,7 @@ F: hw/ppc/
>>  F: include/hw/ppc/
>>  F: disas/ppc.c
>>=20=20
>> -RISC-V
>> +RISC-V CPU cores (TCG)
>>  M: Palmer Dabbelt <palmer@sifive.com>
>>  M: Alistair Francis <Alistair.Francis@wdc.com>
>>  M: Sagar Karandikar <sagark@eecs.berkeley.edu>
>> @@ -271,7 +271,7 @@ F: include/hw/riscv/
>>  F: linux-user/host/riscv32/
>>  F: linux-user/host/riscv64/
>>=20=20
>> -S390
>> +S390 CPU cores (TCG)
>>  M: Richard Henderson <rth@twiddle.net>
>>  M: David Hildenbrand <david@redhat.com>
>>  S: Maintained
>> @@ -281,7 +281,7 @@ F: disas/s390.c
>>  F: tests/tcg/s390x/
>>  L: qemu-s390x@nongnu.org
>>=20=20
>> -SH4
>> +SH4 CPU cores (TCG)
>>  M: Aurelien Jarno <aurelien@aurel32.net>
>>  S: Odd Fixes
>>  F: target/sh4/
>> @@ -289,7 +289,7 @@ F: hw/sh4/
>>  F: disas/sh4.c
>>  F: include/hw/sh4/
>>=20=20
>> -SPARC
>> +SPARC CPU cores (TCG)
>>  M: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
>>  M: Artyom Tarasenko <atar4qemu@gmail.com>
>>  S: Maintained
>> @@ -299,14 +299,14 @@ F: hw/sparc64/
>>  F: include/hw/sparc/sparc64.h
>>  F: disas/sparc.c
>>=20=20
>> -UniCore32
>> +UniCore32 CPU cores (TCG)
>>  M: Guan Xuetao <gxt@mprc.pku.edu.cn>
>>  S: Maintained
>>  F: target/unicore32/
>>  F: hw/unicore32/
>>  F: include/hw/unicore32/
>>=20=20
>> -X86
>> +X86 CPU cores (TCG)
>>  M: Paolo Bonzini <pbonzini@redhat.com>
>>  M: Richard Henderson <rth@twiddle.net>
>>  M: Eduardo Habkost <ehabkost@redhat.com>
>> @@ -319,7 +319,7 @@ F: disas/i386.c
>>  F: docs/qemu-cpu-models.texi
>>  T: git https://github.com/ehabkost/qemu.git x86-next
>>=20=20
>> -Xtensa
>> +Xtensa CPU cores (TCG)
>>  M: Max Filippov <jcmvbkbc@gmail.com>
>>  W: http://wiki.osll.ru/doku.php?id=3Detc:users:jcmvbkbc:qemu-target-xte=
nsa
>>  S: Maintained
>> @@ -330,7 +330,7 @@ F: disas/xtensa.c
>>  F: include/hw/xtensa/xtensa-isa.h
>>  F: default-configs/xtensa*.mak
>>=20=20
>> -TriCore
>> +TriCore CPU cores (TCG)
>>  M: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
>>  S: Maintained
>>  F: target/tricore/
>> @@ -345,7 +345,7 @@ F: tests/tcg/multiarch/
>>  Guest CPU Cores (KVM):
>>  ----------------------
>>=20=20
>> -Overall
>> +Overall CPU cores (KVM)
>
> "KVM (Overall)"?
>
>>  M: Paolo Bonzini <pbonzini@redhat.com>
>>  L: kvm@vger.kernel.org
>>  S: Supported
>> @@ -356,24 +356,24 @@ F: include/hw/kvm/
>>  F: include/sysemu/kvm*.h
>>  F: scripts/kvm/kvm_flightrecorder
>>=20=20
>> -ARM
>> +ARM CPU cores (KVM)
>
> "ARM CPU (KVM)"?
>
>>  M: Peter Maydell <peter.maydell@linaro.org>
>>  L: qemu-arm@nongnu.org
>>  S: Maintained
>>  F: target/arm/kvm.c
>>=20=20
>> -MIPS
>> +MIPS CPU cores (KVM)
>>  M: James Hogan <jhogan@kernel.org>
>>  R: Aleksandar Rikalo <arikalo@wavecomp.com>
>>  S: Maintained
>>  F: target/mips/kvm.c
>>=20=20
>> -PPC
>> +PPC CPU cores (KVM)
>>  M: David Gibson <david@gibson.dropbear.id.au>
>>  S: Maintained
>>  F: target/ppc/kvm.c
>>=20=20
>> -S390
>> +S390 CPU cores (KVM)
>>  M: Halil Pasic <pasic@linux.ibm.com>
>>  M: Cornelia Huck <cohuck@redhat.com>
>>  M: Christian Borntraeger <borntraeger@de.ibm.com>
>> @@ -392,7 +392,7 @@ T: git https://github.com/cohuck/qemu.git s390-next
>>  T: git https://github.com/borntraeger/qemu.git s390-next
>>  L: qemu-s390x@nongnu.org
>>=20=20
>> -X86
>> +X86 CPU cores (KVM)
>>  M: Paolo Bonzini <pbonzini@redhat.com>
>>  M: Marcelo Tosatti <mtosatti@redhat.com>
>>  L: kvm@vger.kernel.org
>> @@ -403,7 +403,7 @@ F: scripts/kvm/vmxcap
>>  Guest CPU Cores (Xen):
>>  ----------------------
>>=20=20
>> -X86
>> +X86 CPU cores (Xen)
>>  M: Stefano Stabellini <sstabellini@kernel.org>
>>  M: Anthony Perard <anthony.perard@citrix.com>
>>  M: Paul Durrant <paul.durrant@citrix.com>
>> @@ -2256,7 +2256,7 @@ F: tests/uefi-test-tools/
>>=20=20
>>  Usermode Emulation
>>  ------------------
>> -Overall
>> +Overall usermode emulation
>
> "Usermode Emulation (Overall)"?

Works for me.

>>  M: Riku Voipio <riku.voipio@iki.fi>
>>  S: Maintained
>>  F: thunk.c
>> @@ -2282,7 +2282,7 @@ M: Richard Henderson <rth@twiddle.net>

Missed one:

    Tiny Code Generator (TCG)
    -------------------------
    Common code

Something like "TCG common code" should do.

    M: Richard Henderson <rth@twiddle.net>
>>  S: Maintained
>>  F: tcg/
>>=20=20
>> -AArch64 target
>> +AArch64 TCG target
>>  M: Claudio Fontana <claudio.fontana@huawei.com>
>>  M: Claudio Fontana <claudio.fontana@gmail.com>
>>  S: Maintained
>> @@ -2291,33 +2291,33 @@ F: tcg/aarch64/
>>  F: disas/arm-a64.cc
>>  F: disas/libvixl/
>>=20=20
>> -ARM target
>> +ARM TCG target
>>  M: Andrzej Zaborowski <balrogg@gmail.com>
>>  S: Maintained
>>  L: qemu-arm@nongnu.org
>>  F: tcg/arm/
>>  F: disas/arm.c
>>=20=20
>> -i386 target
>> +i386 TCG target
>>  M: Richard Henderson <rth@twiddle.net>
>>  S: Maintained
>>  F: tcg/i386/
>>  F: disas/i386.c
>>=20=20
>> -MIPS target
>> +MIPS TCG target
>>  M: Aurelien Jarno <aurelien@aurel32.net>
>>  R: Aleksandar Rikalo <arikalo@wavecomp.com>
>>  S: Maintained
>>  F: tcg/mips/
>>  F: disas/mips.c
>>=20=20
>> -PPC
>> +PPC TCG target
>>  M: Richard Henderson <rth@twiddle.net>
>>  S: Odd Fixes
>>  F: tcg/ppc/
>>  F: disas/ppc.c
>>=20=20
>> -RISC-V
>> +RISC-V TCG target
>>  M: Palmer Dabbelt <palmer@sifive.com>
>>  M: Alistair Francis <Alistair.Francis@wdc.com>
>>  L: qemu-riscv@nongnu.org
>> @@ -2325,19 +2325,19 @@ S: Maintained
>>  F: tcg/riscv/
>>  F: disas/riscv.c
>>=20=20
>> -S390 target
>> +S390 TCG target
>>  M: Richard Henderson <rth@twiddle.net>
>>  S: Maintained
>>  F: tcg/s390/
>>  F: disas/s390.c
>>  L: qemu-s390x@nongnu.org
>>=20=20
>> -SPARC target
>> +SPARC TCG target
>>  S: Odd Fixes
>>  F: tcg/sparc/
>>  F: disas/sparc.c
>>=20=20
>> -TCI target
>> +TCI TCG target
>>  M: Stefan Weil <sw@weilnetz.de>
>>  S: Maintained
>>  F: tcg/tci/
>>=20

