# REQUIRES: intel_feature_isa_avx512_ne_convert_fp8
# RUN: llvm-mc --disassemble %s -triple=x86_64 | FileCheck %s --check-prefixes=ATT
# RUN: llvm-mc --disassemble %s -triple=x86_64 -x86-asm-syntax=intel --output-asm-variant=1 | FileCheck %s --check-prefixes=INTEL

# ATT:   vcvtbias2ph2bf8 %ymm24, %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8 ymm22, ymm23, ymm24
0x62,0x82,0x45,0x20,0x74,0xf0

# ATT:   vcvtbias2ph2bf8 %xmm24, %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8 xmm22, xmm23, xmm24
0x62,0x82,0x45,0x00,0x74,0xf0

# ATT:   vcvtbias2ph2bf8  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8 ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x45,0x20,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbias2ph2bf8  291(%r8,%rax,4), %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8 ymm22, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x45,0x20,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbias2ph2bf8  (%rip){1to16}, %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8 ymm22, ymm23, word ptr [rip]{1to16}
0x62,0xe2,0x45,0x30,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbias2ph2bf8  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8 ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x45,0x20,0x74,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtbias2ph2bf8  4064(%rcx), %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8 ymm22, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe2,0x45,0x20,0x74,0x71,0x7f

# ATT:   vcvtbias2ph2bf8  -256(%rdx){1to16}, %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8 ymm22, ymm23, word ptr [rdx - 256]{1to16}
0x62,0xe2,0x45,0x30,0x74,0x72,0x80

# ATT:   vcvtbias2ph2bf8  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8 xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x45,0x00,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbias2ph2bf8  291(%r8,%rax,4), %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8 xmm22, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x45,0x00,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbias2ph2bf8  (%rip){1to8}, %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8 xmm22, xmm23, word ptr [rip]{1to8}
0x62,0xe2,0x45,0x10,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbias2ph2bf8  -512(,%rbp,2), %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8 xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x45,0x00,0x74,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtbias2ph2bf8  2032(%rcx), %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8 xmm22, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe2,0x45,0x00,0x74,0x71,0x7f

# ATT:   vcvtbias2ph2bf8  -256(%rdx){1to8}, %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8 xmm22, xmm23, word ptr [rdx - 256]{1to8}
0x62,0xe2,0x45,0x10,0x74,0x72,0x80

# ATT:   vcvtbias2ph2bf8s %ymm24, %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8s ymm22, ymm23, ymm24
0x62,0x85,0x45,0x20,0x74,0xf0

# ATT:   vcvtbias2ph2bf8s %xmm24, %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8s xmm22, xmm23, xmm24
0x62,0x85,0x45,0x00,0x74,0xf0

# ATT:   vcvtbias2ph2bf8s  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8s ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x45,0x20,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbias2ph2bf8s  291(%r8,%rax,4), %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8s ymm22, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x45,0x20,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbias2ph2bf8s  (%rip){1to16}, %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8s ymm22, ymm23, word ptr [rip]{1to16}
0x62,0xe5,0x45,0x30,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbias2ph2bf8s  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8s ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x45,0x20,0x74,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtbias2ph2bf8s  4064(%rcx), %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8s ymm22, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe5,0x45,0x20,0x74,0x71,0x7f

# ATT:   vcvtbias2ph2bf8s  -256(%rdx){1to16}, %ymm23, %ymm22
# INTEL: vcvtbias2ph2bf8s ymm22, ymm23, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x45,0x30,0x74,0x72,0x80

# ATT:   vcvtbias2ph2bf8s  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8s xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x45,0x00,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbias2ph2bf8s  291(%r8,%rax,4), %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8s xmm22, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x45,0x00,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbias2ph2bf8s  (%rip){1to8}, %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8s xmm22, xmm23, word ptr [rip]{1to8}
0x62,0xe5,0x45,0x10,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbias2ph2bf8s  -512(,%rbp,2), %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8s xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x45,0x00,0x74,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtbias2ph2bf8s  2032(%rcx), %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8s xmm22, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe5,0x45,0x00,0x74,0x71,0x7f

# ATT:   vcvtbias2ph2bf8s  -256(%rdx){1to8}, %xmm23, %xmm22
# INTEL: vcvtbias2ph2bf8s xmm22, xmm23, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x45,0x10,0x74,0x72,0x80

# ATT:   vcvtbias2ph2hf8 %ymm24, %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8 ymm22, ymm23, ymm24
0x62,0x85,0x45,0x20,0x18,0xf0

# ATT:   vcvtbias2ph2hf8 %xmm24, %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8 xmm22, xmm23, xmm24
0x62,0x85,0x45,0x00,0x18,0xf0

# ATT:   vcvtbias2ph2hf8  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8 ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x45,0x20,0x18,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbias2ph2hf8  291(%r8,%rax,4), %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8 ymm22, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x45,0x20,0x18,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbias2ph2hf8  (%rip){1to16}, %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8 ymm22, ymm23, word ptr [rip]{1to16}
0x62,0xe5,0x45,0x30,0x18,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbias2ph2hf8  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8 ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x45,0x20,0x18,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtbias2ph2hf8  4064(%rcx), %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8 ymm22, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe5,0x45,0x20,0x18,0x71,0x7f

# ATT:   vcvtbias2ph2hf8  -256(%rdx){1to16}, %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8 ymm22, ymm23, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x45,0x30,0x18,0x72,0x80

# ATT:   vcvtbias2ph2hf8  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8 xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x45,0x00,0x18,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbias2ph2hf8  291(%r8,%rax,4), %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8 xmm22, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x45,0x00,0x18,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbias2ph2hf8  (%rip){1to8}, %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8 xmm22, xmm23, word ptr [rip]{1to8}
0x62,0xe5,0x45,0x10,0x18,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbias2ph2hf8  -512(,%rbp,2), %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8 xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x45,0x00,0x18,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtbias2ph2hf8  2032(%rcx), %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8 xmm22, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe5,0x45,0x00,0x18,0x71,0x7f

# ATT:   vcvtbias2ph2hf8  -256(%rdx){1to8}, %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8 xmm22, xmm23, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x45,0x10,0x18,0x72,0x80

# ATT:   vcvtbias2ph2hf8s %ymm24, %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8s ymm22, ymm23, ymm24
0x62,0x85,0x45,0x20,0x1b,0xf0

# ATT:   vcvtbias2ph2hf8s %xmm24, %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8s xmm22, xmm23, xmm24
0x62,0x85,0x45,0x00,0x1b,0xf0

# ATT:   vcvtbias2ph2hf8s  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8s ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x45,0x20,0x1b,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbias2ph2hf8s  291(%r8,%rax,4), %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8s ymm22, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x45,0x20,0x1b,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbias2ph2hf8s  (%rip){1to16}, %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8s ymm22, ymm23, word ptr [rip]{1to16}
0x62,0xe5,0x45,0x30,0x1b,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbias2ph2hf8s  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8s ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x45,0x20,0x1b,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtbias2ph2hf8s  4064(%rcx), %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8s ymm22, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe5,0x45,0x20,0x1b,0x71,0x7f

# ATT:   vcvtbias2ph2hf8s  -256(%rdx){1to16}, %ymm23, %ymm22
# INTEL: vcvtbias2ph2hf8s ymm22, ymm23, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x45,0x30,0x1b,0x72,0x80

# ATT:   vcvtbias2ph2hf8s  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8s xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x45,0x00,0x1b,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbias2ph2hf8s  291(%r8,%rax,4), %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8s xmm22, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x45,0x00,0x1b,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbias2ph2hf8s  (%rip){1to8}, %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8s xmm22, xmm23, word ptr [rip]{1to8}
0x62,0xe5,0x45,0x10,0x1b,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbias2ph2hf8s  -512(,%rbp,2), %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8s xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x45,0x00,0x1b,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtbias2ph2hf8s  2032(%rcx), %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8s xmm22, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe5,0x45,0x00,0x1b,0x71,0x7f

# ATT:   vcvtbias2ph2hf8s  -256(%rdx){1to8}, %xmm23, %xmm22
# INTEL: vcvtbias2ph2hf8s xmm22, xmm23, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x45,0x10,0x1b,0x72,0x80

# ATT:   vcvtbiasph2bf8 %xmm23, %xmm22
# INTEL: vcvtbiasph2bf8 xmm22, xmm23
0x62,0xa2,0x7c,0x08,0x74,0xf7

# ATT:   vcvtbiasph2bf8 %xmm23, %xmm22 {%k7}
# INTEL: vcvtbiasph2bf8 xmm22 {k7}, xmm23
0x62,0xa2,0x7c,0x0f,0x74,0xf7

# ATT:   vcvtbiasph2bf8 %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8 xmm22 {k7} {z}, xmm23
0x62,0xa2,0x7c,0x8f,0x74,0xf7

# ATT:   vcvtbiasph2bf8 %ymm23, %xmm22
# INTEL: vcvtbiasph2bf8 xmm22, ymm23
0x62,0xa2,0x7c,0x28,0x74,0xf7

# ATT:   vcvtbiasph2bf8 %ymm23, %xmm22 {%k7}
# INTEL: vcvtbiasph2bf8 xmm22 {k7}, ymm23
0x62,0xa2,0x7c,0x2f,0x74,0xf7

# ATT:   vcvtbiasph2bf8 %ymm23, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8 xmm22 {k7} {z}, ymm23
0x62,0xa2,0x7c,0xaf,0x74,0xf7

# ATT:   vcvtbiasph2bf8x  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtbiasph2bf8 xmm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x7c,0x08,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbiasph2bf8x  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtbiasph2bf8 xmm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x7c,0x0f,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbiasph2bf8  (%rip){1to8}, %xmm22
# INTEL: vcvtbiasph2bf8 xmm22, word ptr [rip]{1to8}
0x62,0xe2,0x7c,0x18,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbiasph2bf8x  -512(,%rbp,2), %xmm22
# INTEL: vcvtbiasph2bf8 xmm22, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x7c,0x08,0x74,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtbiasph2bf8x  2032(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8 xmm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe2,0x7c,0x8f,0x74,0x71,0x7f

# ATT:   vcvtbiasph2bf8  -256(%rdx){1to8}, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8 xmm22 {k7} {z}, word ptr [rdx - 256]{1to8}
0x62,0xe2,0x7c,0x9f,0x74,0x72,0x80

# ATT:   vcvtbiasph2bf8  (%rip){1to16}, %xmm22
# INTEL: vcvtbiasph2bf8 xmm22, word ptr [rip]{1to16}
0x62,0xe2,0x7c,0x38,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbiasph2bf8y  -1024(,%rbp,2), %xmm22
# INTEL: vcvtbiasph2bf8 xmm22, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x7c,0x28,0x74,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtbiasph2bf8y  4064(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8 xmm22 {k7} {z}, ymmword ptr [rcx + 4064]
0x62,0xe2,0x7c,0xaf,0x74,0x71,0x7f

# ATT:   vcvtbiasph2bf8  -256(%rdx){1to16}, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8 xmm22 {k7} {z}, word ptr [rdx - 256]{1to16}
0x62,0xe2,0x7c,0xbf,0x74,0x72,0x80

# ATT:   vcvtbiasph2bf8s %xmm23, %xmm22
# INTEL: vcvtbiasph2bf8s xmm22, xmm23
0x62,0xa5,0x7c,0x08,0x74,0xf7

# ATT:   vcvtbiasph2bf8s %xmm23, %xmm22 {%k7}
# INTEL: vcvtbiasph2bf8s xmm22 {k7}, xmm23
0x62,0xa5,0x7c,0x0f,0x74,0xf7

# ATT:   vcvtbiasph2bf8s %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8s xmm22 {k7} {z}, xmm23
0x62,0xa5,0x7c,0x8f,0x74,0xf7

# ATT:   vcvtbiasph2bf8s %ymm23, %xmm22
# INTEL: vcvtbiasph2bf8s xmm22, ymm23
0x62,0xa5,0x7c,0x28,0x74,0xf7

# ATT:   vcvtbiasph2bf8s %ymm23, %xmm22 {%k7}
# INTEL: vcvtbiasph2bf8s xmm22 {k7}, ymm23
0x62,0xa5,0x7c,0x2f,0x74,0xf7

# ATT:   vcvtbiasph2bf8s %ymm23, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8s xmm22 {k7} {z}, ymm23
0x62,0xa5,0x7c,0xaf,0x74,0xf7

# ATT:   vcvtbiasph2bf8sx  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtbiasph2bf8s xmm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7c,0x08,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbiasph2bf8sx  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtbiasph2bf8s xmm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7c,0x0f,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbiasph2bf8s  (%rip){1to8}, %xmm22
# INTEL: vcvtbiasph2bf8s xmm22, word ptr [rip]{1to8}
0x62,0xe5,0x7c,0x18,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbiasph2bf8sx  -512(,%rbp,2), %xmm22
# INTEL: vcvtbiasph2bf8s xmm22, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x7c,0x08,0x74,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtbiasph2bf8sx  2032(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8s xmm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe5,0x7c,0x8f,0x74,0x71,0x7f

# ATT:   vcvtbiasph2bf8s  -256(%rdx){1to8}, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8s xmm22 {k7} {z}, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x7c,0x9f,0x74,0x72,0x80

# ATT:   vcvtbiasph2bf8s  (%rip){1to16}, %xmm22
# INTEL: vcvtbiasph2bf8s xmm22, word ptr [rip]{1to16}
0x62,0xe5,0x7c,0x38,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbiasph2bf8sy  -1024(,%rbp,2), %xmm22
# INTEL: vcvtbiasph2bf8s xmm22, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x7c,0x28,0x74,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtbiasph2bf8sy  4064(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8s xmm22 {k7} {z}, ymmword ptr [rcx + 4064]
0x62,0xe5,0x7c,0xaf,0x74,0x71,0x7f

# ATT:   vcvtbiasph2bf8s  -256(%rdx){1to16}, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2bf8s xmm22 {k7} {z}, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x7c,0xbf,0x74,0x72,0x80

# ATT:   vcvtbiasph2hf8 %xmm23, %xmm22
# INTEL: vcvtbiasph2hf8 xmm22, xmm23
0x62,0xa5,0x7c,0x08,0x18,0xf7

# ATT:   vcvtbiasph2hf8 %xmm23, %xmm22 {%k7}
# INTEL: vcvtbiasph2hf8 xmm22 {k7}, xmm23
0x62,0xa5,0x7c,0x0f,0x18,0xf7

# ATT:   vcvtbiasph2hf8 %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8 xmm22 {k7} {z}, xmm23
0x62,0xa5,0x7c,0x8f,0x18,0xf7

# ATT:   vcvtbiasph2hf8 %ymm23, %xmm22
# INTEL: vcvtbiasph2hf8 xmm22, ymm23
0x62,0xa5,0x7c,0x28,0x18,0xf7

# ATT:   vcvtbiasph2hf8 %ymm23, %xmm22 {%k7}
# INTEL: vcvtbiasph2hf8 xmm22 {k7}, ymm23
0x62,0xa5,0x7c,0x2f,0x18,0xf7

# ATT:   vcvtbiasph2hf8 %ymm23, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8 xmm22 {k7} {z}, ymm23
0x62,0xa5,0x7c,0xaf,0x18,0xf7

# ATT:   vcvtbiasph2hf8x  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtbiasph2hf8 xmm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7c,0x08,0x18,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbiasph2hf8x  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtbiasph2hf8 xmm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7c,0x0f,0x18,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbiasph2hf8  (%rip){1to8}, %xmm22
# INTEL: vcvtbiasph2hf8 xmm22, word ptr [rip]{1to8}
0x62,0xe5,0x7c,0x18,0x18,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbiasph2hf8x  -512(,%rbp,2), %xmm22
# INTEL: vcvtbiasph2hf8 xmm22, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x7c,0x08,0x18,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtbiasph2hf8x  2032(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8 xmm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe5,0x7c,0x8f,0x18,0x71,0x7f

# ATT:   vcvtbiasph2hf8  -256(%rdx){1to8}, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8 xmm22 {k7} {z}, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x7c,0x9f,0x18,0x72,0x80

# ATT:   vcvtbiasph2hf8  (%rip){1to16}, %xmm22
# INTEL: vcvtbiasph2hf8 xmm22, word ptr [rip]{1to16}
0x62,0xe5,0x7c,0x38,0x18,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbiasph2hf8y  -1024(,%rbp,2), %xmm22
# INTEL: vcvtbiasph2hf8 xmm22, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x7c,0x28,0x18,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtbiasph2hf8y  4064(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8 xmm22 {k7} {z}, ymmword ptr [rcx + 4064]
0x62,0xe5,0x7c,0xaf,0x18,0x71,0x7f

# ATT:   vcvtbiasph2hf8  -256(%rdx){1to16}, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8 xmm22 {k7} {z}, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x7c,0xbf,0x18,0x72,0x80

# ATT:   vcvtbiasph2hf8s %xmm23, %xmm22
# INTEL: vcvtbiasph2hf8s xmm22, xmm23
0x62,0xa5,0x7c,0x08,0x1b,0xf7

# ATT:   vcvtbiasph2hf8s %xmm23, %xmm22 {%k7}
# INTEL: vcvtbiasph2hf8s xmm22 {k7}, xmm23
0x62,0xa5,0x7c,0x0f,0x1b,0xf7

# ATT:   vcvtbiasph2hf8s %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8s xmm22 {k7} {z}, xmm23
0x62,0xa5,0x7c,0x8f,0x1b,0xf7

# ATT:   vcvtbiasph2hf8s %ymm23, %xmm22
# INTEL: vcvtbiasph2hf8s xmm22, ymm23
0x62,0xa5,0x7c,0x28,0x1b,0xf7

# ATT:   vcvtbiasph2hf8s %ymm23, %xmm22 {%k7}
# INTEL: vcvtbiasph2hf8s xmm22 {k7}, ymm23
0x62,0xa5,0x7c,0x2f,0x1b,0xf7

# ATT:   vcvtbiasph2hf8s %ymm23, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8s xmm22 {k7} {z}, ymm23
0x62,0xa5,0x7c,0xaf,0x1b,0xf7

# ATT:   vcvtbiasph2hf8sx  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtbiasph2hf8s xmm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7c,0x08,0x1b,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtbiasph2hf8sx  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtbiasph2hf8s xmm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7c,0x0f,0x1b,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtbiasph2hf8s  (%rip){1to8}, %xmm22
# INTEL: vcvtbiasph2hf8s xmm22, word ptr [rip]{1to8}
0x62,0xe5,0x7c,0x18,0x1b,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbiasph2hf8sx  -512(,%rbp,2), %xmm22
# INTEL: vcvtbiasph2hf8s xmm22, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x7c,0x08,0x1b,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtbiasph2hf8sx  2032(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8s xmm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe5,0x7c,0x8f,0x1b,0x71,0x7f

# ATT:   vcvtbiasph2hf8s  -256(%rdx){1to8}, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8s xmm22 {k7} {z}, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x7c,0x9f,0x1b,0x72,0x80

# ATT:   vcvtbiasph2hf8s  (%rip){1to16}, %xmm22
# INTEL: vcvtbiasph2hf8s xmm22, word ptr [rip]{1to16}
0x62,0xe5,0x7c,0x38,0x1b,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtbiasph2hf8sy  -1024(,%rbp,2), %xmm22
# INTEL: vcvtbiasph2hf8s xmm22, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x7c,0x28,0x1b,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtbiasph2hf8sy  4064(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8s xmm22 {k7} {z}, ymmword ptr [rcx + 4064]
0x62,0xe5,0x7c,0xaf,0x1b,0x71,0x7f

# ATT:   vcvtbiasph2hf8s  -256(%rdx){1to16}, %xmm22 {%k7} {z}
# INTEL: vcvtbiasph2hf8s xmm22 {k7} {z}, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x7c,0xbf,0x1b,0x72,0x80

# ATT:   vcvtne2ph2bf8 %ymm24, %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8 ymm22, ymm23, ymm24
0x62,0x82,0x47,0x20,0x74,0xf0

# ATT:   vcvtne2ph2bf8 %xmm24, %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8 xmm22, xmm23, xmm24
0x62,0x82,0x47,0x00,0x74,0xf0

# ATT:   vcvtne2ph2bf8  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8 ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x47,0x20,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtne2ph2bf8  291(%r8,%rax,4), %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8 ymm22, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x47,0x20,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtne2ph2bf8  (%rip){1to16}, %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8 ymm22, ymm23, word ptr [rip]{1to16}
0x62,0xe2,0x47,0x30,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtne2ph2bf8  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8 ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x47,0x20,0x74,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtne2ph2bf8  4064(%rcx), %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8 ymm22, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe2,0x47,0x20,0x74,0x71,0x7f

# ATT:   vcvtne2ph2bf8  -256(%rdx){1to16}, %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8 ymm22, ymm23, word ptr [rdx - 256]{1to16}
0x62,0xe2,0x47,0x30,0x74,0x72,0x80

# ATT:   vcvtne2ph2bf8  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8 xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x47,0x00,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtne2ph2bf8  291(%r8,%rax,4), %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8 xmm22, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x47,0x00,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtne2ph2bf8  (%rip){1to8}, %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8 xmm22, xmm23, word ptr [rip]{1to8}
0x62,0xe2,0x47,0x10,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtne2ph2bf8  -512(,%rbp,2), %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8 xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x47,0x00,0x74,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtne2ph2bf8  2032(%rcx), %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8 xmm22, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe2,0x47,0x00,0x74,0x71,0x7f

# ATT:   vcvtne2ph2bf8  -256(%rdx){1to8}, %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8 xmm22, xmm23, word ptr [rdx - 256]{1to8}
0x62,0xe2,0x47,0x10,0x74,0x72,0x80

# ATT:   vcvtne2ph2bf8s %ymm24, %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8s ymm22, ymm23, ymm24
0x62,0x85,0x47,0x20,0x74,0xf0

# ATT:   vcvtne2ph2bf8s %xmm24, %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8s xmm22, xmm23, xmm24
0x62,0x85,0x47,0x00,0x74,0xf0

# ATT:   vcvtne2ph2bf8s  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8s ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x47,0x20,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtne2ph2bf8s  291(%r8,%rax,4), %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8s ymm22, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x47,0x20,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtne2ph2bf8s  (%rip){1to16}, %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8s ymm22, ymm23, word ptr [rip]{1to16}
0x62,0xe5,0x47,0x30,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtne2ph2bf8s  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8s ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x47,0x20,0x74,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtne2ph2bf8s  4064(%rcx), %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8s ymm22, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe5,0x47,0x20,0x74,0x71,0x7f

# ATT:   vcvtne2ph2bf8s  -256(%rdx){1to16}, %ymm23, %ymm22
# INTEL: vcvtne2ph2bf8s ymm22, ymm23, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x47,0x30,0x74,0x72,0x80

# ATT:   vcvtne2ph2bf8s  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8s xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x47,0x00,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtne2ph2bf8s  291(%r8,%rax,4), %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8s xmm22, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x47,0x00,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtne2ph2bf8s  (%rip){1to8}, %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8s xmm22, xmm23, word ptr [rip]{1to8}
0x62,0xe5,0x47,0x10,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtne2ph2bf8s  -512(,%rbp,2), %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8s xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x47,0x00,0x74,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtne2ph2bf8s  2032(%rcx), %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8s xmm22, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe5,0x47,0x00,0x74,0x71,0x7f

# ATT:   vcvtne2ph2bf8s  -256(%rdx){1to8}, %xmm23, %xmm22
# INTEL: vcvtne2ph2bf8s xmm22, xmm23, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x47,0x10,0x74,0x72,0x80

# ATT:   vcvtne2ph2hf8 %ymm24, %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8 ymm22, ymm23, ymm24
0x62,0x85,0x47,0x20,0x18,0xf0

# ATT:   vcvtne2ph2hf8 %xmm24, %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8 xmm22, xmm23, xmm24
0x62,0x85,0x47,0x00,0x18,0xf0

# ATT:   vcvtne2ph2hf8  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8 ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x47,0x20,0x18,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtne2ph2hf8  291(%r8,%rax,4), %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8 ymm22, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x47,0x20,0x18,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtne2ph2hf8  (%rip){1to16}, %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8 ymm22, ymm23, word ptr [rip]{1to16}
0x62,0xe5,0x47,0x30,0x18,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtne2ph2hf8  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8 ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x47,0x20,0x18,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtne2ph2hf8  4064(%rcx), %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8 ymm22, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe5,0x47,0x20,0x18,0x71,0x7f

# ATT:   vcvtne2ph2hf8  -256(%rdx){1to16}, %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8 ymm22, ymm23, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x47,0x30,0x18,0x72,0x80

# ATT:   vcvtne2ph2hf8  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8 xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x47,0x00,0x18,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtne2ph2hf8  291(%r8,%rax,4), %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8 xmm22, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x47,0x00,0x18,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtne2ph2hf8  (%rip){1to8}, %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8 xmm22, xmm23, word ptr [rip]{1to8}
0x62,0xe5,0x47,0x10,0x18,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtne2ph2hf8  -512(,%rbp,2), %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8 xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x47,0x00,0x18,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtne2ph2hf8  2032(%rcx), %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8 xmm22, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe5,0x47,0x00,0x18,0x71,0x7f

# ATT:   vcvtne2ph2hf8  -256(%rdx){1to8}, %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8 xmm22, xmm23, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x47,0x10,0x18,0x72,0x80

# ATT:   vcvtne2ph2hf8s %ymm24, %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8s ymm22, ymm23, ymm24
0x62,0x85,0x47,0x20,0x1b,0xf0

# ATT:   vcvtne2ph2hf8s %xmm24, %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8s xmm22, xmm23, xmm24
0x62,0x85,0x47,0x00,0x1b,0xf0

# ATT:   vcvtne2ph2hf8s  268435456(%rbp,%r14,8), %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8s ymm22, ymm23, ymmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x47,0x20,0x1b,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtne2ph2hf8s  291(%r8,%rax,4), %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8s ymm22, ymm23, ymmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x47,0x20,0x1b,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtne2ph2hf8s  (%rip){1to16}, %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8s ymm22, ymm23, word ptr [rip]{1to16}
0x62,0xe5,0x47,0x30,0x1b,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtne2ph2hf8s  -1024(,%rbp,2), %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8s ymm22, ymm23, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x47,0x20,0x1b,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtne2ph2hf8s  4064(%rcx), %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8s ymm22, ymm23, ymmword ptr [rcx + 4064]
0x62,0xe5,0x47,0x20,0x1b,0x71,0x7f

# ATT:   vcvtne2ph2hf8s  -256(%rdx){1to16}, %ymm23, %ymm22
# INTEL: vcvtne2ph2hf8s ymm22, ymm23, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x47,0x30,0x1b,0x72,0x80

# ATT:   vcvtne2ph2hf8s  268435456(%rbp,%r14,8), %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8s xmm22, xmm23, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x47,0x00,0x1b,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtne2ph2hf8s  291(%r8,%rax,4), %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8s xmm22, xmm23, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x47,0x00,0x1b,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtne2ph2hf8s  (%rip){1to8}, %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8s xmm22, xmm23, word ptr [rip]{1to8}
0x62,0xe5,0x47,0x10,0x1b,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtne2ph2hf8s  -512(,%rbp,2), %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8s xmm22, xmm23, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x47,0x00,0x1b,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtne2ph2hf8s  2032(%rcx), %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8s xmm22, xmm23, xmmword ptr [rcx + 2032]
0x62,0xe5,0x47,0x00,0x1b,0x71,0x7f

# ATT:   vcvtne2ph2hf8s  -256(%rdx){1to8}, %xmm23, %xmm22
# INTEL: vcvtne2ph2hf8s xmm22, xmm23, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x47,0x10,0x1b,0x72,0x80

# ATT:   vcvtnebf82ph %xmm23, %xmm22
# INTEL: vcvtnebf82ph xmm22, xmm23
0x62,0xa5,0x7e,0x08,0x1e,0xf7

# ATT:   vcvtnebf82ph %xmm23, %xmm22 {%k7}
# INTEL: vcvtnebf82ph xmm22 {k7}, xmm23
0x62,0xa5,0x7e,0x0f,0x1e,0xf7

# ATT:   vcvtnebf82ph %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtnebf82ph xmm22 {k7} {z}, xmm23
0x62,0xa5,0x7e,0x8f,0x1e,0xf7

# ATT:   vcvtnebf82ph %xmm23, %ymm22
# INTEL: vcvtnebf82ph ymm22, xmm23
0x62,0xa5,0x7e,0x28,0x1e,0xf7

# ATT:   vcvtnebf82ph %xmm23, %ymm22 {%k7}
# INTEL: vcvtnebf82ph ymm22 {k7}, xmm23
0x62,0xa5,0x7e,0x2f,0x1e,0xf7

# ATT:   vcvtnebf82ph %xmm23, %ymm22 {%k7} {z}
# INTEL: vcvtnebf82ph ymm22 {k7} {z}, xmm23
0x62,0xa5,0x7e,0xaf,0x1e,0xf7

# ATT:   vcvtnebf82ph  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtnebf82ph xmm22, qword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7e,0x08,0x1e,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtnebf82ph  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtnebf82ph xmm22 {k7}, qword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7e,0x0f,0x1e,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtnebf82ph  (%rip), %xmm22
# INTEL: vcvtnebf82ph xmm22, qword ptr [rip]
0x62,0xe5,0x7e,0x08,0x1e,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtnebf82ph  -256(,%rbp,2), %xmm22
# INTEL: vcvtnebf82ph xmm22, qword ptr [2*rbp - 256]
0x62,0xe5,0x7e,0x08,0x1e,0x34,0x6d,0x00,0xff,0xff,0xff

# ATT:   vcvtnebf82ph  1016(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtnebf82ph xmm22 {k7} {z}, qword ptr [rcx + 1016]
0x62,0xe5,0x7e,0x8f,0x1e,0x71,0x7f

# ATT:   vcvtnebf82ph  -1024(%rdx), %xmm22 {%k7} {z}
# INTEL: vcvtnebf82ph xmm22 {k7} {z}, qword ptr [rdx - 1024]
0x62,0xe5,0x7e,0x8f,0x1e,0x72,0x80

# ATT:   vcvtnebf82ph  268435456(%rbp,%r14,8), %ymm22
# INTEL: vcvtnebf82ph ymm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7e,0x28,0x1e,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtnebf82ph  291(%r8,%rax,4), %ymm22 {%k7}
# INTEL: vcvtnebf82ph ymm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7e,0x2f,0x1e,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtnebf82ph  (%rip), %ymm22
# INTEL: vcvtnebf82ph ymm22, xmmword ptr [rip]
0x62,0xe5,0x7e,0x28,0x1e,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtnebf82ph  -512(,%rbp,2), %ymm22
# INTEL: vcvtnebf82ph ymm22, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x7e,0x28,0x1e,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtnebf82ph  2032(%rcx), %ymm22 {%k7} {z}
# INTEL: vcvtnebf82ph ymm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe5,0x7e,0xaf,0x1e,0x71,0x7f

# ATT:   vcvtnebf82ph  -2048(%rdx), %ymm22 {%k7} {z}
# INTEL: vcvtnebf82ph ymm22 {k7} {z}, xmmword ptr [rdx - 2048]
0x62,0xe5,0x7e,0xaf,0x1e,0x72,0x80

# ATT:   vcvtnehf82ph %xmm23, %xmm22
# INTEL: vcvtnehf82ph xmm22, xmm23
0x62,0xa5,0x7f,0x08,0x1e,0xf7

# ATT:   vcvtnehf82ph %xmm23, %xmm22 {%k7}
# INTEL: vcvtnehf82ph xmm22 {k7}, xmm23
0x62,0xa5,0x7f,0x0f,0x1e,0xf7

# ATT:   vcvtnehf82ph %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtnehf82ph xmm22 {k7} {z}, xmm23
0x62,0xa5,0x7f,0x8f,0x1e,0xf7

# ATT:   vcvtnehf82ph %xmm23, %ymm22
# INTEL: vcvtnehf82ph ymm22, xmm23
0x62,0xa5,0x7f,0x28,0x1e,0xf7

# ATT:   vcvtnehf82ph %xmm23, %ymm22 {%k7}
# INTEL: vcvtnehf82ph ymm22 {k7}, xmm23
0x62,0xa5,0x7f,0x2f,0x1e,0xf7

# ATT:   vcvtnehf82ph %xmm23, %ymm22 {%k7} {z}
# INTEL: vcvtnehf82ph ymm22 {k7} {z}, xmm23
0x62,0xa5,0x7f,0xaf,0x1e,0xf7

# ATT:   vcvtnehf82ph  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtnehf82ph xmm22, qword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7f,0x08,0x1e,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtnehf82ph  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtnehf82ph xmm22 {k7}, qword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7f,0x0f,0x1e,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtnehf82ph  (%rip), %xmm22
# INTEL: vcvtnehf82ph xmm22, qword ptr [rip]
0x62,0xe5,0x7f,0x08,0x1e,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtnehf82ph  -256(,%rbp,2), %xmm22
# INTEL: vcvtnehf82ph xmm22, qword ptr [2*rbp - 256]
0x62,0xe5,0x7f,0x08,0x1e,0x34,0x6d,0x00,0xff,0xff,0xff

# ATT:   vcvtnehf82ph  1016(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtnehf82ph xmm22 {k7} {z}, qword ptr [rcx + 1016]
0x62,0xe5,0x7f,0x8f,0x1e,0x71,0x7f

# ATT:   vcvtnehf82ph  -1024(%rdx), %xmm22 {%k7} {z}
# INTEL: vcvtnehf82ph xmm22 {k7} {z}, qword ptr [rdx - 1024]
0x62,0xe5,0x7f,0x8f,0x1e,0x72,0x80

# ATT:   vcvtnehf82ph  268435456(%rbp,%r14,8), %ymm22
# INTEL: vcvtnehf82ph ymm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7f,0x28,0x1e,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtnehf82ph  291(%r8,%rax,4), %ymm22 {%k7}
# INTEL: vcvtnehf82ph ymm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7f,0x2f,0x1e,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtnehf82ph  (%rip), %ymm22
# INTEL: vcvtnehf82ph ymm22, xmmword ptr [rip]
0x62,0xe5,0x7f,0x28,0x1e,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtnehf82ph  -512(,%rbp,2), %ymm22
# INTEL: vcvtnehf82ph ymm22, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x7f,0x28,0x1e,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtnehf82ph  2032(%rcx), %ymm22 {%k7} {z}
# INTEL: vcvtnehf82ph ymm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe5,0x7f,0xaf,0x1e,0x71,0x7f

# ATT:   vcvtnehf82ph  -2048(%rdx), %ymm22 {%k7} {z}
# INTEL: vcvtnehf82ph ymm22 {k7} {z}, xmmword ptr [rdx - 2048]
0x62,0xe5,0x7f,0xaf,0x1e,0x72,0x80

# ATT:   vcvtneph2bf8 %xmm23, %xmm22
# INTEL: vcvtneph2bf8 xmm22, xmm23
0x62,0xa2,0x7e,0x08,0x74,0xf7

# ATT:   vcvtneph2bf8 %xmm23, %xmm22 {%k7}
# INTEL: vcvtneph2bf8 xmm22 {k7}, xmm23
0x62,0xa2,0x7e,0x0f,0x74,0xf7

# ATT:   vcvtneph2bf8 %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8 xmm22 {k7} {z}, xmm23
0x62,0xa2,0x7e,0x8f,0x74,0xf7

# ATT:   vcvtneph2bf8 %ymm23, %xmm22
# INTEL: vcvtneph2bf8 xmm22, ymm23
0x62,0xa2,0x7e,0x28,0x74,0xf7

# ATT:   vcvtneph2bf8 %ymm23, %xmm22 {%k7}
# INTEL: vcvtneph2bf8 xmm22 {k7}, ymm23
0x62,0xa2,0x7e,0x2f,0x74,0xf7

# ATT:   vcvtneph2bf8 %ymm23, %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8 xmm22 {k7} {z}, ymm23
0x62,0xa2,0x7e,0xaf,0x74,0xf7

# ATT:   vcvtneph2bf8x  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtneph2bf8 xmm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa2,0x7e,0x08,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtneph2bf8x  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtneph2bf8 xmm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc2,0x7e,0x0f,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtneph2bf8  (%rip){1to8}, %xmm22
# INTEL: vcvtneph2bf8 xmm22, word ptr [rip]{1to8}
0x62,0xe2,0x7e,0x18,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtneph2bf8x  -512(,%rbp,2), %xmm22
# INTEL: vcvtneph2bf8 xmm22, xmmword ptr [2*rbp - 512]
0x62,0xe2,0x7e,0x08,0x74,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtneph2bf8x  2032(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8 xmm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe2,0x7e,0x8f,0x74,0x71,0x7f

# ATT:   vcvtneph2bf8  -256(%rdx){1to8}, %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8 xmm22 {k7} {z}, word ptr [rdx - 256]{1to8}
0x62,0xe2,0x7e,0x9f,0x74,0x72,0x80

# ATT:   vcvtneph2bf8  (%rip){1to16}, %xmm22
# INTEL: vcvtneph2bf8 xmm22, word ptr [rip]{1to16}
0x62,0xe2,0x7e,0x38,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtneph2bf8y  -1024(,%rbp,2), %xmm22
# INTEL: vcvtneph2bf8 xmm22, ymmword ptr [2*rbp - 1024]
0x62,0xe2,0x7e,0x28,0x74,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtneph2bf8y  4064(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8 xmm22 {k7} {z}, ymmword ptr [rcx + 4064]
0x62,0xe2,0x7e,0xaf,0x74,0x71,0x7f

# ATT:   vcvtneph2bf8  -256(%rdx){1to16}, %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8 xmm22 {k7} {z}, word ptr [rdx - 256]{1to16}
0x62,0xe2,0x7e,0xbf,0x74,0x72,0x80

# ATT:   vcvtneph2bf8s %xmm23, %xmm22
# INTEL: vcvtneph2bf8s xmm22, xmm23
0x62,0xa5,0x7e,0x08,0x74,0xf7

# ATT:   vcvtneph2bf8s %xmm23, %xmm22 {%k7}
# INTEL: vcvtneph2bf8s xmm22 {k7}, xmm23
0x62,0xa5,0x7e,0x0f,0x74,0xf7

# ATT:   vcvtneph2bf8s %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8s xmm22 {k7} {z}, xmm23
0x62,0xa5,0x7e,0x8f,0x74,0xf7

# ATT:   vcvtneph2bf8s %ymm23, %xmm22
# INTEL: vcvtneph2bf8s xmm22, ymm23
0x62,0xa5,0x7e,0x28,0x74,0xf7

# ATT:   vcvtneph2bf8s %ymm23, %xmm22 {%k7}
# INTEL: vcvtneph2bf8s xmm22 {k7}, ymm23
0x62,0xa5,0x7e,0x2f,0x74,0xf7

# ATT:   vcvtneph2bf8s %ymm23, %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8s xmm22 {k7} {z}, ymm23
0x62,0xa5,0x7e,0xaf,0x74,0xf7

# ATT:   vcvtneph2bf8sx  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtneph2bf8s xmm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7e,0x08,0x74,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtneph2bf8sx  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtneph2bf8s xmm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7e,0x0f,0x74,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtneph2bf8s  (%rip){1to8}, %xmm22
# INTEL: vcvtneph2bf8s xmm22, word ptr [rip]{1to8}
0x62,0xe5,0x7e,0x18,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtneph2bf8sx  -512(,%rbp,2), %xmm22
# INTEL: vcvtneph2bf8s xmm22, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x7e,0x08,0x74,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtneph2bf8sx  2032(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8s xmm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe5,0x7e,0x8f,0x74,0x71,0x7f

# ATT:   vcvtneph2bf8s  -256(%rdx){1to8}, %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8s xmm22 {k7} {z}, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x7e,0x9f,0x74,0x72,0x80

# ATT:   vcvtneph2bf8s  (%rip){1to16}, %xmm22
# INTEL: vcvtneph2bf8s xmm22, word ptr [rip]{1to16}
0x62,0xe5,0x7e,0x38,0x74,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtneph2bf8sy  -1024(,%rbp,2), %xmm22
# INTEL: vcvtneph2bf8s xmm22, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x7e,0x28,0x74,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtneph2bf8sy  4064(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8s xmm22 {k7} {z}, ymmword ptr [rcx + 4064]
0x62,0xe5,0x7e,0xaf,0x74,0x71,0x7f

# ATT:   vcvtneph2bf8s  -256(%rdx){1to16}, %xmm22 {%k7} {z}
# INTEL: vcvtneph2bf8s xmm22 {k7} {z}, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x7e,0xbf,0x74,0x72,0x80

# ATT:   vcvtneph2hf8 %xmm23, %xmm22
# INTEL: vcvtneph2hf8 xmm22, xmm23
0x62,0xa5,0x7e,0x08,0x18,0xf7

# ATT:   vcvtneph2hf8 %xmm23, %xmm22 {%k7}
# INTEL: vcvtneph2hf8 xmm22 {k7}, xmm23
0x62,0xa5,0x7e,0x0f,0x18,0xf7

# ATT:   vcvtneph2hf8 %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8 xmm22 {k7} {z}, xmm23
0x62,0xa5,0x7e,0x8f,0x18,0xf7

# ATT:   vcvtneph2hf8 %ymm23, %xmm22
# INTEL: vcvtneph2hf8 xmm22, ymm23
0x62,0xa5,0x7e,0x28,0x18,0xf7

# ATT:   vcvtneph2hf8 %ymm23, %xmm22 {%k7}
# INTEL: vcvtneph2hf8 xmm22 {k7}, ymm23
0x62,0xa5,0x7e,0x2f,0x18,0xf7

# ATT:   vcvtneph2hf8 %ymm23, %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8 xmm22 {k7} {z}, ymm23
0x62,0xa5,0x7e,0xaf,0x18,0xf7

# ATT:   vcvtneph2hf8x  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtneph2hf8 xmm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7e,0x08,0x18,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtneph2hf8x  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtneph2hf8 xmm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7e,0x0f,0x18,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtneph2hf8  (%rip){1to8}, %xmm22
# INTEL: vcvtneph2hf8 xmm22, word ptr [rip]{1to8}
0x62,0xe5,0x7e,0x18,0x18,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtneph2hf8x  -512(,%rbp,2), %xmm22
# INTEL: vcvtneph2hf8 xmm22, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x7e,0x08,0x18,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtneph2hf8x  2032(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8 xmm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe5,0x7e,0x8f,0x18,0x71,0x7f

# ATT:   vcvtneph2hf8  -256(%rdx){1to8}, %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8 xmm22 {k7} {z}, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x7e,0x9f,0x18,0x72,0x80

# ATT:   vcvtneph2hf8  (%rip){1to16}, %xmm22
# INTEL: vcvtneph2hf8 xmm22, word ptr [rip]{1to16}
0x62,0xe5,0x7e,0x38,0x18,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtneph2hf8y  -1024(,%rbp,2), %xmm22
# INTEL: vcvtneph2hf8 xmm22, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x7e,0x28,0x18,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtneph2hf8y  4064(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8 xmm22 {k7} {z}, ymmword ptr [rcx + 4064]
0x62,0xe5,0x7e,0xaf,0x18,0x71,0x7f

# ATT:   vcvtneph2hf8  -256(%rdx){1to16}, %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8 xmm22 {k7} {z}, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x7e,0xbf,0x18,0x72,0x80

# ATT:   vcvtneph2hf8s %xmm23, %xmm22
# INTEL: vcvtneph2hf8s xmm22, xmm23
0x62,0xa5,0x7e,0x08,0x1b,0xf7

# ATT:   vcvtneph2hf8s %xmm23, %xmm22 {%k7}
# INTEL: vcvtneph2hf8s xmm22 {k7}, xmm23
0x62,0xa5,0x7e,0x0f,0x1b,0xf7

# ATT:   vcvtneph2hf8s %xmm23, %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8s xmm22 {k7} {z}, xmm23
0x62,0xa5,0x7e,0x8f,0x1b,0xf7

# ATT:   vcvtneph2hf8s %ymm23, %xmm22
# INTEL: vcvtneph2hf8s xmm22, ymm23
0x62,0xa5,0x7e,0x28,0x1b,0xf7

# ATT:   vcvtneph2hf8s %ymm23, %xmm22 {%k7}
# INTEL: vcvtneph2hf8s xmm22 {k7}, ymm23
0x62,0xa5,0x7e,0x2f,0x1b,0xf7

# ATT:   vcvtneph2hf8s %ymm23, %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8s xmm22 {k7} {z}, ymm23
0x62,0xa5,0x7e,0xaf,0x1b,0xf7

# ATT:   vcvtneph2hf8sx  268435456(%rbp,%r14,8), %xmm22
# INTEL: vcvtneph2hf8s xmm22, xmmword ptr [rbp + 8*r14 + 268435456]
0x62,0xa5,0x7e,0x08,0x1b,0xb4,0xf5,0x00,0x00,0x00,0x10

# ATT:   vcvtneph2hf8sx  291(%r8,%rax,4), %xmm22 {%k7}
# INTEL: vcvtneph2hf8s xmm22 {k7}, xmmword ptr [r8 + 4*rax + 291]
0x62,0xc5,0x7e,0x0f,0x1b,0xb4,0x80,0x23,0x01,0x00,0x00

# ATT:   vcvtneph2hf8s  (%rip){1to8}, %xmm22
# INTEL: vcvtneph2hf8s xmm22, word ptr [rip]{1to8}
0x62,0xe5,0x7e,0x18,0x1b,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtneph2hf8sx  -512(,%rbp,2), %xmm22
# INTEL: vcvtneph2hf8s xmm22, xmmword ptr [2*rbp - 512]
0x62,0xe5,0x7e,0x08,0x1b,0x34,0x6d,0x00,0xfe,0xff,0xff

# ATT:   vcvtneph2hf8sx  2032(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8s xmm22 {k7} {z}, xmmword ptr [rcx + 2032]
0x62,0xe5,0x7e,0x8f,0x1b,0x71,0x7f

# ATT:   vcvtneph2hf8s  -256(%rdx){1to8}, %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8s xmm22 {k7} {z}, word ptr [rdx - 256]{1to8}
0x62,0xe5,0x7e,0x9f,0x1b,0x72,0x80

# ATT:   vcvtneph2hf8s  (%rip){1to16}, %xmm22
# INTEL: vcvtneph2hf8s xmm22, word ptr [rip]{1to16}
0x62,0xe5,0x7e,0x38,0x1b,0x35,0x00,0x00,0x00,0x00

# ATT:   vcvtneph2hf8sy  -1024(,%rbp,2), %xmm22
# INTEL: vcvtneph2hf8s xmm22, ymmword ptr [2*rbp - 1024]
0x62,0xe5,0x7e,0x28,0x1b,0x34,0x6d,0x00,0xfc,0xff,0xff

# ATT:   vcvtneph2hf8sy  4064(%rcx), %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8s xmm22 {k7} {z}, ymmword ptr [rcx + 4064]
0x62,0xe5,0x7e,0xaf,0x1b,0x71,0x7f

# ATT:   vcvtneph2hf8s  -256(%rdx){1to16}, %xmm22 {%k7} {z}
# INTEL: vcvtneph2hf8s xmm22 {k7} {z}, word ptr [rdx - 256]{1to16}
0x62,0xe5,0x7e,0xbf,0x1b,0x72,0x80

