--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_clk.ucf -ucf constraint_led.ucf -ucf constraint_VGA.ucf -ucf
constraint_pushbtn.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clock25/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clock25/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock25/DCM_SP_INST/CLKIN
  Logical resource: clock25/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clock25/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock25/DCM_SP_INST/CLKIN
  Logical resource: clock25/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clock25/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: clock25/DCM_SP_INST/CLKIN
  Logical resource: clock25/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clock25/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock25/CLK0_BUF" derived from  NET 
"clock25/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  
HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 637 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.267ns.
--------------------------------------------------------------------------------

Paths for end point controller/Hcounter_0 (SLICE_X18Y7.G1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_5 (FF)
  Destination:          controller/Hcounter_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.241 - 0.285)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_5 to controller/Hcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.XQ       Tcko                  0.631   controller/Hcounter<5>
                                                       controller/Hcounter_5
    SLICE_X21Y11.G3      net (fanout=4)        0.863   controller/Hcounter<5>
    SLICE_X21Y11.Y       Tilo                  0.648   framegen/Red_not0001
                                                       controller/Hcounter_next<0>132
    SLICE_X19Y8.G2       net (fanout=1)        0.684   controller/Hcounter_next<0>132
    SLICE_X19Y8.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X18Y7.G1       net (fanout=10)       0.932   controller/N01
    SLICE_X18Y7.CLK      Tgck                  0.817   controller/Hcounter<1>
                                                       controller/Hcounter_next<0>2
                                                       controller/Hcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (2.744ns logic, 2.479ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_6 (FF)
  Destination:          controller/Hcounter_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.241 - 0.287)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_6 to controller/Hcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y7.YQ       Tcko                  0.676   controller/Hcounter<7>
                                                       controller/Hcounter_6
    SLICE_X21Y11.G2      net (fanout=4)        0.758   controller/Hcounter<6>
    SLICE_X21Y11.Y       Tilo                  0.648   framegen/Red_not0001
                                                       controller/Hcounter_next<0>132
    SLICE_X19Y8.G2       net (fanout=1)        0.684   controller/Hcounter_next<0>132
    SLICE_X19Y8.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X18Y7.G1       net (fanout=10)       0.932   controller/N01
    SLICE_X18Y7.CLK      Tgck                  0.817   controller/Hcounter<1>
                                                       controller/Hcounter_next<0>2
                                                       controller/Hcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      5.163ns (2.789ns logic, 2.374ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_8 (FF)
  Destination:          controller/Hcounter_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.241 - 0.279)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_8 to controller/Hcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.YQ      Tcko                  0.676   controller/Hcounter<9>
                                                       controller/Hcounter_8
    SLICE_X20Y11.G1      net (fanout=5)        0.594   controller/Hcounter<8>
    SLICE_X20Y11.Y       Tilo                  0.707   controller/Vcounter_cmp_ge0000
                                                       controller/Hcounter_next<0>13
    SLICE_X19Y8.G1       net (fanout=1)        0.765   controller/Hcounter_next<0>13
    SLICE_X19Y8.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X18Y7.G1       net (fanout=10)       0.932   controller/N01
    SLICE_X18Y7.CLK      Tgck                  0.817   controller/Hcounter<1>
                                                       controller/Hcounter_next<0>2
                                                       controller/Hcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (2.848ns logic, 2.291ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point controller/Hcounter_9 (SLICE_X20Y10.F1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_5 (FF)
  Destination:          controller/Hcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.012 - 0.020)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_5 to controller/Hcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.XQ       Tcko                  0.631   controller/Hcounter<5>
                                                       controller/Hcounter_5
    SLICE_X21Y11.G3      net (fanout=4)        0.863   controller/Hcounter<5>
    SLICE_X21Y11.Y       Tilo                  0.648   framegen/Red_not0001
                                                       controller/Hcounter_next<0>132
    SLICE_X19Y8.G2       net (fanout=1)        0.684   controller/Hcounter_next<0>132
    SLICE_X19Y8.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X20Y10.F1      net (fanout=10)       0.919   controller/N01
    SLICE_X20Y10.CLK     Tfck                  0.802   controller/Hcounter<9>
                                                       controller/Hcounter_next<9>1
                                                       controller/Hcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (2.729ns logic, 2.466ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_6 (FF)
  Destination:          controller/Hcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.135ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.012 - 0.022)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_6 to controller/Hcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y7.YQ       Tcko                  0.676   controller/Hcounter<7>
                                                       controller/Hcounter_6
    SLICE_X21Y11.G2      net (fanout=4)        0.758   controller/Hcounter<6>
    SLICE_X21Y11.Y       Tilo                  0.648   framegen/Red_not0001
                                                       controller/Hcounter_next<0>132
    SLICE_X19Y8.G2       net (fanout=1)        0.684   controller/Hcounter_next<0>132
    SLICE_X19Y8.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X20Y10.F1      net (fanout=10)       0.919   controller/N01
    SLICE_X20Y10.CLK     Tfck                  0.802   controller/Hcounter<9>
                                                       controller/Hcounter_next<9>1
                                                       controller/Hcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.135ns (2.774ns logic, 2.361ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_8 (FF)
  Destination:          controller/Hcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.111ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_8 to controller/Hcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.YQ      Tcko                  0.676   controller/Hcounter<9>
                                                       controller/Hcounter_8
    SLICE_X20Y11.G1      net (fanout=5)        0.594   controller/Hcounter<8>
    SLICE_X20Y11.Y       Tilo                  0.707   controller/Vcounter_cmp_ge0000
                                                       controller/Hcounter_next<0>13
    SLICE_X19Y8.G1       net (fanout=1)        0.765   controller/Hcounter_next<0>13
    SLICE_X19Y8.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X20Y10.F1      net (fanout=10)       0.919   controller/N01
    SLICE_X20Y10.CLK     Tfck                  0.802   controller/Hcounter<9>
                                                       controller/Hcounter_next<9>1
                                                       controller/Hcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.111ns (2.833ns logic, 2.278ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point controller/Vcounter_9 (SLICE_X16Y10.F4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Vcounter_1 (FF)
  Destination:          controller/Vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.142ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Vcounter_1 to controller/Vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.676   controller/Vcounter<8>
                                                       controller/Vcounter_1
    SLICE_X17Y12.G1      net (fanout=3)        0.547   controller/Vcounter<1>
    SLICE_X17Y12.COUT    Topcyg                1.178   controller/Vcounter_next_addsub0000<0>
                                                       controller/Vcounter<1>_rt
                                                       controller/Madd_Vcounter_next_addsub0000_cy<1>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<1>
    SLICE_X17Y13.COUT    Tbyp                  0.130   controller/Vcounter_next_addsub0000<2>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<2>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<3>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<3>
    SLICE_X17Y14.COUT    Tbyp                  0.130   controller/Vcounter_next_addsub0000<4>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<4>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<5>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<5>
    SLICE_X17Y15.COUT    Tbyp                  0.130   controller/Vcounter_next_addsub0000<6>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<6>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<7>
    SLICE_X17Y16.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<7>
    SLICE_X17Y16.Y       Tciny                 0.864   controller/Vcounter_next_addsub0000<8>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<8>
                                                       controller/Madd_Vcounter_next_addsub0000_xor<9>
    SLICE_X16Y10.F4      net (fanout=1)        0.685   controller/Vcounter_next_addsub0000<9>
    SLICE_X16Y10.CLK     Tfck                  0.802   controller/Vcounter<9>
                                                       controller/Vcounter_next<9>1
                                                       controller/Vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.142ns (3.910ns logic, 1.232ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Vcounter_3 (FF)
  Destination:          controller/Vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.014ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Vcounter_3 to controller/Vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.XQ      Tcko                  0.631   controller/Vcounter<3>
                                                       controller/Vcounter_3
    SLICE_X17Y13.G2      net (fanout=4)        0.594   controller/Vcounter<3>
    SLICE_X17Y13.COUT    Topcyg                1.178   controller/Vcounter_next_addsub0000<2>
                                                       controller/Vcounter<3>_rt
                                                       controller/Madd_Vcounter_next_addsub0000_cy<3>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<3>
    SLICE_X17Y14.COUT    Tbyp                  0.130   controller/Vcounter_next_addsub0000<4>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<4>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<5>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<5>
    SLICE_X17Y15.COUT    Tbyp                  0.130   controller/Vcounter_next_addsub0000<6>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<6>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<7>
    SLICE_X17Y16.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<7>
    SLICE_X17Y16.Y       Tciny                 0.864   controller/Vcounter_next_addsub0000<8>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<8>
                                                       controller/Madd_Vcounter_next_addsub0000_xor<9>
    SLICE_X16Y10.F4      net (fanout=1)        0.685   controller/Vcounter_next_addsub0000<9>
    SLICE_X16Y10.CLK     Tfck                  0.802   controller/Vcounter<9>
                                                       controller/Vcounter_next<9>1
                                                       controller/Vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      5.014ns (3.735ns logic, 1.279ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Vcounter_0 (FF)
  Destination:          controller/Vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.947ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Vcounter_0 to controller/Vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.XQ      Tcko                  0.631   controller/Vcounter<0>
                                                       controller/Vcounter_0
    SLICE_X17Y12.F4      net (fanout=2)        0.380   controller/Vcounter<0>
    SLICE_X17Y12.COUT    Topcyf                1.195   controller/Vcounter_next_addsub0000<0>
                                                       controller/Madd_Vcounter_next_addsub0000_lut<0>_INV_0
                                                       controller/Madd_Vcounter_next_addsub0000_cy<0>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<1>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<1>
    SLICE_X17Y13.COUT    Tbyp                  0.130   controller/Vcounter_next_addsub0000<2>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<2>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<3>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<3>
    SLICE_X17Y14.COUT    Tbyp                  0.130   controller/Vcounter_next_addsub0000<4>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<4>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<5>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<5>
    SLICE_X17Y15.COUT    Tbyp                  0.130   controller/Vcounter_next_addsub0000<6>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<6>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<7>
    SLICE_X17Y16.CIN     net (fanout=1)        0.000   controller/Madd_Vcounter_next_addsub0000_cy<7>
    SLICE_X17Y16.Y       Tciny                 0.864   controller/Vcounter_next_addsub0000<8>
                                                       controller/Madd_Vcounter_next_addsub0000_cy<8>
                                                       controller/Madd_Vcounter_next_addsub0000_xor<9>
    SLICE_X16Y10.F4      net (fanout=1)        0.685   controller/Vcounter_next_addsub0000<9>
    SLICE_X16Y10.CLK     Tfck                  0.802   controller/Vcounter<9>
                                                       controller/Vcounter_next<9>1
                                                       controller/Vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (3.882ns logic, 1.065ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock25/CLK0_BUF" derived from
 NET "clock25/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point controller/Vcounter_3 (SLICE_X16Y13.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/Vcounter_9 (FF)
  Destination:          controller/Vcounter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.012 - 0.014)
  Source Clock:         PixClk rising at 40.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/Vcounter_9 to controller/Vcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y10.XQ      Tcko                  0.505   controller/Vcounter<9>
                                                       controller/Vcounter_9
    SLICE_X16Y13.F2      net (fanout=12)       0.382   controller/Vcounter<9>
    SLICE_X16Y13.CLK     Tckf        (-Th)    -0.505   controller/Vcounter<3>
                                                       controller/Vcounter_next<3>1
                                                       controller/Vcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (1.010ns logic, 0.382ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X14Y8.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_20 (FF)
  Destination:          led_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.519ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.259 - 0.202)
  Source Clock:         PixClk rising at 40.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_20 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.473   count<20>
                                                       count_20
    SLICE_X14Y8.BY       net (fanout=2)        0.873   count<20>
    SLICE_X14Y8.CLK      Tckdi       (-Th)    -0.173   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      1.519ns (0.646ns logic, 0.873ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point controller/Vcounter_0 (SLICE_X16Y11.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/Vcounter_9 (FF)
  Destination:          controller/Vcounter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         PixClk rising at 40.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/Vcounter_9 to controller/Vcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y10.XQ      Tcko                  0.505   controller/Vcounter<9>
                                                       controller/Vcounter_9
    SLICE_X16Y11.F1      net (fanout=12)       0.472   controller/Vcounter<9>
    SLICE_X16Y11.CLK     Tckf        (-Th)    -0.505   controller/Vcounter<0>
                                                       controller/Vcounter_next<0>2
                                                       controller/Vcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (1.010ns logic, 0.472ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock25/CLK0_BUF" derived from
 NET "clock25/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: clock25/DCM_SP_INST/CLK0
  Logical resource: clock25/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: clock25/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: controller/Vcounter<0>/CLK
  Logical resource: controller/Vcounter_0/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: PixClk
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: controller/Vcounter<0>/CLK
  Logical resource: controller/Vcounter_0/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: PixClk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clock25/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clock25/CLKIN_IBUFG            |     40.000ns|     10.000ns|      5.267ns|            0|            0|            0|          637|
| clock25/CLK0_BUF              |     40.000ns|      5.267ns|          N/A|            0|            0|          637|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.267|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 637 paths, 0 nets, and 205 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 05 20:32:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



