INFO-FLOW: Workspace /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/hopfield_routing/solution1 opened at Fri Jul 09 19:17:04 -03 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.31 sec.
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.46 sec.
Command     ap_source done; 0.46 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 5.33 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 5.79 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 6.44 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/tb_hopfield_routing.cpp 
Execute     is_xip /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/tb_hopfield_routing.cpp 
Execute     is_encrypted /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/hopfield_routing.cpp 
Execute     is_xip /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/hopfield_routing.cpp 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 36.83 sec.
Command ap_source done; 43.28 sec.
Execute cleanup_all 
