Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct  4 03:50:37 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: RegFile_inst/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[1][6]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[1][6]/Q (DFFRQX1M)              0.52       0.52 f
  RegFile_inst/REG1[6] (RegFile)                          0.00       0.52 f
  ALU_inst/B[6] (ALU)                                     0.00       0.52 f
  ALU_inst/U90/Y (BUFX2M)                                 0.22       0.74 f
  ALU_inst/div_52/b[6] (ALU_DW_div_uns_0)                 0.00       0.74 f
  ALU_inst/div_52/U70/Y (NOR2X1M)                         0.16       0.90 r
  ALU_inst/div_52/U67/Y (AND3X1M)                         0.20       1.11 r
  ALU_inst/div_52/U65/Y (AND2X1M)                         0.16       1.27 r
  ALU_inst/div_52/U62/Y (AND4X1M)                         0.25       1.52 r
  ALU_inst/div_52/U40/Y (CLKMX2X2M)                       0.24       1.76 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.20 f
  ALU_inst/div_52/U63/Y (AND3X1M)                         0.32       2.52 f
  ALU_inst/div_52/U46/Y (CLKMX2X2M)                       0.24       2.76 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.24 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.48 r
  ALU_inst/div_52/U64/Y (AND2X1M)                         0.24       3.72 r
  ALU_inst/div_52/U51/Y (CLKMX2X2M)                       0.27       3.99 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.45 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.77 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.08 f
  ALU_inst/div_52/U66/Y (AND2X1M)                         0.28       5.36 f
  ALU_inst/div_52/U55/Y (CLKMX2X2M)                       0.24       5.60 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       6.05 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.38 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.71 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       7.02 f
  ALU_inst/div_52/U68/Y (AND3X1M)                         0.39       7.41 f
  ALU_inst/div_52/U58/Y (CLKMX2X2M)                       0.25       7.65 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.11 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.44 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.77 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.09 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.40 f
  ALU_inst/div_52/U69/Y (AND2X1M)                         0.32       9.72 f
  ALU_inst/div_52/U60/Y (CLKMX2X2M)                       0.25       9.98 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.43 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.76 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.09 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.42 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.74 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      12.05 f
  ALU_inst/div_52/U71/Y (AND2X1M)                         0.34      12.39 f
  ALU_inst/div_52/U61/Y (CLKMX2X2M)                       0.24      12.64 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)
                                                          0.45      13.09 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)
                                                          0.33      13.41 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)
                                                          0.33      13.74 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)
                                                          0.33      14.07 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)
                                                          0.33      14.40 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)
                                                          0.33      14.73 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)
                                                          0.32      15.04 f
  ALU_inst/div_52/quotient[0] (ALU_DW_div_uns_0)          0.00      15.04 f
  ALU_inst/U41/Y (AOI222X1M)                              0.41      15.45 r
  ALU_inst/U38/Y (AOI31X2M)                               0.14      15.59 f
  ALU_inst/ALU_OUT_reg[0]/D (DFFRQX1M)                    0.00      15.59 f
  data arrival time                                                 15.59

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[0]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -15.59
  --------------------------------------------------------------------------
  slack (MET)                                                        4.08


  Startpoint: RegFile_inst/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[1][6]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[1][6]/Q (DFFRQX1M)              0.52       0.52 f
  RegFile_inst/REG1[6] (RegFile)                          0.00       0.52 f
  ALU_inst/B[6] (ALU)                                     0.00       0.52 f
  ALU_inst/U90/Y (BUFX2M)                                 0.22       0.74 f
  ALU_inst/div_52/b[6] (ALU_DW_div_uns_0)                 0.00       0.74 f
  ALU_inst/div_52/U70/Y (NOR2X1M)                         0.16       0.90 r
  ALU_inst/div_52/U67/Y (AND3X1M)                         0.20       1.11 r
  ALU_inst/div_52/U65/Y (AND2X1M)                         0.16       1.27 r
  ALU_inst/div_52/U62/Y (AND4X1M)                         0.25       1.52 r
  ALU_inst/div_52/U40/Y (CLKMX2X2M)                       0.24       1.76 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.20 f
  ALU_inst/div_52/U63/Y (AND3X1M)                         0.32       2.52 f
  ALU_inst/div_52/U46/Y (CLKMX2X2M)                       0.24       2.76 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.24 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.48 r
  ALU_inst/div_52/U64/Y (AND2X1M)                         0.24       3.72 r
  ALU_inst/div_52/U51/Y (CLKMX2X2M)                       0.27       3.99 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.45 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.77 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.08 f
  ALU_inst/div_52/U66/Y (AND2X1M)                         0.28       5.36 f
  ALU_inst/div_52/U55/Y (CLKMX2X2M)                       0.24       5.60 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       6.05 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.38 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.71 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       7.02 f
  ALU_inst/div_52/U68/Y (AND3X1M)                         0.39       7.41 f
  ALU_inst/div_52/U58/Y (CLKMX2X2M)                       0.25       7.65 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.11 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.44 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.77 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.09 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.40 f
  ALU_inst/div_52/U69/Y (AND2X1M)                         0.32       9.72 f
  ALU_inst/div_52/U60/Y (CLKMX2X2M)                       0.25       9.98 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.43 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.76 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.09 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.42 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.74 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      12.05 f
  ALU_inst/div_52/U71/Y (AND2X1M)                         0.34      12.39 f
  ALU_inst/div_52/quotient[1] (ALU_DW_div_uns_0)          0.00      12.39 f
  ALU_inst/U45/Y (AOI222X1M)                              0.31      12.70 r
  ALU_inst/U42/Y (AOI31X2M)                               0.14      12.84 f
  ALU_inst/ALU_OUT_reg[1]/D (DFFRQX1M)                    0.00      12.84 f
  data arrival time                                                 12.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[1]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -12.84
  --------------------------------------------------------------------------
  slack (MET)                                                        6.83


  Startpoint: RegFile_inst/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[1][6]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[1][6]/Q (DFFRQX1M)              0.52       0.52 f
  RegFile_inst/REG1[6] (RegFile)                          0.00       0.52 f
  ALU_inst/B[6] (ALU)                                     0.00       0.52 f
  ALU_inst/U90/Y (BUFX2M)                                 0.22       0.74 f
  ALU_inst/div_52/b[6] (ALU_DW_div_uns_0)                 0.00       0.74 f
  ALU_inst/div_52/U70/Y (NOR2X1M)                         0.16       0.90 r
  ALU_inst/div_52/U67/Y (AND3X1M)                         0.20       1.11 r
  ALU_inst/div_52/U65/Y (AND2X1M)                         0.16       1.27 r
  ALU_inst/div_52/U62/Y (AND4X1M)                         0.25       1.52 r
  ALU_inst/div_52/U40/Y (CLKMX2X2M)                       0.24       1.76 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.20 f
  ALU_inst/div_52/U63/Y (AND3X1M)                         0.32       2.52 f
  ALU_inst/div_52/U46/Y (CLKMX2X2M)                       0.24       2.76 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.24 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.48 r
  ALU_inst/div_52/U64/Y (AND2X1M)                         0.24       3.72 r
  ALU_inst/div_52/U51/Y (CLKMX2X2M)                       0.27       3.99 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.45 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.77 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.08 f
  ALU_inst/div_52/U66/Y (AND2X1M)                         0.28       5.36 f
  ALU_inst/div_52/U55/Y (CLKMX2X2M)                       0.24       5.60 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       6.05 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.38 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.71 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       7.02 f
  ALU_inst/div_52/U68/Y (AND3X1M)                         0.39       7.41 f
  ALU_inst/div_52/U58/Y (CLKMX2X2M)                       0.25       7.65 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.11 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.44 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.77 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.09 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.40 f
  ALU_inst/div_52/U69/Y (AND2X1M)                         0.32       9.72 f
  ALU_inst/div_52/quotient[2] (ALU_DW_div_uns_0)          0.00       9.72 f
  ALU_inst/U49/Y (AOI222X1M)                              0.44      10.17 r
  ALU_inst/U46/Y (AOI31X2M)                               0.14      10.30 f
  ALU_inst/ALU_OUT_reg[2]/D (DFFRQX1M)                    0.00      10.30 f
  data arrival time                                                 10.30

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[2]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -10.30
  --------------------------------------------------------------------------
  slack (MET)                                                        9.36


  Startpoint: RegFile_inst/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[1][6]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[1][6]/Q (DFFRQX1M)              0.52       0.52 f
  RegFile_inst/REG1[6] (RegFile)                          0.00       0.52 f
  ALU_inst/B[6] (ALU)                                     0.00       0.52 f
  ALU_inst/U90/Y (BUFX2M)                                 0.22       0.74 f
  ALU_inst/div_52/b[6] (ALU_DW_div_uns_0)                 0.00       0.74 f
  ALU_inst/div_52/U70/Y (NOR2X1M)                         0.16       0.90 r
  ALU_inst/div_52/U67/Y (AND3X1M)                         0.20       1.11 r
  ALU_inst/div_52/U65/Y (AND2X1M)                         0.16       1.27 r
  ALU_inst/div_52/U62/Y (AND4X1M)                         0.25       1.52 r
  ALU_inst/div_52/U40/Y (CLKMX2X2M)                       0.24       1.76 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.20 f
  ALU_inst/div_52/U63/Y (AND3X1M)                         0.32       2.52 f
  ALU_inst/div_52/U46/Y (CLKMX2X2M)                       0.24       2.76 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.24 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.48 r
  ALU_inst/div_52/U64/Y (AND2X1M)                         0.24       3.72 r
  ALU_inst/div_52/U51/Y (CLKMX2X2M)                       0.27       3.99 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.45 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.77 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.08 f
  ALU_inst/div_52/U66/Y (AND2X1M)                         0.28       5.36 f
  ALU_inst/div_52/U55/Y (CLKMX2X2M)                       0.24       5.60 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       6.05 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.38 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.71 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       7.02 f
  ALU_inst/div_52/U68/Y (AND3X1M)                         0.39       7.41 f
  ALU_inst/div_52/quotient[3] (ALU_DW_div_uns_0)          0.00       7.41 f
  ALU_inst/U53/Y (AOI222X1M)                              0.44       7.85 r
  ALU_inst/U50/Y (AOI31X2M)                               0.14       7.98 f
  ALU_inst/ALU_OUT_reg[3]/D (DFFRQX1M)                    0.00       7.98 f
  data arrival time                                                  7.98

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[3]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                       11.68


  Startpoint: RegFile_inst/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][0]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[0] (RegFile)                          0.00       0.46 r
  ALU_inst/A[0] (ALU)                                     0.00       0.46 r
  ALU_inst/U97/Y (BUFX2M)                                 0.27       0.73 r
  ALU_inst/mult_49/A[0] (ALU_DW02_mult_0)                 0.00       0.73 r
  ALU_inst/mult_49/U37/Y (INVX2M)                         0.14       0.87 f
  ALU_inst/mult_49/U114/Y (NOR2X1M)                       0.18       1.04 r
  ALU_inst/mult_49/U2/Y (AND2X2M)                         0.16       1.20 r
  ALU_inst/mult_49/S2_2_2/CO (ADDFX2M)                    0.54       1.74 r
  ALU_inst/mult_49/S2_3_2/CO (ADDFX2M)                    0.55       2.29 r
  ALU_inst/mult_49/S2_4_2/CO (ADDFX2M)                    0.55       2.85 r
  ALU_inst/mult_49/S2_5_2/CO (ADDFX2M)                    0.55       3.40 r
  ALU_inst/mult_49/S2_6_2/CO (ADDFX2M)                    0.55       3.95 r
  ALU_inst/mult_49/S4_2/S (ADDFX2M)                       0.58       4.53 f
  ALU_inst/mult_49/U11/Y (CLKXOR2X2M)                     0.31       4.84 r
  ALU_inst/mult_49/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.84 r
  ALU_inst/mult_49/FS_1/U3/Y (NAND2X2M)                   0.07       4.91 f
  ALU_inst/mult_49/FS_1/U31/Y (OA21X1M)                   0.37       5.28 f
  ALU_inst/mult_49/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.54 f
  ALU_inst/mult_49/FS_1/U26/Y (OA21X1M)                   0.40       5.94 f
  ALU_inst/mult_49/FS_1/U21/Y (OAI21BX1M)                 0.25       6.18 r
  ALU_inst/mult_49/FS_1/U19/Y (OAI21X1M)                  0.13       6.31 f
  ALU_inst/mult_49/FS_1/U2/Y (AOI21BX2M)                  0.17       6.49 f
  ALU_inst/mult_49/FS_1/U4/Y (XNOR2X2M)                   0.12       6.60 r
  ALU_inst/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)          0.00       6.60 r
  ALU_inst/mult_49/PRODUCT[15] (ALU_DW02_mult_0)          0.00       6.60 r
  ALU_inst/U16/Y (OAI2BB1X2M)                             0.15       6.75 r
  ALU_inst/ALU_OUT_reg[15]/D (DFFRQX1M)                   0.00       6.75 r
  data arrival time                                                  6.75

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[15]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -6.75
  --------------------------------------------------------------------------
  slack (MET)                                                       12.73


  Startpoint: RegFile_inst/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][0]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[0] (RegFile)                          0.00       0.46 r
  ALU_inst/A[0] (ALU)                                     0.00       0.46 r
  ALU_inst/U97/Y (BUFX2M)                                 0.27       0.73 r
  ALU_inst/mult_49/A[0] (ALU_DW02_mult_0)                 0.00       0.73 r
  ALU_inst/mult_49/U37/Y (INVX2M)                         0.14       0.87 f
  ALU_inst/mult_49/U114/Y (NOR2X1M)                       0.18       1.04 r
  ALU_inst/mult_49/U2/Y (AND2X2M)                         0.16       1.20 r
  ALU_inst/mult_49/S2_2_2/CO (ADDFX2M)                    0.54       1.74 r
  ALU_inst/mult_49/S2_3_2/CO (ADDFX2M)                    0.55       2.29 r
  ALU_inst/mult_49/S2_4_2/CO (ADDFX2M)                    0.55       2.85 r
  ALU_inst/mult_49/S2_5_2/CO (ADDFX2M)                    0.55       3.40 r
  ALU_inst/mult_49/S2_6_2/CO (ADDFX2M)                    0.55       3.95 r
  ALU_inst/mult_49/S4_2/S (ADDFX2M)                       0.58       4.53 f
  ALU_inst/mult_49/U11/Y (CLKXOR2X2M)                     0.31       4.84 r
  ALU_inst/mult_49/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.84 r
  ALU_inst/mult_49/FS_1/U3/Y (NAND2X2M)                   0.07       4.91 f
  ALU_inst/mult_49/FS_1/U31/Y (OA21X1M)                   0.37       5.28 f
  ALU_inst/mult_49/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.54 f
  ALU_inst/mult_49/FS_1/U26/Y (OA21X1M)                   0.40       5.94 f
  ALU_inst/mult_49/FS_1/U21/Y (OAI21BX1M)                 0.25       6.18 r
  ALU_inst/mult_49/FS_1/U20/Y (XOR3XLM)                   0.16       6.34 r
  ALU_inst/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)          0.00       6.34 r
  ALU_inst/mult_49/PRODUCT[14] (ALU_DW02_mult_0)          0.00       6.34 r
  ALU_inst/U17/Y (OAI2BB1X2M)                             0.13       6.47 r
  ALU_inst/ALU_OUT_reg[14]/D (DFFRQX1M)                   0.00       6.47 r
  data arrival time                                                  6.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[14]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -6.47
  --------------------------------------------------------------------------
  slack (MET)                                                       13.01


  Startpoint: RegFile_inst/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][0]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[0] (RegFile)                          0.00       0.46 r
  ALU_inst/A[0] (ALU)                                     0.00       0.46 r
  ALU_inst/U97/Y (BUFX2M)                                 0.27       0.73 r
  ALU_inst/mult_49/A[0] (ALU_DW02_mult_0)                 0.00       0.73 r
  ALU_inst/mult_49/U37/Y (INVX2M)                         0.14       0.87 f
  ALU_inst/mult_49/U114/Y (NOR2X1M)                       0.18       1.04 r
  ALU_inst/mult_49/U2/Y (AND2X2M)                         0.16       1.20 r
  ALU_inst/mult_49/S2_2_2/CO (ADDFX2M)                    0.54       1.74 r
  ALU_inst/mult_49/S2_3_2/CO (ADDFX2M)                    0.55       2.29 r
  ALU_inst/mult_49/S2_4_2/CO (ADDFX2M)                    0.55       2.85 r
  ALU_inst/mult_49/S2_5_2/CO (ADDFX2M)                    0.55       3.40 r
  ALU_inst/mult_49/S2_6_2/CO (ADDFX2M)                    0.55       3.95 r
  ALU_inst/mult_49/S4_2/S (ADDFX2M)                       0.58       4.53 f
  ALU_inst/mult_49/U11/Y (CLKXOR2X2M)                     0.31       4.84 r
  ALU_inst/mult_49/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.84 r
  ALU_inst/mult_49/FS_1/U3/Y (NAND2X2M)                   0.07       4.91 f
  ALU_inst/mult_49/FS_1/U31/Y (OA21X1M)                   0.37       5.28 f
  ALU_inst/mult_49/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.54 f
  ALU_inst/mult_49/FS_1/U26/Y (OA21X1M)                   0.40       5.94 f
  ALU_inst/mult_49/FS_1/U22/Y (XNOR2X1M)                  0.10       6.04 r
  ALU_inst/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)          0.00       6.04 r
  ALU_inst/mult_49/PRODUCT[13] (ALU_DW02_mult_0)          0.00       6.04 r
  ALU_inst/U19/Y (OAI2BB1X2M)                             0.15       6.19 r
  ALU_inst/ALU_OUT_reg[13]/D (DFFRQX1M)                   0.00       6.19 r
  data arrival time                                                  6.19

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[13]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -6.19
  --------------------------------------------------------------------------
  slack (MET)                                                       13.30


  Startpoint: RegFile_inst/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][0]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[0] (RegFile)                          0.00       0.46 r
  ALU_inst/A[0] (ALU)                                     0.00       0.46 r
  ALU_inst/U97/Y (BUFX2M)                                 0.27       0.73 r
  ALU_inst/mult_49/A[0] (ALU_DW02_mult_0)                 0.00       0.73 r
  ALU_inst/mult_49/U37/Y (INVX2M)                         0.14       0.87 f
  ALU_inst/mult_49/U114/Y (NOR2X1M)                       0.18       1.04 r
  ALU_inst/mult_49/U2/Y (AND2X2M)                         0.16       1.20 r
  ALU_inst/mult_49/S2_2_2/CO (ADDFX2M)                    0.54       1.74 r
  ALU_inst/mult_49/S2_3_2/CO (ADDFX2M)                    0.55       2.29 r
  ALU_inst/mult_49/S2_4_2/CO (ADDFX2M)                    0.55       2.85 r
  ALU_inst/mult_49/S2_5_2/CO (ADDFX2M)                    0.55       3.40 r
  ALU_inst/mult_49/S2_6_2/CO (ADDFX2M)                    0.55       3.95 r
  ALU_inst/mult_49/S4_2/S (ADDFX2M)                       0.58       4.53 f
  ALU_inst/mult_49/U11/Y (CLKXOR2X2M)                     0.31       4.84 r
  ALU_inst/mult_49/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.84 r
  ALU_inst/mult_49/FS_1/U3/Y (NAND2X2M)                   0.07       4.91 f
  ALU_inst/mult_49/FS_1/U31/Y (OA21X1M)                   0.37       5.28 f
  ALU_inst/mult_49/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.54 f
  ALU_inst/mult_49/FS_1/U27/Y (CLKXOR2X2M)                0.26       5.80 r
  ALU_inst/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)          0.00       5.80 r
  ALU_inst/mult_49/PRODUCT[12] (ALU_DW02_mult_0)          0.00       5.80 r
  ALU_inst/U18/Y (OAI2BB1X2M)                             0.12       5.92 r
  ALU_inst/ALU_OUT_reg[12]/D (DFFRQX1M)                   0.00       5.92 r
  data arrival time                                                  5.92

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[12]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.92
  --------------------------------------------------------------------------
  slack (MET)                                                       13.56


  Startpoint: RegFile_inst/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[1][6]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[1][6]/Q (DFFRQX1M)              0.52       0.52 f
  RegFile_inst/REG1[6] (RegFile)                          0.00       0.52 f
  ALU_inst/B[6] (ALU)                                     0.00       0.52 f
  ALU_inst/U90/Y (BUFX2M)                                 0.22       0.74 f
  ALU_inst/div_52/b[6] (ALU_DW_div_uns_0)                 0.00       0.74 f
  ALU_inst/div_52/U70/Y (NOR2X1M)                         0.16       0.90 r
  ALU_inst/div_52/U67/Y (AND3X1M)                         0.20       1.11 r
  ALU_inst/div_52/U65/Y (AND2X1M)                         0.16       1.27 r
  ALU_inst/div_52/U62/Y (AND4X1M)                         0.25       1.52 r
  ALU_inst/div_52/U40/Y (CLKMX2X2M)                       0.24       1.76 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.20 f
  ALU_inst/div_52/U63/Y (AND3X1M)                         0.32       2.52 f
  ALU_inst/div_52/U46/Y (CLKMX2X2M)                       0.24       2.76 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.24 r
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.48 r
  ALU_inst/div_52/U64/Y (AND2X1M)                         0.24       3.72 r
  ALU_inst/div_52/U51/Y (CLKMX2X2M)                       0.27       3.99 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.45 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.77 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.08 f
  ALU_inst/div_52/U66/Y (AND2X1M)                         0.28       5.36 f
  ALU_inst/div_52/quotient[4] (ALU_DW_div_uns_0)          0.00       5.36 f
  ALU_inst/U57/Y (AOI222X1M)                              0.43       5.79 r
  ALU_inst/U54/Y (AOI31X2M)                               0.14       5.93 f
  ALU_inst/ALU_OUT_reg[4]/D (DFFRQX1M)                    0.00       5.93 f
  data arrival time                                                  5.93

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[4]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                       13.74


  Startpoint: RegFile_inst/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][0]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[0] (RegFile)                          0.00       0.46 r
  ALU_inst/A[0] (ALU)                                     0.00       0.46 r
  ALU_inst/U97/Y (BUFX2M)                                 0.27       0.73 r
  ALU_inst/mult_49/A[0] (ALU_DW02_mult_0)                 0.00       0.73 r
  ALU_inst/mult_49/U37/Y (INVX2M)                         0.14       0.87 f
  ALU_inst/mult_49/U114/Y (NOR2X1M)                       0.18       1.04 r
  ALU_inst/mult_49/U2/Y (AND2X2M)                         0.16       1.20 r
  ALU_inst/mult_49/S2_2_2/CO (ADDFX2M)                    0.54       1.74 r
  ALU_inst/mult_49/S2_3_2/CO (ADDFX2M)                    0.55       2.29 r
  ALU_inst/mult_49/S2_4_2/CO (ADDFX2M)                    0.55       2.85 r
  ALU_inst/mult_49/S2_5_2/CO (ADDFX2M)                    0.55       3.40 r
  ALU_inst/mult_49/S2_6_2/CO (ADDFX2M)                    0.55       3.95 r
  ALU_inst/mult_49/S4_2/S (ADDFX2M)                       0.58       4.53 f
  ALU_inst/mult_49/U11/Y (CLKXOR2X2M)                     0.31       4.84 r
  ALU_inst/mult_49/FS_1/A[7] (ALU_DW01_add_1)             0.00       4.84 r
  ALU_inst/mult_49/FS_1/U3/Y (NAND2X2M)                   0.07       4.91 f
  ALU_inst/mult_49/FS_1/U31/Y (OA21X1M)                   0.37       5.28 f
  ALU_inst/mult_49/FS_1/U15/Y (XNOR2X1M)                  0.10       5.38 r
  ALU_inst/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)           0.00       5.38 r
  ALU_inst/mult_49/PRODUCT[11] (ALU_DW02_mult_0)          0.00       5.38 r
  ALU_inst/U22/Y (OAI2BB1X2M)                             0.15       5.53 r
  ALU_inst/ALU_OUT_reg[11]/D (DFFRQX1M)                   0.00       5.53 r
  data arrival time                                                  5.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[11]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.53
  --------------------------------------------------------------------------
  slack (MET)                                                       13.96


  Startpoint: RegFile_inst/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][0]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[0] (RegFile)                          0.00       0.46 r
  ALU_inst/A[0] (ALU)                                     0.00       0.46 r
  ALU_inst/U97/Y (BUFX2M)                                 0.27       0.73 r
  ALU_inst/mult_49/A[0] (ALU_DW02_mult_0)                 0.00       0.73 r
  ALU_inst/mult_49/U37/Y (INVX2M)                         0.14       0.87 f
  ALU_inst/mult_49/U113/Y (NOR2X1M)                       0.18       1.04 r
  ALU_inst/mult_49/U5/Y (AND2X2M)                         0.16       1.20 r
  ALU_inst/mult_49/S2_2_3/CO (ADDFX2M)                    0.54       1.74 r
  ALU_inst/mult_49/S2_3_3/CO (ADDFX2M)                    0.55       2.29 r
  ALU_inst/mult_49/S2_4_3/CO (ADDFX2M)                    0.55       2.85 r
  ALU_inst/mult_49/S2_5_3/CO (ADDFX2M)                    0.55       3.40 r
  ALU_inst/mult_49/S2_6_3/CO (ADDFX2M)                    0.55       3.95 r
  ALU_inst/mult_49/S4_3/S (ADDFX2M)                       0.58       4.53 f
  ALU_inst/mult_49/U12/Y (CLKXOR2X2M)                     0.30       4.83 r
  ALU_inst/mult_49/FS_1/A[8] (ALU_DW01_add_1)             0.00       4.83 r
  ALU_inst/mult_49/FS_1/U33/Y (NOR2X1M)                   0.06       4.89 f
  ALU_inst/mult_49/FS_1/U18/Y (NAND2BX1M)                 0.20       5.09 f
  ALU_inst/mult_49/FS_1/U17/Y (CLKXOR2X2M)                0.19       5.28 r
  ALU_inst/mult_49/FS_1/SUM[8] (ALU_DW01_add_1)           0.00       5.28 r
  ALU_inst/mult_49/PRODUCT[10] (ALU_DW02_mult_0)          0.00       5.28 r
  ALU_inst/U21/Y (OAI2BB1X2M)                             0.12       5.40 r
  ALU_inst/ALU_OUT_reg[10]/D (DFFRQX1M)                   0.00       5.40 r
  data arrival time                                                  5.40

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[10]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.40
  --------------------------------------------------------------------------
  slack (MET)                                                       14.08


  Startpoint: RegFile_inst/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][0]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[0] (RegFile)                          0.00       0.46 r
  ALU_inst/A[0] (ALU)                                     0.00       0.46 r
  ALU_inst/U97/Y (BUFX2M)                                 0.27       0.73 r
  ALU_inst/mult_49/A[0] (ALU_DW02_mult_0)                 0.00       0.73 r
  ALU_inst/mult_49/U37/Y (INVX2M)                         0.14       0.87 f
  ALU_inst/mult_49/U115/Y (NOR2X1M)                       0.18       1.04 r
  ALU_inst/mult_49/U3/Y (AND2X2M)                         0.16       1.20 r
  ALU_inst/mult_49/S2_2_1/CO (ADDFX2M)                    0.54       1.74 r
  ALU_inst/mult_49/S2_3_1/CO (ADDFX2M)                    0.55       2.29 r
  ALU_inst/mult_49/S2_4_1/CO (ADDFX2M)                    0.55       2.85 r
  ALU_inst/mult_49/S2_5_1/CO (ADDFX2M)                    0.55       3.40 r
  ALU_inst/mult_49/S2_6_1/CO (ADDFX2M)                    0.55       3.95 r
  ALU_inst/mult_49/S4_1/S (ADDFX2M)                       0.59       4.53 f
  ALU_inst/mult_49/U28/Y (INVX2M)                         0.08       4.61 r
  ALU_inst/mult_49/U27/Y (XNOR2X2M)                       0.17       4.78 r
  ALU_inst/mult_49/FS_1/A[6] (ALU_DW01_add_1)             0.00       4.78 r
  ALU_inst/mult_49/FS_1/U7/Y (INVX2M)                     0.06       4.85 f
  ALU_inst/mult_49/FS_1/U8/Y (INVX2M)                     0.05       4.90 r
  ALU_inst/mult_49/FS_1/SUM[6] (ALU_DW01_add_1)           0.00       4.90 r
  ALU_inst/mult_49/PRODUCT[8] (ALU_DW02_mult_0)           0.00       4.90 r
  ALU_inst/U72/Y (AOI2BB2XLM)                             0.11       5.01 f
  ALU_inst/U70/Y (AOI21X2M)                               0.17       5.17 r
  ALU_inst/ALU_OUT_reg[8]/D (DFFRQX1M)                    0.00       5.17 r
  data arrival time                                                  5.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[8]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -5.17
  --------------------------------------------------------------------------
  slack (MET)                                                       14.31


  Startpoint: RegFile_inst/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][0]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[0] (RegFile)                          0.00       0.46 r
  ALU_inst/A[0] (ALU)                                     0.00       0.46 r
  ALU_inst/U97/Y (BUFX2M)                                 0.27       0.73 r
  ALU_inst/mult_49/A[0] (ALU_DW02_mult_0)                 0.00       0.73 r
  ALU_inst/mult_49/U37/Y (INVX2M)                         0.14       0.87 f
  ALU_inst/mult_49/U115/Y (NOR2X1M)                       0.18       1.04 r
  ALU_inst/mult_49/U3/Y (AND2X2M)                         0.16       1.20 r
  ALU_inst/mult_49/S2_2_1/CO (ADDFX2M)                    0.54       1.74 r
  ALU_inst/mult_49/S2_3_1/CO (ADDFX2M)                    0.55       2.29 r
  ALU_inst/mult_49/S2_4_1/CO (ADDFX2M)                    0.55       2.85 r
  ALU_inst/mult_49/S2_5_1/CO (ADDFX2M)                    0.55       3.40 r
  ALU_inst/mult_49/S2_6_1/CO (ADDFX2M)                    0.55       3.95 r
  ALU_inst/mult_49/S4_1/S (ADDFX2M)                       0.59       4.53 f
  ALU_inst/mult_49/U18/Y (AND2X2M)                        0.20       4.74 f
  ALU_inst/mult_49/FS_1/B[7] (ALU_DW01_add_1)             0.00       4.74 f
  ALU_inst/mult_49/FS_1/U6/Y (INVX2M)                     0.06       4.80 r
  ALU_inst/mult_49/FS_1/U5/Y (XNOR2X2M)                   0.15       4.95 r
  ALU_inst/mult_49/FS_1/SUM[7] (ALU_DW01_add_1)           0.00       4.95 r
  ALU_inst/mult_49/PRODUCT[9] (ALU_DW02_mult_0)           0.00       4.95 r
  ALU_inst/U20/Y (OAI2BB1X2M)                             0.15       5.10 r
  ALU_inst/ALU_OUT_reg[9]/D (DFFRQX1M)                    0.00       5.10 r
  data arrival time                                                  5.10

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[9]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.10
  --------------------------------------------------------------------------
  slack (MET)                                                       14.39


  Startpoint: RegFile_inst/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][1]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[1] (RegFile)                          0.00       0.46 r
  ALU_inst/A[1] (ALU)                                     0.00       0.46 r
  ALU_inst/U96/Y (BUFX2M)                                 0.26       0.72 r
  ALU_inst/mult_49/A[1] (ALU_DW02_mult_0)                 0.00       0.72 r
  ALU_inst/mult_49/U36/Y (INVX2M)                         0.14       0.86 f
  ALU_inst/mult_49/U109/Y (NOR2X1M)                       0.19       1.05 r
  ALU_inst/mult_49/U6/Y (AND2X2M)                         0.16       1.21 r
  ALU_inst/mult_49/S1_2_0/CO (ADDFX2M)                    0.54       1.75 r
  ALU_inst/mult_49/S1_3_0/CO (ADDFX2M)                    0.55       2.30 r
  ALU_inst/mult_49/S1_4_0/CO (ADDFX2M)                    0.55       2.86 r
  ALU_inst/mult_49/S1_5_0/CO (ADDFX2M)                    0.55       3.41 r
  ALU_inst/mult_49/S1_6_0/CO (ADDFX2M)                    0.55       3.96 r
  ALU_inst/mult_49/S4_0/S (ADDFX2M)                       0.56       4.51 f
  ALU_inst/mult_49/FS_1/A[5] (ALU_DW01_add_1)             0.00       4.51 f
  ALU_inst/mult_49/FS_1/U14/Y (BUFX2M)                    0.15       4.66 f
  ALU_inst/mult_49/FS_1/SUM[5] (ALU_DW01_add_1)           0.00       4.66 f
  ALU_inst/mult_49/PRODUCT[7] (ALU_DW02_mult_0)           0.00       4.66 f
  ALU_inst/U69/Y (AOI22X1M)                               0.19       4.85 r
  ALU_inst/U66/Y (AOI31X2M)                               0.11       4.96 f
  ALU_inst/ALU_OUT_reg[7]/D (DFFRQX1M)                    0.00       4.96 f
  data arrival time                                                  4.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[7]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -4.96
  --------------------------------------------------------------------------
  slack (MET)                                                       14.71


  Startpoint: RegFile_inst/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[0][1]/Q (DFFRQX1M)              0.46       0.46 r
  RegFile_inst/REG0[1] (RegFile)                          0.00       0.46 r
  ALU_inst/A[1] (ALU)                                     0.00       0.46 r
  ALU_inst/U96/Y (BUFX2M)                                 0.26       0.72 r
  ALU_inst/mult_49/A[1] (ALU_DW02_mult_0)                 0.00       0.72 r
  ALU_inst/mult_49/U36/Y (INVX2M)                         0.14       0.86 f
  ALU_inst/mult_49/U109/Y (NOR2X1M)                       0.19       1.05 r
  ALU_inst/mult_49/U6/Y (AND2X2M)                         0.16       1.21 r
  ALU_inst/mult_49/S1_2_0/CO (ADDFX2M)                    0.54       1.75 r
  ALU_inst/mult_49/S1_3_0/CO (ADDFX2M)                    0.55       2.30 r
  ALU_inst/mult_49/S1_4_0/CO (ADDFX2M)                    0.55       2.86 r
  ALU_inst/mult_49/S1_5_0/CO (ADDFX2M)                    0.55       3.41 r
  ALU_inst/mult_49/S1_6_0/S (ADDFX2M)                     0.56       3.96 f
  ALU_inst/mult_49/FS_1/A[4] (ALU_DW01_add_1)             0.00       3.96 f
  ALU_inst/mult_49/FS_1/U13/Y (BUFX2M)                    0.15       4.11 f
  ALU_inst/mult_49/FS_1/SUM[4] (ALU_DW01_add_1)           0.00       4.11 f
  ALU_inst/mult_49/PRODUCT[6] (ALU_DW02_mult_0)           0.00       4.11 f
  ALU_inst/U61/Y (AOI222X1M)                              0.25       4.36 r
  ALU_inst/U58/Y (AOI31X2M)                               0.14       4.50 f
  ALU_inst/ALU_OUT_reg[6]/D (DFFRQX1M)                    0.00       4.50 f
  data arrival time                                                  4.50

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[6]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -4.50
  --------------------------------------------------------------------------
  slack (MET)                                                       15.17


  Startpoint: RegFile_inst/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_inst/regArr_reg[1][6]/CK (DFFRQX1M)             0.00       0.00 r
  RegFile_inst/regArr_reg[1][6]/Q (DFFRQX1M)              0.52       0.52 f
  RegFile_inst/REG1[6] (RegFile)                          0.00       0.52 f
  ALU_inst/B[6] (ALU)                                     0.00       0.52 f
  ALU_inst/U90/Y (BUFX2M)                                 0.22       0.74 f
  ALU_inst/div_52/b[6] (ALU_DW_div_uns_0)                 0.00       0.74 f
  ALU_inst/div_52/U70/Y (NOR2X1M)                         0.16       0.90 r
  ALU_inst/div_52/U67/Y (AND3X1M)                         0.20       1.11 r
  ALU_inst/div_52/U65/Y (AND2X1M)                         0.16       1.27 r
  ALU_inst/div_52/U62/Y (AND4X1M)                         0.25       1.52 r
  ALU_inst/div_52/U40/Y (CLKMX2X2M)                       0.24       1.76 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.20 f
  ALU_inst/div_52/U63/Y (AND3X1M)                         0.32       2.52 f
  ALU_inst/div_52/U46/Y (CLKMX2X2M)                       0.22       2.74 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.46       3.20 f
  ALU_inst/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.31       3.50 f
  ALU_inst/div_52/U64/Y (AND2X1M)                         0.26       3.76 f
  ALU_inst/div_52/quotient[5] (ALU_DW_div_uns_0)          0.00       3.76 f
  ALU_inst/U65/Y (AOI222X1M)                              0.42       4.18 r
  ALU_inst/U62/Y (AOI31X2M)                               0.14       4.32 f
  ALU_inst/ALU_OUT_reg[5]/D (DFFRQX1M)                    0.00       4.32 f
  data arrival time                                                  4.32

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/ALU_OUT_reg[5]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: system_control/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system_control/cs_reg[3]/CK (DFFRQX1M)                  0.00       0.00 r
  system_control/cs_reg[3]/Q (DFFRQX1M)                   0.59       0.59 f
  system_control/U54/Y (NOR2BX2M)                         0.24       0.83 r
  system_control/U55/Y (NAND3X2M)                         0.28       1.11 f
  system_control/U10/Y (OAI22X1M)                         0.35       1.47 r
  system_control/ALU_EN (SYS_CNTRL)                       0.00       1.47 r
  ALU_inst/EN (ALU)                                       0.00       1.47 r
  ALU_inst/OUT_VALID_reg/D (DFFRQX1M)                     0.00       1.47 r
  data arrival time                                                  1.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_inst/OUT_VALID_reg/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       17.95


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/R1/RX_IN_r_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  UART_RX_IN (in)                                         0.05      54.25 r
  UART_inst/RX_IN_S (UART)                                0.00      54.25 r
  UART_inst/U0_UART_RX/RX_IN (UART_RX_TOP)                0.00      54.25 r
  UART_inst/U0_UART_RX/R1/RX_IN (RX_FSM)                  0.00      54.25 r
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/D (DFFSRHQX2M)      0.00      54.25 r
  data arrival time                                                 54.25

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/R1/RX_IN_r_reg/CK (DFFSRHQX2M)     0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -54.25
  --------------------------------------------------------------------------
  slack (MET)                                                      216.30


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/d1/RX_IN_r_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_inst/RX_IN_S (UART)                                0.00      54.23 f
  UART_inst/U0_UART_RX/RX_IN (UART_RX_TOP)                0.00      54.23 f
  UART_inst/U0_UART_RX/d1/RX_IN (data_sampling)           0.00      54.23 f
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/D (DFFSQX2M)        0.00      54.23 f
  data arrival time                                                 54.23

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/d1/RX_IN_r_reg/CK (DFFSQX2M)       0.00     270.80 r
  library setup time                                     -0.24     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                -54.23
  --------------------------------------------------------------------------
  slack (MET)                                                      216.32


  Startpoint: system_control/Adrress_reg[0]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[0]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[0]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[0] (SYS_CNTRL)                   0.00      10.54 r
  U3/Y (BUFX2M)                                           0.36      10.90 r
  RegFile_inst/Address[0] (RegFile)                       0.00      10.90 r
  RegFile_inst/U222/Y (INVX2M)                            0.12      11.02 f
  RegFile_inst/U13/Y (BUFX2M)                             0.17      11.19 f
  RegFile_inst/U12/Y (INVX2M)                             0.77      11.96 r
  RegFile_inst/U210/Y (MX4X1M)                            0.49      12.45 f
  RegFile_inst/U174/Y (MX4X1M)                            0.34      12.79 f
  RegFile_inst/U173/Y (AO22X1M)                           0.32      13.11 f
  RegFile_inst/RdData_reg[0]/D (DFFRQX1M)                 0.00      13.11 f
  data arrival time                                                 13.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/RdData_reg[0]/CK (DFFRQX1M)                0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -13.11
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: system_control/Adrress_reg[0]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[0]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[0]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[0] (SYS_CNTRL)                   0.00      10.54 r
  U3/Y (BUFX2M)                                           0.36      10.90 r
  RegFile_inst/Address[0] (RegFile)                       0.00      10.90 r
  RegFile_inst/U222/Y (INVX2M)                            0.12      11.02 f
  RegFile_inst/U13/Y (BUFX2M)                             0.17      11.19 f
  RegFile_inst/U12/Y (INVX2M)                             0.77      11.96 r
  RegFile_inst/U216/Y (MX4X1M)                            0.49      12.45 f
  RegFile_inst/U198/Y (MX4X1M)                            0.34      12.79 f
  RegFile_inst/U197/Y (AO22X1M)                           0.32      13.11 f
  RegFile_inst/RdData_reg[7]/D (DFFRQX1M)                 0.00      13.11 f
  data arrival time                                                 13.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/RdData_reg[7]/CK (DFFRQX1M)                0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -13.11
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: system_control/Adrress_reg[0]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[0]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[0]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[0] (SYS_CNTRL)                   0.00      10.54 r
  U3/Y (BUFX2M)                                           0.36      10.90 r
  RegFile_inst/Address[0] (RegFile)                       0.00      10.90 r
  RegFile_inst/U222/Y (INVX2M)                            0.12      11.02 f
  RegFile_inst/U13/Y (BUFX2M)                             0.17      11.19 f
  RegFile_inst/U12/Y (INVX2M)                             0.77      11.96 r
  RegFile_inst/U215/Y (MX4X1M)                            0.49      12.45 f
  RegFile_inst/U194/Y (MX4X1M)                            0.34      12.79 f
  RegFile_inst/U193/Y (AO22X1M)                           0.32      13.11 f
  RegFile_inst/RdData_reg[6]/D (DFFRQX1M)                 0.00      13.11 f
  data arrival time                                                 13.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/RdData_reg[6]/CK (DFFRQX1M)                0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -13.11
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: system_control/Adrress_reg[0]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[0]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[0]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[0] (SYS_CNTRL)                   0.00      10.54 r
  U3/Y (BUFX2M)                                           0.36      10.90 r
  RegFile_inst/Address[0] (RegFile)                       0.00      10.90 r
  RegFile_inst/U222/Y (INVX2M)                            0.12      11.02 f
  RegFile_inst/U13/Y (BUFX2M)                             0.17      11.19 f
  RegFile_inst/U12/Y (INVX2M)                             0.77      11.96 r
  RegFile_inst/U214/Y (MX4X1M)                            0.49      12.45 f
  RegFile_inst/U190/Y (MX4X1M)                            0.34      12.79 f
  RegFile_inst/U189/Y (AO22X1M)                           0.32      13.11 f
  RegFile_inst/RdData_reg[5]/D (DFFRQX1M)                 0.00      13.11 f
  data arrival time                                                 13.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/RdData_reg[5]/CK (DFFRQX1M)                0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -13.11
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: system_control/Adrress_reg[0]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[0]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[0]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[0] (SYS_CNTRL)                   0.00      10.54 r
  U3/Y (BUFX2M)                                           0.36      10.90 r
  RegFile_inst/Address[0] (RegFile)                       0.00      10.90 r
  RegFile_inst/U222/Y (INVX2M)                            0.12      11.02 f
  RegFile_inst/U13/Y (BUFX2M)                             0.17      11.19 f
  RegFile_inst/U10/Y (INVX2M)                             0.77      11.96 r
  RegFile_inst/U221/Y (MX4X1M)                            0.49      12.45 f
  RegFile_inst/U219/Y (MX4X1M)                            0.34      12.79 f
  RegFile_inst/U218/Y (AO22X1M)                           0.32      13.11 f
  RegFile_inst/RdData_reg[1]/D (DFFRQX1M)                 0.00      13.11 f
  data arrival time                                                 13.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/RdData_reg[1]/CK (DFFRQX1M)                0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -13.11
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: system_control/Adrress_reg[0]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[0]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[0]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[0] (SYS_CNTRL)                   0.00      10.54 r
  U3/Y (BUFX2M)                                           0.36      10.90 r
  RegFile_inst/Address[0] (RegFile)                       0.00      10.90 r
  RegFile_inst/U222/Y (INVX2M)                            0.12      11.02 f
  RegFile_inst/U13/Y (BUFX2M)                             0.17      11.19 f
  RegFile_inst/U10/Y (INVX2M)                             0.77      11.96 r
  RegFile_inst/U213/Y (MX4X1M)                            0.49      12.45 f
  RegFile_inst/U186/Y (MX4X1M)                            0.34      12.79 f
  RegFile_inst/U185/Y (AO22X1M)                           0.32      13.11 f
  RegFile_inst/RdData_reg[4]/D (DFFRQX1M)                 0.00      13.11 f
  data arrival time                                                 13.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/RdData_reg[4]/CK (DFFRQX1M)                0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -13.11
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: system_control/Adrress_reg[0]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[0]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[0]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[0] (SYS_CNTRL)                   0.00      10.54 r
  U3/Y (BUFX2M)                                           0.36      10.90 r
  RegFile_inst/Address[0] (RegFile)                       0.00      10.90 r
  RegFile_inst/U222/Y (INVX2M)                            0.12      11.02 f
  RegFile_inst/U13/Y (BUFX2M)                             0.17      11.19 f
  RegFile_inst/U10/Y (INVX2M)                             0.77      11.96 r
  RegFile_inst/U212/Y (MX4X1M)                            0.49      12.45 f
  RegFile_inst/U182/Y (MX4X1M)                            0.34      12.79 f
  RegFile_inst/U181/Y (AO22X1M)                           0.32      13.11 f
  RegFile_inst/RdData_reg[3]/D (DFFRQX1M)                 0.00      13.11 f
  data arrival time                                                 13.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/RdData_reg[3]/CK (DFFRQX1M)                0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -13.11
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: system_control/Adrress_reg[0]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[0]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[0]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[0] (SYS_CNTRL)                   0.00      10.54 r
  U3/Y (BUFX2M)                                           0.36      10.90 r
  RegFile_inst/Address[0] (RegFile)                       0.00      10.90 r
  RegFile_inst/U222/Y (INVX2M)                            0.12      11.02 f
  RegFile_inst/U13/Y (BUFX2M)                             0.17      11.19 f
  RegFile_inst/U10/Y (INVX2M)                             0.77      11.96 r
  RegFile_inst/U211/Y (MX4X1M)                            0.49      12.45 f
  RegFile_inst/U178/Y (MX4X1M)                            0.34      12.79 f
  RegFile_inst/U177/Y (AO22X1M)                           0.32      13.11 f
  RegFile_inst/RdData_reg[2]/D (DFFRQX1M)                 0.00      13.11 f
  data arrival time                                                 13.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/RdData_reg[2]/CK (DFFRQX1M)                0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -13.11
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U27/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U161/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[14][7]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[14][7]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U27/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U160/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[14][6]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[14][6]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U27/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U159/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[14][5]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[14][5]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U27/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U158/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[14][4]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[14][4]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U27/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U157/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[14][3]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[14][3]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U27/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U156/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[14][2]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[14][2]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U27/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U155/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[14][1]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[14][1]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U27/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U154/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[14][0]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[14][0]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[12][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U25/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U145/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[12][7]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[12][7]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[12][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U25/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U144/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[12][6]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[12][6]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[12][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U25/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U143/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[12][5]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[12][5]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[12][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U25/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U142/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[12][4]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[12][4]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[12][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U25/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U141/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[12][3]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[12][3]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U25/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U140/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[12][2]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[12][2]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U25/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U139/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[12][1]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[12][1]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U25/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U138/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[12][0]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[12][0]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U23/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U129/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[10][7]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[10][7]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U23/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U128/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[10][6]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[10][6]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U23/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U127/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[10][5]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[10][5]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U23/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U126/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[10][4]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[10][4]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U23/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U125/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[10][3]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[10][3]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U23/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U124/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[10][2]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[10][2]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U23/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U123/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[10][1]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[10][1]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U23/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U122/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[10][0]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[10][0]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U21/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U113/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[8][7]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[8][7]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U21/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U112/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[8][6]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[8][6]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U21/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U111/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[8][5]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[8][5]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U21/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U110/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[8][4]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[8][4]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U21/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U109/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[8][3]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[8][3]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U21/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U108/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[8][2]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[8][2]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U21/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U107/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[8][1]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[8][1]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U18/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U21/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U106/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[8][0]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[8][0]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.34


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U28/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U169/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[15][7]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[15][7]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U28/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U168/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[15][6]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[15][6]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U28/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U167/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[15][5]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[15][5]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U28/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U166/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[15][4]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[15][4]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U28/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U165/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[15][3]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[15][3]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U28/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U164/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[15][2]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[15][2]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U28/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U163/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[15][1]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[15][1]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U28/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U162/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[15][0]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[15][0]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U26/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U153/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[13][7]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[13][7]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U26/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U152/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[13][6]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[13][6]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U26/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U151/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[13][5]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[13][5]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U26/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U150/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[13][4]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[13][4]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U26/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U149/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[13][3]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[13][3]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U26/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U148/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[13][2]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[13][2]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U26/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U147/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[13][1]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[13][1]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U26/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U146/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[13][0]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[13][0]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[11][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U24/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U137/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[11][7]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[11][7]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[11][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U24/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U136/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[11][6]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[11][6]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[11][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U24/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U135/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[11][5]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[11][5]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[11][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U24/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U134/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[11][4]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[11][4]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[11][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U24/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U133/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[11][3]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[11][3]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U24/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U132/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[11][2]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[11][2]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U24/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U131/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[11][1]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[11][1]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U24/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U130/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[11][0]/D (DFFRQX1M)             0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[11][0]/CK (DFFRQX1M)            0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U22/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U121/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[9][7]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[9][7]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U22/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U120/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[9][6]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[9][6]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U22/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U119/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[9][5]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[9][5]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U22/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U118/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[9][4]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[9][4]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U22/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U117/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[9][3]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[9][3]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U22/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U116/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[9][2]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[9][2]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U22/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U115/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[9][1]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[9][1]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U217/Y (AND2X2M)                           0.24      11.44 r
  RegFile_inst/U19/Y (NOR2BX2M)                           0.27      11.71 r
  RegFile_inst/U22/Y (NAND2X2M)                           0.25      11.95 f
  RegFile_inst/U114/Y (OAI2BB2X1M)                        0.18      12.13 r
  RegFile_inst/regArr_reg[9][0]/D (DFFRQX1M)              0.00      12.13 r
  data arrival time                                                 12.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[9][0]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -12.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U35/Y (NAND2X2M)                           0.24      11.78 r
  RegFile_inst/U52/Y (OAI2BB2X1M)                         0.19      11.97 r
  RegFile_inst/regArr_reg[0][7]/D (DFFRQX1M)              0.00      11.97 r
  data arrival time                                                 11.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[0][7]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.97
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U35/Y (NAND2X2M)                           0.24      11.78 r
  RegFile_inst/U51/Y (OAI2BB2X1M)                         0.19      11.97 r
  RegFile_inst/regArr_reg[0][6]/D (DFFRQX1M)              0.00      11.97 r
  data arrival time                                                 11.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[0][6]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.97
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U35/Y (NAND2X2M)                           0.24      11.78 r
  RegFile_inst/U50/Y (OAI2BB2X1M)                         0.19      11.97 r
  RegFile_inst/regArr_reg[0][5]/D (DFFRQX1M)              0.00      11.97 r
  data arrival time                                                 11.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[0][5]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.97
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U35/Y (NAND2X2M)                           0.24      11.78 r
  RegFile_inst/U49/Y (OAI2BB2X1M)                         0.19      11.97 r
  RegFile_inst/regArr_reg[0][4]/D (DFFRQX1M)              0.00      11.97 r
  data arrival time                                                 11.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[0][4]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.97
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U35/Y (NAND2X2M)                           0.24      11.78 r
  RegFile_inst/U48/Y (OAI2BB2X1M)                         0.19      11.97 r
  RegFile_inst/regArr_reg[0][3]/D (DFFRQX1M)              0.00      11.97 r
  data arrival time                                                 11.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[0][3]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.97
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U35/Y (NAND2X2M)                           0.24      11.78 r
  RegFile_inst/U47/Y (OAI2BB2X1M)                         0.19      11.97 r
  RegFile_inst/regArr_reg[0][2]/D (DFFRQX1M)              0.00      11.97 r
  data arrival time                                                 11.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[0][2]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.97
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U35/Y (NAND2X2M)                           0.24      11.78 r
  RegFile_inst/U46/Y (OAI2BB2X1M)                         0.19      11.97 r
  RegFile_inst/regArr_reg[0][1]/D (DFFRQX1M)              0.00      11.97 r
  data arrival time                                                 11.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[0][1]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.97
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U35/Y (NAND2X2M)                           0.24      11.78 r
  RegFile_inst/U45/Y (OAI2BB2X1M)                         0.19      11.97 r
  RegFile_inst/regArr_reg[0][0]/D (DFFRQX1M)              0.00      11.97 r
  data arrival time                                                 11.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[0][0]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.97
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[1]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[1]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[1]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[1] (SYS_CNTRL)                   0.00      10.54 r
  U4/Y (BUFX2M)                                           0.59      11.13 r
  RegFile_inst/Address[1] (RegFile)                       0.00      11.13 r
  RegFile_inst/U223/Y (INVX2M)                            0.15      11.28 f
  RegFile_inst/U4/Y (NOR2X2M)                             0.24      11.52 r
  RegFile_inst/U29/Y (NAND2X2M)                           0.24      11.76 f
  RegFile_inst/U170/Y (OAI2BB2X1M)                        0.28      12.04 f
  RegFile_inst/regArr_reg[2][0]/D (DFFSQX2M)              0.00      12.04 f
  data arrival time                                                 12.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[2][0]/CK (DFFSQX2M)             0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -12.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[1]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[1]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[1]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[1] (SYS_CNTRL)                   0.00      10.54 r
  U4/Y (BUFX2M)                                           0.59      11.13 r
  RegFile_inst/Address[1] (RegFile)                       0.00      11.13 r
  RegFile_inst/U223/Y (INVX2M)                            0.15      11.28 f
  RegFile_inst/U4/Y (NOR2X2M)                             0.24      11.52 r
  RegFile_inst/U29/Y (NAND2X2M)                           0.24      11.76 f
  RegFile_inst/U171/Y (OAI2BB2X1M)                        0.28      12.04 f
  RegFile_inst/regArr_reg[2][7]/D (DFFSQX2M)              0.00      12.04 f
  data arrival time                                                 12.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[2][7]/CK (DFFSQX2M)             0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -12.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[1]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[1]/CKN (DFFNSRHX2M)          0.00      10.00 f
  system_control/Adrress_reg[1]/Q (DFFNSRHX2M)            0.54      10.54 r
  system_control/Adrress[1] (SYS_CNTRL)                   0.00      10.54 r
  U4/Y (BUFX2M)                                           0.59      11.13 r
  RegFile_inst/Address[1] (RegFile)                       0.00      11.13 r
  RegFile_inst/U223/Y (INVX2M)                            0.15      11.28 f
  RegFile_inst/U4/Y (NOR2X2M)                             0.24      11.52 r
  RegFile_inst/U30/Y (NAND2X2M)                           0.24      11.76 f
  RegFile_inst/U172/Y (OAI2BB2X1M)                        0.28      12.04 f
  RegFile_inst/regArr_reg[3][5]/D (DFFSQX2M)              0.00      12.04 f
  data arrival time                                                 12.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[3][5]/CK (DFFSQX2M)             0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -12.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U31/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U73/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[4][7]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[4][7]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U31/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U72/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[4][6]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[4][6]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U31/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U71/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[4][5]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[4][5]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U31/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U70/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[4][4]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[4][4]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U31/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U69/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[4][3]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[4][3]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U31/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U68/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[4][2]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[4][2]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U31/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U67/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[4][1]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[4][1]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U31/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U66/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[4][0]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[4][0]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U33/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U89/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[6][7]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[6][7]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U33/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U88/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[6][6]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[6][6]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U33/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U87/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[6][5]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[6][5]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U33/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U86/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[6][4]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[6][4]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U33/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U85/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[6][3]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[6][3]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U33/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U84/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[6][2]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[6][2]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U33/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U83/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[6][1]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[6][1]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U33/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U82/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[6][0]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[6][0]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: system_control/Adrress_reg[3]
              (falling edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile_inst/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  system_control/Adrress_reg[3]/CKN (DFFNSRHX1M)          0.00      10.00 f
  system_control/Adrress_reg[3]/Q (DFFNSRHX1M)            1.20      11.20 r
  system_control/Adrress[3] (SYS_CNTRL)                   0.00      11.20 r
  RegFile_inst/Address[3] (RegFile)                       0.00      11.20 r
  RegFile_inst/U44/Y (NOR2BX2M)                           0.12      11.32 f
  RegFile_inst/U16/Y (NOR2BX2M)                           0.21      11.53 f
  RegFile_inst/U29/Y (NAND2X2M)                           0.24      11.77 r
  RegFile_inst/U53/Y (OAI2BB2X1M)                         0.19      11.96 r
  RegFile_inst/regArr_reg[2][1]/D (DFFRQX1M)              0.00      11.96 r
  data arrival time                                                 11.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile_inst/regArr_reg[2][1]/CK (DFFRQX1M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: UART_inst/U0_UART_RX/st1/stop_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/st1/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/st1/stop_error_reg/Q (DFFRQX2M)
                                                          0.89       0.89 r
  UART_inst/U0_UART_RX/st1/stop_error (stop_check)        0.00       0.89 r
  UART_inst/U0_UART_RX/stop_error (UART_RX_TOP)           0.00       0.89 r
  UART_inst/framing_error (UART)                          0.00       0.89 r
  framing_error (out)                                     0.00       0.89 r
  data arrival time                                                  0.89

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  output external delay                                 -54.20     216.60
  data required time                                               216.60
  --------------------------------------------------------------------------
  data required time                                               216.60
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                      215.71


  Startpoint: UART_inst/U0_UART_RX/p1/parity_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/p1/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/p1/parity_error_reg/Q (DFFRQX2M)
                                                          0.89       0.89 r
  UART_inst/U0_UART_RX/p1/parity_error (parity_check)     0.00       0.89 r
  UART_inst/U0_UART_RX/parity_error (UART_RX_TOP)         0.00       0.89 r
  UART_inst/parity_error (UART)                           0.00       0.89 r
  parity_error (out)                                      0.00       0.89 r
  data arrival time                                                  0.89

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  output external delay                                 -54.20     216.60
  data required time                                               216.60
  --------------------------------------------------------------------------
  data required time                                               216.60
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                      215.71


  Startpoint: UART_inst/U0_UART_TX/m1/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/m1/TX_OUT_reg/CK (DFFRQX2M)        0.00       0.00 r
  UART_inst/U0_UART_TX/m1/TX_OUT_reg/Q (DFFRQX2M)         0.88       0.88 r
  UART_inst/U0_UART_TX/m1/TX_OUT (MUX)                    0.00       0.88 r
  UART_inst/U0_UART_TX/TX_OUT (UART_TX_TOP)               0.00       0.88 r
  UART_inst/TX_OUT_S (UART)                               0.00       0.88 r
  UART_TX_O (out)                                         0.00       0.88 r
  data arrival time                                                  0.88

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  output external delay                               -1734.40    6937.40
  data required time                                              6937.40
  --------------------------------------------------------------------------
  data required time                                              6937.40
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                     6936.52


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/R1/edge_cnt[0] (RX_FSM)            0.00       0.65 f
  UART_inst/U0_UART_RX/R1/U62/Y (NOR2BX1M)                0.24       0.89 f
  UART_inst/U0_UART_RX/R1/U63/Y (OAI2B2X1M)               0.21       1.10 r
  UART_inst/U0_UART_RX/R1/U66/Y (NAND4BBX1M)              0.21       1.31 f
  UART_inst/U0_UART_RX/R1/U70/Y (NOR4X1M)                 0.17       1.48 r
  UART_inst/U0_UART_RX/R1/U12/Y (NOR3BX2M)                0.36       1.84 r
  UART_inst/U0_UART_RX/R1/U8/Y (INVX2M)                   0.10       1.94 f
  UART_inst/U0_UART_RX/R1/U17/Y (NOR3X2M)                 0.19       2.13 r
  UART_inst/U0_UART_RX/R1/U27/Y (AOI2BB2XLM)              0.25       2.38 r
  UART_inst/U0_UART_RX/R1/U24/Y (NAND4BX1M)               0.16       2.54 f
  UART_inst/U0_UART_RX/R1/cs_reg[0]/D (DFFRQX1M)          0.00       2.54 f
  data arrival time                                                  2.54

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00     270.80 r
  library setup time                                     -0.14     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                      268.12


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/R1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/R1/edge_cnt[0] (RX_FSM)            0.00       0.65 f
  UART_inst/U0_UART_RX/R1/U62/Y (NOR2BX1M)                0.24       0.89 f
  UART_inst/U0_UART_RX/R1/U63/Y (OAI2B2X1M)               0.21       1.10 r
  UART_inst/U0_UART_RX/R1/U66/Y (NAND4BBX1M)              0.21       1.31 f
  UART_inst/U0_UART_RX/R1/U70/Y (NOR4X1M)                 0.17       1.48 r
  UART_inst/U0_UART_RX/R1/U12/Y (NOR3BX2M)                0.36       1.84 r
  UART_inst/U0_UART_RX/R1/U8/Y (INVX2M)                   0.10       1.94 f
  UART_inst/U0_UART_RX/R1/U17/Y (NOR3X2M)                 0.19       2.13 r
  UART_inst/U0_UART_RX/R1/U31/Y (AOI31X2M)                0.14       2.27 f
  UART_inst/U0_UART_RX/R1/U30/Y (NAND2X2M)                0.07       2.34 r
  UART_inst/U0_UART_RX/R1/cs_reg[2]/D (DFFRQX1M)          0.00       2.34 r
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/R1/cs_reg[2]/CK (DFFRQX1M)         0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.15


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/U43/Y (NOR2BX1M)                0.24       0.89 f
  UART_inst/U0_UART_RX/e1/U44/Y (OAI2B2X1M)               0.21       1.10 r
  UART_inst/U0_UART_RX/e1/U45/Y (NAND3BX1M)               0.15       1.25 f
  UART_inst/U0_UART_RX/e1/U49/Y (NOR4X1M)                 0.24       1.48 r
  UART_inst/U0_UART_RX/e1/U5/Y (NOR2X2M)                  0.17       1.65 f
  UART_inst/U0_UART_RX/e1/U4/Y (INVX2M)                   0.11       1.76 r
  UART_inst/U0_UART_RX/e1/U19/Y (NAND3X2M)                0.10       1.86 f
  UART_inst/U0_UART_RX/e1/U12/Y (OAI32X1M)                0.24       2.11 r
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[2]/D (DFFRQX1M)     0.00       2.11 r
  data arrival time                                                  2.11

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.36     270.44
  data required time                                               270.44
  --------------------------------------------------------------------------
  data required time                                               270.44
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/R1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/R1/edge_cnt[0] (RX_FSM)            0.00       0.65 f
  UART_inst/U0_UART_RX/R1/U62/Y (NOR2BX1M)                0.24       0.89 f
  UART_inst/U0_UART_RX/R1/U63/Y (OAI2B2X1M)               0.21       1.10 r
  UART_inst/U0_UART_RX/R1/U66/Y (NAND4BBX1M)              0.21       1.31 f
  UART_inst/U0_UART_RX/R1/U70/Y (NOR4X1M)                 0.17       1.48 r
  UART_inst/U0_UART_RX/R1/U12/Y (NOR3BX2M)                0.36       1.84 r
  UART_inst/U0_UART_RX/R1/U19/Y (NAND3X2M)                0.14       1.98 f
  UART_inst/U0_UART_RX/R1/U18/Y (NAND4X2M)                0.10       2.08 r
  UART_inst/U0_UART_RX/R1/cs_reg[1]/D (DFFRQX1M)          0.00       2.08 r
  data arrival time                                                  2.08

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/R1/cs_reg[1]/CK (DFFRQX1M)         0.00     270.80 r
  library setup time                                     -0.32     270.48
  data required time                                               270.48
  --------------------------------------------------------------------------
  data required time                                               270.48
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/U43/Y (NOR2BX1M)                0.24       0.89 f
  UART_inst/U0_UART_RX/e1/U44/Y (OAI2B2X1M)               0.21       1.10 r
  UART_inst/U0_UART_RX/e1/U45/Y (NAND3BX1M)               0.15       1.25 f
  UART_inst/U0_UART_RX/e1/U49/Y (NOR4X1M)                 0.24       1.48 r
  UART_inst/U0_UART_RX/e1/U5/Y (NOR2X2M)                  0.17       1.65 f
  UART_inst/U0_UART_RX/e1/U4/Y (INVX2M)                   0.11       1.76 r
  UART_inst/U0_UART_RX/e1/U19/Y (NAND3X2M)                0.10       1.86 f
  UART_inst/U0_UART_RX/e1/U18/Y (OAI22X1M)                0.20       2.06 r
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[1]/D (DFFRQX1M)     0.00       2.06 r
  data arrival time                                                  2.06

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.34     270.46
  data required time                                               270.46
  --------------------------------------------------------------------------
  data required time                                               270.46
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33       1.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13       1.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10       1.40 r
  Async_fifo_inst/u_fifo_rd/U12/Y (NAND2X2M)              0.09       1.49 f
  Async_fifo_inst/u_fifo_rd/U6/Y (NOR2X2M)                0.13       1.62 r
  Async_fifo_inst/u_fifo_rd/U11/Y (NAND2X2M)              0.09       1.71 f
  Async_fifo_inst/u_fifo_rd/U14/Y (NAND2BX2M)             0.19       1.91 f
  Async_fifo_inst/u_fifo_rd/U13/Y (XNOR2X2M)              0.13       2.04 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       2.04 r
  data arrival time                                                  2.04

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/U43/Y (NOR2BX1M)                0.24       0.89 f
  UART_inst/U0_UART_RX/e1/U44/Y (OAI2B2X1M)               0.21       1.10 r
  UART_inst/U0_UART_RX/e1/U45/Y (NAND3BX1M)               0.15       1.25 f
  UART_inst/U0_UART_RX/e1/U49/Y (NOR4X1M)                 0.24       1.48 r
  UART_inst/U0_UART_RX/e1/U5/Y (NOR2X2M)                  0.17       1.65 f
  UART_inst/U0_UART_RX/e1/U11/Y (OAI32X1M)                0.30       1.95 r
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[0]/D (DFFRQX1M)     0.00       1.95 r
  data arrival time                                                  1.95

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.36     270.44
  data required time                                               270.44
  --------------------------------------------------------------------------
  data required time                                               270.44
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                      268.49


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/edge_cnt[0] (deserializer)     0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/U24/Y (NOR2BX1M)               0.24       0.89 f
  UART_inst/U0_UART_RX/DE1/U25/Y (OAI2B2X1M)              0.21       1.10 r
  UART_inst/U0_UART_RX/DE1/U28/Y (NAND4BBX1M)             0.21       1.31 f
  UART_inst/U0_UART_RX/DE1/U32/Y (NOR4X1M)                0.21       1.51 r
  UART_inst/U0_UART_RX/DE1/U4/Y (NAND2X2M)                0.20       1.71 f
  UART_inst/U0_UART_RX/DE1/U3/Y (INVX2M)                  0.17       1.89 r
  UART_inst/U0_UART_RX/DE1/U12/Y (OAI2BB2X1M)             0.17       2.05 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]/D (DFFRX1M)      0.00       2.05 r
  data arrival time                                                  2.05

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[7]/CK (DFFRX1M)     0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/U43/Y (NOR2BX1M)                0.24       0.89 f
  UART_inst/U0_UART_RX/e1/U44/Y (OAI2B2X1M)               0.21       1.10 r
  UART_inst/U0_UART_RX/e1/U45/Y (NAND3BX1M)               0.15       1.25 f
  UART_inst/U0_UART_RX/e1/U49/Y (NOR4X1M)                 0.24       1.48 r
  UART_inst/U0_UART_RX/e1/U15/Y (AOI32X1M)                0.20       1.69 f
  UART_inst/U0_UART_RX/e1/U14/Y (OAI22X1M)                0.20       1.89 r
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[3]/D (DFFRQX1M)     0.00       1.89 r
  data arrival time                                                  1.89

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/e1/bit_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.34     270.46
  data required time                                               270.46
  --------------------------------------------------------------------------
  data required time                                               270.46
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                      268.57


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/edge_cnt[0] (deserializer)     0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/U24/Y (NOR2BX1M)               0.24       0.89 f
  UART_inst/U0_UART_RX/DE1/U25/Y (OAI2B2X1M)              0.21       1.10 r
  UART_inst/U0_UART_RX/DE1/U28/Y (NAND4BBX1M)             0.21       1.31 f
  UART_inst/U0_UART_RX/DE1/U32/Y (NOR4X1M)                0.21       1.51 r
  UART_inst/U0_UART_RX/DE1/U4/Y (NAND2X2M)                0.20       1.71 f
  UART_inst/U0_UART_RX/DE1/U11/Y (OAI2BB2X1M)             0.16       1.87 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[0]/D (DFFRQX1M)     0.00       1.87 r
  data arrival time                                                  1.87

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[0]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.32     270.48
  data required time                                               270.48
  --------------------------------------------------------------------------
  data required time                                               270.48
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28       1.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16       1.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17       1.44 f
  Async_fifo_inst/u_fifo_rd/U12/Y (NAND2X2M)              0.12       1.56 r
  Async_fifo_inst/u_fifo_rd/U6/Y (NOR2X2M)                0.06       1.62 f
  Async_fifo_inst/u_fifo_rd/U11/Y (NAND2X2M)              0.07       1.70 r
  Async_fifo_inst/u_fifo_rd/U17/Y (XNOR2X2M)              0.17       1.87 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       1.87 r
  data arrival time                                                  1.87

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28       1.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16       1.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17       1.44 f
  Async_fifo_inst/u_fifo_rd/U12/Y (NAND2X2M)              0.12       1.56 r
  Async_fifo_inst/u_fifo_rd/U6/Y (NOR2X2M)                0.06       1.62 f
  Async_fifo_inst/u_fifo_rd/U18/Y (CLKXOR2X2M)            0.25       1.87 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       1.87 r
  data arrival time                                                  1.87

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/edge_cnt[0] (deserializer)     0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/U24/Y (NOR2BX1M)               0.24       0.89 f
  UART_inst/U0_UART_RX/DE1/U25/Y (OAI2B2X1M)              0.21       1.10 r
  UART_inst/U0_UART_RX/DE1/U28/Y (NAND4BBX1M)             0.21       1.31 f
  UART_inst/U0_UART_RX/DE1/U32/Y (NOR4X1M)                0.21       1.51 r
  UART_inst/U0_UART_RX/DE1/U4/Y (NAND2X2M)                0.20       1.71 f
  UART_inst/U0_UART_RX/DE1/U3/Y (INVX2M)                  0.17       1.89 r
  UART_inst/U0_UART_RX/DE1/U7/Y (OAI22X1M)                0.12       2.01 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[3]/D (DFFRX1M)      0.00       2.01 f
  data arrival time                                                  2.01

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[3]/CK (DFFRX1M)     0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/edge_cnt[0] (deserializer)     0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/U24/Y (NOR2BX1M)               0.24       0.89 f
  UART_inst/U0_UART_RX/DE1/U25/Y (OAI2B2X1M)              0.21       1.10 r
  UART_inst/U0_UART_RX/DE1/U28/Y (NAND4BBX1M)             0.21       1.31 f
  UART_inst/U0_UART_RX/DE1/U32/Y (NOR4X1M)                0.21       1.51 r
  UART_inst/U0_UART_RX/DE1/U4/Y (NAND2X2M)                0.20       1.71 f
  UART_inst/U0_UART_RX/DE1/U3/Y (INVX2M)                  0.17       1.89 r
  UART_inst/U0_UART_RX/DE1/U9/Y (OAI22X1M)                0.12       2.01 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[5]/D (DFFRX1M)      0.00       2.01 f
  data arrival time                                                  2.01

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[5]/CK (DFFRX1M)     0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/edge_cnt[0] (deserializer)     0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/U24/Y (NOR2BX1M)               0.24       0.89 f
  UART_inst/U0_UART_RX/DE1/U25/Y (OAI2B2X1M)              0.21       1.10 r
  UART_inst/U0_UART_RX/DE1/U28/Y (NAND4BBX1M)             0.21       1.31 f
  UART_inst/U0_UART_RX/DE1/U32/Y (NOR4X1M)                0.21       1.51 r
  UART_inst/U0_UART_RX/DE1/U4/Y (NAND2X2M)                0.20       1.71 f
  UART_inst/U0_UART_RX/DE1/U3/Y (INVX2M)                  0.17       1.89 r
  UART_inst/U0_UART_RX/DE1/U5/Y (OAI22X1M)                0.12       2.01 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[1]/D (DFFRX1M)      0.00       2.01 f
  data arrival time                                                  2.01

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[1]/CK (DFFRX1M)     0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/edge_cnt[0] (deserializer)     0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/U24/Y (NOR2BX1M)               0.24       0.89 f
  UART_inst/U0_UART_RX/DE1/U25/Y (OAI2B2X1M)              0.21       1.10 r
  UART_inst/U0_UART_RX/DE1/U28/Y (NAND4BBX1M)             0.21       1.31 f
  UART_inst/U0_UART_RX/DE1/U32/Y (NOR4X1M)                0.21       1.51 r
  UART_inst/U0_UART_RX/DE1/U4/Y (NAND2X2M)                0.20       1.71 f
  UART_inst/U0_UART_RX/DE1/U3/Y (INVX2M)                  0.17       1.89 r
  UART_inst/U0_UART_RX/DE1/U8/Y (OAI22X1M)                0.12       2.01 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[4]/D (DFFRX1M)      0.00       2.01 f
  data arrival time                                                  2.01

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[4]/CK (DFFRX1M)     0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/edge_cnt[0] (deserializer)     0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/U24/Y (NOR2BX1M)               0.24       0.89 f
  UART_inst/U0_UART_RX/DE1/U25/Y (OAI2B2X1M)              0.21       1.10 r
  UART_inst/U0_UART_RX/DE1/U28/Y (NAND4BBX1M)             0.21       1.31 f
  UART_inst/U0_UART_RX/DE1/U32/Y (NOR4X1M)                0.21       1.51 r
  UART_inst/U0_UART_RX/DE1/U4/Y (NAND2X2M)                0.20       1.71 f
  UART_inst/U0_UART_RX/DE1/U3/Y (INVX2M)                  0.17       1.89 r
  UART_inst/U0_UART_RX/DE1/U10/Y (OAI22X1M)               0.12       2.01 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[6]/D (DFFRX1M)      0.00       2.01 f
  data arrival time                                                  2.01

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[6]/CK (DFFRX1M)     0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/edge_cnt[0] (deserializer)     0.00       0.65 f
  UART_inst/U0_UART_RX/DE1/U24/Y (NOR2BX1M)               0.24       0.89 f
  UART_inst/U0_UART_RX/DE1/U25/Y (OAI2B2X1M)              0.21       1.10 r
  UART_inst/U0_UART_RX/DE1/U28/Y (NAND4BBX1M)             0.21       1.31 f
  UART_inst/U0_UART_RX/DE1/U32/Y (NOR4X1M)                0.21       1.51 r
  UART_inst/U0_UART_RX/DE1/U4/Y (NAND2X2M)                0.20       1.71 f
  UART_inst/U0_UART_RX/DE1/U3/Y (INVX2M)                  0.17       1.89 r
  UART_inst/U0_UART_RX/DE1/U6/Y (OAI22X1M)                0.12       2.01 f
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[2]/D (DFFRX1M)      0.00       2.01 f
  data arrival time                                                  2.01

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[2]/CK (DFFRX1M)     0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[0]/Q (DFFRQX1M)          0.51       0.51 r
  UART_inst/U0_UART_RX/R1/U28/Y (INVX2M)                  0.09       0.60 f
  UART_inst/U0_UART_RX/R1/U13/Y (NOR3X2M)                 0.33       0.93 r
  UART_inst/U0_UART_RX/R1/U7/Y (NOR2X2M)                  0.09       1.02 f
  UART_inst/U0_UART_RX/R1/U6/Y (NAND4BX1M)                0.17       1.19 r
  UART_inst/U0_UART_RX/R1/edge_bit_enable (RX_FSM)        0.00       1.19 r
  UART_inst/U0_UART_RX/e1/edge_bit_enable (edge_bit_counter)
                                                          0.00       1.19 r
  UART_inst/U0_UART_RX/e1/U3/Y (INVX2M)                   0.10       1.29 f
  UART_inst/U0_UART_RX/e1/U5/Y (NOR2X2M)                  0.27       1.56 r
  UART_inst/U0_UART_RX/e1/U9/Y (AND2X2M)                  0.17       1.73 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.76


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[0]/Q (DFFRQX1M)          0.51       0.51 r
  UART_inst/U0_UART_RX/R1/U28/Y (INVX2M)                  0.09       0.60 f
  UART_inst/U0_UART_RX/R1/U13/Y (NOR3X2M)                 0.33       0.93 r
  UART_inst/U0_UART_RX/R1/U7/Y (NOR2X2M)                  0.09       1.02 f
  UART_inst/U0_UART_RX/R1/U6/Y (NAND4BX1M)                0.17       1.19 r
  UART_inst/U0_UART_RX/R1/edge_bit_enable (RX_FSM)        0.00       1.19 r
  UART_inst/U0_UART_RX/e1/edge_bit_enable (edge_bit_counter)
                                                          0.00       1.19 r
  UART_inst/U0_UART_RX/e1/U3/Y (INVX2M)                   0.10       1.29 f
  UART_inst/U0_UART_RX/e1/U5/Y (NOR2X2M)                  0.27       1.56 r
  UART_inst/U0_UART_RX/e1/U8/Y (AND2X2M)                  0.17       1.73 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.76


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[0]/Q (DFFRQX1M)          0.51       0.51 r
  UART_inst/U0_UART_RX/R1/U28/Y (INVX2M)                  0.09       0.60 f
  UART_inst/U0_UART_RX/R1/U13/Y (NOR3X2M)                 0.33       0.93 r
  UART_inst/U0_UART_RX/R1/U7/Y (NOR2X2M)                  0.09       1.02 f
  UART_inst/U0_UART_RX/R1/U6/Y (NAND4BX1M)                0.17       1.19 r
  UART_inst/U0_UART_RX/R1/edge_bit_enable (RX_FSM)        0.00       1.19 r
  UART_inst/U0_UART_RX/e1/edge_bit_enable (edge_bit_counter)
                                                          0.00       1.19 r
  UART_inst/U0_UART_RX/e1/U3/Y (INVX2M)                   0.10       1.29 f
  UART_inst/U0_UART_RX/e1/U5/Y (NOR2X2M)                  0.27       1.56 r
  UART_inst/U0_UART_RX/e1/U7/Y (AND2X2M)                  0.17       1.73 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.76


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[0]/Q (DFFRQX1M)          0.51       0.51 r
  UART_inst/U0_UART_RX/R1/U28/Y (INVX2M)                  0.09       0.60 f
  UART_inst/U0_UART_RX/R1/U13/Y (NOR3X2M)                 0.33       0.93 r
  UART_inst/U0_UART_RX/R1/U7/Y (NOR2X2M)                  0.09       1.02 f
  UART_inst/U0_UART_RX/R1/U6/Y (NAND4BX1M)                0.17       1.19 r
  UART_inst/U0_UART_RX/R1/edge_bit_enable (RX_FSM)        0.00       1.19 r
  UART_inst/U0_UART_RX/e1/edge_bit_enable (edge_bit_counter)
                                                          0.00       1.19 r
  UART_inst/U0_UART_RX/e1/U3/Y (INVX2M)                   0.10       1.29 f
  UART_inst/U0_UART_RX/e1/U5/Y (NOR2X2M)                  0.27       1.56 r
  UART_inst/U0_UART_RX/e1/U21/Y (AND2X2M)                 0.17       1.73 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.76


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/d1/data_3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  UART_inst/U0_UART_RX/e1/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.65 f
  UART_inst/U0_UART_RX/d1/edge_cnt[0] (data_sampling)     0.00       0.65 f
  UART_inst/U0_UART_RX/d1/U44/Y (XNOR2X1M)                0.19       0.84 f
  UART_inst/U0_UART_RX/d1/U43/Y (AND2X1M)                 0.23       1.07 f
  UART_inst/U0_UART_RX/d1/U32/Y (NAND4BBX1M)              0.11       1.17 r
  UART_inst/U0_UART_RX/d1/U31/Y (NAND4X1M)                0.17       1.34 f
  UART_inst/U0_UART_RX/d1/U27/Y (NOR4X1M)                 0.22       1.56 r
  UART_inst/U0_UART_RX/d1/U26/Y (MXI2X1M)                 0.17       1.73 r
  UART_inst/U0_UART_RX/d1/data_3_reg/D (DFFRQX2M)         0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/d1/data_3_reg/CK (DFFRQX2M)        0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.76


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[0]/Q (DFFRQX1M)          0.51       0.51 r
  UART_inst/U0_UART_RX/R1/U28/Y (INVX2M)                  0.09       0.60 f
  UART_inst/U0_UART_RX/R1/U13/Y (NOR3X2M)                 0.33       0.93 r
  UART_inst/U0_UART_RX/R1/U7/Y (NOR2X2M)                  0.09       1.02 f
  UART_inst/U0_UART_RX/R1/U6/Y (NAND4BX1M)                0.17       1.19 r
  UART_inst/U0_UART_RX/R1/edge_bit_enable (RX_FSM)        0.00       1.19 r
  UART_inst/U0_UART_RX/e1/edge_bit_enable (edge_bit_counter)
                                                          0.00       1.19 r
  UART_inst/U0_UART_RX/e1/U3/Y (INVX2M)                   0.10       1.29 f
  UART_inst/U0_UART_RX/e1/U5/Y (NOR2X2M)                  0.27       1.56 r
  UART_inst/U0_UART_RX/e1/U20/Y (AND2X2M)                 0.17       1.73 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


  Startpoint: UART_inst/U0_UART_RX/e1/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/d1/data_2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/e1/edge_cnt_reg[1]/Q (DFFRQX1M)
                                                          0.63       0.63 r
  UART_inst/U0_UART_RX/e1/edge_cnt[1] (edge_bit_counter)
                                                          0.00       0.63 r
  UART_inst/U0_UART_RX/d1/edge_cnt[1] (data_sampling)     0.00       0.63 r
  UART_inst/U0_UART_RX/d1/U51/Y (CLKXOR2X2M)              0.36       0.99 f
  UART_inst/U0_UART_RX/d1/U49/Y (NOR2X1M)                 0.11       1.09 r
  UART_inst/U0_UART_RX/d1/U47/Y (NAND4X1M)                0.25       1.34 f
  UART_inst/U0_UART_RX/d1/U39/Y (NOR4BX1M)                0.27       1.61 f
  UART_inst/U0_UART_RX/d1/U38/Y (MXI2X1M)                 0.09       1.70 r
  UART_inst/U0_UART_RX/d1/data_2_reg/D (DFFRQX2M)         0.00       1.70 r
  data arrival time                                                  1.70

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/d1/data_2_reg/CK (DFFRQX2M)        0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                      268.79


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28       1.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16       1.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17       1.44 f
  Async_fifo_inst/u_fifo_rd/U12/Y (NAND2X2M)              0.12       1.56 r
  Async_fifo_inst/u_fifo_rd/U19/Y (CLKXOR2X2M)            0.21       1.77 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/D (DFFRX1M)     0.00       1.77 r
  data arrival time                                                  1.77

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.23     270.57
  data required time                                               270.57
  --------------------------------------------------------------------------
  data required time                                               270.57
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/d1/data_1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[0]/Q (DFFRQX1M)          0.51       0.51 r
  UART_inst/U0_UART_RX/R1/U28/Y (INVX2M)                  0.09       0.60 f
  UART_inst/U0_UART_RX/R1/U13/Y (NOR3X2M)                 0.33       0.93 r
  UART_inst/U0_UART_RX/R1/U7/Y (NOR2X2M)                  0.09       1.02 f
  UART_inst/U0_UART_RX/R1/U6/Y (NAND4BX1M)                0.17       1.19 r
  UART_inst/U0_UART_RX/R1/U10/Y (NAND2BX2M)               0.19       1.38 r
  UART_inst/U0_UART_RX/R1/data_sample_en (RX_FSM)         0.00       1.38 r
  UART_inst/U0_UART_RX/d1/data_sample_en (data_sampling)
                                                          0.00       1.38 r
  UART_inst/U0_UART_RX/d1/U54/Y (CLKNAND2X2M)             0.13       1.51 f
  UART_inst/U0_UART_RX/d1/U36/Y (MXI2X1M)                 0.12       1.63 r
  UART_inst/U0_UART_RX/d1/data_1_reg/D (DFFRQX1M)         0.00       1.63 r
  data arrival time                                                  1.63

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/d1/data_1_reg/CK (DFFRQX1M)        0.00     270.80 r
  library setup time                                     -0.33     270.47
  data required time                                               270.47
  --------------------------------------------------------------------------
  data required time                                               270.47
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: UART_inst/U0_UART_RX/DE1/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/p1/parity_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_RX/DE1/P_DATA_reg[0]/Q (DFFRQX1M)     0.52       0.52 f
  UART_inst/U0_UART_RX/DE1/P_DATA[0] (deserializer)       0.00       0.52 f
  UART_inst/U0_UART_RX/p1/P_DATA[0] (parity_check)        0.00       0.52 f
  UART_inst/U0_UART_RX/p1/U5/Y (XOR3XLM)                  0.49       1.01 f
  UART_inst/U0_UART_RX/p1/U8/Y (XOR3XLM)                  0.53       1.54 f
  UART_inst/U0_UART_RX/p1/U7/Y (NOR2BX2M)                 0.11       1.65 r
  UART_inst/U0_UART_RX/p1/parity_error_reg/D (DFFRQX2M)
                                                          0.00       1.65 r
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/p1/parity_error_reg/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                      268.85


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28       1.12 r
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       1.12 r
  data arrival time                                                  1.12

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.33     270.47
  data required time                                               270.47
  --------------------------------------------------------------------------
  data required time                                               270.47
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                      269.36


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/s1/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[0]/Q (DFFRQX1M)          0.51       0.51 r
  UART_inst/U0_UART_RX/R1/U28/Y (INVX2M)                  0.09       0.60 f
  UART_inst/U0_UART_RX/R1/U13/Y (NOR3X2M)                 0.33       0.93 r
  UART_inst/U0_UART_RX/R1/strt_chk_en (RX_FSM)            0.00       0.93 r
  UART_inst/U0_UART_RX/s1/strt_chk_en (strt_check)        0.00       0.93 r
  UART_inst/U0_UART_RX/s1/U3/Y (AND2X2M)                  0.18       1.11 r
  UART_inst/U0_UART_RX/s1/strt_glitch_reg/D (DFFRQX1M)
                                                          0.00       1.11 r
  data arrival time                                                  1.11

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/s1/strt_glitch_reg/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      269.38


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84       0.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.27       1.11 r
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       1.11 r
  data arrival time                                                  1.11

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      269.39


  Startpoint: UART_inst/U0_UART_RX/R1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_RX/st1/stop_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_RX/R1/cs_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_RX/R1/cs_reg[0]/Q (DFFRQX1M)          0.57       0.57 f
  UART_inst/U0_UART_RX/R1/U28/Y (INVX2M)                  0.11       0.68 r
  UART_inst/U0_UART_RX/R1/U23/Y (AND3X2M)                 0.22       0.90 r
  UART_inst/U0_UART_RX/R1/stp_chk_en (RX_FSM)             0.00       0.90 r
  UART_inst/U0_UART_RX/st1/stp_chk_en (stop_check)        0.00       0.90 r
  UART_inst/U0_UART_RX/st1/U3/Y (NOR2BX2M)                0.14       1.03 r
  UART_inst/U0_UART_RX/st1/stop_error_reg/D (DFFRQX2M)
                                                          0.00       1.03 r
  data arrival time                                                  1.03

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_inst/U0_UART_RX/st1/stop_error_reg/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                      269.47


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.63       0.63 f
  Async_fifo_inst/u_fifo_rd/U16/Y (CLKXOR2X2M)            0.32       0.95 r
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.95 r
  data arrival time                                                  0.95

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                      269.55


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  Async_fifo_inst/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                      270.07


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28    8402.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16    8402.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17    8402.44 f
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.09    8402.53 r
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.53 r
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.53 r
  U2/Y (INVX2M)                                           0.05    8402.58 f
  UART_inst/TX_IN_V (UART)                                0.00    8402.58 f
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/Data_Valid (serializer)         0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/U6/Y (NOR2BX2M)                 0.13    8402.71 f
  UART_inst/U0_UART_TX/s1/U5/Y (BUFX2M)                   0.20    8402.91 f
  UART_inst/U0_UART_TX/s1/U3/Y (NOR2X2M)                  0.31    8403.21 r
  UART_inst/U0_UART_TX/s1/U4/Y (NOR2X2M)                  0.15    8403.36 f
  UART_inst/U0_UART_TX/s1/U21/Y (AO22X1M)                 0.33    8403.69 f
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[7]/D (DFFRQX2M)
                                                          0.00    8403.69 f
  data arrival time                                               8403.69

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[7]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                              -8403.69
  --------------------------------------------------------------------------
  slack (MET)                                                      267.96


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28    8402.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16    8402.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17    8402.44 f
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.09    8402.53 r
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.53 r
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.53 r
  U2/Y (INVX2M)                                           0.05    8402.58 f
  UART_inst/TX_IN_V (UART)                                0.00    8402.58 f
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/Data_Valid (serializer)         0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/U6/Y (NOR2BX2M)                 0.13    8402.71 f
  UART_inst/U0_UART_TX/s1/U5/Y (BUFX2M)                   0.20    8402.91 f
  UART_inst/U0_UART_TX/s1/U3/Y (NOR2X2M)                  0.31    8403.21 r
  UART_inst/U0_UART_TX/s1/U20/Y (AOI22X1M)                0.13    8403.35 f
  UART_inst/U0_UART_TX/s1/U19/Y (OAI2BB1X2M)              0.08    8403.43 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[6]/D (DFFRQX2M)
                                                          0.00    8403.43 r
  data arrival time                                               8403.43

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[6]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.43
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28    8402.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16    8402.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17    8402.44 f
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.09    8402.53 r
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.53 r
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.53 r
  U2/Y (INVX2M)                                           0.05    8402.58 f
  UART_inst/TX_IN_V (UART)                                0.00    8402.58 f
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/Data_Valid (serializer)         0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/U6/Y (NOR2BX2M)                 0.13    8402.71 f
  UART_inst/U0_UART_TX/s1/U5/Y (BUFX2M)                   0.20    8402.91 f
  UART_inst/U0_UART_TX/s1/U3/Y (NOR2X2M)                  0.31    8403.21 r
  UART_inst/U0_UART_TX/s1/U18/Y (AOI22X1M)                0.13    8403.35 f
  UART_inst/U0_UART_TX/s1/U17/Y (OAI2BB1X2M)              0.08    8403.43 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[5]/D (DFFRQX2M)
                                                          0.00    8403.43 r
  data arrival time                                               8403.43

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[5]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.43
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28    8402.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16    8402.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17    8402.44 f
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.09    8402.53 r
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.53 r
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.53 r
  U2/Y (INVX2M)                                           0.05    8402.58 f
  UART_inst/TX_IN_V (UART)                                0.00    8402.58 f
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/Data_Valid (serializer)         0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/U6/Y (NOR2BX2M)                 0.13    8402.71 f
  UART_inst/U0_UART_TX/s1/U5/Y (BUFX2M)                   0.20    8402.91 f
  UART_inst/U0_UART_TX/s1/U3/Y (NOR2X2M)                  0.31    8403.21 r
  UART_inst/U0_UART_TX/s1/U16/Y (AOI22X1M)                0.13    8403.35 f
  UART_inst/U0_UART_TX/s1/U15/Y (OAI2BB1X2M)              0.08    8403.43 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[4]/D (DFFRQX2M)
                                                          0.00    8403.43 r
  data arrival time                                               8403.43

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[4]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.43
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28    8402.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16    8402.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17    8402.44 f
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.09    8402.53 r
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.53 r
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.53 r
  U2/Y (INVX2M)                                           0.05    8402.58 f
  UART_inst/TX_IN_V (UART)                                0.00    8402.58 f
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/Data_Valid (serializer)         0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/U6/Y (NOR2BX2M)                 0.13    8402.71 f
  UART_inst/U0_UART_TX/s1/U5/Y (BUFX2M)                   0.20    8402.91 f
  UART_inst/U0_UART_TX/s1/U3/Y (NOR2X2M)                  0.31    8403.21 r
  UART_inst/U0_UART_TX/s1/U14/Y (AOI22X1M)                0.13    8403.35 f
  UART_inst/U0_UART_TX/s1/U13/Y (OAI2BB1X2M)              0.08    8403.43 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[3]/D (DFFRQX2M)
                                                          0.00    8403.43 r
  data arrival time                                               8403.43

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[3]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.43
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28    8402.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16    8402.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17    8402.44 f
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.09    8402.53 r
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.53 r
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.53 r
  U2/Y (INVX2M)                                           0.05    8402.58 f
  UART_inst/TX_IN_V (UART)                                0.00    8402.58 f
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/Data_Valid (serializer)         0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/U6/Y (NOR2BX2M)                 0.13    8402.71 f
  UART_inst/U0_UART_TX/s1/U5/Y (BUFX2M)                   0.20    8402.91 f
  UART_inst/U0_UART_TX/s1/U3/Y (NOR2X2M)                  0.31    8403.21 r
  UART_inst/U0_UART_TX/s1/U12/Y (AOI22X1M)                0.13    8403.35 f
  UART_inst/U0_UART_TX/s1/U11/Y (OAI2BB1X2M)              0.08    8403.43 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]/D (DFFRQX2M)
                                                          0.00    8403.43 r
  data arrival time                                               8403.43

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[2]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.43
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28    8402.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16    8402.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17    8402.44 f
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.09    8402.53 r
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.53 r
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.53 r
  U2/Y (INVX2M)                                           0.05    8402.58 f
  UART_inst/TX_IN_V (UART)                                0.00    8402.58 f
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/Data_Valid (serializer)         0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/U6/Y (NOR2BX2M)                 0.13    8402.71 f
  UART_inst/U0_UART_TX/s1/U5/Y (BUFX2M)                   0.20    8402.91 f
  UART_inst/U0_UART_TX/s1/U3/Y (NOR2X2M)                  0.31    8403.21 r
  UART_inst/U0_UART_TX/s1/U10/Y (AOI22X1M)                0.13    8403.35 f
  UART_inst/U0_UART_TX/s1/U9/Y (OAI2BB1X2M)               0.08    8403.43 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[1]/D (DFFRQX2M)
                                                          0.00    8403.43 r
  data arrival time                                               8403.43

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.43
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/DATA_isolate_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U5/Y (XNOR2X2M)               0.28    8402.12 r
  Async_fifo_inst/u_fifo_rd/U10/Y (XNOR2X2M)              0.16    8402.27 r
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.17    8402.44 f
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.09    8402.53 r
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.53 r
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.53 r
  U2/Y (INVX2M)                                           0.05    8402.58 f
  UART_inst/TX_IN_V (UART)                                0.00    8402.58 f
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/Data_Valid (serializer)         0.00    8402.58 f
  UART_inst/U0_UART_TX/s1/U6/Y (NOR2BX2M)                 0.13    8402.71 f
  UART_inst/U0_UART_TX/s1/U5/Y (BUFX2M)                   0.20    8402.91 f
  UART_inst/U0_UART_TX/s1/U3/Y (NOR2X2M)                  0.31    8403.21 r
  UART_inst/U0_UART_TX/s1/U8/Y (AOI22X1M)                 0.13    8403.35 f
  UART_inst/U0_UART_TX/s1/U7/Y (OAI2BB1X2M)               0.08    8403.43 r
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[0]/D (DFFRQX2M)
                                                          0.00    8403.43 r
  data arrival time                                               8403.43

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/DATA_isolate_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.43
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33    8402.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13    8402.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10    8402.40 r
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.05    8402.46 f
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.46 f
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.46 f
  U2/Y (INVX2M)                                           0.07    8402.53 r
  UART_inst/TX_IN_V (UART)                                0.00    8402.53 r
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/Data_valid (parity_calc)        0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/U2/Y (NOR2BX2M)                 0.40    8402.93 r
  UART_inst/U0_UART_TX/p1/U5/Y (AO2B2X2M)                 0.23    8403.17 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[2]/D (DFFRQX1M)
                                                          0.00    8403.17 r
  data arrival time                                               8403.17

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[2]/CK (DFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                              -8403.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33    8402.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13    8402.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10    8402.40 r
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.05    8402.46 f
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.46 f
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.46 f
  U2/Y (INVX2M)                                           0.07    8402.53 r
  UART_inst/TX_IN_V (UART)                                0.00    8402.53 r
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/Data_valid (parity_calc)        0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/U2/Y (NOR2BX2M)                 0.40    8402.93 r
  UART_inst/U0_UART_TX/p1/U8/Y (AO2B2X2M)                 0.23    8403.17 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[5]/D (DFFRQX2M)
                                                          0.00    8403.17 r
  data arrival time                                               8403.17

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[5]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33    8402.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13    8402.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10    8402.40 r
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.05    8402.46 f
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.46 f
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.46 f
  U2/Y (INVX2M)                                           0.07    8402.53 r
  UART_inst/TX_IN_V (UART)                                0.00    8402.53 r
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/Data_valid (parity_calc)        0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/U2/Y (NOR2BX2M)                 0.40    8402.93 r
  UART_inst/U0_UART_TX/p1/U4/Y (AO2B2X2M)                 0.23    8403.17 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[1]/D (DFFRQX2M)
                                                          0.00    8403.17 r
  data arrival time                                               8403.17

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33    8402.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13    8402.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10    8402.40 r
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.05    8402.46 f
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.46 f
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.46 f
  U2/Y (INVX2M)                                           0.07    8402.53 r
  UART_inst/TX_IN_V (UART)                                0.00    8402.53 r
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/Data_valid (parity_calc)        0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/U2/Y (NOR2BX2M)                 0.40    8402.93 r
  UART_inst/U0_UART_TX/p1/U7/Y (AO2B2X2M)                 0.23    8403.17 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[4]/D (DFFRQX2M)
                                                          0.00    8403.17 r
  data arrival time                                               8403.17

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[4]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33    8402.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13    8402.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10    8402.40 r
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.05    8402.46 f
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.46 f
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.46 f
  U2/Y (INVX2M)                                           0.07    8402.53 r
  UART_inst/TX_IN_V (UART)                                0.00    8402.53 r
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/Data_valid (parity_calc)        0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/U2/Y (NOR2BX2M)                 0.40    8402.93 r
  UART_inst/U0_UART_TX/p1/U3/Y (AO2B2X2M)                 0.23    8403.17 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[0]/D (DFFRQX2M)
                                                          0.00    8403.17 r
  data arrival time                                               8403.17

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33    8402.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13    8402.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10    8402.40 r
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.05    8402.46 f
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.46 f
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.46 f
  U2/Y (INVX2M)                                           0.07    8402.53 r
  UART_inst/TX_IN_V (UART)                                0.00    8402.53 r
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/Data_valid (parity_calc)        0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/U2/Y (NOR2BX2M)                 0.40    8402.93 r
  UART_inst/U0_UART_TX/p1/U6/Y (AO2B2X2M)                 0.23    8403.17 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[3]/D (DFFRQX2M)
                                                          0.00    8403.17 r
  data arrival time                                               8403.17

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[3]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33    8402.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13    8402.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10    8402.40 r
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.05    8402.46 f
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.46 f
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.46 f
  U2/Y (INVX2M)                                           0.07    8402.53 r
  UART_inst/TX_IN_V (UART)                                0.00    8402.53 r
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/Data_valid (parity_calc)        0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/U2/Y (NOR2BX2M)                 0.40    8402.93 r
  UART_inst/U0_UART_TX/p1/U9/Y (AO2B2X2M)                 0.23    8403.17 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[6]/D (DFFRQX2M)
                                                          0.00    8403.17 r
  data arrival time                                               8403.17

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[6]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33    8402.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13    8402.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10    8402.40 r
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.05    8402.46 f
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.46 f
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.46 f
  U2/Y (INVX2M)                                           0.07    8402.53 r
  UART_inst/TX_IN_V (UART)                                0.00    8402.53 r
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/Data_valid (parity_calc)        0.00    8402.53 r
  UART_inst/U0_UART_TX/p1/U2/Y (NOR2BX2M)                 0.40    8402.93 r
  UART_inst/U0_UART_TX/p1/U10/Y (AO2B2X2M)                0.23    8403.17 r
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[7]/D (DFFRQX2M)
                                                          0.00    8403.17 r
  data arrival time                                               8403.17

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/p1/P_DATA_ISO_reg[7]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                              -8403.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8401.00 r
  Async_fifo_inst/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.84    8401.84 r
  Async_fifo_inst/u_fifo_rd/U15/Y (CLKXOR2X2M)            0.33    8402.17 f
  Async_fifo_inst/u_fifo_rd/U4/Y (XNOR2X2M)               0.13    8402.30 f
  Async_fifo_inst/u_fifo_rd/U7/Y (NAND4X2M)               0.10    8402.40 r
  Async_fifo_inst/u_fifo_rd/U3/Y (INVX2M)                 0.05    8402.46 f
  Async_fifo_inst/u_fifo_rd/empty (fifo_rd)               0.00    8402.46 f
  Async_fifo_inst/o_empty (Async_fifo)                    0.00    8402.46 f
  U2/Y (INVX2M)                                           0.07    8402.53 r
  UART_inst/TX_IN_V (UART)                                0.00    8402.53 r
  UART_inst/U0_UART_TX/Data_valid (UART_TX_TOP)           0.00    8402.53 r
  UART_inst/U0_UART_TX/f1/Data_valid (FSM)                0.00    8402.53 r
  UART_inst/U0_UART_TX/f1/U4/Y (NAND2X2M)                 0.06    8402.59 f
  UART_inst/U0_UART_TX/f1/U3/Y (OAI211X2M)                0.06    8402.66 r
  UART_inst/U0_UART_TX/f1/cs_reg[0]/D (DFFRQX1M)          0.00    8402.66 r
  data arrival time                                               8402.66

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/f1/cs_reg[0]/CK (DFFRQX1M)         0.00    8671.80 r
  library setup time                                     -0.33    8671.47
  data required time                                              8671.47
  --------------------------------------------------------------------------
  data required time                                              8671.47
  data arrival time                                              -8402.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.81


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/Q (DFFRQX1M)
                                                          0.51       0.51 r
  UART_inst/U0_UART_TX/s1/U26/Y (NAND2X2M)                0.10       0.62 f
  UART_inst/U0_UART_TX/s1/U22/Y (NOR3X2M)                 0.30       0.92 r
  UART_inst/U0_UART_TX/s1/ser_done (serializer)           0.00       0.92 r
  UART_inst/U0_UART_TX/f1/ser_done (FSM)                  0.00       0.92 r
  UART_inst/U0_UART_TX/f1/U10/Y (INVX2M)                  0.07       0.99 f
  UART_inst/U0_UART_TX/f1/U9/Y (OAI31X1M)                 0.23       1.23 r
  UART_inst/U0_UART_TX/f1/cs_reg[2]/D (DFFRQX1M)          0.00       1.23 r
  data arrival time                                                  1.23

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/f1/cs_reg[2]/CK (DFFRQX1M)         0.00    8671.80 r
  library setup time                                     -0.34    8671.46
  data required time                                              8671.46
  --------------------------------------------------------------------------
  data required time                                              8671.46
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.23


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/Q (DFFRQX1M)
                                                          0.51       0.51 r
  UART_inst/U0_UART_TX/s1/U26/Y (NAND2X2M)                0.10       0.62 f
  UART_inst/U0_UART_TX/s1/U22/Y (NOR3X2M)                 0.30       0.92 r
  UART_inst/U0_UART_TX/s1/U27/Y (AOI2B1X1M)               0.23       1.15 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[3]/D (DFFRQX1M)
                                                          0.00       1.15 r
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/ser_count_reg[3]/CK (DFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.33


  Startpoint: UART_inst/U0_UART_TX/f1/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/m1/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/cs_reg[1]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_TX/f1/cs_reg[1]/Q (DFFRQX1M)          0.59       0.59 f
  UART_inst/U0_UART_TX/f1/U12/Y (NOR2X2M)                 0.18       0.77 r
  UART_inst/U0_UART_TX/f1/U5/Y (OAI2BB1X2M)               0.17       0.94 r
  UART_inst/U0_UART_TX/f1/mux_select[0] (FSM)             0.00       0.94 r
  UART_inst/U0_UART_TX/m1/mux_select[0] (MUX)             0.00       0.94 r
  UART_inst/U0_UART_TX/m1/U6/Y (INVX2M)                   0.05       0.99 f
  UART_inst/U0_UART_TX/m1/U3/Y (OAI21X2M)                 0.13       1.12 r
  UART_inst/U0_UART_TX/m1/TX_OUT_reg/D (DFFRQX2M)         0.00       1.12 r
  data arrival time                                                  1.12

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/m1/TX_OUT_reg/CK (DFFRQX2M)        0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.38


  Startpoint: UART_inst/U0_UART_TX/f1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/cs_reg[2]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_TX/f1/cs_reg[2]/Q (DFFRQX1M)          0.55       0.55 f
  UART_inst/U0_UART_TX/f1/U18/Y (INVX2M)                  0.09       0.64 r
  UART_inst/U0_UART_TX/f1/U13/Y (NAND3X2M)                0.13       0.77 f
  UART_inst/U0_UART_TX/f1/U6/Y (NAND2X2M)                 0.11       0.89 r
  UART_inst/U0_UART_TX/f1/U7/Y (NAND2BX2M)                0.12       1.01 r
  UART_inst/U0_UART_TX/f1/U8/Y (NAND2BX2M)                0.10       1.11 r
  UART_inst/U0_UART_TX/f1/busy_reg/D (DFFRQX1M)           0.00       1.11 r
  data arrival time                                                  1.11

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/f1/busy_reg/CK (DFFRQX1M)          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.38


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[1]/Q (DFFRQX1M)
                                                          0.54       0.54 f
  UART_inst/U0_UART_TX/s1/U33/Y (INVX2M)                  0.08       0.62 r
  UART_inst/U0_UART_TX/s1/U31/Y (CLKXOR2X2M)              0.30       0.92 f
  UART_inst/U0_UART_TX/s1/U30/Y (NOR2X2M)                 0.09       1.01 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[1]/D (DFFRQX1M)
                                                          0.00       1.01 r
  data arrival time                                                  1.01

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/ser_count_reg[1]/CK (DFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.48


  Startpoint: UART_inst/U0_UART_TX/f1/cs_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/cs_reg[2]/CK (DFFRQX1M)         0.00       0.00 r
  UART_inst/U0_UART_TX/f1/cs_reg[2]/Q (DFFRQX1M)          0.55       0.55 f
  UART_inst/U0_UART_TX/f1/U18/Y (INVX2M)                  0.09       0.64 r
  UART_inst/U0_UART_TX/f1/U13/Y (NAND3X2M)                0.13       0.77 f
  UART_inst/U0_UART_TX/f1/U6/Y (NAND2X2M)                 0.11       0.89 r
  UART_inst/U0_UART_TX/f1/U7/Y (NAND2BX2M)                0.12       1.01 r
  UART_inst/U0_UART_TX/f1/cs_reg[1]/D (DFFRQX1M)          0.00       1.01 r
  data arrival time                                                  1.01

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/f1/cs_reg[1]/CK (DFFRQX1M)         0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.48


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/f1/ser_en_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/Q (DFFRQX1M)
                                                          0.57       0.57 f
  UART_inst/U0_UART_TX/s1/U26/Y (NAND2X2M)                0.12       0.68 r
  UART_inst/U0_UART_TX/s1/U22/Y (NOR3X2M)                 0.08       0.77 f
  UART_inst/U0_UART_TX/s1/ser_done (serializer)           0.00       0.77 f
  UART_inst/U0_UART_TX/f1/ser_done (FSM)                  0.00       0.77 f
  UART_inst/U0_UART_TX/f1/U11/Y (AOI211X2M)               0.20       0.97 r
  UART_inst/U0_UART_TX/f1/ser_en_reg/D (DFFRQX1M)         0.00       0.97 r
  data arrival time                                                  0.97

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/f1/ser_en_reg/CK (DFFRQX1M)        0.00    8671.80 r
  library setup time                                     -0.34    8671.46
  data required time                                              8671.46
  --------------------------------------------------------------------------
  data required time                                              8671.46
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.50


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[2]/Q (DFFRQX1M)
                                                          0.53       0.53 f
  UART_inst/U0_UART_TX/s1/U32/Y (INVX2M)                  0.10       0.63 r
  UART_inst/U0_UART_TX/s1/U24/Y (AOI32X1M)                0.16       0.79 f
  UART_inst/U0_UART_TX/s1/U23/Y (OAI2BB2X1M)              0.15       0.94 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[2]/D (DFFRQX1M)
                                                          0.00       0.94 r
  data arrival time                                                  0.94

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/ser_count_reg[2]/CK (DFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.54


  Startpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/s1/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/Q (DFFRQX1M)
                                                          0.57       0.57 f
  UART_inst/U0_UART_TX/s1/U29/Y (NOR2X2M)                 0.13       0.69 r
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/D (DFFRQX1M)
                                                          0.00       0.69 r
  data arrival time                                                  0.69

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/s1/ser_count_reg[0]/CK (DFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.79


  Startpoint: UART_inst/U0_UART_TX/p1/parity_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_inst/U0_UART_TX/p1/parity_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/p1/parity_reg/CK (DFFRQX1M)        0.00       0.00 r
  UART_inst/U0_UART_TX/p1/parity_reg/Q (DFFRQX1M)         0.45       0.45 r
  UART_inst/U0_UART_TX/p1/U11/Y (OAI2BB2X1M)              0.15       0.60 r
  UART_inst/U0_UART_TX/p1/parity_reg/D (DFFRQX1M)         0.00       0.60 r
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_inst/U0_UART_TX/p1/parity_reg/CK (DFFRQX1M)        0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.89


  Startpoint: UART_inst/U0_UART_TX/f1/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN_inst/DFF1_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_inst/U0_UART_TX/f1/busy_reg/CK (DFFRQX1M)          0.00       0.00 r
  UART_inst/U0_UART_TX/f1/busy_reg/Q (DFFRQX1M)           0.47       0.47 r
  UART_inst/U0_UART_TX/f1/busy (FSM)                      0.00       0.47 r
  UART_inst/U0_UART_TX/BUSY (UART_TX_TOP)                 0.00       0.47 r
  UART_inst/TX_OUT_V (UART)                               0.00       0.47 r
  PULSE_GEN_inst/LVL_SIG (PULSE_GEN)                      0.00       0.47 r
  PULSE_GEN_inst/DFF1_reg/D (DFFRQX1M)                    0.00       0.47 r
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  PULSE_GEN_inst/DFF1_reg/CK (DFFRQX1M)                   0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.00


  Startpoint: PULSE_GEN_inst/DFF1_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN_inst/DFF2_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GEN_inst/DFF1_reg/CK (DFFRQX1M)                   0.00       0.00 r
  PULSE_GEN_inst/DFF1_reg/Q (DFFRQX1M)                    0.43       0.43 r
  PULSE_GEN_inst/DFF2_reg/D (DFFRQX1M)                    0.00       0.43 r
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  PULSE_GEN_inst/DFF2_reg/CK (DFFRQX1M)                   0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.05


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_RX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_RX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_RX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_RX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_RX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_RX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_RX/U24/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_RX/count_reg[6]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_RX/count_reg[6]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_RX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_RX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_RX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_RX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_RX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_RX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_RX/U23/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_RX/count_reg[5]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_RX/count_reg[5]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_RX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_RX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_RX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_RX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_RX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_RX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_RX/U22/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_RX/count_reg[4]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_RX/count_reg[4]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_RX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_RX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_RX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_RX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_RX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_RX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_RX/U21/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_RX/count_reg[3]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_RX/count_reg[3]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_RX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_RX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_RX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_RX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_RX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_RX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_RX/U20/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_RX/count_reg[2]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_RX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_RX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_RX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_RX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_RX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_RX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_RX/U19/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_RX/count_reg[1]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_RX/count_reg[1]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_RX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_RX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_RX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_RX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_RX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_RX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_RX/U18/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_RX/count_reg[0]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_RX/count_reg[0]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_TX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_TX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_TX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_TX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_TX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_TX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_TX/U24/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_TX/count_reg[6]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_TX/count_reg[6]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_TX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_TX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_TX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_TX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_TX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_TX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_TX/U23/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_TX/count_reg[5]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_TX/count_reg[5]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_TX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_TX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_TX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_TX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_TX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_TX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_TX/U22/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_TX/count_reg[4]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_TX/count_reg[4]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_TX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_TX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_TX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_TX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_TX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_TX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_TX/U21/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_TX/count_reg[3]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_TX/count_reg[3]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_TX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_TX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_TX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_TX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_TX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_TX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_TX/U20/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_TX/count_reg[2]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_TX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_TX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_TX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_TX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_TX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_TX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_TX/U19/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_TX/count_reg[1]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_TX/count_reg[1]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_TX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_TX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_TX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_TX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_TX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_TX/U25/Y (AND3X1M)                          0.30       1.88 f
  ClkDiv_inst_TX/U18/Y (AO22X1M)                          0.41       2.29 f
  ClkDiv_inst_TX/count_reg[0]/D (DFFRQX1M)                0.00       2.29 f
  data arrival time                                                  2.29

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_TX/count_reg[0]/CK (DFFRQX1M)               0.00     270.80 r
  library setup time                                     -0.13     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_RX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_RX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_RX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_RX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_RX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_RX/U27/Y (AOI21X1M)                         0.15       1.73 r
  ClkDiv_inst_RX/U26/Y (CLKXOR2X2M)                       0.22       1.96 r
  ClkDiv_inst_RX/div_clk_reg/D (DFFRQX1M)                 0.00       1.96 r
  data arrival time                                                  1.96

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_RX/div_clk_reg/CK (DFFRQX1M)                0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_TX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_TX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_TX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_TX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_TX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_TX/U27/Y (AOI21X1M)                         0.15       1.73 r
  ClkDiv_inst_TX/U26/Y (CLKXOR2X2M)                       0.22       1.95 r
  ClkDiv_inst_TX/div_clk_reg/D (DFFRQX1M)                 0.00       1.95 r
  data arrival time                                                  1.95

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_TX/div_clk_reg/CK (DFFRQX1M)                0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: ClkDiv_inst_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_RX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_RX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_RX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_RX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_RX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_RX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_RX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_RX/U30/Y (OR2X1M)                           0.23       1.82 f
  ClkDiv_inst_RX/U29/Y (XNOR2X1M)                         0.17       1.99 f
  ClkDiv_inst_RX/odd_edge_tog_reg/D (DFFSQX2M)            0.00       1.99 f
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_RX/odd_edge_tog_reg/CK (DFFSQX2M)           0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.57


  Startpoint: ClkDiv_inst_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_inst_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_inst_TX/count_reg[2]/CK (DFFRQX1M)               0.00       0.00 r
  ClkDiv_inst_TX/count_reg[2]/Q (DFFRQX1M)                0.49       0.49 r
  ClkDiv_inst_TX/U35/Y (CLKXOR2X2M)                       0.32       0.81 f
  ClkDiv_inst_TX/U34/Y (NOR4X1M)                          0.26       1.07 r
  ClkDiv_inst_TX/U33/Y (NAND4X1M)                         0.20       1.27 f
  ClkDiv_inst_TX/U32/Y (MXI2X1M)                          0.18       1.45 r
  ClkDiv_inst_TX/U31/Y (CLKNAND2X2M)                      0.13       1.58 f
  ClkDiv_inst_TX/U30/Y (OR2X1M)                           0.23       1.81 f
  ClkDiv_inst_TX/U29/Y (XNOR2X1M)                         0.17       1.99 f
  ClkDiv_inst_TX/odd_edge_tog_reg/D (DFFSQX2M)            0.00       1.99 f
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_inst_TX/odd_edge_tog_reg/CK (DFFSQX2M)           0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.57


  Startpoint: reset_sync_inst2/sync_reg_reg[1]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: reset_sync_inst2/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset_sync_inst2/sync_reg_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  reset_sync_inst2/sync_reg_reg[1]/Q (DFFRQX2M)           0.47       0.47 f
  reset_sync_inst2/sync_reg_reg[0]/D (DFFRHQX8M)          0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  reset_sync_inst2/sync_reg_reg[0]/CK (DFFRHQX8M)         0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.17


1
