0.6
2019.2
Nov  6 2019
21:57:16
F:/Test/display/display.sim/sim_1/impl/timing/xsim/display_tb_time_impl.v,1713456486,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;seg7_0;seg7_1;seg7_2;top,,,../../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/Test/display/display.srcs/sim_1/new/display_tb.sv,1713455986,systemVerilog,,,,display_tb,,,../../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/Test/display/display.srcs/sources_1/new/display.sv,1713453949,systemVerilog,,F:/Test/display/display.srcs/sources_1/new/seg7.sv,,display,,,../../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/Test/display/display.srcs/sources_1/new/seg7.sv,1713454144,systemVerilog,,F:/Test/display/display.srcs/sim_1/new/display_tb.sv,,seg7,,,../../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
