
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Date: Fri Jun 14 12:44:08 2024

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.
 
Family: Trion 
Device: T120F324
Top-level Entity Name: WS2812_Protocol
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 9 / 1076 (0.84%)
Outputs: 3 / 1566 (0.19%)
Clocks: 2 / 16 (12.50%)
Logic Elements: 4170 / 112128 (3.72%)
	LE: LUTs/Adders: 2820 / 112128 (2.51%)
	LE: Registers: 2288 / 107520 (2.13%)
Memory Blocks: 46 / 1056 (4.36%)
Multipliers: 0 / 320 (0.00%)
---------- Resource Summary (end) ----------


---------- Memory Block Information (begin) ----------

+---------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                                         NAME                                          | MODE | READ_WIDTH | WRITE_WIDTH | WRITE_MODE | OUTPUT_REG |
+---------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                              wsinterface/led_reg__D$h0w1                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                      ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram                      | SDP  |     8      |      8      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0u12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0t12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0s12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0r12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0q12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0p12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0o12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0n12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0m12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0l12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0k12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0j12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0i12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0h12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0g12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0f12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0e12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0d12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0c12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0b12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h012                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                             wsinterface/led_reg__D$h0v12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h02                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2  | SDP  |     4      |      4      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12  | SDP  |     4      |      4      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12 | SDP  |     4      |      4      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r1  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$1  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2  | SDP  |     5      |      5      | READ_FIRST |   false    |
+---------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+

----------- Memory Block Information (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|    jtag_inst1_DRCK     |    Input     |
|     jtag_inst1_TMS     |    Input     |
|   jtag_inst1_RUNTEST   |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 8 seconds
