
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000080                       # Number of seconds simulated
sim_ticks                                    80259500                       # Number of ticks simulated
final_tick                                   80259500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181321                       # Simulator instruction rate (inst/s)
host_op_rate                                   184550                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11981292                       # Simulator tick rate (ticks/s)
host_mem_usage                                 667680                       # Number of bytes of host memory used
host_seconds                                     6.70                       # Real time elapsed on the host
sim_insts                                     1214613                       # Number of instructions simulated
sim_ops                                       1236250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          61504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             136320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            96                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 96                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         490409235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         766314268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          42262910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          17543095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          42262910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          18340508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          43060323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          19935335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          44655150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          27112055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          40668083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          20732748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          41465496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          22327575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          40668083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          20732748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1698490521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    490409235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     42262910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     42262910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     43060323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     44655150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     40668083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     41465496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     40668083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        785452189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        76551685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76551685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        76551685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        490409235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        766314268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         42262910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         17543095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         42262910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         18340508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         43060323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         19935335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         44655150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         27112055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         40668083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         20732748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         41465496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         22327575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         40668083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         20732748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1775042207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         96                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       96                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 133248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  136384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      80252000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2131                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   96                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    376.533333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.128846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.878461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          132     36.67%     36.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           66     18.33%     55.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      7.78%     62.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      6.67%     69.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      3.89%     73.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.22%     75.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      3.61%     79.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.94%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           68     18.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          360                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     375.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    155.983815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    565.270658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.125561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     39997000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                79034500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19210.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37960.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1660.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1699.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1723                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      58                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.70                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36035.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2336040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1274625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14118000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 265680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              5085600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             50061960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2959500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               76101405                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            974.129156                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      4464500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      71071750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   332640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   181500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1630200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 181440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              5085600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             32860215                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             18048750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               58320345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            746.524305                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     29884750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45732750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  24137                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            21805                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1233                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               20527                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  17432                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.922297                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    914                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 232                       # Number of system calls
system.cpu0.numCycles                          160520                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             39188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        226418                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      24137                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             18346                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        84608                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2621                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    25990                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  744                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            125108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.951594                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.180521                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   87050     69.58%     69.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1713      1.37%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2617      2.09%     73.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     783      0.63%     73.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    2918      2.33%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     729      0.58%     76.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    2695      2.15%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9447      7.55%     86.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   17156     13.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              125108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.150368                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.410528                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   36934                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                53407                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    29246                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 4520                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1001                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 967                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  324                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                233919                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1171                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1001                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   38660                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4030                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10903                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    31957                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                38557                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                231093                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  134                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  1911                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   345                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 35382                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             285164                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1141653                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          363145                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               257123                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   28041                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               156                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           155                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    16664                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               41576                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              22616                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1018                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             591                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    226209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                310                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   215503                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              958                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          19554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        62262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            91                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       125108                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.722536                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.823810                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              60646     48.47%     48.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               7202      5.76%     54.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               4582      3.66%     57.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              11575      9.25%     67.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              41103     32.85%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         125108                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               126353     58.63%     58.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27358     12.69%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               40398     18.75%     90.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              21391      9.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                215503                       # Type of FU issued
system.cpu0.iq.rate                          1.342531                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                         11                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000051                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            557027                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           246098                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       212821                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                215486                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             117                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         4106                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1818                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1001                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2575                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1273                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             226527                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              213                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                41576                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               22616                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               148                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1235                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            54                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           423                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          552                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 975                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               214292                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                39799                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1211                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       61020                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   19448                       # Number of branches executed
system.cpu0.iew.exec_stores                     21221                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.334986                       # Inst execution rate
system.cpu0.iew.wb_sent                        213315                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       212849                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   156489                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   296414                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.325997                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.527941                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          19565                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            219                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              924                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       122182                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.693907                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.518023                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        64076     52.44%     52.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        21507     17.60%     70.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         6230      5.10%     75.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         2971      2.43%     77.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         5578      4.57%     82.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         8848      7.24%     89.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         2542      2.08%     91.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1159      0.95%     92.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         9271      7.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       122182                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              192869                       # Number of instructions committed
system.cpu0.commit.committedOps                206965                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         58268                       # Number of memory references committed
system.cpu0.commit.loads                        37470                       # Number of loads committed
system.cpu0.commit.membars                        124                       # Number of memory barriers committed
system.cpu0.commit.branches                     18539                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   189018                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 340                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          121464     58.69%     58.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27230     13.16%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     71.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          37470     18.10%     89.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         20798     10.05%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           206965                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 9271                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      338933                       # The number of ROB reads
system.cpu0.rob.rob_writes                     456000                       # The number of ROB writes
system.cpu0.timesIdled                            405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          35412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     192869                       # Number of Instructions Simulated
system.cpu0.committedOps                       206965                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.832275                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.832275                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.201526                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.201526                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  330134                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 163111                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   759366                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  101150                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  62025                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              150                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.959577                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              48459                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              799                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            60.649562                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   500.959577                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.489218                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.489218                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          649                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          618                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.633789                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           121232                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          121232                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        39066                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          39066                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9283                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9283                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        48349                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           48349                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        48354                       # number of overall hits
system.cpu0.dcache.overall_hits::total          48354                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          308                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        11363                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11363                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        11671                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11671                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        11671                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11671                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     20399255                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     20399255                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    603946713                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    603946713                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       153750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       153750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    624345968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    624345968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    624345968                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    624345968                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        39374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        39374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        20646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        60020                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        60020                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        60025                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        60025                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.007822                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007822                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.550373                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.550373                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.194452                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.194452                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.194436                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.194436                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 66231.347403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66231.347403                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53150.287160                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53150.287160                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        51250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        51250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53495.498929                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53495.498929                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53495.498929                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53495.498929                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          470                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu0.dcache.writebacks::total               96                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          118                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        10578                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        10578                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        10696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        10696                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10696                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          190                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          785                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          785                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          975                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          975                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     12592999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12592999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     41660257                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     41660257                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       143750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       143750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     54253256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     54253256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     54253256                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     54253256                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016245                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016245                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016243                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016243                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 66278.942105                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66278.942105                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53070.391083                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53070.391083                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 47916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 55644.365128                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55644.365128                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 55644.365128                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55644.365128                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              234                       # number of replacements
system.cpu0.icache.tags.tagsinuse          291.109876                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              25165                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            40.918699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   291.109876                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.568574                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.568574                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            52595                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           52595                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        25165                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          25165                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        25165                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           25165                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        25165                       # number of overall hits
system.cpu0.icache.overall_hits::total          25165                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          825                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          825                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          825                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           825                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          825                       # number of overall misses
system.cpu0.icache.overall_misses::total          825                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     46539750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46539750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     46539750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46539750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     46539750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46539750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        25990                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        25990                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        25990                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        25990                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        25990                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        25990                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.031743                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031743                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.031743                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031743                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.031743                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031743                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56411.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56411.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56411.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56411.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56411.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56411.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          209                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          616                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          616                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     35585750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35585750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     35585750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35585750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     35585750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35585750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.023701                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.023701                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.023701                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.023701                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.023701                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.023701                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 57769.074675                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57769.074675                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 57769.074675                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57769.074675                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 57769.074675                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57769.074675                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  18143                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            17599                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              339                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               14433                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  13374                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.662648                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    228                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           54160                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             19848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        168038                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      18143                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             13602                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        29767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    769                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    18216                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   87                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             50021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.407049                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.745004                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   26625     53.23%     53.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     451      0.90%     54.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     130      0.26%     54.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     303      0.61%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     423      0.85%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     267      0.53%     56.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     206      0.41%     56.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    8387     16.77%     73.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   13229     26.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               50021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.334989                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.102622                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   19904                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 7255                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    18823                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 3681                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   357                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 253                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                167092                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   357                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   20618                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1227                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          2304                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    21735                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 3779                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                164984                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  2968                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   598                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             233974                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               810796                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          261710                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               221171                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   12799                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                56                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            55                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     8741                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               38858                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1671                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              838                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             498                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    162715                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 97                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   160957                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              381                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           7060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        24853                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        50021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.217789                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.355763                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               5746     11.49%     11.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1960      3.92%     15.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1354      2.71%     18.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               7555     15.10%     33.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              33406     66.78%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          50021                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   114    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                94699     58.83%     58.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               24004     14.91%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               40777     25.33%     99.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1477      0.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                160957                       # Type of FU issued
system.cpu1.iq.rate                          2.971880                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                        114                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000708                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            372430                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           169883                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       157694                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                161071                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1456                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          309                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         2206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   357                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    768                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   33                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             162815                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               34                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                38858                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1671                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                46                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    17                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    3                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           250                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 315                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               160484                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                40368                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              473                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       41814                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   16305                       # Number of branches executed
system.cpu1.iew.exec_stores                      1446                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.963146                       # Inst execution rate
system.cpu1.iew.wb_sent                        157943                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       157694                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   130338                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   213611                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.911632                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.610165                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           7001                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              312                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        49040                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.176020                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.921126                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         8107     16.53%     16.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        17097     34.86%     51.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1192      2.43%     53.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2633      5.37%     59.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          298      0.61%     59.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         9744     19.87%     79.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          277      0.56%     80.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          738      1.50%     81.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         8954     18.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        49040                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              154395                       # Number of instructions committed
system.cpu1.commit.committedOps                155752                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         38764                       # Number of memory references committed
system.cpu1.commit.loads                        37402                       # Number of loads committed
system.cpu1.commit.membars                         46                       # Number of memory barriers committed
system.cpu1.commit.branches                     16055                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   139899                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 124                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           92985     59.70%     59.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          24003     15.41%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          37402     24.01%     99.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1362      0.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           155752                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 8954                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      202358                       # The number of ROB reads
system.cpu1.rob.rob_writes                     326557                       # The number of ROB writes
system.cpu1.timesIdled                             36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      106359                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     154395                       # Number of Instructions Simulated
system.cpu1.committedOps                       155752                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.350789                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.350789                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.850720                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.850720                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  254075                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 128993                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   594936                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   95162                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  40727                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           73.165359                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              38722                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              283                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           136.826855                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    73.165359                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.071451                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.071451                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          283                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            79220                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           79220                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        37443                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          37443                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1282                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1282                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data        38725                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           38725                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        38725                       # number of overall hits
system.cpu1.dcache.overall_hits::total          38725                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          646                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          646                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           71                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            5                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          717                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           717                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          722                       # number of overall misses
system.cpu1.dcache.overall_misses::total          722                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     15039805                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     15039805                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2363728                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2363728                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        74500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        74500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     17403533                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     17403533                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     17403533                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     17403533                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        38089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        38089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1353                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1353                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        39442                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        39442                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        39447                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        39447                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.016960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016960                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.052476                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.052476                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018179                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018179                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.018303                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018303                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 23281.431889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23281.431889                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33291.943662                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33291.943662                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12416.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12416.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24272.709902                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24272.709902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24104.616343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24104.616343                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1869                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              194                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     9.634021                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          380                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          380                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          418                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          418                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          418                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          418                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          266                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           33                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          299                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          299                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          301                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      6390602                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      6390602                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       754011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       754011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data       132000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       132000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        56500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        56500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      7144613                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      7144613                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      7276613                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      7276613                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.024390                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.024390                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.007581                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007581                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007630                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007630                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 24024.819549                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24024.819549                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 22848.818182                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22848.818182                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        66000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        66000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9416.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9416.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23895.026756                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23895.026756                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 24174.794020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24174.794020                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           15.046933                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              18132                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           342.113208                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    15.046933                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.029389                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.029389                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            36485                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           36485                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        18132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          18132                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        18132                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           18132                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        18132                       # number of overall hits
system.cpu1.icache.overall_hits::total          18132                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           84                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           84                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           84                       # number of overall misses
system.cpu1.icache.overall_misses::total           84                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      6743750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6743750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      6743750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6743750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      6743750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6743750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        18216                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        18216                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        18216                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        18216                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        18216                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        18216                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004611                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004611                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004611                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004611                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004611                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 80282.738095                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80282.738095                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 80282.738095                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80282.738095                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 80282.738095                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80282.738095                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          181                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           31                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           31                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           31                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4619750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4619750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4619750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4619750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4619750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4619750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002910                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002910                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002910                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002910                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 87165.094340                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87165.094340                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 87165.094340                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87165.094340                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 87165.094340                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87165.094340                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  16625                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            16131                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              335                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               13338                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  12587                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.369471                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    201                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           53663                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             19982                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        162001                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      16625                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             12788                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        28656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    751                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    18140                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   97                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             49053                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.346972                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.733264                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   26467     53.96%     53.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     455      0.93%     54.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     120      0.24%     55.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     292      0.60%     55.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     411      0.84%     56.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     236      0.48%     57.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     193      0.39%     57.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    8406     17.14%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   12473     25.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               49053                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.309804                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.018858                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   19754                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 7232                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    18397                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 3321                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   348                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 233                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                161229                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                   96                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   348                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   20335                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1763                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1996                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    21067                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 3543                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                159233                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  2890                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   534                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands             223572                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               782850                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          253982                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               211591                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   11979                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     7447                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               38114                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1570                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              779                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             431                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    157041                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 83                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   155588                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              395                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           6744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        23654                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        49053                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.171835                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.388277                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               5999     12.23%     12.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2138      4.36%     16.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               1371      2.79%     19.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               7472     15.23%     34.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              32073     65.38%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          49053                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   128    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                90113     57.92%     57.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               24004     15.43%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               40099     25.77%     99.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1372      0.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                155588                       # Type of FU issued
system.cpu2.iq.rate                          2.899353                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                        128                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000823                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            360752                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           163883                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       152256                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                155716                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1463                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          324                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         2279                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   348                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    925                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                   98                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             157127                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               35                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                38114                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1570                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                38                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    24                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   43                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           245                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 313                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               155124                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                39710                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              464                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                       41044                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   15005                       # Number of branches executed
system.cpu2.iew.exec_stores                      1334                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.890707                       # Inst execution rate
system.cpu2.iew.wb_sent                        152493                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       152256                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   126388                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   205666                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.837262                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.614530                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           6745                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              308                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        48104                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.126143                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.915173                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         8489     17.65%     17.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        16499     34.30%     51.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         1225      2.55%     54.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         2518      5.23%     59.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          345      0.72%     60.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         9481     19.71%     80.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          273      0.57%     80.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          738      1.53%     82.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         8536     17.74%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        48104                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              149210                       # Number of instructions committed
system.cpu2.commit.committedOps                150380                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         37897                       # Number of memory references committed
system.cpu2.commit.loads                        36651                       # Number of loads committed
system.cpu2.commit.membars                         39                       # Number of memory barriers committed
system.cpu2.commit.branches                     14779                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   135771                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 105                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           88480     58.84%     58.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          24003     15.96%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          36651     24.37%     99.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1246      0.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           150380                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 8536                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      196303                       # The number of ROB reads
system.cpu2.rob.rob_writes                     315202                       # The number of ROB writes
system.cpu2.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      106856                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     149210                       # Number of Instructions Simulated
system.cpu2.committedOps                       150380                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.359647                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.359647                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.780501                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.780501                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  246855                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 126773                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   576600                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   87604                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  39810                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           72.101449                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              37867                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              284                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           133.334507                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    72.101449                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.070412                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.070412                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.277344                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            77535                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           77535                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        36698                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          36698                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1169                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1169                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data        37867                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           37867                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        37867                       # number of overall hits
system.cpu2.dcache.overall_hits::total          37867                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          670                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          670                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           71                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            5                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          741                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           741                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          746                       # number of overall misses
system.cpu2.dcache.overall_misses::total          746                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     18551838                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     18551838                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      2426240                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2426240                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        40500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        40500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     20978078                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     20978078                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     20978078                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     20978078                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        37368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        37368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        38608                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        38608                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        38613                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        38613                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.017930                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017930                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.057258                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.057258                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.019193                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019193                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.019320                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019320                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 27689.310448                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27689.310448                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 34172.394366                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34172.394366                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        13500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        13500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 28310.496626                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28310.496626                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 28120.747989                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28120.747989                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2530                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              191                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    13.246073                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          410                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          410                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           38                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          448                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          448                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          260                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          260                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           33                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          293                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          295                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          295                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      7821183                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      7821183                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       749755                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       749755                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data       141000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       141000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        31500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        31500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      8570938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      8570938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      8711938                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      8711938                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.006958                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006958                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.026613                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026613                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.007589                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007589                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.007640                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007640                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 30081.473077                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30081.473077                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 22719.848485                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22719.848485                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data        70500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        70500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data        10500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        10500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 29252.348123                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29252.348123                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 29531.993220                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29531.993220                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           14.812421                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              18055                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           340.660377                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    14.812421                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.028931                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.028931                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            36333                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           36333                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        18055                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          18055                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        18055                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           18055                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        18055                       # number of overall hits
system.cpu2.icache.overall_hits::total          18055                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           85                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           85                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           85                       # number of overall misses
system.cpu2.icache.overall_misses::total           85                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      6936750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6936750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      6936750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6936750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      6936750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6936750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        18140                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        18140                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        18140                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        18140                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        18140                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        18140                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.004686                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004686                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.004686                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004686                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.004686                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004686                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 81608.823529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 81608.823529                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 81608.823529                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 81608.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 81608.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 81608.823529                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          160                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           80                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           32                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           32                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      5007500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5007500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      5007500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5007500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      5007500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5007500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.002922                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002922                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.002922                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002922                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.002922                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002922                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 94481.132075                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 94481.132075                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 94481.132075                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 94481.132075                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 94481.132075                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 94481.132075                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  15916                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            15433                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              337                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               12792                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  12236                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.653533                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    194                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           53132                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             19835                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        159076                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      15916                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             12430                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        28205                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    751                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    18105                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   89                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             48437                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.327518                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.727982                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   26256     54.21%     54.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     426      0.88%     55.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     122      0.25%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     284      0.59%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     407      0.84%     56.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     246      0.51%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     194      0.40%     57.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8385     17.31%     74.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   12117     25.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               48437                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.299556                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.993977                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   19598                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 7119                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    18337                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 3034                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   348                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 236                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                158437                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   348                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   20164                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1821                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1929                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    20748                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 3426                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                156497                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  2655                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   660                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands             218501                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               769523                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          250195                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               206476                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   12021                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     6974                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               37756                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1574                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              760                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             400                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    154329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 85                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   152898                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              409                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           6844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        23783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        48437                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.156636                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.397609                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               6067     12.53%     12.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2107      4.35%     16.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               1383      2.86%     19.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               7495     15.47%     35.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              31385     64.80%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          48437                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   117    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                87774     57.41%     57.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               24004     15.70%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.11% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               39802     26.03%     99.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1318      0.86%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                152898                       # Type of FU issued
system.cpu3.iq.rate                          2.877701                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                        117                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000765                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            354759                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           161273                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       149507                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                153015                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1470                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          371                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         2350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   348                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   1027                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                  134                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             154417                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               38                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                37756                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1574                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    28                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   77                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           244                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 316                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               152427                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                39413                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              471                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                       40692                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   14348                       # Number of branches executed
system.cpu3.iew.exec_stores                      1279                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.868836                       # Inst execution rate
system.cpu3.iew.wb_sent                        149741                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       149507                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   124421                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   201661                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.813879                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.616981                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           6779                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              310                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        47488                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.107522                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.924971                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         8560     18.03%     18.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        16404     34.54%     52.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         1225      2.58%     55.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         2277      4.79%     59.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          341      0.72%     60.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         9238     19.45%     80.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          245      0.52%     80.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          723      1.52%     82.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         8475     17.85%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        47488                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              146465                       # Number of instructions committed
system.cpu3.commit.committedOps                147570                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         37489                       # Number of memory references committed
system.cpu3.commit.loads                        36286                       # Number of loads committed
system.cpu3.commit.membars                         38                       # Number of memory barriers committed
system.cpu3.commit.branches                     14099                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   133629                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  98                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           86078     58.33%     58.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          24003     16.27%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          36286     24.59%     99.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1203      0.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           147570                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 8475                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      192998                       # The number of ROB reads
system.cpu3.rob.rob_writes                     309718                       # The number of ROB writes
system.cpu3.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      107387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     146465                       # Number of Instructions Simulated
system.cpu3.committedOps                       147570                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.362762                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.362762                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.756625                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.756625                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  243163                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 125672                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   567459                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   83731                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  39405                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           72.230427                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              37435                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              285                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           131.350877                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    72.230427                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.070538                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.070538                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.278320                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            76712                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           76712                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        36313                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          36313                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1122                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1122                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data        37435                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           37435                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        37435                       # number of overall hits
system.cpu3.dcache.overall_hits::total          37435                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          685                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          685                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           74                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            5                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          759                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           759                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          764                       # number of overall misses
system.cpu3.dcache.overall_misses::total          764                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     18872253                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     18872253                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2672488                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2672488                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        61000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        61000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        38500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     21544741                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     21544741                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     21544741                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     21544741                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        36998                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        36998                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1196                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1196                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        38194                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        38194                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        38199                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        38199                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.018515                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018515                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.061873                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061873                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.019872                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019872                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.020001                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020001                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 27550.734307                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27550.734307                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 36114.702703                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 36114.702703                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        15250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        15250                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 12833.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12833.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 28385.693017                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28385.693017                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 28199.922775                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28199.922775                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2626                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              194                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    13.536082                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          425                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          425                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           41                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          466                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          466                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          466                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          466                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          260                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          260                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           33                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          293                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          295                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          295                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      8128720                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      8128720                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      1038006                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1038006                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data       139500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       139500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        49000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        49000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      9166726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      9166726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      9306226                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      9306226                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.007027                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007027                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.027592                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027592                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.007671                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007671                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.007723                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007723                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 31264.307692                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 31264.307692                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 31454.727273                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 31454.727273                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        69750                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        69750                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data        12250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 31285.754266                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 31285.754266                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 31546.528814                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 31546.528814                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           14.702905                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              18020                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           333.703704                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    14.702905                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.028717                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.028717                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            36264                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           36264                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        18020                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          18020                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        18020                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           18020                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        18020                       # number of overall hits
system.cpu3.icache.overall_hits::total          18020                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           85                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           85                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           85                       # number of overall misses
system.cpu3.icache.overall_misses::total           85                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      7187500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7187500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      7187500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7187500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      7187500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7187500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        18105                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18105                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        18105                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18105                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        18105                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18105                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.004695                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004695                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.004695                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004695                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.004695                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004695                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 84558.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 84558.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 84558.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 84558.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 84558.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 84558.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           82                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           31                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           31                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      5153250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5153250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      5153250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5153250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      5153250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5153250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.002983                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002983                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.002983                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002983                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 95430.555556                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 95430.555556                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 95430.555556                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 95430.555556                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 95430.555556                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 95430.555556                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                  15220                       # Number of BP lookups
system.cpu4.branchPred.condPredicted            14775                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              344                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups               12237                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                  11844                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            96.788429                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    176                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           52454                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles             19868                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                        156823                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                      15220                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches             12020                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        27287                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    753                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                    18102                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                  139                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             47556                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             3.335815                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.725044                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                   25658     53.95%     53.95% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     493      1.04%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     116      0.24%     55.23% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     246      0.52%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     401      0.84%     56.59% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     250      0.53%     57.12% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     179      0.38%     57.50% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                    8457     17.78%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                   11756     24.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               47556                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.290159                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       2.989724                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                   19485                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 6753                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    18206                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 2764                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   347                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 199                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                155789                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   347                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                   19995                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                   1921                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1653                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    20383                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 3256                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                154108                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  2637                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                   494                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands             214285                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               757978                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          247228                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               201963                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                   12318                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     6822                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads               37594                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               1381                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              680                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             129                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                    151806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 88                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                   150465                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              515                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           6878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        23627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            20                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        47556                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        3.163954                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.387984                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               5733     12.06%     12.06% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               2256      4.74%     16.80% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               1382      2.91%     19.71% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3               7295     15.34%     35.04% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4              30890     64.96%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          47556                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                   120    100.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                85673     56.94%     56.94% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               24004     15.95%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.89% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead               39547     26.28%     99.18% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               1241      0.82%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                150465                       # Type of FU issued
system.cpu4.iq.rate                          2.868513                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                        120                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.000798                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads            349121                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes           158784                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses       146971                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                150585                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         1670                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          244                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         2426                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   347                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                   1031                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                  106                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts             151897                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               74                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                37594                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                1381                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                38                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                    29                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                   46                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           237                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 320                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts               150013                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                39213                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              452                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                       40428                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                   13735                       # Number of branches executed
system.cpu4.iew.exec_stores                      1215                       # Number of stores executed
system.cpu4.iew.exec_rate                    2.859896                       # Inst execution rate
system.cpu4.iew.wb_sent                        147216                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                       146971                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   122770                       # num instructions producing a value
system.cpu4.iew.wb_consumers                   198438                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      2.801903                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.618682                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           6819                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              315                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        46592                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     3.112466                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.939477                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         8366     17.96%     17.96% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        16303     34.99%     52.95% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2         1231      2.64%     55.59% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1976      4.24%     59.83% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          326      0.70%     60.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         8947     19.20%     79.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          287      0.62%     80.35% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          686      1.47%     81.82% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         8470     18.18%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        46592                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts              144027                       # Number of instructions committed
system.cpu4.commit.committedOps                145016                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                         37061                       # Number of memory references committed
system.cpu4.commit.loads                        35924                       # Number of loads committed
system.cpu4.commit.membars                         34                       # Number of memory barriers committed
system.cpu4.commit.branches                     13500                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                   131654                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  86                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           83952     57.89%     57.89% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          24003     16.55%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.44% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead          35924     24.77%     99.22% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite          1137      0.78%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total           145016                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 8470                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      189645                       # The number of ROB reads
system.cpu4.rob.rob_writes                     304703                       # The number of ROB writes
system.cpu4.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      108065                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                     144027                       # Number of Instructions Simulated
system.cpu4.committedOps                       145016                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.364196                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.364196                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              2.745777                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        2.745777                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  239984                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 124608                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   559290                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   80346                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                  39054                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    40                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                1                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           71.478373                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              37072                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              285                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           130.077193                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    71.478373                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.069803                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.069803                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.277344                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            76034                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           76034                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data        36019                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          36019                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data         1051                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          1051                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data        37070                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           37070                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data        37071                       # number of overall hits
system.cpu4.dcache.overall_hits::total          37071                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          703                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          703                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           73                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            4                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data           10                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          776                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           776                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          780                       # number of overall misses
system.cpu4.dcache.overall_misses::total          780                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     18800511                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     18800511                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      3434734                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3434734                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data       126000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       126000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data     22235245                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     22235245                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data     22235245                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     22235245                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data        36722                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        36722                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data         1124                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         1124                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data        37846                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        37846                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data        37851                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        37851                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.019144                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019144                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.064947                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.064947                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.800000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.800000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.020504                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.020504                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.020607                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.020607                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 26743.258890                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 26743.258890                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 47051.150685                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 47051.150685                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data        12600                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total        12600                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data        12500                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 28653.666237                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 28653.666237                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 28506.724359                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 28506.724359                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         2726                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           40                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              194                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    14.051546                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data          443                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           40                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          483                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          483                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          483                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          483                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data          260                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          260                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           33                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data           10                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data          293                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data          295                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          295                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      7791951                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      7791951                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data      1337008                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1337008                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data       485750                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       485750                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      9128959                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      9128959                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      9614709                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      9614709                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.007080                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.007080                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.029359                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.029359                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.007742                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.007742                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.007794                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.007794                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 29969.042308                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 29969.042308                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 40515.393939                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 40515.393939                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data       242875                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total       242875                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         9600                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9600                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         9500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 31156.856655                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 31156.856655                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 32592.233898                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 32592.233898                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           14.076907                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              18011                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           321.625000                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    14.076907                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.027494                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.027494                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses            36260                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses           36260                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        18011                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          18011                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        18011                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           18011                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        18011                       # number of overall hits
system.cpu4.icache.overall_hits::total          18011                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           91                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           91                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            91                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           91                       # number of overall misses
system.cpu4.icache.overall_misses::total           91                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      7672000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7672000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      7672000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7672000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      7672000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7672000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        18102                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        18102                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        18102                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        18102                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        18102                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        18102                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.005027                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005027                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.005027                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005027                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.005027                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005027                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 84307.692308                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 84307.692308                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 84307.692308                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 84307.692308                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 84307.692308                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 84307.692308                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           35                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           35                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           35                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           56                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           56                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           56                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4956500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4956500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4956500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4956500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4956500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4956500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.003094                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.003094                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.003094                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.003094                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.003094                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.003094                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 88508.928571                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 88508.928571                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 88508.928571                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 88508.928571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 88508.928571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 88508.928571                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                  15058                       # Number of BP lookups
system.cpu5.branchPred.condPredicted            14697                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              342                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups               12136                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                  11794                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            97.181938                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    167                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           51958                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles             19840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                        157261                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                      15058                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches             11961                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        27079                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    751                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                    18111                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                  187                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             47302                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             3.359604                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.734602                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                   25491     53.89%     53.89% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     405      0.86%     54.75% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     106      0.22%     54.97% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     223      0.47%     55.44% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     424      0.90%     56.34% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     203      0.43%     56.77% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     167      0.35%     57.12% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                    8347     17.65%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                   11936     25.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               47302                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.289811                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       3.026695                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                   19499                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 6597                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    17925                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 2932                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   348                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 160                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                155467                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   348                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                   19897                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                   1789                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1852                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    20364                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 3051                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                154244                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    8                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                  2496                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                   407                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands             214369                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               758833                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          247918                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               201459                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                   12910                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                35                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            35                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     6338                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads               37873                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               1396                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              711                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             115                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                    151956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                   149862                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              820                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           7281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        26514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        47302                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        3.168196                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.391790                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               5711     12.07%     12.07% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               2270      4.80%     16.87% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               1428      3.02%     19.89% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3               6836     14.45%     34.34% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4              31057     65.66%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          47302                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                   128    100.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                85340     56.95%     56.95% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               24004     16.02%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.96% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead               39324     26.24%     99.20% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               1194      0.80%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                149862                       # Type of FU issued
system.cpu5.iq.rate                          2.884291                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                        128                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.000854                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads            347974                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes           159320                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses       146485                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                149990                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         1990                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          253                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         2301                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   348                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    983                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                   42                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts             152033                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               37                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                37873                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                1396                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    6                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           236                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 318                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts               149474                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                39133                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              388                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                       40308                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                   13579                       # Number of branches executed
system.cpu5.iew.exec_stores                      1175                       # Number of stores executed
system.cpu5.iew.exec_rate                    2.876824                       # Inst execution rate
system.cpu5.iew.wb_sent                        146721                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                       146485                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                   122837                       # num instructions producing a value
system.cpu5.iew.wb_consumers                   199063                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      2.819296                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.617076                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           7283                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              315                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        46281                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     3.127612                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.927252                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         8242     17.81%     17.81% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        15923     34.41%     52.21% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2         1188      2.57%     54.78% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         2242      4.84%     59.62% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          306      0.66%     60.29% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         9121     19.71%     79.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          294      0.64%     80.63% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          589      1.27%     81.90% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         8376     18.10%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        46281                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts              143752                       # Number of instructions committed
system.cpu5.commit.committedOps                144749                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                         37026                       # Number of memory references committed
system.cpu5.commit.loads                        35883                       # Number of loads committed
system.cpu5.commit.membars                         33                       # Number of memory barriers committed
system.cpu5.commit.branches                     13431                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                   131458                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  87                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           83720     57.84%     57.84% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          24003     16.58%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.42% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead          35883     24.79%     99.21% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite          1143      0.79%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total           144749                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 8376                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      189619                       # The number of ROB reads
system.cpu5.rob.rob_writes                     305086                       # The number of ROB writes
system.cpu5.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      108561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                     143752                       # Number of Instructions Simulated
system.cpu5.committedOps                       144749                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.361442                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.361442                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              2.766696                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        2.766696                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  239354                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 124352                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                   557571                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   79878                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                  38928                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           71.177288                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              37179                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              283                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           131.374558                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    71.177288                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.069509                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.069509                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          283                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            76139                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           76139                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        36115                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          36115                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data         1061                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          1061                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            2                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data        37176                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           37176                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        37177                       # number of overall hits
system.cpu5.dcache.overall_hits::total          37177                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          654                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          654                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           71                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            4                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            7                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          725                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           725                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          729                       # number of overall misses
system.cpu5.dcache.overall_misses::total          729                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     16929378                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     16929378                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2828238                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2828238                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        91499                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        91499                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        38499                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     19757616                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     19757616                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     19757616                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     19757616                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data        36769                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        36769                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data         1132                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         1132                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        37901                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37901                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        37906                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37906                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.017787                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.017787                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.062721                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.062721                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.800000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.800000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.019129                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019129                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.019232                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019232                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 25885.899083                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 25885.899083                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 39834.338028                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 39834.338028                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 13071.285714                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 13071.285714                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  9624.750000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  9624.750000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 27251.884138                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 27251.884138                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 27102.353909                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 27102.353909                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         2599                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              194                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    13.396907                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          395                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          395                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          433                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          433                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          433                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          433                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data          259                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          259                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           33                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data          292                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          292                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data          294                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          294                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      7358431                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      7358431                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       909756                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       909756                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data       191500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       191500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        69501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        69501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      8268187                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      8268187                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      8459687                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      8459687                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.007044                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.007044                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.029152                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.029152                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.007704                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.007704                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.007756                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.007756                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 28410.930502                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 28410.930502                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 27568.363636                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 27568.363636                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data        95750                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total        95750                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  9928.714286                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9928.714286                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 28315.708904                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 28315.708904                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 28774.445578                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 28774.445578                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           13.490481                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              18030                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           353.529412                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    13.490481                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.026349                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.026349                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            36273                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           36273                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        18030                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          18030                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        18030                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           18030                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        18030                       # number of overall hits
system.cpu5.icache.overall_hits::total          18030                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           81                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           81                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            81                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           81                       # number of overall misses
system.cpu5.icache.overall_misses::total           81                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      7048250                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7048250                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      7048250                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7048250                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      7048250                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7048250                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        18111                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        18111                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        18111                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        18111                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        18111                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        18111                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.004472                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004472                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.004472                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004472                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.004472                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004472                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 87015.432099                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 87015.432099                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 87015.432099                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 87015.432099                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 87015.432099                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 87015.432099                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           30                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           30                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           30                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           51                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           51                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           51                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      5319250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5319250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      5319250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5319250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      5319250                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5319250                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.002816                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.002816                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.002816                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.002816                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.002816                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.002816                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 104299.019608                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 104299.019608                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 104299.019608                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 104299.019608                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 104299.019608                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 104299.019608                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                  14659                       # Number of BP lookups
system.cpu6.branchPred.condPredicted            14240                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              338                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups               11760                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                  11566                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            98.350340                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    186                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           50604                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles             20034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                        154111                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                      14659                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches             11752                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        26276                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    739                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                    18021                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   98                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             46687                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             3.339002                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.728265                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                   25254     54.09%     54.09% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     393      0.84%     54.93% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     135      0.29%     55.22% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     229      0.49%     55.71% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     382      0.82%     56.53% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     214      0.46%     56.99% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     184      0.39%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                    8332     17.85%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                   11564     24.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               46687                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.289681                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       3.045431                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                   19349                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 6292                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    17942                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 2762                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   341                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 184                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                153354                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  102                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   341                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                   19806                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                   1571                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1893                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    20187                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 2888                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                151534                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                  2390                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                   453                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands             209821                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               745558                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          243670                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               198604                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   11214                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                35                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            35                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     5629                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads               37149                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               1375                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              651                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores             110                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                    149364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 76                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                   148097                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              355                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           6273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        22613                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        46687                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        3.172125                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.377592                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               5542     11.87%     11.87% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               2133      4.57%     16.44% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               1322      2.83%     19.27% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3               7440     15.94%     35.21% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4              30250     64.79%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          46687                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                   126    100.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                83806     56.59%     56.59% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               24004     16.21%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.80% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead               39089     26.39%     99.19% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               1198      0.81%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                148097                       # Type of FU issued
system.cpu6.iq.rate                          2.926587                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                        126                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.000851                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads            343362                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes           155721                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses       144761                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                148223                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         1474                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          264                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         2263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   341                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    807                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                   61                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts             149443                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               47                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                37149                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                1375                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                    27                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    6                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           236                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 321                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts               147606                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                38685                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              491                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                       39861                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                   13216                       # Number of branches executed
system.cpu6.iew.exec_stores                      1176                       # Number of stores executed
system.cpu6.iew.exec_rate                    2.916884                       # Inst execution rate
system.cpu6.iew.wb_sent                        145003                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                       144761                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                   121049                       # num instructions producing a value
system.cpu6.iew.wb_consumers                   194777                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      2.860663                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.621475                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           6197                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              310                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        45810                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     3.125235                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.923865                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         8018     17.50%     17.50% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        15957     34.83%     52.34% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2         1223      2.67%     55.01% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         2107      4.60%     59.60% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          360      0.79%     60.39% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         9020     19.69%     80.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          217      0.47%     80.55% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          663      1.45%     82.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         8245     18.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        45810                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts              142212                       # Number of instructions committed
system.cpu6.commit.committedOps                143167                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                         36786                       # Number of memory references committed
system.cpu6.commit.loads                        35675                       # Number of loads committed
system.cpu6.commit.membars                         33                       # Number of memory barriers committed
system.cpu6.commit.branches                     13052                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                   130247                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  82                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           82378     57.54%     57.54% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          24003     16.77%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.31% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead          35675     24.92%     99.22% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite          1111      0.78%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total           143167                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 8245                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      186630                       # The number of ROB reads
system.cpu6.rob.rob_writes                     299689                       # The number of ROB writes
system.cpu6.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           3917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      109915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                     142212                       # Number of Instructions Simulated
system.cpu6.committedOps                       143167                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.355835                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.355835                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              2.810292                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        2.810292                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  236840                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 123662                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                   551070                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   77340                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                  38611                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           70.278307                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              36742                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              282                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           130.290780                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    70.278307                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.068631                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.068631                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          282                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.275391                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            75266                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           75266                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        35710                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          35710                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data         1028                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          1028                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data        36738                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           36738                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data        36740                       # number of overall hits
system.cpu6.dcache.overall_hits::total          36740                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          656                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          656                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           73                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            3                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            8                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          729                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           729                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          732                       # number of overall misses
system.cpu6.dcache.overall_misses::total          732                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     16599582                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     16599582                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      2796998                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2796998                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data       104000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total       104000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data     19396580                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     19396580                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data     19396580                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     19396580                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data        36366                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        36366                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         1101                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         1101                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data        37467                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        37467                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data        37472                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        37472                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.018039                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.018039                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.066303                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.066303                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.019457                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019457                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.019535                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019535                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 25304.240854                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 25304.240854                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 38315.041096                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 38315.041096                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data        13000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 26607.105624                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 26607.105624                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 26498.060109                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 26498.060109                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         2556                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              194                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    13.175258                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data          398                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          398                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           40                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data          438                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          438                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data          438                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          438                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data          258                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           33                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data          291                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data          293                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      7240703                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      7240703                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       947501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       947501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data       161250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       161250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        79500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        79500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      8188204                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      8188204                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      8349454                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      8349454                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.007095                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.007095                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.029973                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.029973                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.007767                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.007767                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.007819                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.007819                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 28064.740310                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 28064.740310                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 28712.151515                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 28712.151515                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data        80625                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total        80625                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  9937.500000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9937.500000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 28138.158076                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 28138.158076                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 28496.430034                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 28496.430034                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           12.846645                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              17937                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           344.942308                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    12.846645                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.025091                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.025091                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            36094                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           36094                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        17937                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          17937                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        17937                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           17937                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        17937                       # number of overall hits
system.cpu6.icache.overall_hits::total          17937                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           84                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           84                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           84                       # number of overall misses
system.cpu6.icache.overall_misses::total           84                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5887000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5887000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5887000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5887000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5887000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5887000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        18021                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        18021                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        18021                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        18021                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        18021                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        18021                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.004661                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.004661                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.004661                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.004661                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.004661                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.004661                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 70083.333333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 70083.333333                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 70083.333333                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 70083.333333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 70083.333333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 70083.333333                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          170                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          170                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           32                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           32                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           32                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           52                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           52                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           52                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4429250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4429250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4429250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4429250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4429250                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4429250                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.002886                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.002886                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.002886                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.002886                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.002886                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.002886                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 85177.884615                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 85177.884615                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 85177.884615                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 85177.884615                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 85177.884615                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 85177.884615                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                  14437                       # Number of BP lookups
system.cpu7.branchPred.condPredicted            14046                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              326                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups               14164                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                  11428                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            80.683423                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    183                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           50237                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles             19921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                        153818                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                      14437                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches             11611                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        25885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    721                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                    18054                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                  157                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             46174                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             3.368692                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.733201                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                   24791     53.69%     53.69% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     415      0.90%     54.59% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     150      0.32%     54.91% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     199      0.43%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     369      0.80%     56.14% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     176      0.38%     56.53% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     177      0.38%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                    8360     18.11%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                   11537     24.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               46174                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.287378                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       3.061847                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                   19456                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 5857                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    17881                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 2648                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   331                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 160                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                152433                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   331                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                   19871                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                   1333                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1866                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                    20068                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 2704                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                151160                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                  2227                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                   412                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands             209180                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               743849                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          243507                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               197615                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                   11561                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                34                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     5509                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads               37340                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               1335                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              646                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             124                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                    149061                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 71                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                   147317                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              625                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           6481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        24156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        46174                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        3.190475                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.369871                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               5403     11.70%     11.70% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               1989      4.31%     16.01% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               1378      2.98%     18.99% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3               7044     15.26%     34.25% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4              30360     65.75%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          46174                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                   120    100.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                83267     56.52%     56.52% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               24004     16.29%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.82% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead               38888     26.40%     99.21% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               1158      0.79%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                147317                       # Type of FU issued
system.cpu7.iq.rate                          2.932440                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                        120                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.000815                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads            341553                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes           155625                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses       144094                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                147437                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              14                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         1735                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          213                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked         2142                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   331                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    821                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                   42                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts             149135                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                4                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                37340                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                1335                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           229                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 303                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts               146895                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                38611                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              422                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                       39760                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                   13006                       # Number of branches executed
system.cpu7.iew.exec_stores                      1149                       # Number of stores executed
system.cpu7.iew.exec_rate                    2.924040                       # Inst execution rate
system.cpu7.iew.wb_sent                        144352                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                       144094                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                   120933                       # num instructions producing a value
system.cpu7.iew.wb_consumers                   194878                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      2.868284                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.620557                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           6411                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              297                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        45272                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     3.150976                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.927632                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         7748     17.11%     17.11% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        15812     34.93%     52.04% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2         1143      2.52%     54.57% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         2141      4.73%     59.29% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4          262      0.58%     59.87% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         9035     19.96%     79.83% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          260      0.57%     80.41% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          621      1.37%     81.78% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8         8250     18.22%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        45272                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts              141683                       # Number of instructions committed
system.cpu7.commit.committedOps                142651                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                         36727                       # Number of memory references committed
system.cpu7.commit.loads                        35605                       # Number of loads committed
system.cpu7.commit.membars                         33                       # Number of memory barriers committed
system.cpu7.commit.branches                     12914                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                   129870                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  83                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           81921     57.43%     57.43% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          24003     16.83%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead          35605     24.96%     99.21% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite          1122      0.79%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total           142651                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                 8250                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      185759                       # The number of ROB reads
system.cpu7.rob.rob_writes                     299100                       # The number of ROB writes
system.cpu7.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      110282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                     141683                       # Number of Instructions Simulated
system.cpu7.committedOps                       142651                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.354573                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.354573                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              2.820292                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        2.820292                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  235930                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 123424                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                   548880                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   76460                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                  38728                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           70.589383                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              36849                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              286                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           128.842657                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    70.589383                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.068935                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.068935                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          286                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.279297                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            75385                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           75385                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data        35806                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          35806                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         1039                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          1039                       # number of WriteReq hits
system.cpu7.dcache.demand_hits::cpu7.data        36845                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           36845                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        36845                       # number of overall hits
system.cpu7.dcache.overall_hits::total          36845                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          617                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          617                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           72                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            5                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          689                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           689                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          694                       # number of overall misses
system.cpu7.dcache.overall_misses::total          694                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     14138327                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     14138327                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2558986                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2558986                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        46001                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        46001                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        37000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data     16697313                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     16697313                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data     16697313                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     16697313                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data        36423                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        36423                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         1111                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         1111                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        37534                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        37534                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        37539                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        37539                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.016940                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016940                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.064806                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.064806                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data            1                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.018357                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018357                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.018487                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018487                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 22914.630470                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 22914.630470                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 35541.472222                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 35541.472222                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 15333.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 15333.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 12333.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 24234.126270                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 24234.126270                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 24059.528818                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 24059.528818                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         2067                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              188                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    10.994681                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          359                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          359                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           37                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data          396                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          396                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data          396                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          396                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data          258                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           35                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data          293                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data          295                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          295                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      6493587                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      6493587                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       875507                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       875507                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data       276500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       276500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        36499                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        36499                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      7369094                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      7369094                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      7645594                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      7645594                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.007083                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.007083                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.031503                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.031503                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.007806                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.007806                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.007858                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.007858                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 25168.941860                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 25168.941860                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 25014.485714                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 25014.485714                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data       138250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total       138250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 12166.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12166.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 25150.491468                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 25150.491468                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 25917.267797                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 25917.267797                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           12.959130                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              17982                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           352.588235                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    12.959130                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.025311                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.025311                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            36159                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           36159                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        17982                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          17982                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        17982                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           17982                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        17982                       # number of overall hits
system.cpu7.icache.overall_hits::total          17982                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           72                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           72                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           72                       # number of overall misses
system.cpu7.icache.overall_misses::total           72                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5391250                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5391250                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5391250                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5391250                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5391250                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5391250                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        18054                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        18054                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        18054                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        18054                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        18054                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        18054                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.003988                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003988                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.003988                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003988                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.003988                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003988                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 74878.472222                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 74878.472222                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 74878.472222                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 74878.472222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 74878.472222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 74878.472222                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           21                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           21                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4078750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4078750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4078750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4078750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4078750                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4078750                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.002825                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.002825                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.002825                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.002825                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.002825                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.002825                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 79975.490196                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 79975.490196                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 79975.490196                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 79975.490196                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 79975.490196                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 79975.490196                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3055                       # Transaction distribution
system.membus.trans_dist::ReadResp               3054                       # Transaction distribution
system.membus.trans_dist::Writeback                96                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               21                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              44                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               997                       # Transaction distribution
system.membus.trans_dist::ReadExResp              997                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         2050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port          342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port          332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port          332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        67648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  142464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1952                       # Total snoops (count)
system.membus.snoop_fanout::samples              4193                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   4193    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                4193                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5435993                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3272750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5136738                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy             283750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1592887                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              2.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             281000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1614062                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             2.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy            290750                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1622774                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             2.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy            303500                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer18.occupancy           1654291                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             2.1                       # Layer utilization (%)
system.membus.respLayer21.occupancy            275750                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer22.occupancy           1633311                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             2.0                       # Layer utilization (%)
system.membus.respLayer25.occupancy            278250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer26.occupancy           1630046                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             2.0                       # Layer utilization (%)
system.membus.respLayer29.occupancy            271750                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer30.occupancy           1550407                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
