{
    "name": "T02x",
    "folder": "T02x",
    "sim_files": [],
    "files": [
        "klessydra-t0-2th/RTL-CSR_Unit.vhd",
        "klessydra-t0-2th/RTL-Debug_Unit.vhd",
        "klessydra-t0-2th/RTL-Processing_Pipeline.vhd",
        "klessydra-t0-2th/RTL-Program_Counter_unit.vhd",
        "klessydra-t0-2th/STR-Klessydra_top.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/klessydra/T02x",
    "top_module": "klessydra_t0_2th_core",
    "extra_flags": [],
    "language_version": "08",
    "modules": [
        {
            "module": "CSR_Unit",
            "file": "klessydra-t0-2th/RTL-CSR_Unit.vhd"
        },
        {
            "module": "Debug_UNIT",
            "file": "klessydra-t0-2th/RTL-Debug_Unit.vhd"
        },
        {
            "module": "Pipeline",
            "file": "klessydra-t0-2th/RTL-Processing_Pipeline.vhd"
        },
        {
            "module": "Program_Counter",
            "file": "klessydra-t0-2th/RTL-Program_Counter_unit.vhd"
        },
        {
            "module": "klessydra_t0_2th_core",
            "file": "klessydra-t0-2th/STR-Klessydra_top.vhd"
        }
    ],
    "module_graph": {
        "CSR_Unit": [],
        "Debug_UNIT": [],
        "Pipeline": [],
        "Program_Counter": [],
        "klessydra_t0_2th_core": []
    },
    "module_graph_inverse": {
        "CSR_Unit": [],
        "Debug_UNIT": [],
        "Pipeline": [],
        "Program_Counter": [],
        "klessydra_t0_2th_core": []
    },
    "non_tb_files": [
        "klessydra-t0-2th/PKG_RiscV_Klessydra.vhd",
        "klessydra-t0-2th/PKG_RiscV_Klessydra_thread_parameters.vhd",
        "klessydra-t0-2th/RTL-CSR_Unit.vhd",
        "klessydra-t0-2th/RTL-Debug_Unit.vhd",
        "klessydra-t0-2th/RTL-Processing_Pipeline.vhd",
        "klessydra-t0-2th/RTL-Program_Counter_unit.vhd",
        "klessydra-t0-2th/STR-Klessydra_top.vhd"
    ]
}