//
// Generated by Bluespec Compiler, version 2018.10.beta1 (build e1df8052c, 2018-10-17)
//
// On Wed Jul  3 23:26:51 IST 2019
//
//
// Ports:
// Name                         I/O  size props
// uart0_coe_modem_output_stx     O     1 reg
// uart0_coe_modem_output_rts     O     1 reg
// uart0_coe_modem_output_dtr     O     1 reg
// uart1_coe_SOUT                 O     1 reg
// shiftBscan2Edge                O     1
// selectJtagInput                O     1
// selectJtagOutput               O     1
// updateBscan                    O     1
// bscan_in                       O     1 reg
// scan_shift_en                  O     1
// tdo                            O     1 reg
// tdo_oe                         O     1
// gpio_out                       O    32 reg
// gpio_out_en                    O    32 reg
// gpio_DRV0                      O    32 reg
// gpio_DRV1                      O    32 reg
// gpio_DRV2                      O    32 reg
// gpio_PD                        O    32 reg
// gpio_PPEN                      O    32 reg
// gpio_PRG_SLEW                  O    32 reg
// gpio_PUQ                       O    32 reg
// gpio_PWRUPZHL                  O    32 reg
// gpio_PWRUP_PULL_EN             O    32 reg
// reset_vector                   I    39
// CLK_clk0                       I     1 unused
// CLK_clk90                      I     1 unused
// CLK_clk180                     I     1 unused
// CLK_clk270                     I     1 unused
// CLK_tck                        I     1 clock
// RST_N_trst                     I     1 reset
// CLK                            I     1 clock
// RST_N                          I     1 reset
// boot_sequence_bootseq          I     1 reg
// uart0_coe_modem_input_srx      I     1 reg
// uart0_coe_modem_input_cts      I     1 reg
// uart0_coe_modem_input_dsr      I     1 reg
// uart0_coe_modem_input_ri       I     1 reg
// uart0_coe_modem_input_dcd      I     1 reg
// uart1_coe_SIN                  I     1 reg
// tms_i_tms                      I     1
// tdi_i_tdi                      I     1
// bs_chain_i_bs_chain            I     1 reg
// gpio_in_inp                    I    32 reg
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSoc(reset_vector,
	     CLK_clk0,
	     CLK_clk90,
	     CLK_clk180,
	     CLK_clk270,
	     CLK_tck,
	     RST_N_trst,
	     CLK,
	     RST_N,

	     boot_sequence_bootseq,

	     uart0_coe_modem_input_srx,
	     uart0_coe_modem_input_cts,
	     uart0_coe_modem_input_dsr,
	     uart0_coe_modem_input_ri,
	     uart0_coe_modem_input_dcd,

	     uart0_coe_modem_output_stx,

	     uart0_coe_modem_output_rts,

	     uart0_coe_modem_output_dtr,

	     uart1_coe_SIN,

	     uart1_coe_SOUT,

	     tms_i_tms,

	     tdi_i_tdi,

	     bs_chain_i_bs_chain,

	     shiftBscan2Edge,

	     selectJtagInput,

	     selectJtagOutput,

	     updateBscan,

	     bscan_in,

	     scan_shift_en,

	     tdo,

	     tdo_oe,

	     gpio_in_inp,

	     gpio_out,

	     gpio_out_en,

	     gpio_DRV0,

	     gpio_DRV1,

	     gpio_DRV2,

	     gpio_PD,

	     gpio_PPEN,

	     gpio_PRG_SLEW,

	     gpio_PUQ,

	     gpio_PWRUPZHL,

	     gpio_PWRUP_PULL_EN);
  input  [38 : 0] reset_vector;
  input  CLK_clk0;
  input  CLK_clk90;
  input  CLK_clk180;
  input  CLK_clk270;
  input  CLK_tck;
  input  RST_N_trst;
  input  CLK;
  input  RST_N;

  // action method boot_sequence
  input  boot_sequence_bootseq;

  // action method uart0_coe_modem_input
  input  uart0_coe_modem_input_srx;
  input  uart0_coe_modem_input_cts;
  input  uart0_coe_modem_input_dsr;
  input  uart0_coe_modem_input_ri;
  input  uart0_coe_modem_input_dcd;

  // value method uart0_coe_modem_output_stx
  output uart0_coe_modem_output_stx;

  // value method uart0_coe_modem_output_rts
  output uart0_coe_modem_output_rts;

  // value method uart0_coe_modem_output_dtr
  output uart0_coe_modem_output_dtr;

  // action method uart1_coe_sin
  input  uart1_coe_SIN;

  // value method uart1_coe_sout
  output uart1_coe_SOUT;

  // action method tms_i
  input  tms_i_tms;

  // action method tdi_i
  input  tdi_i_tdi;

  // action method bs_chain_i
  input  bs_chain_i_bs_chain;

  // value method shiftBscan2Edge
  output shiftBscan2Edge;

  // value method selectJtagInput
  output selectJtagInput;

  // value method selectJtagOutput
  output selectJtagOutput;

  // value method updateBscan
  output updateBscan;

  // value method bscan_in
  output bscan_in;

  // value method scan_shift_en
  output scan_shift_en;

  // value method tdo
  output tdo;

  // value method tdo_oe
  output tdo_oe;

  // action method gpio_in
  input  [31 : 0] gpio_in_inp;

  // value method gpio_out
  output [31 : 0] gpio_out;

  // value method gpio_out_en
  output [31 : 0] gpio_out_en;

  // value method gpio_DRV0
  output [31 : 0] gpio_DRV0;

  // value method gpio_DRV1
  output [31 : 0] gpio_DRV1;

  // value method gpio_DRV2
  output [31 : 0] gpio_DRV2;

  // value method gpio_PD
  output [31 : 0] gpio_PD;

  // value method gpio_PPEN
  output [31 : 0] gpio_PPEN;

  // value method gpio_PRG_SLEW
  output [31 : 0] gpio_PRG_SLEW;

  // value method gpio_PUQ
  output [31 : 0] gpio_PUQ;

  // value method gpio_PWRUPZHL
  output [31 : 0] gpio_PWRUPZHL;

  // value method gpio_PWRUP_PULL_EN
  output [31 : 0] gpio_PWRUP_PULL_EN;

  // signals for module outputs
  wire [31 : 0] gpio_DRV0,
		gpio_DRV1,
		gpio_DRV2,
		gpio_PD,
		gpio_PPEN,
		gpio_PRG_SLEW,
		gpio_PUQ,
		gpio_PWRUPZHL,
		gpio_PWRUP_PULL_EN,
		gpio_out,
		gpio_out_en;
  wire bscan_in,
       scan_shift_en,
       selectJtagInput,
       selectJtagOutput,
       shiftBscan2Edge,
       tdo,
       tdo_oe,
       uart0_coe_modem_output_dtr,
       uart0_coe_modem_output_rts,
       uart0_coe_modem_output_stx,
       uart1_coe_SOUT,
       updateBscan;

  // inlined wires
  reg [81 : 0] fabric_xactors_from_masters_0_f_rd_data$port0__write_1,
	       fabric_xactors_from_masters_1_f_rd_data$port0__write_1,
	       fabric_xactors_from_masters_2_f_rd_data$port0__write_1;
  reg [77 : 0] fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1,
	       fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1,
	       fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1,
	       fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1,
	       fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1,
	       fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1,
	       fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1,
	       fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1,
	       fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1;
  reg [75 : 0] fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_1_rd_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_1_wr_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_2_rd_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_2_wr_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_3_rd_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_3_wr_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_4_rd_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_4_wr_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_5_rd_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_5_wr_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_6_rd_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_6_wr_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_7_rd_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_7_wr_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_8_rd_req_reg$port0__write_1,
	       fabric_xactors_to_slaves_8_wr_req_reg$port0__write_1;
  reg [16 : 0] fabric_xactors_from_masters_0_f_wr_resp$port0__write_1,
	       fabric_xactors_from_masters_1_f_wr_resp$port0__write_1,
	       fabric_xactors_from_masters_2_f_wr_resp$port0__write_1;
  reg [4 : 0] fabric_v_f_rd_sjs_0_rv$port0__write_1,
	      fabric_v_f_rd_sjs_0_rv$port1__write_1,
	      fabric_v_f_rd_sjs_1_rv$port0__write_1,
	      fabric_v_f_rd_sjs_1_rv$port1__write_1,
	      fabric_v_f_rd_sjs_2_rv$port0__write_1,
	      fabric_v_f_rd_sjs_2_rv$port1__write_1,
	      fabric_v_f_wr_sjs_0_rv$port0__write_1,
	      fabric_v_f_wr_sjs_1_rv$port0__write_1,
	      fabric_v_f_wr_sjs_2_rv$port0__write_1;
  reg [2 : 0] fabric_v_f_rd_mis_0_rv$port0__write_1,
	      fabric_v_f_rd_mis_1_rv$port0__write_1,
	      fabric_v_f_rd_mis_2_rv$port0__write_1,
	      fabric_v_f_rd_mis_3_rv$port0__write_1,
	      fabric_v_f_rd_mis_4_rv$port0__write_1,
	      fabric_v_f_rd_mis_5_rv$port0__write_1,
	      fabric_v_f_rd_mis_6_rv$port0__write_1,
	      fabric_v_f_rd_mis_7_rv$port0__write_1,
	      fabric_v_f_rd_mis_8_rv$port0__write_1,
	      fabric_v_f_wr_mis_0_rv$port0__write_1,
	      fabric_v_f_wr_mis_1_rv$port0__write_1,
	      fabric_v_f_wr_mis_2_rv$port0__write_1,
	      fabric_v_f_wr_mis_3_rv$port0__write_1,
	      fabric_v_f_wr_mis_4_rv$port0__write_1,
	      fabric_v_f_wr_mis_5_rv$port0__write_1,
	      fabric_v_f_wr_mis_6_rv$port0__write_1,
	      fabric_v_f_wr_mis_7_rv$port0__write_1,
	      fabric_v_f_wr_mis_8_rv$port0__write_1;
  wire [81 : 0] fabric_xactors_from_masters_0_f_rd_data$port1__read,
		fabric_xactors_from_masters_0_f_rd_data$port1__write_1,
		fabric_xactors_from_masters_0_f_rd_data$port2__read,
		fabric_xactors_from_masters_1_f_rd_data$port1__read,
		fabric_xactors_from_masters_1_f_rd_data$port2__read,
		fabric_xactors_from_masters_2_f_rd_data$port1__read,
		fabric_xactors_from_masters_2_f_rd_data$port2__read,
		fabric_xactors_to_slaves_0_f_rd_data$port0__write_1,
		fabric_xactors_to_slaves_0_f_rd_data$port1__read,
		fabric_xactors_to_slaves_0_f_rd_data$port2__read,
		fabric_xactors_to_slaves_1_f_rd_data$port0__write_1,
		fabric_xactors_to_slaves_1_f_rd_data$port1__read,
		fabric_xactors_to_slaves_1_f_rd_data$port2__read,
		fabric_xactors_to_slaves_2_f_rd_data$port0__write_1,
		fabric_xactors_to_slaves_2_f_rd_data$port1__read,
		fabric_xactors_to_slaves_2_f_rd_data$port2__read,
		fabric_xactors_to_slaves_3_f_rd_data$port0__write_1,
		fabric_xactors_to_slaves_3_f_rd_data$port1__read,
		fabric_xactors_to_slaves_3_f_rd_data$port2__read,
		fabric_xactors_to_slaves_4_f_rd_data$port0__write_1,
		fabric_xactors_to_slaves_4_f_rd_data$port1__read,
		fabric_xactors_to_slaves_4_f_rd_data$port2__read,
		fabric_xactors_to_slaves_5_f_rd_data$port0__write_1,
		fabric_xactors_to_slaves_5_f_rd_data$port1__read,
		fabric_xactors_to_slaves_5_f_rd_data$port2__read,
		fabric_xactors_to_slaves_6_f_rd_data$port0__write_1,
		fabric_xactors_to_slaves_6_f_rd_data$port1__read,
		fabric_xactors_to_slaves_6_f_rd_data$port2__read,
		fabric_xactors_to_slaves_7_f_rd_data$port0__write_1,
		fabric_xactors_to_slaves_7_f_rd_data$port1__read,
		fabric_xactors_to_slaves_7_f_rd_data$port2__read,
		fabric_xactors_to_slaves_8_f_rd_data$port0__write_1,
		fabric_xactors_to_slaves_8_f_rd_data$port1__read,
		fabric_xactors_to_slaves_8_f_rd_data$port2__read;
  wire [77 : 0] fabric_xactors_from_masters_0_f_wr_data$port0__write_1,
		fabric_xactors_from_masters_0_f_wr_data$port1__read,
		fabric_xactors_from_masters_0_f_wr_data$port1__write_1,
		fabric_xactors_from_masters_0_f_wr_data$port2__read,
		fabric_xactors_from_masters_1_f_wr_data$port0__write_1,
		fabric_xactors_from_masters_1_f_wr_data$port1__read,
		fabric_xactors_from_masters_1_f_wr_data$port2__read,
		fabric_xactors_from_masters_2_f_wr_data$port0__write_1,
		fabric_xactors_from_masters_2_f_wr_data$port1__read,
		fabric_xactors_from_masters_2_f_wr_data$port2__read,
		fabric_xactors_to_slaves_0_f_wr_data$port0__write_1,
		fabric_xactors_to_slaves_0_f_wr_data$port1__read,
		fabric_xactors_to_slaves_0_f_wr_data$port2__read,
		fabric_xactors_to_slaves_0_wr_data_reg$port1__read,
		fabric_xactors_to_slaves_0_wr_data_reg$port2__read,
		fabric_xactors_to_slaves_1_f_wr_data$port0__write_1,
		fabric_xactors_to_slaves_1_f_wr_data$port1__read,
		fabric_xactors_to_slaves_1_f_wr_data$port2__read,
		fabric_xactors_to_slaves_1_wr_data_reg$port1__read,
		fabric_xactors_to_slaves_1_wr_data_reg$port2__read,
		fabric_xactors_to_slaves_2_f_wr_data$port0__write_1,
		fabric_xactors_to_slaves_2_f_wr_data$port1__read,
		fabric_xactors_to_slaves_2_f_wr_data$port2__read,
		fabric_xactors_to_slaves_2_wr_data_reg$port1__read,
		fabric_xactors_to_slaves_2_wr_data_reg$port2__read,
		fabric_xactors_to_slaves_3_f_wr_data$port0__write_1,
		fabric_xactors_to_slaves_3_f_wr_data$port1__read,
		fabric_xactors_to_slaves_3_f_wr_data$port2__read,
		fabric_xactors_to_slaves_3_wr_data_reg$port1__read,
		fabric_xactors_to_slaves_3_wr_data_reg$port2__read,
		fabric_xactors_to_slaves_4_f_wr_data$port0__write_1,
		fabric_xactors_to_slaves_4_f_wr_data$port1__read,
		fabric_xactors_to_slaves_4_f_wr_data$port2__read,
		fabric_xactors_to_slaves_4_wr_data_reg$port1__read,
		fabric_xactors_to_slaves_4_wr_data_reg$port2__read,
		fabric_xactors_to_slaves_5_f_wr_data$port0__write_1,
		fabric_xactors_to_slaves_5_f_wr_data$port1__read,
		fabric_xactors_to_slaves_5_f_wr_data$port2__read,
		fabric_xactors_to_slaves_5_wr_data_reg$port1__read,
		fabric_xactors_to_slaves_5_wr_data_reg$port2__read,
		fabric_xactors_to_slaves_6_f_wr_data$port0__write_1,
		fabric_xactors_to_slaves_6_f_wr_data$port1__read,
		fabric_xactors_to_slaves_6_f_wr_data$port2__read,
		fabric_xactors_to_slaves_6_wr_data_reg$port1__read,
		fabric_xactors_to_slaves_6_wr_data_reg$port2__read,
		fabric_xactors_to_slaves_7_f_wr_data$port0__write_1,
		fabric_xactors_to_slaves_7_f_wr_data$port1__read,
		fabric_xactors_to_slaves_7_f_wr_data$port2__read,
		fabric_xactors_to_slaves_7_wr_data_reg$port1__read,
		fabric_xactors_to_slaves_7_wr_data_reg$port2__read,
		fabric_xactors_to_slaves_8_f_wr_data$port0__write_1,
		fabric_xactors_to_slaves_8_f_wr_data$port1__read,
		fabric_xactors_to_slaves_8_f_wr_data$port2__read,
		fabric_xactors_to_slaves_8_wr_data_reg$port1__read,
		fabric_xactors_to_slaves_8_wr_data_reg$port2__read;
  wire [75 : 0] fabric_xactors_from_masters_0_f_rd_addr$port0__write_1,
		fabric_xactors_from_masters_0_f_rd_addr$port1__read,
		fabric_xactors_from_masters_0_f_rd_addr$port1__write_1,
		fabric_xactors_from_masters_0_f_rd_addr$port2__read,
		fabric_xactors_from_masters_0_f_wr_addr$port0__write_1,
		fabric_xactors_from_masters_0_f_wr_addr$port1__read,
		fabric_xactors_from_masters_0_f_wr_addr$port2__read,
		fabric_xactors_from_masters_1_f_rd_addr$port0__write_1,
		fabric_xactors_from_masters_1_f_rd_addr$port1__read,
		fabric_xactors_from_masters_1_f_rd_addr$port2__read,
		fabric_xactors_from_masters_1_f_wr_addr$port0__write_1,
		fabric_xactors_from_masters_1_f_wr_addr$port1__read,
		fabric_xactors_from_masters_1_f_wr_addr$port2__read,
		fabric_xactors_from_masters_2_f_rd_addr$port0__write_1,
		fabric_xactors_from_masters_2_f_rd_addr$port1__read,
		fabric_xactors_from_masters_2_f_rd_addr$port2__read,
		fabric_xactors_from_masters_2_f_wr_addr$port0__write_1,
		fabric_xactors_from_masters_2_f_wr_addr$port1__read,
		fabric_xactors_from_masters_2_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_0_f_rd_addr$port0__write_1,
		fabric_xactors_to_slaves_0_f_rd_addr$port1__read,
		fabric_xactors_to_slaves_0_f_rd_addr$port2__read,
		fabric_xactors_to_slaves_0_f_wr_addr$port0__write_1,
		fabric_xactors_to_slaves_0_f_wr_addr$port1__read,
		fabric_xactors_to_slaves_0_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__write_1,
		fabric_xactors_to_slaves_0_rd_req_reg$port2__read,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__write_1,
		fabric_xactors_to_slaves_0_wr_req_reg$port2__read,
		fabric_xactors_to_slaves_1_f_rd_addr$port0__write_1,
		fabric_xactors_to_slaves_1_f_rd_addr$port1__read,
		fabric_xactors_to_slaves_1_f_rd_addr$port2__read,
		fabric_xactors_to_slaves_1_f_wr_addr$port0__write_1,
		fabric_xactors_to_slaves_1_f_wr_addr$port1__read,
		fabric_xactors_to_slaves_1_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__write_1,
		fabric_xactors_to_slaves_1_rd_req_reg$port2__read,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__write_1,
		fabric_xactors_to_slaves_1_wr_req_reg$port2__read,
		fabric_xactors_to_slaves_2_f_rd_addr$port0__write_1,
		fabric_xactors_to_slaves_2_f_rd_addr$port1__read,
		fabric_xactors_to_slaves_2_f_rd_addr$port2__read,
		fabric_xactors_to_slaves_2_f_wr_addr$port0__write_1,
		fabric_xactors_to_slaves_2_f_wr_addr$port1__read,
		fabric_xactors_to_slaves_2_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__write_1,
		fabric_xactors_to_slaves_2_rd_req_reg$port2__read,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__write_1,
		fabric_xactors_to_slaves_2_wr_req_reg$port2__read,
		fabric_xactors_to_slaves_3_f_rd_addr$port0__write_1,
		fabric_xactors_to_slaves_3_f_rd_addr$port1__read,
		fabric_xactors_to_slaves_3_f_rd_addr$port2__read,
		fabric_xactors_to_slaves_3_f_wr_addr$port0__write_1,
		fabric_xactors_to_slaves_3_f_wr_addr$port1__read,
		fabric_xactors_to_slaves_3_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__write_1,
		fabric_xactors_to_slaves_3_rd_req_reg$port2__read,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__write_1,
		fabric_xactors_to_slaves_3_wr_req_reg$port2__read,
		fabric_xactors_to_slaves_4_f_rd_addr$port0__write_1,
		fabric_xactors_to_slaves_4_f_rd_addr$port1__read,
		fabric_xactors_to_slaves_4_f_rd_addr$port2__read,
		fabric_xactors_to_slaves_4_f_wr_addr$port0__write_1,
		fabric_xactors_to_slaves_4_f_wr_addr$port1__read,
		fabric_xactors_to_slaves_4_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__write_1,
		fabric_xactors_to_slaves_4_rd_req_reg$port2__read,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__write_1,
		fabric_xactors_to_slaves_4_wr_req_reg$port2__read,
		fabric_xactors_to_slaves_5_f_rd_addr$port0__write_1,
		fabric_xactors_to_slaves_5_f_rd_addr$port1__read,
		fabric_xactors_to_slaves_5_f_rd_addr$port2__read,
		fabric_xactors_to_slaves_5_f_wr_addr$port0__write_1,
		fabric_xactors_to_slaves_5_f_wr_addr$port1__read,
		fabric_xactors_to_slaves_5_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__write_1,
		fabric_xactors_to_slaves_5_rd_req_reg$port2__read,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__write_1,
		fabric_xactors_to_slaves_5_wr_req_reg$port2__read,
		fabric_xactors_to_slaves_6_f_rd_addr$port0__write_1,
		fabric_xactors_to_slaves_6_f_rd_addr$port1__read,
		fabric_xactors_to_slaves_6_f_rd_addr$port2__read,
		fabric_xactors_to_slaves_6_f_wr_addr$port0__write_1,
		fabric_xactors_to_slaves_6_f_wr_addr$port1__read,
		fabric_xactors_to_slaves_6_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__write_1,
		fabric_xactors_to_slaves_6_rd_req_reg$port2__read,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__write_1,
		fabric_xactors_to_slaves_6_wr_req_reg$port2__read,
		fabric_xactors_to_slaves_7_f_rd_addr$port0__write_1,
		fabric_xactors_to_slaves_7_f_rd_addr$port1__read,
		fabric_xactors_to_slaves_7_f_rd_addr$port2__read,
		fabric_xactors_to_slaves_7_f_wr_addr$port0__write_1,
		fabric_xactors_to_slaves_7_f_wr_addr$port1__read,
		fabric_xactors_to_slaves_7_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__write_1,
		fabric_xactors_to_slaves_7_rd_req_reg$port2__read,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__write_1,
		fabric_xactors_to_slaves_7_wr_req_reg$port2__read,
		fabric_xactors_to_slaves_8_f_rd_addr$port0__write_1,
		fabric_xactors_to_slaves_8_f_rd_addr$port1__read,
		fabric_xactors_to_slaves_8_f_rd_addr$port2__read,
		fabric_xactors_to_slaves_8_f_wr_addr$port0__write_1,
		fabric_xactors_to_slaves_8_f_wr_addr$port1__read,
		fabric_xactors_to_slaves_8_f_wr_addr$port2__read,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__write_1,
		fabric_xactors_to_slaves_8_rd_req_reg$port2__read,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__write_1,
		fabric_xactors_to_slaves_8_wr_req_reg$port2__read;
  wire [16 : 0] fabric_xactors_from_masters_0_f_wr_resp$port1__read,
		fabric_xactors_from_masters_0_f_wr_resp$port1__write_1,
		fabric_xactors_from_masters_0_f_wr_resp$port2__read,
		fabric_xactors_from_masters_1_f_wr_resp$port1__read,
		fabric_xactors_from_masters_1_f_wr_resp$port2__read,
		fabric_xactors_from_masters_2_f_wr_resp$port1__read,
		fabric_xactors_from_masters_2_f_wr_resp$port2__read,
		fabric_xactors_to_slaves_0_f_wr_resp$port0__write_1,
		fabric_xactors_to_slaves_0_f_wr_resp$port1__read,
		fabric_xactors_to_slaves_0_f_wr_resp$port2__read,
		fabric_xactors_to_slaves_1_f_wr_resp$port0__write_1,
		fabric_xactors_to_slaves_1_f_wr_resp$port1__read,
		fabric_xactors_to_slaves_1_f_wr_resp$port2__read,
		fabric_xactors_to_slaves_2_f_wr_resp$port0__write_1,
		fabric_xactors_to_slaves_2_f_wr_resp$port1__read,
		fabric_xactors_to_slaves_2_f_wr_resp$port2__read,
		fabric_xactors_to_slaves_3_f_wr_resp$port0__write_1,
		fabric_xactors_to_slaves_3_f_wr_resp$port1__read,
		fabric_xactors_to_slaves_3_f_wr_resp$port2__read,
		fabric_xactors_to_slaves_4_f_wr_resp$port0__write_1,
		fabric_xactors_to_slaves_4_f_wr_resp$port1__read,
		fabric_xactors_to_slaves_4_f_wr_resp$port2__read,
		fabric_xactors_to_slaves_5_f_wr_resp$port0__write_1,
		fabric_xactors_to_slaves_5_f_wr_resp$port1__read,
		fabric_xactors_to_slaves_5_f_wr_resp$port2__read,
		fabric_xactors_to_slaves_6_f_wr_resp$port0__write_1,
		fabric_xactors_to_slaves_6_f_wr_resp$port1__read,
		fabric_xactors_to_slaves_6_f_wr_resp$port2__read,
		fabric_xactors_to_slaves_7_f_wr_resp$port0__write_1,
		fabric_xactors_to_slaves_7_f_wr_resp$port1__read,
		fabric_xactors_to_slaves_7_f_wr_resp$port2__read,
		fabric_xactors_to_slaves_8_f_wr_resp$port0__write_1,
		fabric_xactors_to_slaves_8_f_wr_resp$port1__read,
		fabric_xactors_to_slaves_8_f_wr_resp$port2__read;
  wire [10 : 0] fabric_v_f_rd_err_user_0_rv$port0__write_1,
		fabric_v_f_rd_err_user_0_rv$port1__read,
		fabric_v_f_rd_err_user_0_rv$port1__write_1,
		fabric_v_f_rd_err_user_0_rv$port2__read,
		fabric_v_f_rd_err_user_1_rv$port0__write_1,
		fabric_v_f_rd_err_user_1_rv$port1__read,
		fabric_v_f_rd_err_user_1_rv$port2__read,
		fabric_v_f_rd_err_user_2_rv$port0__write_1,
		fabric_v_f_rd_err_user_2_rv$port1__read,
		fabric_v_f_rd_err_user_2_rv$port2__read,
		fabric_v_f_wr_err_user_0_rv$port0__write_1,
		fabric_v_f_wr_err_user_0_rv$port1__read,
		fabric_v_f_wr_err_user_0_rv$port2__read,
		fabric_v_f_wr_err_user_1_rv$port0__write_1,
		fabric_v_f_wr_err_user_1_rv$port1__read,
		fabric_v_f_wr_err_user_1_rv$port2__read,
		fabric_v_f_wr_err_user_2_rv$port0__write_1,
		fabric_v_f_wr_err_user_2_rv$port1__read,
		fabric_v_f_wr_err_user_2_rv$port2__read;
  wire [4 : 0] fabric_v_f_rd_sjs_0_rv$port1__read,
	       fabric_v_f_rd_sjs_0_rv$port2__read,
	       fabric_v_f_rd_sjs_1_rv$port1__read,
	       fabric_v_f_rd_sjs_1_rv$port2__read,
	       fabric_v_f_rd_sjs_2_rv$port1__read,
	       fabric_v_f_rd_sjs_2_rv$port2__read,
	       fabric_v_f_wr_sjs_0_rv$port1__read,
	       fabric_v_f_wr_sjs_0_rv$port2__read,
	       fabric_v_f_wr_sjs_1_rv$port1__read,
	       fabric_v_f_wr_sjs_1_rv$port2__read,
	       fabric_v_f_wr_sjs_2_rv$port1__read,
	       fabric_v_f_wr_sjs_2_rv$port2__read;
  wire [2 : 0] fabric_v_f_rd_mis_0_rv$port1__read,
	       fabric_v_f_rd_mis_0_rv$port1__write_1,
	       fabric_v_f_rd_mis_0_rv$port2__read,
	       fabric_v_f_rd_mis_1_rv$port1__read,
	       fabric_v_f_rd_mis_1_rv$port2__read,
	       fabric_v_f_rd_mis_2_rv$port1__read,
	       fabric_v_f_rd_mis_2_rv$port2__read,
	       fabric_v_f_rd_mis_3_rv$port1__read,
	       fabric_v_f_rd_mis_3_rv$port2__read,
	       fabric_v_f_rd_mis_4_rv$port1__read,
	       fabric_v_f_rd_mis_4_rv$port2__read,
	       fabric_v_f_rd_mis_5_rv$port1__read,
	       fabric_v_f_rd_mis_5_rv$port2__read,
	       fabric_v_f_rd_mis_6_rv$port1__read,
	       fabric_v_f_rd_mis_6_rv$port2__read,
	       fabric_v_f_rd_mis_7_rv$port1__read,
	       fabric_v_f_rd_mis_7_rv$port2__read,
	       fabric_v_f_rd_mis_8_rv$port1__read,
	       fabric_v_f_rd_mis_8_rv$port2__read,
	       fabric_v_f_wr_mis_0_rv$port1__read,
	       fabric_v_f_wr_mis_0_rv$port2__read,
	       fabric_v_f_wr_mis_1_rv$port1__read,
	       fabric_v_f_wr_mis_1_rv$port2__read,
	       fabric_v_f_wr_mis_2_rv$port1__read,
	       fabric_v_f_wr_mis_2_rv$port2__read,
	       fabric_v_f_wr_mis_3_rv$port1__read,
	       fabric_v_f_wr_mis_3_rv$port2__read,
	       fabric_v_f_wr_mis_4_rv$port1__read,
	       fabric_v_f_wr_mis_4_rv$port2__read,
	       fabric_v_f_wr_mis_5_rv$port1__read,
	       fabric_v_f_wr_mis_5_rv$port2__read,
	       fabric_v_f_wr_mis_6_rv$port1__read,
	       fabric_v_f_wr_mis_6_rv$port2__read,
	       fabric_v_f_wr_mis_7_rv$port1__read,
	       fabric_v_f_wr_mis_7_rv$port2__read,
	       fabric_v_f_wr_mis_8_rv$port1__read,
	       fabric_v_f_wr_mis_8_rv$port2__read;
  wire fabric_v_f_rd_mis_0_rv$EN_port0__write,
       fabric_v_f_rd_mis_0_rv$EN_port1__write,
       fabric_v_f_rd_mis_1_rv$EN_port0__write,
       fabric_v_f_rd_mis_1_rv$EN_port1__write,
       fabric_v_f_rd_mis_2_rv$EN_port0__write,
       fabric_v_f_rd_mis_2_rv$EN_port1__write,
       fabric_v_f_rd_mis_3_rv$EN_port0__write,
       fabric_v_f_rd_mis_3_rv$EN_port1__write,
       fabric_v_f_rd_mis_4_rv$EN_port0__write,
       fabric_v_f_rd_mis_4_rv$EN_port1__write,
       fabric_v_f_rd_mis_5_rv$EN_port0__write,
       fabric_v_f_rd_mis_5_rv$EN_port1__write,
       fabric_v_f_rd_mis_6_rv$EN_port0__write,
       fabric_v_f_rd_mis_6_rv$EN_port1__write,
       fabric_v_f_rd_mis_7_rv$EN_port0__write,
       fabric_v_f_rd_mis_7_rv$EN_port1__write,
       fabric_v_f_rd_mis_8_rv$EN_port0__write,
       fabric_v_f_rd_mis_8_rv$EN_port1__write,
       fabric_v_f_rd_sjs_0_rv$EN_port0__write,
       fabric_v_f_rd_sjs_0_rv$EN_port1__write,
       fabric_v_f_rd_sjs_1_rv$EN_port0__write,
       fabric_v_f_rd_sjs_1_rv$EN_port1__write,
       fabric_v_f_rd_sjs_2_rv$EN_port0__write,
       fabric_v_f_rd_sjs_2_rv$EN_port1__write,
       fabric_v_f_wr_mis_0_rv$EN_port0__write,
       fabric_v_f_wr_mis_0_rv$EN_port1__write,
       fabric_v_f_wr_mis_1_rv$EN_port0__write,
       fabric_v_f_wr_mis_1_rv$EN_port1__write,
       fabric_v_f_wr_mis_2_rv$EN_port0__write,
       fabric_v_f_wr_mis_2_rv$EN_port1__write,
       fabric_v_f_wr_mis_3_rv$EN_port0__write,
       fabric_v_f_wr_mis_3_rv$EN_port1__write,
       fabric_v_f_wr_mis_4_rv$EN_port0__write,
       fabric_v_f_wr_mis_4_rv$EN_port1__write,
       fabric_v_f_wr_mis_5_rv$EN_port0__write,
       fabric_v_f_wr_mis_5_rv$EN_port1__write,
       fabric_v_f_wr_mis_6_rv$EN_port0__write,
       fabric_v_f_wr_mis_6_rv$EN_port1__write,
       fabric_v_f_wr_mis_7_rv$EN_port0__write,
       fabric_v_f_wr_mis_7_rv$EN_port1__write,
       fabric_v_f_wr_mis_8_rv$EN_port0__write,
       fabric_v_f_wr_mis_8_rv$EN_port1__write,
       fabric_v_f_wr_sjs_0_rv$EN_port0__write,
       fabric_v_f_wr_sjs_0_rv$EN_port1__write,
       fabric_v_f_wr_sjs_1_rv$EN_port0__write,
       fabric_v_f_wr_sjs_1_rv$EN_port1__write,
       fabric_v_f_wr_sjs_2_rv$EN_port0__write,
       fabric_v_f_wr_sjs_2_rv$EN_port1__write,
       fabric_xactors_from_masters_0_f_rd_addr$EN_port0__write,
       fabric_xactors_from_masters_0_f_rd_addr$EN_port1__write,
       fabric_xactors_from_masters_0_f_rd_data$EN_port0__write,
       fabric_xactors_from_masters_0_f_rd_data$EN_port1__write,
       fabric_xactors_from_masters_0_f_wr_addr$EN_port0__write,
       fabric_xactors_from_masters_0_f_wr_addr$EN_port1__write,
       fabric_xactors_from_masters_0_f_wr_data$EN_port0__write,
       fabric_xactors_from_masters_0_f_wr_data$EN_port1__write,
       fabric_xactors_from_masters_0_f_wr_resp$EN_port0__write,
       fabric_xactors_from_masters_0_f_wr_resp$EN_port1__write,
       fabric_xactors_from_masters_1_f_rd_addr$EN_port0__write,
       fabric_xactors_from_masters_1_f_rd_addr$EN_port1__write,
       fabric_xactors_from_masters_1_f_rd_data$EN_port0__write,
       fabric_xactors_from_masters_1_f_rd_data$EN_port1__write,
       fabric_xactors_from_masters_1_f_wr_addr$EN_port0__write,
       fabric_xactors_from_masters_1_f_wr_addr$EN_port1__write,
       fabric_xactors_from_masters_1_f_wr_data$EN_port0__write,
       fabric_xactors_from_masters_1_f_wr_data$EN_port1__write,
       fabric_xactors_from_masters_1_f_wr_resp$EN_port0__write,
       fabric_xactors_from_masters_1_f_wr_resp$EN_port1__write,
       fabric_xactors_from_masters_2_f_rd_addr$EN_port0__write,
       fabric_xactors_from_masters_2_f_rd_addr$EN_port1__write,
       fabric_xactors_from_masters_2_f_rd_data$EN_port0__write,
       fabric_xactors_from_masters_2_f_rd_data$EN_port1__write,
       fabric_xactors_from_masters_2_f_wr_addr$EN_port0__write,
       fabric_xactors_from_masters_2_f_wr_addr$EN_port1__write,
       fabric_xactors_from_masters_2_f_wr_data$EN_port0__write,
       fabric_xactors_from_masters_2_f_wr_data$EN_port1__write,
       fabric_xactors_from_masters_2_f_wr_resp$EN_port0__write,
       fabric_xactors_from_masters_2_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_0_f_rd_addr$EN_port1__write,
       fabric_xactors_to_slaves_0_f_rd_data$EN_port0__write,
       fabric_xactors_to_slaves_0_f_rd_data$EN_port1__write,
       fabric_xactors_to_slaves_0_f_wr_addr$EN_port1__write,
       fabric_xactors_to_slaves_0_f_wr_data$EN_port1__write,
       fabric_xactors_to_slaves_0_f_wr_resp$EN_port0__write,
       fabric_xactors_to_slaves_0_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_0_rd_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_0_wr_data_reg$EN_port0__write,
       fabric_xactors_to_slaves_0_wr_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_1_f_rd_addr$EN_port1__write,
       fabric_xactors_to_slaves_1_f_rd_data$EN_port0__write,
       fabric_xactors_to_slaves_1_f_rd_data$EN_port1__write,
       fabric_xactors_to_slaves_1_f_wr_addr$EN_port1__write,
       fabric_xactors_to_slaves_1_f_wr_data$EN_port1__write,
       fabric_xactors_to_slaves_1_f_wr_resp$EN_port0__write,
       fabric_xactors_to_slaves_1_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_1_rd_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_1_wr_data_reg$EN_port0__write,
       fabric_xactors_to_slaves_1_wr_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_2_f_rd_addr$EN_port1__write,
       fabric_xactors_to_slaves_2_f_rd_data$EN_port0__write,
       fabric_xactors_to_slaves_2_f_rd_data$EN_port1__write,
       fabric_xactors_to_slaves_2_f_wr_addr$EN_port1__write,
       fabric_xactors_to_slaves_2_f_wr_data$EN_port1__write,
       fabric_xactors_to_slaves_2_f_wr_resp$EN_port0__write,
       fabric_xactors_to_slaves_2_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_2_rd_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_2_wr_data_reg$EN_port0__write,
       fabric_xactors_to_slaves_2_wr_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_3_f_rd_addr$EN_port1__write,
       fabric_xactors_to_slaves_3_f_rd_data$EN_port0__write,
       fabric_xactors_to_slaves_3_f_rd_data$EN_port1__write,
       fabric_xactors_to_slaves_3_f_wr_addr$EN_port1__write,
       fabric_xactors_to_slaves_3_f_wr_data$EN_port1__write,
       fabric_xactors_to_slaves_3_f_wr_resp$EN_port0__write,
       fabric_xactors_to_slaves_3_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_3_rd_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_3_wr_data_reg$EN_port0__write,
       fabric_xactors_to_slaves_3_wr_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_4_f_rd_addr$EN_port1__write,
       fabric_xactors_to_slaves_4_f_rd_data$EN_port0__write,
       fabric_xactors_to_slaves_4_f_rd_data$EN_port1__write,
       fabric_xactors_to_slaves_4_f_wr_addr$EN_port1__write,
       fabric_xactors_to_slaves_4_f_wr_data$EN_port1__write,
       fabric_xactors_to_slaves_4_f_wr_resp$EN_port0__write,
       fabric_xactors_to_slaves_4_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_4_rd_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_4_wr_data_reg$EN_port0__write,
       fabric_xactors_to_slaves_4_wr_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_5_f_rd_addr$EN_port1__write,
       fabric_xactors_to_slaves_5_f_rd_data$EN_port0__write,
       fabric_xactors_to_slaves_5_f_rd_data$EN_port1__write,
       fabric_xactors_to_slaves_5_f_wr_addr$EN_port1__write,
       fabric_xactors_to_slaves_5_f_wr_data$EN_port1__write,
       fabric_xactors_to_slaves_5_f_wr_resp$EN_port0__write,
       fabric_xactors_to_slaves_5_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_5_rd_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_5_wr_data_reg$EN_port0__write,
       fabric_xactors_to_slaves_5_wr_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_6_f_rd_addr$EN_port1__write,
       fabric_xactors_to_slaves_6_f_rd_data$EN_port0__write,
       fabric_xactors_to_slaves_6_f_rd_data$EN_port1__write,
       fabric_xactors_to_slaves_6_f_wr_addr$EN_port1__write,
       fabric_xactors_to_slaves_6_f_wr_data$EN_port1__write,
       fabric_xactors_to_slaves_6_f_wr_resp$EN_port0__write,
       fabric_xactors_to_slaves_6_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_6_rd_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_6_wr_data_reg$EN_port0__write,
       fabric_xactors_to_slaves_6_wr_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_7_f_rd_addr$EN_port1__write,
       fabric_xactors_to_slaves_7_f_rd_data$EN_port0__write,
       fabric_xactors_to_slaves_7_f_rd_data$EN_port1__write,
       fabric_xactors_to_slaves_7_f_wr_addr$EN_port1__write,
       fabric_xactors_to_slaves_7_f_wr_data$EN_port1__write,
       fabric_xactors_to_slaves_7_f_wr_resp$EN_port0__write,
       fabric_xactors_to_slaves_7_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_7_rd_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_7_wr_data_reg$EN_port0__write,
       fabric_xactors_to_slaves_7_wr_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_8_f_rd_addr$EN_port1__write,
       fabric_xactors_to_slaves_8_f_rd_data$EN_port0__write,
       fabric_xactors_to_slaves_8_f_rd_data$EN_port1__write,
       fabric_xactors_to_slaves_8_f_wr_addr$EN_port1__write,
       fabric_xactors_to_slaves_8_f_wr_data$EN_port1__write,
       fabric_xactors_to_slaves_8_f_wr_resp$EN_port0__write,
       fabric_xactors_to_slaves_8_f_wr_resp$EN_port1__write,
       fabric_xactors_to_slaves_8_rd_req_reg$EN_port0__write,
       fabric_xactors_to_slaves_8_wr_data_reg$EN_port0__write,
       fabric_xactors_to_slaves_8_wr_req_reg$EN_port0__write,
       main_memory_rg_state$port1__read,
       main_memory_rg_state$port2__read;

  // register count
  reg [15 : 0] count;
  wire [15 : 0] count$D_IN;
  wire count$EN;

  // register fabric_cfg_verbosity
  reg [3 : 0] fabric_cfg_verbosity;
  wire [3 : 0] fabric_cfg_verbosity$D_IN;
  wire fabric_cfg_verbosity$EN;

  // register fabric_v_f_rd_err_user_0_rv
  reg [10 : 0] fabric_v_f_rd_err_user_0_rv;
  wire [10 : 0] fabric_v_f_rd_err_user_0_rv$D_IN;
  wire fabric_v_f_rd_err_user_0_rv$EN;

  // register fabric_v_f_rd_err_user_1_rv
  reg [10 : 0] fabric_v_f_rd_err_user_1_rv;
  wire [10 : 0] fabric_v_f_rd_err_user_1_rv$D_IN;
  wire fabric_v_f_rd_err_user_1_rv$EN;

  // register fabric_v_f_rd_err_user_2_rv
  reg [10 : 0] fabric_v_f_rd_err_user_2_rv;
  wire [10 : 0] fabric_v_f_rd_err_user_2_rv$D_IN;
  wire fabric_v_f_rd_err_user_2_rv$EN;

  // register fabric_v_f_rd_mis_0_rv
  reg [2 : 0] fabric_v_f_rd_mis_0_rv;
  wire [2 : 0] fabric_v_f_rd_mis_0_rv$D_IN;
  wire fabric_v_f_rd_mis_0_rv$EN;

  // register fabric_v_f_rd_mis_1_rv
  reg [2 : 0] fabric_v_f_rd_mis_1_rv;
  wire [2 : 0] fabric_v_f_rd_mis_1_rv$D_IN;
  wire fabric_v_f_rd_mis_1_rv$EN;

  // register fabric_v_f_rd_mis_2_rv
  reg [2 : 0] fabric_v_f_rd_mis_2_rv;
  wire [2 : 0] fabric_v_f_rd_mis_2_rv$D_IN;
  wire fabric_v_f_rd_mis_2_rv$EN;

  // register fabric_v_f_rd_mis_3_rv
  reg [2 : 0] fabric_v_f_rd_mis_3_rv;
  wire [2 : 0] fabric_v_f_rd_mis_3_rv$D_IN;
  wire fabric_v_f_rd_mis_3_rv$EN;

  // register fabric_v_f_rd_mis_4_rv
  reg [2 : 0] fabric_v_f_rd_mis_4_rv;
  wire [2 : 0] fabric_v_f_rd_mis_4_rv$D_IN;
  wire fabric_v_f_rd_mis_4_rv$EN;

  // register fabric_v_f_rd_mis_5_rv
  reg [2 : 0] fabric_v_f_rd_mis_5_rv;
  wire [2 : 0] fabric_v_f_rd_mis_5_rv$D_IN;
  wire fabric_v_f_rd_mis_5_rv$EN;

  // register fabric_v_f_rd_mis_6_rv
  reg [2 : 0] fabric_v_f_rd_mis_6_rv;
  wire [2 : 0] fabric_v_f_rd_mis_6_rv$D_IN;
  wire fabric_v_f_rd_mis_6_rv$EN;

  // register fabric_v_f_rd_mis_7_rv
  reg [2 : 0] fabric_v_f_rd_mis_7_rv;
  wire [2 : 0] fabric_v_f_rd_mis_7_rv$D_IN;
  wire fabric_v_f_rd_mis_7_rv$EN;

  // register fabric_v_f_rd_mis_8_rv
  reg [2 : 0] fabric_v_f_rd_mis_8_rv;
  wire [2 : 0] fabric_v_f_rd_mis_8_rv$D_IN;
  wire fabric_v_f_rd_mis_8_rv$EN;

  // register fabric_v_f_rd_sjs_0_rv
  reg [4 : 0] fabric_v_f_rd_sjs_0_rv;
  wire [4 : 0] fabric_v_f_rd_sjs_0_rv$D_IN;
  wire fabric_v_f_rd_sjs_0_rv$EN;

  // register fabric_v_f_rd_sjs_1_rv
  reg [4 : 0] fabric_v_f_rd_sjs_1_rv;
  wire [4 : 0] fabric_v_f_rd_sjs_1_rv$D_IN;
  wire fabric_v_f_rd_sjs_1_rv$EN;

  // register fabric_v_f_rd_sjs_2_rv
  reg [4 : 0] fabric_v_f_rd_sjs_2_rv;
  wire [4 : 0] fabric_v_f_rd_sjs_2_rv$D_IN;
  wire fabric_v_f_rd_sjs_2_rv$EN;

  // register fabric_v_f_wr_err_user_0_rv
  reg [10 : 0] fabric_v_f_wr_err_user_0_rv;
  wire [10 : 0] fabric_v_f_wr_err_user_0_rv$D_IN;
  wire fabric_v_f_wr_err_user_0_rv$EN;

  // register fabric_v_f_wr_err_user_1_rv
  reg [10 : 0] fabric_v_f_wr_err_user_1_rv;
  wire [10 : 0] fabric_v_f_wr_err_user_1_rv$D_IN;
  wire fabric_v_f_wr_err_user_1_rv$EN;

  // register fabric_v_f_wr_err_user_2_rv
  reg [10 : 0] fabric_v_f_wr_err_user_2_rv;
  wire [10 : 0] fabric_v_f_wr_err_user_2_rv$D_IN;
  wire fabric_v_f_wr_err_user_2_rv$EN;

  // register fabric_v_f_wr_mis_0_rv
  reg [2 : 0] fabric_v_f_wr_mis_0_rv;
  wire [2 : 0] fabric_v_f_wr_mis_0_rv$D_IN;
  wire fabric_v_f_wr_mis_0_rv$EN;

  // register fabric_v_f_wr_mis_1_rv
  reg [2 : 0] fabric_v_f_wr_mis_1_rv;
  wire [2 : 0] fabric_v_f_wr_mis_1_rv$D_IN;
  wire fabric_v_f_wr_mis_1_rv$EN;

  // register fabric_v_f_wr_mis_2_rv
  reg [2 : 0] fabric_v_f_wr_mis_2_rv;
  wire [2 : 0] fabric_v_f_wr_mis_2_rv$D_IN;
  wire fabric_v_f_wr_mis_2_rv$EN;

  // register fabric_v_f_wr_mis_3_rv
  reg [2 : 0] fabric_v_f_wr_mis_3_rv;
  wire [2 : 0] fabric_v_f_wr_mis_3_rv$D_IN;
  wire fabric_v_f_wr_mis_3_rv$EN;

  // register fabric_v_f_wr_mis_4_rv
  reg [2 : 0] fabric_v_f_wr_mis_4_rv;
  wire [2 : 0] fabric_v_f_wr_mis_4_rv$D_IN;
  wire fabric_v_f_wr_mis_4_rv$EN;

  // register fabric_v_f_wr_mis_5_rv
  reg [2 : 0] fabric_v_f_wr_mis_5_rv;
  wire [2 : 0] fabric_v_f_wr_mis_5_rv$D_IN;
  wire fabric_v_f_wr_mis_5_rv$EN;

  // register fabric_v_f_wr_mis_6_rv
  reg [2 : 0] fabric_v_f_wr_mis_6_rv;
  wire [2 : 0] fabric_v_f_wr_mis_6_rv$D_IN;
  wire fabric_v_f_wr_mis_6_rv$EN;

  // register fabric_v_f_wr_mis_7_rv
  reg [2 : 0] fabric_v_f_wr_mis_7_rv;
  wire [2 : 0] fabric_v_f_wr_mis_7_rv$D_IN;
  wire fabric_v_f_wr_mis_7_rv$EN;

  // register fabric_v_f_wr_mis_8_rv
  reg [2 : 0] fabric_v_f_wr_mis_8_rv;
  wire [2 : 0] fabric_v_f_wr_mis_8_rv$D_IN;
  wire fabric_v_f_wr_mis_8_rv$EN;

  // register fabric_v_f_wr_sjs_0_rv
  reg [4 : 0] fabric_v_f_wr_sjs_0_rv;
  wire [4 : 0] fabric_v_f_wr_sjs_0_rv$D_IN;
  wire fabric_v_f_wr_sjs_0_rv$EN;

  // register fabric_v_f_wr_sjs_1_rv
  reg [4 : 0] fabric_v_f_wr_sjs_1_rv;
  wire [4 : 0] fabric_v_f_wr_sjs_1_rv$D_IN;
  wire fabric_v_f_wr_sjs_1_rv$EN;

  // register fabric_v_f_wr_sjs_2_rv
  reg [4 : 0] fabric_v_f_wr_sjs_2_rv;
  wire [4 : 0] fabric_v_f_wr_sjs_2_rv$D_IN;
  wire fabric_v_f_wr_sjs_2_rv$EN;

  // register fabric_xactors_from_masters_0_f_rd_addr
  reg [75 : 0] fabric_xactors_from_masters_0_f_rd_addr;
  wire [75 : 0] fabric_xactors_from_masters_0_f_rd_addr$D_IN;
  wire fabric_xactors_from_masters_0_f_rd_addr$EN;

  // register fabric_xactors_from_masters_0_f_rd_data
  reg [81 : 0] fabric_xactors_from_masters_0_f_rd_data;
  wire [81 : 0] fabric_xactors_from_masters_0_f_rd_data$D_IN;
  wire fabric_xactors_from_masters_0_f_rd_data$EN;

  // register fabric_xactors_from_masters_0_f_wr_addr
  reg [75 : 0] fabric_xactors_from_masters_0_f_wr_addr;
  wire [75 : 0] fabric_xactors_from_masters_0_f_wr_addr$D_IN;
  wire fabric_xactors_from_masters_0_f_wr_addr$EN;

  // register fabric_xactors_from_masters_0_f_wr_data
  reg [77 : 0] fabric_xactors_from_masters_0_f_wr_data;
  wire [77 : 0] fabric_xactors_from_masters_0_f_wr_data$D_IN;
  wire fabric_xactors_from_masters_0_f_wr_data$EN;

  // register fabric_xactors_from_masters_0_f_wr_resp
  reg [16 : 0] fabric_xactors_from_masters_0_f_wr_resp;
  wire [16 : 0] fabric_xactors_from_masters_0_f_wr_resp$D_IN;
  wire fabric_xactors_from_masters_0_f_wr_resp$EN;

  // register fabric_xactors_from_masters_1_f_rd_addr
  reg [75 : 0] fabric_xactors_from_masters_1_f_rd_addr;
  wire [75 : 0] fabric_xactors_from_masters_1_f_rd_addr$D_IN;
  wire fabric_xactors_from_masters_1_f_rd_addr$EN;

  // register fabric_xactors_from_masters_1_f_rd_data
  reg [81 : 0] fabric_xactors_from_masters_1_f_rd_data;
  wire [81 : 0] fabric_xactors_from_masters_1_f_rd_data$D_IN;
  wire fabric_xactors_from_masters_1_f_rd_data$EN;

  // register fabric_xactors_from_masters_1_f_wr_addr
  reg [75 : 0] fabric_xactors_from_masters_1_f_wr_addr;
  wire [75 : 0] fabric_xactors_from_masters_1_f_wr_addr$D_IN;
  wire fabric_xactors_from_masters_1_f_wr_addr$EN;

  // register fabric_xactors_from_masters_1_f_wr_data
  reg [77 : 0] fabric_xactors_from_masters_1_f_wr_data;
  wire [77 : 0] fabric_xactors_from_masters_1_f_wr_data$D_IN;
  wire fabric_xactors_from_masters_1_f_wr_data$EN;

  // register fabric_xactors_from_masters_1_f_wr_resp
  reg [16 : 0] fabric_xactors_from_masters_1_f_wr_resp;
  wire [16 : 0] fabric_xactors_from_masters_1_f_wr_resp$D_IN;
  wire fabric_xactors_from_masters_1_f_wr_resp$EN;

  // register fabric_xactors_from_masters_2_f_rd_addr
  reg [75 : 0] fabric_xactors_from_masters_2_f_rd_addr;
  wire [75 : 0] fabric_xactors_from_masters_2_f_rd_addr$D_IN;
  wire fabric_xactors_from_masters_2_f_rd_addr$EN;

  // register fabric_xactors_from_masters_2_f_rd_data
  reg [81 : 0] fabric_xactors_from_masters_2_f_rd_data;
  wire [81 : 0] fabric_xactors_from_masters_2_f_rd_data$D_IN;
  wire fabric_xactors_from_masters_2_f_rd_data$EN;

  // register fabric_xactors_from_masters_2_f_wr_addr
  reg [75 : 0] fabric_xactors_from_masters_2_f_wr_addr;
  wire [75 : 0] fabric_xactors_from_masters_2_f_wr_addr$D_IN;
  wire fabric_xactors_from_masters_2_f_wr_addr$EN;

  // register fabric_xactors_from_masters_2_f_wr_data
  reg [77 : 0] fabric_xactors_from_masters_2_f_wr_data;
  wire [77 : 0] fabric_xactors_from_masters_2_f_wr_data$D_IN;
  wire fabric_xactors_from_masters_2_f_wr_data$EN;

  // register fabric_xactors_from_masters_2_f_wr_resp
  reg [16 : 0] fabric_xactors_from_masters_2_f_wr_resp;
  wire [16 : 0] fabric_xactors_from_masters_2_f_wr_resp$D_IN;
  wire fabric_xactors_from_masters_2_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_0_f_rd_addr
  reg [75 : 0] fabric_xactors_to_slaves_0_f_rd_addr;
  wire [75 : 0] fabric_xactors_to_slaves_0_f_rd_addr$D_IN;
  wire fabric_xactors_to_slaves_0_f_rd_addr$EN;

  // register fabric_xactors_to_slaves_0_f_rd_data
  reg [81 : 0] fabric_xactors_to_slaves_0_f_rd_data;
  wire [81 : 0] fabric_xactors_to_slaves_0_f_rd_data$D_IN;
  wire fabric_xactors_to_slaves_0_f_rd_data$EN;

  // register fabric_xactors_to_slaves_0_f_wr_addr
  reg [75 : 0] fabric_xactors_to_slaves_0_f_wr_addr;
  wire [75 : 0] fabric_xactors_to_slaves_0_f_wr_addr$D_IN;
  wire fabric_xactors_to_slaves_0_f_wr_addr$EN;

  // register fabric_xactors_to_slaves_0_f_wr_data
  reg [77 : 0] fabric_xactors_to_slaves_0_f_wr_data;
  wire [77 : 0] fabric_xactors_to_slaves_0_f_wr_data$D_IN;
  wire fabric_xactors_to_slaves_0_f_wr_data$EN;

  // register fabric_xactors_to_slaves_0_f_wr_resp
  reg [16 : 0] fabric_xactors_to_slaves_0_f_wr_resp;
  wire [16 : 0] fabric_xactors_to_slaves_0_f_wr_resp$D_IN;
  wire fabric_xactors_to_slaves_0_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_0_rd_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_0_rd_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_0_rd_req_reg$D_IN;
  wire fabric_xactors_to_slaves_0_rd_req_reg$EN;

  // register fabric_xactors_to_slaves_0_rg_read_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_0_rg_read_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_0_rg_read_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_0_rg_read_burst_cycle$EN;

  // register fabric_xactors_to_slaves_0_rg_write_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_0_rg_write_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_0_rg_write_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_0_rg_write_burst_cycle$EN;

  // register fabric_xactors_to_slaves_0_wr_data_reg
  reg [77 : 0] fabric_xactors_to_slaves_0_wr_data_reg;
  wire [77 : 0] fabric_xactors_to_slaves_0_wr_data_reg$D_IN;
  wire fabric_xactors_to_slaves_0_wr_data_reg$EN;

  // register fabric_xactors_to_slaves_0_wr_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_0_wr_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_0_wr_req_reg$D_IN;
  wire fabric_xactors_to_slaves_0_wr_req_reg$EN;

  // register fabric_xactors_to_slaves_1_f_rd_addr
  reg [75 : 0] fabric_xactors_to_slaves_1_f_rd_addr;
  wire [75 : 0] fabric_xactors_to_slaves_1_f_rd_addr$D_IN;
  wire fabric_xactors_to_slaves_1_f_rd_addr$EN;

  // register fabric_xactors_to_slaves_1_f_rd_data
  reg [81 : 0] fabric_xactors_to_slaves_1_f_rd_data;
  wire [81 : 0] fabric_xactors_to_slaves_1_f_rd_data$D_IN;
  wire fabric_xactors_to_slaves_1_f_rd_data$EN;

  // register fabric_xactors_to_slaves_1_f_wr_addr
  reg [75 : 0] fabric_xactors_to_slaves_1_f_wr_addr;
  wire [75 : 0] fabric_xactors_to_slaves_1_f_wr_addr$D_IN;
  wire fabric_xactors_to_slaves_1_f_wr_addr$EN;

  // register fabric_xactors_to_slaves_1_f_wr_data
  reg [77 : 0] fabric_xactors_to_slaves_1_f_wr_data;
  wire [77 : 0] fabric_xactors_to_slaves_1_f_wr_data$D_IN;
  wire fabric_xactors_to_slaves_1_f_wr_data$EN;

  // register fabric_xactors_to_slaves_1_f_wr_resp
  reg [16 : 0] fabric_xactors_to_slaves_1_f_wr_resp;
  wire [16 : 0] fabric_xactors_to_slaves_1_f_wr_resp$D_IN;
  wire fabric_xactors_to_slaves_1_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_1_rd_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_1_rd_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_1_rd_req_reg$D_IN;
  wire fabric_xactors_to_slaves_1_rd_req_reg$EN;

  // register fabric_xactors_to_slaves_1_rg_read_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_1_rg_read_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_1_rg_read_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_1_rg_read_burst_cycle$EN;

  // register fabric_xactors_to_slaves_1_rg_write_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_1_rg_write_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_1_rg_write_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_1_rg_write_burst_cycle$EN;

  // register fabric_xactors_to_slaves_1_wr_data_reg
  reg [77 : 0] fabric_xactors_to_slaves_1_wr_data_reg;
  wire [77 : 0] fabric_xactors_to_slaves_1_wr_data_reg$D_IN;
  wire fabric_xactors_to_slaves_1_wr_data_reg$EN;

  // register fabric_xactors_to_slaves_1_wr_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_1_wr_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_1_wr_req_reg$D_IN;
  wire fabric_xactors_to_slaves_1_wr_req_reg$EN;

  // register fabric_xactors_to_slaves_2_f_rd_addr
  reg [75 : 0] fabric_xactors_to_slaves_2_f_rd_addr;
  wire [75 : 0] fabric_xactors_to_slaves_2_f_rd_addr$D_IN;
  wire fabric_xactors_to_slaves_2_f_rd_addr$EN;

  // register fabric_xactors_to_slaves_2_f_rd_data
  reg [81 : 0] fabric_xactors_to_slaves_2_f_rd_data;
  wire [81 : 0] fabric_xactors_to_slaves_2_f_rd_data$D_IN;
  wire fabric_xactors_to_slaves_2_f_rd_data$EN;

  // register fabric_xactors_to_slaves_2_f_wr_addr
  reg [75 : 0] fabric_xactors_to_slaves_2_f_wr_addr;
  wire [75 : 0] fabric_xactors_to_slaves_2_f_wr_addr$D_IN;
  wire fabric_xactors_to_slaves_2_f_wr_addr$EN;

  // register fabric_xactors_to_slaves_2_f_wr_data
  reg [77 : 0] fabric_xactors_to_slaves_2_f_wr_data;
  wire [77 : 0] fabric_xactors_to_slaves_2_f_wr_data$D_IN;
  wire fabric_xactors_to_slaves_2_f_wr_data$EN;

  // register fabric_xactors_to_slaves_2_f_wr_resp
  reg [16 : 0] fabric_xactors_to_slaves_2_f_wr_resp;
  wire [16 : 0] fabric_xactors_to_slaves_2_f_wr_resp$D_IN;
  wire fabric_xactors_to_slaves_2_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_2_rd_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_2_rd_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_2_rd_req_reg$D_IN;
  wire fabric_xactors_to_slaves_2_rd_req_reg$EN;

  // register fabric_xactors_to_slaves_2_rg_read_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_2_rg_read_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_2_rg_read_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_2_rg_read_burst_cycle$EN;

  // register fabric_xactors_to_slaves_2_rg_write_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_2_rg_write_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_2_rg_write_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_2_rg_write_burst_cycle$EN;

  // register fabric_xactors_to_slaves_2_wr_data_reg
  reg [77 : 0] fabric_xactors_to_slaves_2_wr_data_reg;
  wire [77 : 0] fabric_xactors_to_slaves_2_wr_data_reg$D_IN;
  wire fabric_xactors_to_slaves_2_wr_data_reg$EN;

  // register fabric_xactors_to_slaves_2_wr_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_2_wr_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_2_wr_req_reg$D_IN;
  wire fabric_xactors_to_slaves_2_wr_req_reg$EN;

  // register fabric_xactors_to_slaves_3_f_rd_addr
  reg [75 : 0] fabric_xactors_to_slaves_3_f_rd_addr;
  wire [75 : 0] fabric_xactors_to_slaves_3_f_rd_addr$D_IN;
  wire fabric_xactors_to_slaves_3_f_rd_addr$EN;

  // register fabric_xactors_to_slaves_3_f_rd_data
  reg [81 : 0] fabric_xactors_to_slaves_3_f_rd_data;
  wire [81 : 0] fabric_xactors_to_slaves_3_f_rd_data$D_IN;
  wire fabric_xactors_to_slaves_3_f_rd_data$EN;

  // register fabric_xactors_to_slaves_3_f_wr_addr
  reg [75 : 0] fabric_xactors_to_slaves_3_f_wr_addr;
  wire [75 : 0] fabric_xactors_to_slaves_3_f_wr_addr$D_IN;
  wire fabric_xactors_to_slaves_3_f_wr_addr$EN;

  // register fabric_xactors_to_slaves_3_f_wr_data
  reg [77 : 0] fabric_xactors_to_slaves_3_f_wr_data;
  wire [77 : 0] fabric_xactors_to_slaves_3_f_wr_data$D_IN;
  wire fabric_xactors_to_slaves_3_f_wr_data$EN;

  // register fabric_xactors_to_slaves_3_f_wr_resp
  reg [16 : 0] fabric_xactors_to_slaves_3_f_wr_resp;
  wire [16 : 0] fabric_xactors_to_slaves_3_f_wr_resp$D_IN;
  wire fabric_xactors_to_slaves_3_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_3_rd_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_3_rd_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_3_rd_req_reg$D_IN;
  wire fabric_xactors_to_slaves_3_rd_req_reg$EN;

  // register fabric_xactors_to_slaves_3_rg_read_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_3_rg_read_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_3_rg_read_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_3_rg_read_burst_cycle$EN;

  // register fabric_xactors_to_slaves_3_rg_write_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_3_rg_write_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_3_rg_write_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_3_rg_write_burst_cycle$EN;

  // register fabric_xactors_to_slaves_3_wr_data_reg
  reg [77 : 0] fabric_xactors_to_slaves_3_wr_data_reg;
  wire [77 : 0] fabric_xactors_to_slaves_3_wr_data_reg$D_IN;
  wire fabric_xactors_to_slaves_3_wr_data_reg$EN;

  // register fabric_xactors_to_slaves_3_wr_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_3_wr_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_3_wr_req_reg$D_IN;
  wire fabric_xactors_to_slaves_3_wr_req_reg$EN;

  // register fabric_xactors_to_slaves_4_f_rd_addr
  reg [75 : 0] fabric_xactors_to_slaves_4_f_rd_addr;
  wire [75 : 0] fabric_xactors_to_slaves_4_f_rd_addr$D_IN;
  wire fabric_xactors_to_slaves_4_f_rd_addr$EN;

  // register fabric_xactors_to_slaves_4_f_rd_data
  reg [81 : 0] fabric_xactors_to_slaves_4_f_rd_data;
  wire [81 : 0] fabric_xactors_to_slaves_4_f_rd_data$D_IN;
  wire fabric_xactors_to_slaves_4_f_rd_data$EN;

  // register fabric_xactors_to_slaves_4_f_wr_addr
  reg [75 : 0] fabric_xactors_to_slaves_4_f_wr_addr;
  wire [75 : 0] fabric_xactors_to_slaves_4_f_wr_addr$D_IN;
  wire fabric_xactors_to_slaves_4_f_wr_addr$EN;

  // register fabric_xactors_to_slaves_4_f_wr_data
  reg [77 : 0] fabric_xactors_to_slaves_4_f_wr_data;
  wire [77 : 0] fabric_xactors_to_slaves_4_f_wr_data$D_IN;
  wire fabric_xactors_to_slaves_4_f_wr_data$EN;

  // register fabric_xactors_to_slaves_4_f_wr_resp
  reg [16 : 0] fabric_xactors_to_slaves_4_f_wr_resp;
  wire [16 : 0] fabric_xactors_to_slaves_4_f_wr_resp$D_IN;
  wire fabric_xactors_to_slaves_4_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_4_rd_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_4_rd_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_4_rd_req_reg$D_IN;
  wire fabric_xactors_to_slaves_4_rd_req_reg$EN;

  // register fabric_xactors_to_slaves_4_rg_read_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_4_rg_read_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_4_rg_read_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_4_rg_read_burst_cycle$EN;

  // register fabric_xactors_to_slaves_4_rg_write_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_4_rg_write_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_4_rg_write_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_4_rg_write_burst_cycle$EN;

  // register fabric_xactors_to_slaves_4_wr_data_reg
  reg [77 : 0] fabric_xactors_to_slaves_4_wr_data_reg;
  wire [77 : 0] fabric_xactors_to_slaves_4_wr_data_reg$D_IN;
  wire fabric_xactors_to_slaves_4_wr_data_reg$EN;

  // register fabric_xactors_to_slaves_4_wr_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_4_wr_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_4_wr_req_reg$D_IN;
  wire fabric_xactors_to_slaves_4_wr_req_reg$EN;

  // register fabric_xactors_to_slaves_5_f_rd_addr
  reg [75 : 0] fabric_xactors_to_slaves_5_f_rd_addr;
  wire [75 : 0] fabric_xactors_to_slaves_5_f_rd_addr$D_IN;
  wire fabric_xactors_to_slaves_5_f_rd_addr$EN;

  // register fabric_xactors_to_slaves_5_f_rd_data
  reg [81 : 0] fabric_xactors_to_slaves_5_f_rd_data;
  wire [81 : 0] fabric_xactors_to_slaves_5_f_rd_data$D_IN;
  wire fabric_xactors_to_slaves_5_f_rd_data$EN;

  // register fabric_xactors_to_slaves_5_f_wr_addr
  reg [75 : 0] fabric_xactors_to_slaves_5_f_wr_addr;
  wire [75 : 0] fabric_xactors_to_slaves_5_f_wr_addr$D_IN;
  wire fabric_xactors_to_slaves_5_f_wr_addr$EN;

  // register fabric_xactors_to_slaves_5_f_wr_data
  reg [77 : 0] fabric_xactors_to_slaves_5_f_wr_data;
  wire [77 : 0] fabric_xactors_to_slaves_5_f_wr_data$D_IN;
  wire fabric_xactors_to_slaves_5_f_wr_data$EN;

  // register fabric_xactors_to_slaves_5_f_wr_resp
  reg [16 : 0] fabric_xactors_to_slaves_5_f_wr_resp;
  wire [16 : 0] fabric_xactors_to_slaves_5_f_wr_resp$D_IN;
  wire fabric_xactors_to_slaves_5_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_5_rd_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_5_rd_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_5_rd_req_reg$D_IN;
  wire fabric_xactors_to_slaves_5_rd_req_reg$EN;

  // register fabric_xactors_to_slaves_5_rg_read_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_5_rg_read_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_5_rg_read_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_5_rg_read_burst_cycle$EN;

  // register fabric_xactors_to_slaves_5_rg_write_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_5_rg_write_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_5_rg_write_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_5_rg_write_burst_cycle$EN;

  // register fabric_xactors_to_slaves_5_wr_data_reg
  reg [77 : 0] fabric_xactors_to_slaves_5_wr_data_reg;
  wire [77 : 0] fabric_xactors_to_slaves_5_wr_data_reg$D_IN;
  wire fabric_xactors_to_slaves_5_wr_data_reg$EN;

  // register fabric_xactors_to_slaves_5_wr_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_5_wr_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_5_wr_req_reg$D_IN;
  wire fabric_xactors_to_slaves_5_wr_req_reg$EN;

  // register fabric_xactors_to_slaves_6_f_rd_addr
  reg [75 : 0] fabric_xactors_to_slaves_6_f_rd_addr;
  wire [75 : 0] fabric_xactors_to_slaves_6_f_rd_addr$D_IN;
  wire fabric_xactors_to_slaves_6_f_rd_addr$EN;

  // register fabric_xactors_to_slaves_6_f_rd_data
  reg [81 : 0] fabric_xactors_to_slaves_6_f_rd_data;
  wire [81 : 0] fabric_xactors_to_slaves_6_f_rd_data$D_IN;
  wire fabric_xactors_to_slaves_6_f_rd_data$EN;

  // register fabric_xactors_to_slaves_6_f_wr_addr
  reg [75 : 0] fabric_xactors_to_slaves_6_f_wr_addr;
  wire [75 : 0] fabric_xactors_to_slaves_6_f_wr_addr$D_IN;
  wire fabric_xactors_to_slaves_6_f_wr_addr$EN;

  // register fabric_xactors_to_slaves_6_f_wr_data
  reg [77 : 0] fabric_xactors_to_slaves_6_f_wr_data;
  wire [77 : 0] fabric_xactors_to_slaves_6_f_wr_data$D_IN;
  wire fabric_xactors_to_slaves_6_f_wr_data$EN;

  // register fabric_xactors_to_slaves_6_f_wr_resp
  reg [16 : 0] fabric_xactors_to_slaves_6_f_wr_resp;
  wire [16 : 0] fabric_xactors_to_slaves_6_f_wr_resp$D_IN;
  wire fabric_xactors_to_slaves_6_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_6_rd_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_6_rd_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_6_rd_req_reg$D_IN;
  wire fabric_xactors_to_slaves_6_rd_req_reg$EN;

  // register fabric_xactors_to_slaves_6_rg_read_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_6_rg_read_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_6_rg_read_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_6_rg_read_burst_cycle$EN;

  // register fabric_xactors_to_slaves_6_rg_write_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_6_rg_write_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_6_rg_write_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_6_rg_write_burst_cycle$EN;

  // register fabric_xactors_to_slaves_6_wr_data_reg
  reg [77 : 0] fabric_xactors_to_slaves_6_wr_data_reg;
  wire [77 : 0] fabric_xactors_to_slaves_6_wr_data_reg$D_IN;
  wire fabric_xactors_to_slaves_6_wr_data_reg$EN;

  // register fabric_xactors_to_slaves_6_wr_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_6_wr_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_6_wr_req_reg$D_IN;
  wire fabric_xactors_to_slaves_6_wr_req_reg$EN;

  // register fabric_xactors_to_slaves_7_f_rd_addr
  reg [75 : 0] fabric_xactors_to_slaves_7_f_rd_addr;
  wire [75 : 0] fabric_xactors_to_slaves_7_f_rd_addr$D_IN;
  wire fabric_xactors_to_slaves_7_f_rd_addr$EN;

  // register fabric_xactors_to_slaves_7_f_rd_data
  reg [81 : 0] fabric_xactors_to_slaves_7_f_rd_data;
  wire [81 : 0] fabric_xactors_to_slaves_7_f_rd_data$D_IN;
  wire fabric_xactors_to_slaves_7_f_rd_data$EN;

  // register fabric_xactors_to_slaves_7_f_wr_addr
  reg [75 : 0] fabric_xactors_to_slaves_7_f_wr_addr;
  wire [75 : 0] fabric_xactors_to_slaves_7_f_wr_addr$D_IN;
  wire fabric_xactors_to_slaves_7_f_wr_addr$EN;

  // register fabric_xactors_to_slaves_7_f_wr_data
  reg [77 : 0] fabric_xactors_to_slaves_7_f_wr_data;
  wire [77 : 0] fabric_xactors_to_slaves_7_f_wr_data$D_IN;
  wire fabric_xactors_to_slaves_7_f_wr_data$EN;

  // register fabric_xactors_to_slaves_7_f_wr_resp
  reg [16 : 0] fabric_xactors_to_slaves_7_f_wr_resp;
  wire [16 : 0] fabric_xactors_to_slaves_7_f_wr_resp$D_IN;
  wire fabric_xactors_to_slaves_7_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_7_rd_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_7_rd_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_7_rd_req_reg$D_IN;
  wire fabric_xactors_to_slaves_7_rd_req_reg$EN;

  // register fabric_xactors_to_slaves_7_rg_read_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_7_rg_read_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_7_rg_read_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_7_rg_read_burst_cycle$EN;

  // register fabric_xactors_to_slaves_7_rg_write_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_7_rg_write_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_7_rg_write_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_7_rg_write_burst_cycle$EN;

  // register fabric_xactors_to_slaves_7_wr_data_reg
  reg [77 : 0] fabric_xactors_to_slaves_7_wr_data_reg;
  wire [77 : 0] fabric_xactors_to_slaves_7_wr_data_reg$D_IN;
  wire fabric_xactors_to_slaves_7_wr_data_reg$EN;

  // register fabric_xactors_to_slaves_7_wr_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_7_wr_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_7_wr_req_reg$D_IN;
  wire fabric_xactors_to_slaves_7_wr_req_reg$EN;

  // register fabric_xactors_to_slaves_8_f_rd_addr
  reg [75 : 0] fabric_xactors_to_slaves_8_f_rd_addr;
  wire [75 : 0] fabric_xactors_to_slaves_8_f_rd_addr$D_IN;
  wire fabric_xactors_to_slaves_8_f_rd_addr$EN;

  // register fabric_xactors_to_slaves_8_f_rd_data
  reg [81 : 0] fabric_xactors_to_slaves_8_f_rd_data;
  wire [81 : 0] fabric_xactors_to_slaves_8_f_rd_data$D_IN;
  wire fabric_xactors_to_slaves_8_f_rd_data$EN;

  // register fabric_xactors_to_slaves_8_f_wr_addr
  reg [75 : 0] fabric_xactors_to_slaves_8_f_wr_addr;
  wire [75 : 0] fabric_xactors_to_slaves_8_f_wr_addr$D_IN;
  wire fabric_xactors_to_slaves_8_f_wr_addr$EN;

  // register fabric_xactors_to_slaves_8_f_wr_data
  reg [77 : 0] fabric_xactors_to_slaves_8_f_wr_data;
  wire [77 : 0] fabric_xactors_to_slaves_8_f_wr_data$D_IN;
  wire fabric_xactors_to_slaves_8_f_wr_data$EN;

  // register fabric_xactors_to_slaves_8_f_wr_resp
  reg [16 : 0] fabric_xactors_to_slaves_8_f_wr_resp;
  wire [16 : 0] fabric_xactors_to_slaves_8_f_wr_resp$D_IN;
  wire fabric_xactors_to_slaves_8_f_wr_resp$EN;

  // register fabric_xactors_to_slaves_8_rd_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_8_rd_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_8_rd_req_reg$D_IN;
  wire fabric_xactors_to_slaves_8_rd_req_reg$EN;

  // register fabric_xactors_to_slaves_8_rg_read_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_8_rg_read_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_8_rg_read_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_8_rg_read_burst_cycle$EN;

  // register fabric_xactors_to_slaves_8_rg_write_burst_cycle
  reg [7 : 0] fabric_xactors_to_slaves_8_rg_write_burst_cycle;
  wire [7 : 0] fabric_xactors_to_slaves_8_rg_write_burst_cycle$D_IN;
  wire fabric_xactors_to_slaves_8_rg_write_burst_cycle$EN;

  // register fabric_xactors_to_slaves_8_wr_data_reg
  reg [77 : 0] fabric_xactors_to_slaves_8_wr_data_reg;
  wire [77 : 0] fabric_xactors_to_slaves_8_wr_data_reg$D_IN;
  wire fabric_xactors_to_slaves_8_wr_data_reg$EN;

  // register fabric_xactors_to_slaves_8_wr_req_reg
  reg [75 : 0] fabric_xactors_to_slaves_8_wr_req_reg;
  wire [75 : 0] fabric_xactors_to_slaves_8_wr_req_reg$D_IN;
  wire fabric_xactors_to_slaves_8_wr_req_reg$EN;

  // register main_memory_rg_address
  reg [31 : 0] main_memory_rg_address;
  wire [31 : 0] main_memory_rg_address$D_IN;
  wire main_memory_rg_address$EN;

  // register main_memory_rg_id
  reg [3 : 0] main_memory_rg_id;
  wire [3 : 0] main_memory_rg_id$D_IN;
  wire main_memory_rg_id$EN;

  // register main_memory_rg_readburst_counter
  reg [7 : 0] main_memory_rg_readburst_counter;
  wire [7 : 0] main_memory_rg_readburst_counter$D_IN;
  wire main_memory_rg_readburst_counter$EN;

  // register main_memory_rg_readburst_value
  reg [7 : 0] main_memory_rg_readburst_value;
  wire [7 : 0] main_memory_rg_readburst_value$D_IN;
  wire main_memory_rg_readburst_value$EN;

  // register main_memory_rg_state
  reg main_memory_rg_state;
  wire main_memory_rg_state$D_IN, main_memory_rg_state$EN;

  // register main_memory_rg_transfer_size
  reg [2 : 0] main_memory_rg_transfer_size;
  wire [2 : 0] main_memory_rg_transfer_size$D_IN;
  wire main_memory_rg_transfer_size$EN;

  // register main_memory_rg_writeburst_counter
  reg [7 : 0] main_memory_rg_writeburst_counter;
  wire [7 : 0] main_memory_rg_writeburst_counter$D_IN;
  wire main_memory_rg_writeburst_counter$EN;

  // ports of submodule bootrom
  wire [63 : 0] bootrom$axi_slave_m_wvalid_wdata, bootrom$axi_slave_rdata;
  wire [31 : 0] bootrom$axi_slave_m_arvalid_araddr,
		bootrom$axi_slave_m_awvalid_awaddr;
  wire [9 : 0] bootrom$axi_slave_buser,
	       bootrom$axi_slave_m_arvalid_aruser,
	       bootrom$axi_slave_m_awvalid_awuser,
	       bootrom$axi_slave_ruser;
  wire [7 : 0] bootrom$axi_slave_m_arvalid_arlen,
	       bootrom$axi_slave_m_awvalid_awlen,
	       bootrom$axi_slave_m_wvalid_wstrb;
  wire [3 : 0] bootrom$axi_slave_bid,
	       bootrom$axi_slave_m_arvalid_arcache,
	       bootrom$axi_slave_m_arvalid_arid,
	       bootrom$axi_slave_m_arvalid_arqos,
	       bootrom$axi_slave_m_arvalid_arregion,
	       bootrom$axi_slave_m_awvalid_awcache,
	       bootrom$axi_slave_m_awvalid_awid,
	       bootrom$axi_slave_m_awvalid_awqos,
	       bootrom$axi_slave_m_awvalid_awregion,
	       bootrom$axi_slave_m_wvalid_wid,
	       bootrom$axi_slave_rid;
  wire [2 : 0] bootrom$axi_slave_m_arvalid_arprot,
	       bootrom$axi_slave_m_arvalid_arsize,
	       bootrom$axi_slave_m_awvalid_awprot,
	       bootrom$axi_slave_m_awvalid_awsize;
  wire [1 : 0] bootrom$axi_slave_bresp,
	       bootrom$axi_slave_m_arvalid_arburst,
	       bootrom$axi_slave_m_awvalid_awburst,
	       bootrom$axi_slave_rresp;
  wire bootrom$EN_axi_slave_m_awvalid,
       bootrom$EN_axi_slave_m_wvalid,
       bootrom$RDY_axi_slave_m_awvalid,
       bootrom$RDY_axi_slave_m_wvalid,
       bootrom$axi_slave_arready,
       bootrom$axi_slave_awready,
       bootrom$axi_slave_bvalid,
       bootrom$axi_slave_m_arvalid_arlock,
       bootrom$axi_slave_m_arvalid_arvalid,
       bootrom$axi_slave_m_awvalid_awlock,
       bootrom$axi_slave_m_awvalid_awvalid,
       bootrom$axi_slave_m_bready_bready,
       bootrom$axi_slave_m_rready_rready,
       bootrom$axi_slave_m_wvalid_wlast,
       bootrom$axi_slave_m_wvalid_wvalid,
       bootrom$axi_slave_rlast,
       bootrom$axi_slave_rvalid,
       bootrom$axi_slave_wready;

  // ports of submodule clint
  wire [63 : 0] clint$axi4_slave_m_wvalid_wdata,
		clint$axi4_slave_rdata,
		clint$mtime;
  wire [31 : 0] clint$axi4_slave_m_arvalid_araddr,
		clint$axi4_slave_m_awvalid_awaddr;
  wire [9 : 0] clint$axi4_slave_buser,
	       clint$axi4_slave_m_arvalid_aruser,
	       clint$axi4_slave_m_awvalid_awuser,
	       clint$axi4_slave_ruser;
  wire [7 : 0] clint$axi4_slave_m_arvalid_arlen,
	       clint$axi4_slave_m_awvalid_awlen,
	       clint$axi4_slave_m_wvalid_wstrb;
  wire [3 : 0] clint$axi4_slave_bid,
	       clint$axi4_slave_m_arvalid_arcache,
	       clint$axi4_slave_m_arvalid_arid,
	       clint$axi4_slave_m_arvalid_arqos,
	       clint$axi4_slave_m_arvalid_arregion,
	       clint$axi4_slave_m_awvalid_awcache,
	       clint$axi4_slave_m_awvalid_awid,
	       clint$axi4_slave_m_awvalid_awqos,
	       clint$axi4_slave_m_awvalid_awregion,
	       clint$axi4_slave_m_wvalid_wid,
	       clint$axi4_slave_rid;
  wire [2 : 0] clint$axi4_slave_m_arvalid_arprot,
	       clint$axi4_slave_m_arvalid_arsize,
	       clint$axi4_slave_m_awvalid_awprot,
	       clint$axi4_slave_m_awvalid_awsize;
  wire [1 : 0] clint$axi4_slave_bresp,
	       clint$axi4_slave_m_arvalid_arburst,
	       clint$axi4_slave_m_awvalid_awburst,
	       clint$axi4_slave_rresp;
  wire clint$EN_axi4_slave_m_awvalid,
       clint$EN_axi4_slave_m_wvalid,
       clint$RDY_axi4_slave_m_awvalid,
       clint$RDY_axi4_slave_m_wvalid,
       clint$axi4_slave_arready,
       clint$axi4_slave_awready,
       clint$axi4_slave_bvalid,
       clint$axi4_slave_m_arvalid_arlock,
       clint$axi4_slave_m_arvalid_arvalid,
       clint$axi4_slave_m_awvalid_awlock,
       clint$axi4_slave_m_awvalid_awvalid,
       clint$axi4_slave_m_bready_bready,
       clint$axi4_slave_m_rready_rready,
       clint$axi4_slave_m_wvalid_wlast,
       clint$axi4_slave_m_wvalid_wvalid,
       clint$axi4_slave_rlast,
       clint$axi4_slave_rvalid,
       clint$axi4_slave_wready,
       clint$msip_int,
       clint$mtip_int;

  // ports of submodule core
  wire [63 : 0] core$clint_mtime_c_mtime,
		core$debug_master_m_rvalid_rdata,
		core$debug_master_wdata,
		core$debug_slave_m_wvalid_wdata,
		core$debug_slave_rdata,
		core$dmem_master_m_rvalid_rdata,
		core$dmem_master_wdata,
		core$imem_master_m_rvalid_rdata,
		core$imem_master_wdata;
  wire [39 : 0] core$request_from_dtm_requestfrmDTM;
  wire [33 : 0] core$response_to_dtm;
  wire [31 : 0] core$debug_master_araddr,
		core$debug_master_awaddr,
		core$debug_slave_m_arvalid_araddr,
		core$debug_slave_m_awvalid_awaddr,
		core$dmem_master_araddr,
		core$dmem_master_awaddr,
		core$imem_master_araddr,
		core$imem_master_awaddr;
  wire [9 : 0] core$debug_master_aruser,
	       core$debug_master_awuser,
	       core$debug_master_m_bvalid_buser,
	       core$debug_master_m_rvalid_ruser,
	       core$debug_slave_buser,
	       core$debug_slave_m_arvalid_aruser,
	       core$debug_slave_m_awvalid_awuser,
	       core$debug_slave_ruser,
	       core$dmem_master_aruser,
	       core$dmem_master_awuser,
	       core$dmem_master_m_bvalid_buser,
	       core$dmem_master_m_rvalid_ruser,
	       core$imem_master_aruser,
	       core$imem_master_awuser,
	       core$imem_master_m_bvalid_buser,
	       core$imem_master_m_rvalid_ruser;
  wire [7 : 0] core$debug_master_arlen,
	       core$debug_master_awlen,
	       core$debug_master_wstrb,
	       core$debug_slave_m_arvalid_arlen,
	       core$debug_slave_m_awvalid_awlen,
	       core$debug_slave_m_wvalid_wstrb,
	       core$dmem_master_arlen,
	       core$dmem_master_awlen,
	       core$dmem_master_wstrb,
	       core$imem_master_arlen,
	       core$imem_master_awlen,
	       core$imem_master_wstrb;
  wire [3 : 0] core$debug_master_arcache,
	       core$debug_master_arid,
	       core$debug_master_arqos,
	       core$debug_master_arregion,
	       core$debug_master_awcache,
	       core$debug_master_awid,
	       core$debug_master_awqos,
	       core$debug_master_awregion,
	       core$debug_master_m_bvalid_bid,
	       core$debug_master_m_rvalid_rid,
	       core$debug_master_wid,
	       core$debug_slave_bid,
	       core$debug_slave_m_arvalid_arcache,
	       core$debug_slave_m_arvalid_arid,
	       core$debug_slave_m_arvalid_arqos,
	       core$debug_slave_m_arvalid_arregion,
	       core$debug_slave_m_awvalid_awcache,
	       core$debug_slave_m_awvalid_awid,
	       core$debug_slave_m_awvalid_awqos,
	       core$debug_slave_m_awvalid_awregion,
	       core$debug_slave_m_wvalid_wid,
	       core$debug_slave_rid,
	       core$dmem_master_arcache,
	       core$dmem_master_arid,
	       core$dmem_master_arqos,
	       core$dmem_master_arregion,
	       core$dmem_master_awcache,
	       core$dmem_master_awid,
	       core$dmem_master_awqos,
	       core$dmem_master_awregion,
	       core$dmem_master_m_bvalid_bid,
	       core$dmem_master_m_rvalid_rid,
	       core$dmem_master_wid,
	       core$imem_master_arcache,
	       core$imem_master_arid,
	       core$imem_master_arqos,
	       core$imem_master_arregion,
	       core$imem_master_awcache,
	       core$imem_master_awid,
	       core$imem_master_awqos,
	       core$imem_master_awregion,
	       core$imem_master_m_bvalid_bid,
	       core$imem_master_m_rvalid_rid,
	       core$imem_master_wid;
  wire [2 : 0] core$debug_master_arprot,
	       core$debug_master_arsize,
	       core$debug_master_awprot,
	       core$debug_master_awsize,
	       core$debug_slave_m_arvalid_arprot,
	       core$debug_slave_m_arvalid_arsize,
	       core$debug_slave_m_awvalid_awprot,
	       core$debug_slave_m_awvalid_awsize,
	       core$dmem_master_arprot,
	       core$dmem_master_arsize,
	       core$dmem_master_awprot,
	       core$dmem_master_awsize,
	       core$imem_master_arprot,
	       core$imem_master_arsize,
	       core$imem_master_awprot,
	       core$imem_master_awsize;
  wire [1 : 0] core$debug_master_arburst,
	       core$debug_master_awburst,
	       core$debug_master_m_bvalid_bresp,
	       core$debug_master_m_rvalid_rresp,
	       core$debug_slave_bresp,
	       core$debug_slave_m_arvalid_arburst,
	       core$debug_slave_m_awvalid_awburst,
	       core$debug_slave_rresp,
	       core$dmem_master_arburst,
	       core$dmem_master_awburst,
	       core$dmem_master_m_bvalid_bresp,
	       core$dmem_master_m_rvalid_rresp,
	       core$imem_master_arburst,
	       core$imem_master_awburst,
	       core$imem_master_m_bvalid_bresp,
	       core$imem_master_m_rvalid_rresp,
	       core$set_external_interrupt_i;
  wire core$EN_clint_msip,
       core$EN_clint_mtime,
       core$EN_clint_mtip,
       core$EN_debug_slave_m_awvalid,
       core$EN_debug_slave_m_wvalid,
       core$EN_request_from_dtm,
       core$EN_response_to_dtm,
       core$EN_set_external_interrupt,
       core$RDY_debug_slave_m_awvalid,
       core$RDY_debug_slave_m_wvalid,
       core$RDY_request_from_dtm,
       core$RDY_response_to_dtm,
       core$RDY_set_external_interrupt,
       core$boot_sequence_bootseq,
       core$clint_msip_intrpt,
       core$clint_mtip_intrpt,
       core$debug_master_arlock,
       core$debug_master_arvalid,
       core$debug_master_awlock,
       core$debug_master_awvalid,
       core$debug_master_bready,
       core$debug_master_m_arready_arready,
       core$debug_master_m_awready_awready,
       core$debug_master_m_bvalid_bvalid,
       core$debug_master_m_rvalid_rlast,
       core$debug_master_m_rvalid_rvalid,
       core$debug_master_m_wready_wready,
       core$debug_master_rready,
       core$debug_master_wlast,
       core$debug_master_wvalid,
       core$debug_slave_arready,
       core$debug_slave_awready,
       core$debug_slave_bvalid,
       core$debug_slave_m_arvalid_arlock,
       core$debug_slave_m_arvalid_arvalid,
       core$debug_slave_m_awvalid_awlock,
       core$debug_slave_m_awvalid_awvalid,
       core$debug_slave_m_bready_bready,
       core$debug_slave_m_rready_rready,
       core$debug_slave_m_wvalid_wlast,
       core$debug_slave_m_wvalid_wvalid,
       core$debug_slave_rlast,
       core$debug_slave_rvalid,
       core$debug_slave_wready,
       core$dmem_master_arlock,
       core$dmem_master_arvalid,
       core$dmem_master_awlock,
       core$dmem_master_awvalid,
       core$dmem_master_bready,
       core$dmem_master_m_arready_arready,
       core$dmem_master_m_awready_awready,
       core$dmem_master_m_bvalid_bvalid,
       core$dmem_master_m_rvalid_rlast,
       core$dmem_master_m_rvalid_rvalid,
       core$dmem_master_m_wready_wready,
       core$dmem_master_rready,
       core$dmem_master_wlast,
       core$dmem_master_wvalid,
       core$imem_master_arlock,
       core$imem_master_arvalid,
       core$imem_master_awlock,
       core$imem_master_awvalid,
       core$imem_master_bready,
       core$imem_master_m_arready_arready,
       core$imem_master_m_awready_awready,
       core$imem_master_m_bvalid_bvalid,
       core$imem_master_m_rvalid_rlast,
       core$imem_master_m_rvalid_rvalid,
       core$imem_master_m_wready_wready,
       core$imem_master_rready,
       core$imem_master_wlast,
       core$imem_master_wvalid;

  // ports of submodule ff_gateway_queue_0
  wire ff_gateway_queue_0$CLR,
       ff_gateway_queue_0$DEQ,
       ff_gateway_queue_0$D_IN,
       ff_gateway_queue_0$EMPTY_N,
       ff_gateway_queue_0$ENQ;

  // ports of submodule ff_gateway_queue_1
  wire ff_gateway_queue_1$CLR,
       ff_gateway_queue_1$DEQ,
       ff_gateway_queue_1$D_IN,
       ff_gateway_queue_1$EMPTY_N,
       ff_gateway_queue_1$ENQ,
       ff_gateway_queue_1$FULL_N;

  // ports of submodule ff_gateway_queue_10
  wire ff_gateway_queue_10$CLR,
       ff_gateway_queue_10$DEQ,
       ff_gateway_queue_10$D_IN,
       ff_gateway_queue_10$EMPTY_N,
       ff_gateway_queue_10$ENQ,
       ff_gateway_queue_10$FULL_N;

  // ports of submodule ff_gateway_queue_11
  wire ff_gateway_queue_11$CLR,
       ff_gateway_queue_11$DEQ,
       ff_gateway_queue_11$D_IN,
       ff_gateway_queue_11$EMPTY_N,
       ff_gateway_queue_11$ENQ,
       ff_gateway_queue_11$FULL_N;

  // ports of submodule ff_gateway_queue_12
  wire ff_gateway_queue_12$CLR,
       ff_gateway_queue_12$DEQ,
       ff_gateway_queue_12$D_IN,
       ff_gateway_queue_12$EMPTY_N,
       ff_gateway_queue_12$ENQ,
       ff_gateway_queue_12$FULL_N;

  // ports of submodule ff_gateway_queue_13
  wire ff_gateway_queue_13$CLR,
       ff_gateway_queue_13$DEQ,
       ff_gateway_queue_13$D_IN,
       ff_gateway_queue_13$EMPTY_N,
       ff_gateway_queue_13$ENQ,
       ff_gateway_queue_13$FULL_N;

  // ports of submodule ff_gateway_queue_14
  wire ff_gateway_queue_14$CLR,
       ff_gateway_queue_14$DEQ,
       ff_gateway_queue_14$D_IN,
       ff_gateway_queue_14$EMPTY_N,
       ff_gateway_queue_14$ENQ,
       ff_gateway_queue_14$FULL_N;

  // ports of submodule ff_gateway_queue_15
  wire ff_gateway_queue_15$CLR,
       ff_gateway_queue_15$DEQ,
       ff_gateway_queue_15$D_IN,
       ff_gateway_queue_15$EMPTY_N,
       ff_gateway_queue_15$ENQ,
       ff_gateway_queue_15$FULL_N;

  // ports of submodule ff_gateway_queue_16
  wire ff_gateway_queue_16$CLR,
       ff_gateway_queue_16$DEQ,
       ff_gateway_queue_16$D_IN,
       ff_gateway_queue_16$EMPTY_N,
       ff_gateway_queue_16$ENQ,
       ff_gateway_queue_16$FULL_N;

  // ports of submodule ff_gateway_queue_17
  wire ff_gateway_queue_17$CLR,
       ff_gateway_queue_17$DEQ,
       ff_gateway_queue_17$D_IN,
       ff_gateway_queue_17$EMPTY_N,
       ff_gateway_queue_17$ENQ,
       ff_gateway_queue_17$FULL_N;

  // ports of submodule ff_gateway_queue_18
  wire ff_gateway_queue_18$CLR,
       ff_gateway_queue_18$DEQ,
       ff_gateway_queue_18$D_IN,
       ff_gateway_queue_18$EMPTY_N,
       ff_gateway_queue_18$ENQ,
       ff_gateway_queue_18$FULL_N;

  // ports of submodule ff_gateway_queue_19
  wire ff_gateway_queue_19$CLR,
       ff_gateway_queue_19$DEQ,
       ff_gateway_queue_19$D_IN,
       ff_gateway_queue_19$EMPTY_N,
       ff_gateway_queue_19$ENQ,
       ff_gateway_queue_19$FULL_N;

  // ports of submodule ff_gateway_queue_2
  wire ff_gateway_queue_2$CLR,
       ff_gateway_queue_2$DEQ,
       ff_gateway_queue_2$D_IN,
       ff_gateway_queue_2$EMPTY_N,
       ff_gateway_queue_2$ENQ,
       ff_gateway_queue_2$FULL_N;

  // ports of submodule ff_gateway_queue_20
  wire ff_gateway_queue_20$CLR,
       ff_gateway_queue_20$DEQ,
       ff_gateway_queue_20$D_IN,
       ff_gateway_queue_20$EMPTY_N,
       ff_gateway_queue_20$ENQ,
       ff_gateway_queue_20$FULL_N;

  // ports of submodule ff_gateway_queue_21
  wire ff_gateway_queue_21$CLR,
       ff_gateway_queue_21$DEQ,
       ff_gateway_queue_21$D_IN,
       ff_gateway_queue_21$EMPTY_N,
       ff_gateway_queue_21$ENQ,
       ff_gateway_queue_21$FULL_N;

  // ports of submodule ff_gateway_queue_22
  wire ff_gateway_queue_22$CLR,
       ff_gateway_queue_22$DEQ,
       ff_gateway_queue_22$D_IN,
       ff_gateway_queue_22$EMPTY_N,
       ff_gateway_queue_22$ENQ,
       ff_gateway_queue_22$FULL_N;

  // ports of submodule ff_gateway_queue_23
  wire ff_gateway_queue_23$CLR,
       ff_gateway_queue_23$DEQ,
       ff_gateway_queue_23$D_IN,
       ff_gateway_queue_23$EMPTY_N,
       ff_gateway_queue_23$ENQ,
       ff_gateway_queue_23$FULL_N;

  // ports of submodule ff_gateway_queue_24
  wire ff_gateway_queue_24$CLR,
       ff_gateway_queue_24$DEQ,
       ff_gateway_queue_24$D_IN,
       ff_gateway_queue_24$EMPTY_N,
       ff_gateway_queue_24$ENQ,
       ff_gateway_queue_24$FULL_N;

  // ports of submodule ff_gateway_queue_25
  wire ff_gateway_queue_25$CLR,
       ff_gateway_queue_25$DEQ,
       ff_gateway_queue_25$D_IN,
       ff_gateway_queue_25$EMPTY_N,
       ff_gateway_queue_25$ENQ,
       ff_gateway_queue_25$FULL_N;

  // ports of submodule ff_gateway_queue_26
  wire ff_gateway_queue_26$CLR,
       ff_gateway_queue_26$DEQ,
       ff_gateway_queue_26$D_IN,
       ff_gateway_queue_26$EMPTY_N,
       ff_gateway_queue_26$ENQ;

  // ports of submodule ff_gateway_queue_27
  wire ff_gateway_queue_27$CLR,
       ff_gateway_queue_27$DEQ,
       ff_gateway_queue_27$D_IN,
       ff_gateway_queue_27$EMPTY_N,
       ff_gateway_queue_27$ENQ,
       ff_gateway_queue_27$FULL_N;

  // ports of submodule ff_gateway_queue_28
  wire ff_gateway_queue_28$CLR,
       ff_gateway_queue_28$DEQ,
       ff_gateway_queue_28$D_IN,
       ff_gateway_queue_28$EMPTY_N,
       ff_gateway_queue_28$ENQ,
       ff_gateway_queue_28$FULL_N;

  // ports of submodule ff_gateway_queue_29
  wire ff_gateway_queue_29$CLR,
       ff_gateway_queue_29$DEQ,
       ff_gateway_queue_29$D_IN,
       ff_gateway_queue_29$EMPTY_N,
       ff_gateway_queue_29$ENQ,
       ff_gateway_queue_29$FULL_N;

  // ports of submodule ff_gateway_queue_3
  wire ff_gateway_queue_3$CLR,
       ff_gateway_queue_3$DEQ,
       ff_gateway_queue_3$D_IN,
       ff_gateway_queue_3$EMPTY_N,
       ff_gateway_queue_3$ENQ,
       ff_gateway_queue_3$FULL_N;

  // ports of submodule ff_gateway_queue_30
  wire ff_gateway_queue_30$CLR,
       ff_gateway_queue_30$DEQ,
       ff_gateway_queue_30$D_IN,
       ff_gateway_queue_30$EMPTY_N,
       ff_gateway_queue_30$ENQ,
       ff_gateway_queue_30$FULL_N;

  // ports of submodule ff_gateway_queue_31
  wire ff_gateway_queue_31$CLR,
       ff_gateway_queue_31$DEQ,
       ff_gateway_queue_31$D_IN,
       ff_gateway_queue_31$EMPTY_N,
       ff_gateway_queue_31$ENQ,
       ff_gateway_queue_31$FULL_N;

  // ports of submodule ff_gateway_queue_32
  wire ff_gateway_queue_32$CLR,
       ff_gateway_queue_32$DEQ,
       ff_gateway_queue_32$D_IN,
       ff_gateway_queue_32$EMPTY_N,
       ff_gateway_queue_32$ENQ,
       ff_gateway_queue_32$FULL_N;

  // ports of submodule ff_gateway_queue_33
  wire ff_gateway_queue_33$CLR,
       ff_gateway_queue_33$DEQ,
       ff_gateway_queue_33$D_IN,
       ff_gateway_queue_33$EMPTY_N,
       ff_gateway_queue_33$ENQ,
       ff_gateway_queue_33$FULL_N;

  // ports of submodule ff_gateway_queue_34
  wire ff_gateway_queue_34$CLR,
       ff_gateway_queue_34$DEQ,
       ff_gateway_queue_34$D_IN,
       ff_gateway_queue_34$EMPTY_N,
       ff_gateway_queue_34$ENQ,
       ff_gateway_queue_34$FULL_N;

  // ports of submodule ff_gateway_queue_35
  wire ff_gateway_queue_35$CLR,
       ff_gateway_queue_35$DEQ,
       ff_gateway_queue_35$D_IN,
       ff_gateway_queue_35$EMPTY_N,
       ff_gateway_queue_35$ENQ,
       ff_gateway_queue_35$FULL_N;

  // ports of submodule ff_gateway_queue_36
  wire ff_gateway_queue_36$CLR,
       ff_gateway_queue_36$DEQ,
       ff_gateway_queue_36$D_IN,
       ff_gateway_queue_36$EMPTY_N,
       ff_gateway_queue_36$ENQ,
       ff_gateway_queue_36$FULL_N;

  // ports of submodule ff_gateway_queue_37
  wire ff_gateway_queue_37$CLR,
       ff_gateway_queue_37$DEQ,
       ff_gateway_queue_37$D_IN,
       ff_gateway_queue_37$EMPTY_N,
       ff_gateway_queue_37$ENQ,
       ff_gateway_queue_37$FULL_N;

  // ports of submodule ff_gateway_queue_38
  wire ff_gateway_queue_38$CLR,
       ff_gateway_queue_38$DEQ,
       ff_gateway_queue_38$D_IN,
       ff_gateway_queue_38$EMPTY_N,
       ff_gateway_queue_38$ENQ,
       ff_gateway_queue_38$FULL_N;

  // ports of submodule ff_gateway_queue_39
  wire ff_gateway_queue_39$CLR,
       ff_gateway_queue_39$DEQ,
       ff_gateway_queue_39$D_IN,
       ff_gateway_queue_39$EMPTY_N,
       ff_gateway_queue_39$ENQ,
       ff_gateway_queue_39$FULL_N;

  // ports of submodule ff_gateway_queue_4
  wire ff_gateway_queue_4$CLR,
       ff_gateway_queue_4$DEQ,
       ff_gateway_queue_4$D_IN,
       ff_gateway_queue_4$EMPTY_N,
       ff_gateway_queue_4$ENQ,
       ff_gateway_queue_4$FULL_N;

  // ports of submodule ff_gateway_queue_40
  wire ff_gateway_queue_40$CLR,
       ff_gateway_queue_40$DEQ,
       ff_gateway_queue_40$D_IN,
       ff_gateway_queue_40$EMPTY_N,
       ff_gateway_queue_40$ENQ,
       ff_gateway_queue_40$FULL_N;

  // ports of submodule ff_gateway_queue_41
  wire ff_gateway_queue_41$CLR,
       ff_gateway_queue_41$DEQ,
       ff_gateway_queue_41$D_IN,
       ff_gateway_queue_41$EMPTY_N,
       ff_gateway_queue_41$ENQ,
       ff_gateway_queue_41$FULL_N;

  // ports of submodule ff_gateway_queue_42
  wire ff_gateway_queue_42$CLR,
       ff_gateway_queue_42$DEQ,
       ff_gateway_queue_42$D_IN,
       ff_gateway_queue_42$EMPTY_N,
       ff_gateway_queue_42$ENQ,
       ff_gateway_queue_42$FULL_N;

  // ports of submodule ff_gateway_queue_43
  wire ff_gateway_queue_43$CLR,
       ff_gateway_queue_43$DEQ,
       ff_gateway_queue_43$D_IN,
       ff_gateway_queue_43$EMPTY_N,
       ff_gateway_queue_43$ENQ,
       ff_gateway_queue_43$FULL_N;

  // ports of submodule ff_gateway_queue_44
  wire ff_gateway_queue_44$CLR,
       ff_gateway_queue_44$DEQ,
       ff_gateway_queue_44$D_IN,
       ff_gateway_queue_44$EMPTY_N,
       ff_gateway_queue_44$ENQ,
       ff_gateway_queue_44$FULL_N;

  // ports of submodule ff_gateway_queue_45
  wire ff_gateway_queue_45$CLR,
       ff_gateway_queue_45$DEQ,
       ff_gateway_queue_45$D_IN,
       ff_gateway_queue_45$EMPTY_N,
       ff_gateway_queue_45$ENQ,
       ff_gateway_queue_45$FULL_N;

  // ports of submodule ff_gateway_queue_46
  wire ff_gateway_queue_46$CLR,
       ff_gateway_queue_46$DEQ,
       ff_gateway_queue_46$D_IN,
       ff_gateway_queue_46$EMPTY_N,
       ff_gateway_queue_46$ENQ,
       ff_gateway_queue_46$FULL_N;

  // ports of submodule ff_gateway_queue_47
  wire ff_gateway_queue_47$CLR,
       ff_gateway_queue_47$DEQ,
       ff_gateway_queue_47$D_IN,
       ff_gateway_queue_47$EMPTY_N,
       ff_gateway_queue_47$ENQ,
       ff_gateway_queue_47$FULL_N;

  // ports of submodule ff_gateway_queue_48
  wire ff_gateway_queue_48$CLR,
       ff_gateway_queue_48$DEQ,
       ff_gateway_queue_48$D_IN,
       ff_gateway_queue_48$EMPTY_N,
       ff_gateway_queue_48$ENQ,
       ff_gateway_queue_48$FULL_N;

  // ports of submodule ff_gateway_queue_49
  wire ff_gateway_queue_49$CLR,
       ff_gateway_queue_49$DEQ,
       ff_gateway_queue_49$D_IN,
       ff_gateway_queue_49$EMPTY_N,
       ff_gateway_queue_49$ENQ,
       ff_gateway_queue_49$FULL_N;

  // ports of submodule ff_gateway_queue_5
  wire ff_gateway_queue_5$CLR,
       ff_gateway_queue_5$DEQ,
       ff_gateway_queue_5$D_IN,
       ff_gateway_queue_5$EMPTY_N,
       ff_gateway_queue_5$ENQ,
       ff_gateway_queue_5$FULL_N;

  // ports of submodule ff_gateway_queue_50
  wire ff_gateway_queue_50$CLR,
       ff_gateway_queue_50$DEQ,
       ff_gateway_queue_50$D_IN,
       ff_gateway_queue_50$EMPTY_N,
       ff_gateway_queue_50$ENQ,
       ff_gateway_queue_50$FULL_N;

  // ports of submodule ff_gateway_queue_51
  wire ff_gateway_queue_51$CLR,
       ff_gateway_queue_51$DEQ,
       ff_gateway_queue_51$D_IN,
       ff_gateway_queue_51$EMPTY_N,
       ff_gateway_queue_51$ENQ,
       ff_gateway_queue_51$FULL_N;

  // ports of submodule ff_gateway_queue_52
  wire ff_gateway_queue_52$CLR,
       ff_gateway_queue_52$DEQ,
       ff_gateway_queue_52$D_IN,
       ff_gateway_queue_52$EMPTY_N,
       ff_gateway_queue_52$ENQ,
       ff_gateway_queue_52$FULL_N;

  // ports of submodule ff_gateway_queue_53
  wire ff_gateway_queue_53$CLR,
       ff_gateway_queue_53$DEQ,
       ff_gateway_queue_53$D_IN,
       ff_gateway_queue_53$EMPTY_N,
       ff_gateway_queue_53$ENQ,
       ff_gateway_queue_53$FULL_N;

  // ports of submodule ff_gateway_queue_54
  wire ff_gateway_queue_54$CLR,
       ff_gateway_queue_54$DEQ,
       ff_gateway_queue_54$D_IN,
       ff_gateway_queue_54$EMPTY_N,
       ff_gateway_queue_54$ENQ,
       ff_gateway_queue_54$FULL_N;

  // ports of submodule ff_gateway_queue_55
  wire ff_gateway_queue_55$CLR,
       ff_gateway_queue_55$DEQ,
       ff_gateway_queue_55$D_IN,
       ff_gateway_queue_55$EMPTY_N,
       ff_gateway_queue_55$ENQ,
       ff_gateway_queue_55$FULL_N;

  // ports of submodule ff_gateway_queue_56
  wire ff_gateway_queue_56$CLR,
       ff_gateway_queue_56$DEQ,
       ff_gateway_queue_56$D_IN,
       ff_gateway_queue_56$EMPTY_N,
       ff_gateway_queue_56$ENQ,
       ff_gateway_queue_56$FULL_N;

  // ports of submodule ff_gateway_queue_57
  wire ff_gateway_queue_57$CLR,
       ff_gateway_queue_57$DEQ,
       ff_gateway_queue_57$D_IN,
       ff_gateway_queue_57$EMPTY_N,
       ff_gateway_queue_57$ENQ,
       ff_gateway_queue_57$FULL_N;

  // ports of submodule ff_gateway_queue_58
  wire ff_gateway_queue_58$CLR,
       ff_gateway_queue_58$DEQ,
       ff_gateway_queue_58$D_IN,
       ff_gateway_queue_58$EMPTY_N,
       ff_gateway_queue_58$ENQ,
       ff_gateway_queue_58$FULL_N;

  // ports of submodule ff_gateway_queue_59
  wire ff_gateway_queue_59$CLR,
       ff_gateway_queue_59$DEQ,
       ff_gateway_queue_59$D_IN,
       ff_gateway_queue_59$EMPTY_N,
       ff_gateway_queue_59$ENQ,
       ff_gateway_queue_59$FULL_N;

  // ports of submodule ff_gateway_queue_6
  wire ff_gateway_queue_6$CLR,
       ff_gateway_queue_6$DEQ,
       ff_gateway_queue_6$D_IN,
       ff_gateway_queue_6$EMPTY_N,
       ff_gateway_queue_6$ENQ,
       ff_gateway_queue_6$FULL_N;

  // ports of submodule ff_gateway_queue_60
  wire ff_gateway_queue_60$CLR,
       ff_gateway_queue_60$DEQ,
       ff_gateway_queue_60$D_IN,
       ff_gateway_queue_60$EMPTY_N,
       ff_gateway_queue_60$ENQ;

  // ports of submodule ff_gateway_queue_61
  wire ff_gateway_queue_61$CLR,
       ff_gateway_queue_61$DEQ,
       ff_gateway_queue_61$D_IN,
       ff_gateway_queue_61$EMPTY_N,
       ff_gateway_queue_61$ENQ;

  // ports of submodule ff_gateway_queue_62
  wire ff_gateway_queue_62$CLR,
       ff_gateway_queue_62$DEQ,
       ff_gateway_queue_62$D_IN,
       ff_gateway_queue_62$EMPTY_N,
       ff_gateway_queue_62$ENQ;

  // ports of submodule ff_gateway_queue_63
  wire ff_gateway_queue_63$CLR,
       ff_gateway_queue_63$DEQ,
       ff_gateway_queue_63$D_IN,
       ff_gateway_queue_63$EMPTY_N,
       ff_gateway_queue_63$ENQ;

  // ports of submodule ff_gateway_queue_7
  wire ff_gateway_queue_7$CLR,
       ff_gateway_queue_7$DEQ,
       ff_gateway_queue_7$D_IN,
       ff_gateway_queue_7$EMPTY_N,
       ff_gateway_queue_7$ENQ,
       ff_gateway_queue_7$FULL_N;

  // ports of submodule ff_gateway_queue_8
  wire ff_gateway_queue_8$CLR,
       ff_gateway_queue_8$DEQ,
       ff_gateway_queue_8$D_IN,
       ff_gateway_queue_8$EMPTY_N,
       ff_gateway_queue_8$ENQ,
       ff_gateway_queue_8$FULL_N;

  // ports of submodule ff_gateway_queue_9
  wire ff_gateway_queue_9$CLR,
       ff_gateway_queue_9$DEQ,
       ff_gateway_queue_9$D_IN,
       ff_gateway_queue_9$EMPTY_N,
       ff_gateway_queue_9$ENQ,
       ff_gateway_queue_9$FULL_N;

  // ports of submodule gpio
  wire [63 : 0] gpio$axi_slave_m_wvalid_wdata, gpio$axi_slave_rdata;
  wire [31 : 0] gpio$axi_slave_m_arvalid_araddr,
		gpio$axi_slave_m_awvalid_awaddr,
		gpio$gpio_DRV0,
		gpio$gpio_DRV1,
		gpio$gpio_DRV2,
		gpio$gpio_PD,
		gpio$gpio_PPEN,
		gpio$gpio_PRG_SLEW,
		gpio$gpio_PUQ,
		gpio$gpio_PWRUPZHL,
		gpio$gpio_PWRUP_PULL_EN,
		gpio$gpio_in_inp,
		gpio$gpio_out,
		gpio$gpio_out_en;
  wire [9 : 0] gpio$axi_slave_buser,
	       gpio$axi_slave_m_arvalid_aruser,
	       gpio$axi_slave_m_awvalid_awuser,
	       gpio$axi_slave_ruser;
  wire [7 : 0] gpio$axi_slave_m_arvalid_arlen,
	       gpio$axi_slave_m_awvalid_awlen,
	       gpio$axi_slave_m_wvalid_wstrb;
  wire [3 : 0] gpio$axi_slave_bid,
	       gpio$axi_slave_m_arvalid_arcache,
	       gpio$axi_slave_m_arvalid_arid,
	       gpio$axi_slave_m_arvalid_arqos,
	       gpio$axi_slave_m_arvalid_arregion,
	       gpio$axi_slave_m_awvalid_awcache,
	       gpio$axi_slave_m_awvalid_awid,
	       gpio$axi_slave_m_awvalid_awqos,
	       gpio$axi_slave_m_awvalid_awregion,
	       gpio$axi_slave_m_wvalid_wid,
	       gpio$axi_slave_rid;
  wire [2 : 0] gpio$axi_slave_m_arvalid_arprot,
	       gpio$axi_slave_m_arvalid_arsize,
	       gpio$axi_slave_m_awvalid_awprot,
	       gpio$axi_slave_m_awvalid_awsize;
  wire [1 : 0] gpio$axi_slave_bresp,
	       gpio$axi_slave_m_arvalid_arburst,
	       gpio$axi_slave_m_awvalid_awburst,
	       gpio$axi_slave_rresp;
  wire gpio$EN_axi_slave_m_awvalid,
       gpio$EN_axi_slave_m_wvalid,
       gpio$EN_to_plic_0__write,
       gpio$EN_to_plic_10__write,
       gpio$EN_to_plic_11__write,
       gpio$EN_to_plic_12__write,
       gpio$EN_to_plic_13__write,
       gpio$EN_to_plic_14__write,
       gpio$EN_to_plic_15__write,
       gpio$EN_to_plic_16__write,
       gpio$EN_to_plic_17__write,
       gpio$EN_to_plic_18__write,
       gpio$EN_to_plic_19__write,
       gpio$EN_to_plic_1__write,
       gpio$EN_to_plic_20__write,
       gpio$EN_to_plic_21__write,
       gpio$EN_to_plic_22__write,
       gpio$EN_to_plic_23__write,
       gpio$EN_to_plic_24__write,
       gpio$EN_to_plic_25__write,
       gpio$EN_to_plic_26__write,
       gpio$EN_to_plic_27__write,
       gpio$EN_to_plic_28__write,
       gpio$EN_to_plic_29__write,
       gpio$EN_to_plic_2__write,
       gpio$EN_to_plic_30__write,
       gpio$EN_to_plic_31__write,
       gpio$EN_to_plic_3__write,
       gpio$EN_to_plic_4__write,
       gpio$EN_to_plic_5__write,
       gpio$EN_to_plic_6__write,
       gpio$EN_to_plic_7__write,
       gpio$EN_to_plic_8__write,
       gpio$EN_to_plic_9__write,
       gpio$RDY_axi_slave_m_awvalid,
       gpio$RDY_axi_slave_m_wvalid,
       gpio$axi_slave_arready,
       gpio$axi_slave_awready,
       gpio$axi_slave_bvalid,
       gpio$axi_slave_m_arvalid_arlock,
       gpio$axi_slave_m_arvalid_arvalid,
       gpio$axi_slave_m_awvalid_awlock,
       gpio$axi_slave_m_awvalid_awvalid,
       gpio$axi_slave_m_bready_bready,
       gpio$axi_slave_m_rready_rready,
       gpio$axi_slave_m_wvalid_wlast,
       gpio$axi_slave_m_wvalid_wvalid,
       gpio$axi_slave_rlast,
       gpio$axi_slave_rvalid,
       gpio$axi_slave_wready,
       gpio$to_plic_0__read,
       gpio$to_plic_0__write_1,
       gpio$to_plic_10__read,
       gpio$to_plic_10__write_1,
       gpio$to_plic_11__read,
       gpio$to_plic_11__write_1,
       gpio$to_plic_12__read,
       gpio$to_plic_12__write_1,
       gpio$to_plic_13__read,
       gpio$to_plic_13__write_1,
       gpio$to_plic_14__read,
       gpio$to_plic_14__write_1,
       gpio$to_plic_15__read,
       gpio$to_plic_15__write_1,
       gpio$to_plic_16__read,
       gpio$to_plic_16__write_1,
       gpio$to_plic_17__read,
       gpio$to_plic_17__write_1,
       gpio$to_plic_18__read,
       gpio$to_plic_18__write_1,
       gpio$to_plic_19__read,
       gpio$to_plic_19__write_1,
       gpio$to_plic_1__read,
       gpio$to_plic_1__write_1,
       gpio$to_plic_20__read,
       gpio$to_plic_20__write_1,
       gpio$to_plic_21__read,
       gpio$to_plic_21__write_1,
       gpio$to_plic_22__read,
       gpio$to_plic_22__write_1,
       gpio$to_plic_23__read,
       gpio$to_plic_23__write_1,
       gpio$to_plic_24__read,
       gpio$to_plic_24__write_1,
       gpio$to_plic_25__read,
       gpio$to_plic_25__write_1,
       gpio$to_plic_26__read,
       gpio$to_plic_26__write_1,
       gpio$to_plic_27__read,
       gpio$to_plic_27__write_1,
       gpio$to_plic_28__read,
       gpio$to_plic_28__write_1,
       gpio$to_plic_29__read,
       gpio$to_plic_29__write_1,
       gpio$to_plic_2__read,
       gpio$to_plic_2__write_1,
       gpio$to_plic_30__read,
       gpio$to_plic_30__write_1,
       gpio$to_plic_31__read,
       gpio$to_plic_31__write_1,
       gpio$to_plic_3__read,
       gpio$to_plic_3__write_1,
       gpio$to_plic_4__read,
       gpio$to_plic_4__write_1,
       gpio$to_plic_5__read,
       gpio$to_plic_5__write_1,
       gpio$to_plic_6__read,
       gpio$to_plic_6__write_1,
       gpio$to_plic_7__read,
       gpio$to_plic_7__write_1,
       gpio$to_plic_8__read,
       gpio$to_plic_8__write_1,
       gpio$to_plic_9__read,
       gpio$to_plic_9__write_1;

  // ports of submodule main_memory_dmemLSB
  wire [31 : 0] main_memory_dmemLSB$DIA,
		main_memory_dmemLSB$DIB,
		main_memory_dmemLSB$DOA;
  wire [19 : 0] main_memory_dmemLSB$ADDRA, main_memory_dmemLSB$ADDRB;
  wire [3 : 0] main_memory_dmemLSB$WEA, main_memory_dmemLSB$WEB;
  wire main_memory_dmemLSB$ENA, main_memory_dmemLSB$ENB;

  // ports of submodule main_memory_dmemMSB
  wire [31 : 0] main_memory_dmemMSB$DIA,
		main_memory_dmemMSB$DIB,
		main_memory_dmemMSB$DOA;
  wire [19 : 0] main_memory_dmemMSB$ADDRA, main_memory_dmemMSB$ADDRB;
  wire [3 : 0] main_memory_dmemMSB$WEA, main_memory_dmemMSB$WEB;
  wire main_memory_dmemMSB$ENA, main_memory_dmemMSB$ENB;

  // ports of submodule main_memory_s_xactor_f_rd_addr
  wire [74 : 0] main_memory_s_xactor_f_rd_addr$D_IN,
		main_memory_s_xactor_f_rd_addr$D_OUT;
  wire main_memory_s_xactor_f_rd_addr$CLR,
       main_memory_s_xactor_f_rd_addr$DEQ,
       main_memory_s_xactor_f_rd_addr$EMPTY_N,
       main_memory_s_xactor_f_rd_addr$ENQ,
       main_memory_s_xactor_f_rd_addr$FULL_N;

  // ports of submodule main_memory_s_xactor_f_rd_data
  wire [80 : 0] main_memory_s_xactor_f_rd_data$D_IN,
		main_memory_s_xactor_f_rd_data$D_OUT;
  wire main_memory_s_xactor_f_rd_data$CLR,
       main_memory_s_xactor_f_rd_data$DEQ,
       main_memory_s_xactor_f_rd_data$EMPTY_N,
       main_memory_s_xactor_f_rd_data$ENQ,
       main_memory_s_xactor_f_rd_data$FULL_N;

  // ports of submodule main_memory_s_xactor_f_wr_addr
  wire [74 : 0] main_memory_s_xactor_f_wr_addr$D_IN,
		main_memory_s_xactor_f_wr_addr$D_OUT;
  wire main_memory_s_xactor_f_wr_addr$CLR,
       main_memory_s_xactor_f_wr_addr$DEQ,
       main_memory_s_xactor_f_wr_addr$EMPTY_N,
       main_memory_s_xactor_f_wr_addr$ENQ,
       main_memory_s_xactor_f_wr_addr$FULL_N;

  // ports of submodule main_memory_s_xactor_f_wr_data
  wire [76 : 0] main_memory_s_xactor_f_wr_data$D_IN,
		main_memory_s_xactor_f_wr_data$D_OUT;
  wire main_memory_s_xactor_f_wr_data$CLR,
       main_memory_s_xactor_f_wr_data$DEQ,
       main_memory_s_xactor_f_wr_data$EMPTY_N,
       main_memory_s_xactor_f_wr_data$ENQ,
       main_memory_s_xactor_f_wr_data$FULL_N;

  // ports of submodule main_memory_s_xactor_f_wr_resp
  wire [15 : 0] main_memory_s_xactor_f_wr_resp$D_IN,
		main_memory_s_xactor_f_wr_resp$D_OUT;
  wire main_memory_s_xactor_f_wr_resp$CLR,
       main_memory_s_xactor_f_wr_resp$DEQ,
       main_memory_s_xactor_f_wr_resp$EMPTY_N,
       main_memory_s_xactor_f_wr_resp$ENQ,
       main_memory_s_xactor_f_wr_resp$FULL_N;

  // ports of submodule plic
  wire [63 : 0] plic$axi4_slave_plic_m_wvalid_wdata,
		plic$axi4_slave_plic_rdata;
  wire [31 : 0] plic$axi4_slave_plic_m_arvalid_araddr,
		plic$axi4_slave_plic_m_awvalid_awaddr;
  wire [9 : 0] plic$axi4_slave_plic_buser,
	       plic$axi4_slave_plic_m_arvalid_aruser,
	       plic$axi4_slave_plic_m_awvalid_awuser,
	       plic$axi4_slave_plic_ruser;
  wire [7 : 0] plic$axi4_slave_plic_m_arvalid_arlen,
	       plic$axi4_slave_plic_m_awvalid_awlen,
	       plic$axi4_slave_plic_m_wvalid_wstrb;
  wire [5 : 0] plic$intrpt_completion;
  wire [3 : 0] plic$axi4_slave_plic_bid,
	       plic$axi4_slave_plic_m_arvalid_arcache,
	       plic$axi4_slave_plic_m_arvalid_arid,
	       plic$axi4_slave_plic_m_arvalid_arqos,
	       plic$axi4_slave_plic_m_arvalid_arregion,
	       plic$axi4_slave_plic_m_awvalid_awcache,
	       plic$axi4_slave_plic_m_awvalid_awid,
	       plic$axi4_slave_plic_m_awvalid_awqos,
	       plic$axi4_slave_plic_m_awvalid_awregion,
	       plic$axi4_slave_plic_m_wvalid_wid,
	       plic$axi4_slave_plic_rid;
  wire [2 : 0] plic$axi4_slave_plic_m_arvalid_arprot,
	       plic$axi4_slave_plic_m_arvalid_arsize,
	       plic$axi4_slave_plic_m_awvalid_awprot,
	       plic$axi4_slave_plic_m_awvalid_awsize;
  wire [1 : 0] plic$axi4_slave_plic_bresp,
	       plic$axi4_slave_plic_m_arvalid_arburst,
	       plic$axi4_slave_plic_m_awvalid_awburst,
	       plic$axi4_slave_plic_rresp,
	       plic$intrpt_note;
  wire plic$EN_axi4_slave_plic_m_awvalid,
       plic$EN_axi4_slave_plic_m_wvalid,
       plic$EN_ifc_external_irq_0_irq_frm_gateway,
       plic$EN_ifc_external_irq_10_irq_frm_gateway,
       plic$EN_ifc_external_irq_11_irq_frm_gateway,
       plic$EN_ifc_external_irq_12_irq_frm_gateway,
       plic$EN_ifc_external_irq_13_irq_frm_gateway,
       plic$EN_ifc_external_irq_14_irq_frm_gateway,
       plic$EN_ifc_external_irq_15_irq_frm_gateway,
       plic$EN_ifc_external_irq_16_irq_frm_gateway,
       plic$EN_ifc_external_irq_17_irq_frm_gateway,
       plic$EN_ifc_external_irq_18_irq_frm_gateway,
       plic$EN_ifc_external_irq_19_irq_frm_gateway,
       plic$EN_ifc_external_irq_1_irq_frm_gateway,
       plic$EN_ifc_external_irq_20_irq_frm_gateway,
       plic$EN_ifc_external_irq_21_irq_frm_gateway,
       plic$EN_ifc_external_irq_22_irq_frm_gateway,
       plic$EN_ifc_external_irq_23_irq_frm_gateway,
       plic$EN_ifc_external_irq_24_irq_frm_gateway,
       plic$EN_ifc_external_irq_25_irq_frm_gateway,
       plic$EN_ifc_external_irq_26_irq_frm_gateway,
       plic$EN_ifc_external_irq_27_irq_frm_gateway,
       plic$EN_ifc_external_irq_28_irq_frm_gateway,
       plic$EN_ifc_external_irq_29_irq_frm_gateway,
       plic$EN_ifc_external_irq_2_irq_frm_gateway,
       plic$EN_ifc_external_irq_30_irq_frm_gateway,
       plic$EN_ifc_external_irq_31_irq_frm_gateway,
       plic$EN_ifc_external_irq_32_irq_frm_gateway,
       plic$EN_ifc_external_irq_33_irq_frm_gateway,
       plic$EN_ifc_external_irq_34_irq_frm_gateway,
       plic$EN_ifc_external_irq_35_irq_frm_gateway,
       plic$EN_ifc_external_irq_36_irq_frm_gateway,
       plic$EN_ifc_external_irq_37_irq_frm_gateway,
       plic$EN_ifc_external_irq_38_irq_frm_gateway,
       plic$EN_ifc_external_irq_39_irq_frm_gateway,
       plic$EN_ifc_external_irq_3_irq_frm_gateway,
       plic$EN_ifc_external_irq_40_irq_frm_gateway,
       plic$EN_ifc_external_irq_41_irq_frm_gateway,
       plic$EN_ifc_external_irq_42_irq_frm_gateway,
       plic$EN_ifc_external_irq_43_irq_frm_gateway,
       plic$EN_ifc_external_irq_44_irq_frm_gateway,
       plic$EN_ifc_external_irq_45_irq_frm_gateway,
       plic$EN_ifc_external_irq_46_irq_frm_gateway,
       plic$EN_ifc_external_irq_47_irq_frm_gateway,
       plic$EN_ifc_external_irq_48_irq_frm_gateway,
       plic$EN_ifc_external_irq_49_irq_frm_gateway,
       plic$EN_ifc_external_irq_4_irq_frm_gateway,
       plic$EN_ifc_external_irq_50_irq_frm_gateway,
       plic$EN_ifc_external_irq_51_irq_frm_gateway,
       plic$EN_ifc_external_irq_52_irq_frm_gateway,
       plic$EN_ifc_external_irq_53_irq_frm_gateway,
       plic$EN_ifc_external_irq_54_irq_frm_gateway,
       plic$EN_ifc_external_irq_55_irq_frm_gateway,
       plic$EN_ifc_external_irq_56_irq_frm_gateway,
       plic$EN_ifc_external_irq_57_irq_frm_gateway,
       plic$EN_ifc_external_irq_58_irq_frm_gateway,
       plic$EN_ifc_external_irq_59_irq_frm_gateway,
       plic$EN_ifc_external_irq_5_irq_frm_gateway,
       plic$EN_ifc_external_irq_60_irq_frm_gateway,
       plic$EN_ifc_external_irq_61_irq_frm_gateway,
       plic$EN_ifc_external_irq_62_irq_frm_gateway,
       plic$EN_ifc_external_irq_63_irq_frm_gateway,
       plic$EN_ifc_external_irq_6_irq_frm_gateway,
       plic$EN_ifc_external_irq_7_irq_frm_gateway,
       plic$EN_ifc_external_irq_8_irq_frm_gateway,
       plic$EN_ifc_external_irq_9_irq_frm_gateway,
       plic$EN_intrpt_completion,
       plic$EN_intrpt_note,
       plic$RDY_axi4_slave_plic_m_awvalid,
       plic$RDY_axi4_slave_plic_m_wvalid,
       plic$RDY_intrpt_completion,
       plic$axi4_slave_plic_arready,
       plic$axi4_slave_plic_awready,
       plic$axi4_slave_plic_bvalid,
       plic$axi4_slave_plic_m_arvalid_arlock,
       plic$axi4_slave_plic_m_arvalid_arvalid,
       plic$axi4_slave_plic_m_awvalid_awlock,
       plic$axi4_slave_plic_m_awvalid_awvalid,
       plic$axi4_slave_plic_m_bready_bready,
       plic$axi4_slave_plic_m_rready_rready,
       plic$axi4_slave_plic_m_wvalid_wlast,
       plic$axi4_slave_plic_m_wvalid_wvalid,
       plic$axi4_slave_plic_rlast,
       plic$axi4_slave_plic_rvalid,
       plic$axi4_slave_plic_wready,
       plic$ifc_external_irq_0_irq_frm_gateway_ir,
       plic$ifc_external_irq_10_irq_frm_gateway_ir,
       plic$ifc_external_irq_11_irq_frm_gateway_ir,
       plic$ifc_external_irq_12_irq_frm_gateway_ir,
       plic$ifc_external_irq_13_irq_frm_gateway_ir,
       plic$ifc_external_irq_14_irq_frm_gateway_ir,
       plic$ifc_external_irq_15_irq_frm_gateway_ir,
       plic$ifc_external_irq_16_irq_frm_gateway_ir,
       plic$ifc_external_irq_17_irq_frm_gateway_ir,
       plic$ifc_external_irq_18_irq_frm_gateway_ir,
       plic$ifc_external_irq_19_irq_frm_gateway_ir,
       plic$ifc_external_irq_1_irq_frm_gateway_ir,
       plic$ifc_external_irq_20_irq_frm_gateway_ir,
       plic$ifc_external_irq_21_irq_frm_gateway_ir,
       plic$ifc_external_irq_22_irq_frm_gateway_ir,
       plic$ifc_external_irq_23_irq_frm_gateway_ir,
       plic$ifc_external_irq_24_irq_frm_gateway_ir,
       plic$ifc_external_irq_25_irq_frm_gateway_ir,
       plic$ifc_external_irq_26_irq_frm_gateway_ir,
       plic$ifc_external_irq_27_irq_frm_gateway_ir,
       plic$ifc_external_irq_28_irq_frm_gateway_ir,
       plic$ifc_external_irq_29_irq_frm_gateway_ir,
       plic$ifc_external_irq_2_irq_frm_gateway_ir,
       plic$ifc_external_irq_30_irq_frm_gateway_ir,
       plic$ifc_external_irq_31_irq_frm_gateway_ir,
       plic$ifc_external_irq_32_irq_frm_gateway_ir,
       plic$ifc_external_irq_33_irq_frm_gateway_ir,
       plic$ifc_external_irq_34_irq_frm_gateway_ir,
       plic$ifc_external_irq_35_irq_frm_gateway_ir,
       plic$ifc_external_irq_36_irq_frm_gateway_ir,
       plic$ifc_external_irq_37_irq_frm_gateway_ir,
       plic$ifc_external_irq_38_irq_frm_gateway_ir,
       plic$ifc_external_irq_39_irq_frm_gateway_ir,
       plic$ifc_external_irq_3_irq_frm_gateway_ir,
       plic$ifc_external_irq_40_irq_frm_gateway_ir,
       plic$ifc_external_irq_41_irq_frm_gateway_ir,
       plic$ifc_external_irq_42_irq_frm_gateway_ir,
       plic$ifc_external_irq_43_irq_frm_gateway_ir,
       plic$ifc_external_irq_44_irq_frm_gateway_ir,
       plic$ifc_external_irq_45_irq_frm_gateway_ir,
       plic$ifc_external_irq_46_irq_frm_gateway_ir,
       plic$ifc_external_irq_47_irq_frm_gateway_ir,
       plic$ifc_external_irq_48_irq_frm_gateway_ir,
       plic$ifc_external_irq_49_irq_frm_gateway_ir,
       plic$ifc_external_irq_4_irq_frm_gateway_ir,
       plic$ifc_external_irq_50_irq_frm_gateway_ir,
       plic$ifc_external_irq_51_irq_frm_gateway_ir,
       plic$ifc_external_irq_52_irq_frm_gateway_ir,
       plic$ifc_external_irq_53_irq_frm_gateway_ir,
       plic$ifc_external_irq_54_irq_frm_gateway_ir,
       plic$ifc_external_irq_55_irq_frm_gateway_ir,
       plic$ifc_external_irq_56_irq_frm_gateway_ir,
       plic$ifc_external_irq_57_irq_frm_gateway_ir,
       plic$ifc_external_irq_58_irq_frm_gateway_ir,
       plic$ifc_external_irq_59_irq_frm_gateway_ir,
       plic$ifc_external_irq_5_irq_frm_gateway_ir,
       plic$ifc_external_irq_60_irq_frm_gateway_ir,
       plic$ifc_external_irq_61_irq_frm_gateway_ir,
       plic$ifc_external_irq_62_irq_frm_gateway_ir,
       plic$ifc_external_irq_63_irq_frm_gateway_ir,
       plic$ifc_external_irq_6_irq_frm_gateway_ir,
       plic$ifc_external_irq_7_irq_frm_gateway_ir,
       plic$ifc_external_irq_8_irq_frm_gateway_ir,
       plic$ifc_external_irq_9_irq_frm_gateway_ir;

  // ports of submodule sync_request_to_dm
  wire [39 : 0] sync_request_to_dm$dD_OUT, sync_request_to_dm$sD_IN;
  wire sync_request_to_dm$dDEQ,
       sync_request_to_dm$dEMPTY_N,
       sync_request_to_dm$sENQ,
       sync_request_to_dm$sFULL_N;

  // ports of submodule sync_response_from_dm
  wire [33 : 0] sync_response_from_dm$dD_OUT, sync_response_from_dm$sD_IN;
  wire sync_response_from_dm$dDEQ,
       sync_response_from_dm$dEMPTY_N,
       sync_response_from_dm$sENQ,
       sync_response_from_dm$sFULL_N;

  // ports of submodule tap
  wire [39 : 0] tap$request_to_dm;
  wire [33 : 0] tap$response_from_dm_responsedm;
  wire tap$EN_debug_tdi_i,
       tap$EN_request_to_dm,
       tap$EN_response_from_dm,
       tap$RDY_request_to_dm,
       tap$RDY_response_from_dm,
       tap$bs_chain_i_bs_chain,
       tap$bscan_in,
       tap$debug_tdi_i_debug_tdi,
       tap$scan_out_1_i_scan_out_1,
       tap$scan_out_2_i_scan_out_2,
       tap$scan_out_3_i_scan_out_3,
       tap$scan_out_4_i_scan_out_4,
       tap$scan_out_5_i_scan_out_5,
       tap$scan_shift_en,
       tap$selectJtagInput,
       tap$selectJtagOutput,
       tap$shiftBscan2Edge,
       tap$tdi_i_tdi,
       tap$tdo,
       tap$tdo_oe,
       tap$tms_i_tms,
       tap$updateBscan;

  // ports of submodule tcm
  wire [63 : 0] tcm$axi_slave_m_wvalid_wdata, tcm$axi_slave_rdata;
  wire [31 : 0] tcm$axi_slave_m_arvalid_araddr,
		tcm$axi_slave_m_awvalid_awaddr;
  wire [9 : 0] tcm$axi_slave_buser,
	       tcm$axi_slave_m_arvalid_aruser,
	       tcm$axi_slave_m_awvalid_awuser,
	       tcm$axi_slave_ruser;
  wire [7 : 0] tcm$axi_slave_m_arvalid_arlen,
	       tcm$axi_slave_m_awvalid_awlen,
	       tcm$axi_slave_m_wvalid_wstrb;
  wire [3 : 0] tcm$axi_slave_bid,
	       tcm$axi_slave_m_arvalid_arcache,
	       tcm$axi_slave_m_arvalid_arid,
	       tcm$axi_slave_m_arvalid_arqos,
	       tcm$axi_slave_m_arvalid_arregion,
	       tcm$axi_slave_m_awvalid_awcache,
	       tcm$axi_slave_m_awvalid_awid,
	       tcm$axi_slave_m_awvalid_awqos,
	       tcm$axi_slave_m_awvalid_awregion,
	       tcm$axi_slave_m_wvalid_wid,
	       tcm$axi_slave_rid;
  wire [2 : 0] tcm$axi_slave_m_arvalid_arprot,
	       tcm$axi_slave_m_arvalid_arsize,
	       tcm$axi_slave_m_awvalid_awprot,
	       tcm$axi_slave_m_awvalid_awsize;
  wire [1 : 0] tcm$axi_slave_bresp,
	       tcm$axi_slave_m_arvalid_arburst,
	       tcm$axi_slave_m_awvalid_awburst,
	       tcm$axi_slave_rresp;
  wire tcm$EN_axi_slave_m_awvalid,
       tcm$EN_axi_slave_m_wvalid,
       tcm$RDY_axi_slave_m_awvalid,
       tcm$RDY_axi_slave_m_wvalid,
       tcm$axi_slave_arready,
       tcm$axi_slave_awready,
       tcm$axi_slave_bvalid,
       tcm$axi_slave_m_arvalid_arlock,
       tcm$axi_slave_m_arvalid_arvalid,
       tcm$axi_slave_m_awvalid_awlock,
       tcm$axi_slave_m_awvalid_awvalid,
       tcm$axi_slave_m_bready_bready,
       tcm$axi_slave_m_rready_rready,
       tcm$axi_slave_m_wvalid_wlast,
       tcm$axi_slave_m_wvalid_wvalid,
       tcm$axi_slave_rlast,
       tcm$axi_slave_rvalid,
       tcm$axi_slave_wready;

  // ports of submodule uart0
  wire [63 : 0] uart0$slave_axi_uart_m_wvalid_wdata,
		uart0$slave_axi_uart_rdata;
  wire [31 : 0] uart0$slave_axi_uart_m_arvalid_araddr,
		uart0$slave_axi_uart_m_awvalid_awaddr;
  wire [9 : 0] uart0$slave_axi_uart_buser,
	       uart0$slave_axi_uart_m_arvalid_aruser,
	       uart0$slave_axi_uart_m_awvalid_awuser,
	       uart0$slave_axi_uart_ruser;
  wire [7 : 0] uart0$slave_axi_uart_m_arvalid_arlen,
	       uart0$slave_axi_uart_m_awvalid_awlen,
	       uart0$slave_axi_uart_m_wvalid_wstrb;
  wire [3 : 0] uart0$slave_axi_uart_bid,
	       uart0$slave_axi_uart_m_arvalid_arcache,
	       uart0$slave_axi_uart_m_arvalid_arid,
	       uart0$slave_axi_uart_m_arvalid_arqos,
	       uart0$slave_axi_uart_m_arvalid_arregion,
	       uart0$slave_axi_uart_m_awvalid_awcache,
	       uart0$slave_axi_uart_m_awvalid_awid,
	       uart0$slave_axi_uart_m_awvalid_awqos,
	       uart0$slave_axi_uart_m_awvalid_awregion,
	       uart0$slave_axi_uart_m_wvalid_wid,
	       uart0$slave_axi_uart_rid;
  wire [2 : 0] uart0$slave_axi_uart_m_arvalid_arprot,
	       uart0$slave_axi_uart_m_arvalid_arsize,
	       uart0$slave_axi_uart_m_awvalid_awprot,
	       uart0$slave_axi_uart_m_awvalid_awsize;
  wire [1 : 0] uart0$slave_axi_uart_bresp,
	       uart0$slave_axi_uart_m_arvalid_arburst,
	       uart0$slave_axi_uart_m_awvalid_awburst,
	       uart0$slave_axi_uart_rresp;
  wire uart0$EN_slave_axi_uart_m_awvalid,
       uart0$EN_slave_axi_uart_m_wvalid,
       uart0$RDY_slave_axi_uart_m_awvalid,
       uart0$RDY_slave_axi_uart_m_wvalid,
       uart0$coe_rs232_modem_input_cts,
       uart0$coe_rs232_modem_input_dcd,
       uart0$coe_rs232_modem_input_dsr,
       uart0$coe_rs232_modem_input_ri,
       uart0$coe_rs232_modem_input_srx,
       uart0$coe_rs232_modem_output_dtr,
       uart0$coe_rs232_modem_output_rts,
       uart0$coe_rs232_modem_output_stx,
       uart0$irq,
       uart0$slave_axi_uart_arready,
       uart0$slave_axi_uart_awready,
       uart0$slave_axi_uart_bvalid,
       uart0$slave_axi_uart_m_arvalid_arlock,
       uart0$slave_axi_uart_m_arvalid_arvalid,
       uart0$slave_axi_uart_m_awvalid_awlock,
       uart0$slave_axi_uart_m_awvalid_awvalid,
       uart0$slave_axi_uart_m_bready_bready,
       uart0$slave_axi_uart_m_rready_rready,
       uart0$slave_axi_uart_m_wvalid_wlast,
       uart0$slave_axi_uart_m_wvalid_wvalid,
       uart0$slave_axi_uart_rlast,
       uart0$slave_axi_uart_rvalid,
       uart0$slave_axi_uart_wready;

  // ports of submodule uart1
  wire [63 : 0] uart1$slave_axi_uart_m_wvalid_wdata,
		uart1$slave_axi_uart_rdata;
  wire [31 : 0] uart1$slave_axi_uart_m_arvalid_araddr,
		uart1$slave_axi_uart_m_awvalid_awaddr;
  wire [9 : 0] uart1$slave_axi_uart_buser,
	       uart1$slave_axi_uart_m_arvalid_aruser,
	       uart1$slave_axi_uart_m_awvalid_awuser,
	       uart1$slave_axi_uart_ruser;
  wire [7 : 0] uart1$slave_axi_uart_m_arvalid_arlen,
	       uart1$slave_axi_uart_m_awvalid_awlen,
	       uart1$slave_axi_uart_m_wvalid_wstrb;
  wire [3 : 0] uart1$slave_axi_uart_bid,
	       uart1$slave_axi_uart_m_arvalid_arcache,
	       uart1$slave_axi_uart_m_arvalid_arid,
	       uart1$slave_axi_uart_m_arvalid_arqos,
	       uart1$slave_axi_uart_m_arvalid_arregion,
	       uart1$slave_axi_uart_m_awvalid_awcache,
	       uart1$slave_axi_uart_m_awvalid_awid,
	       uart1$slave_axi_uart_m_awvalid_awqos,
	       uart1$slave_axi_uart_m_awvalid_awregion,
	       uart1$slave_axi_uart_m_wvalid_wid,
	       uart1$slave_axi_uart_rid;
  wire [2 : 0] uart1$slave_axi_uart_m_arvalid_arprot,
	       uart1$slave_axi_uart_m_arvalid_arsize,
	       uart1$slave_axi_uart_m_awvalid_awprot,
	       uart1$slave_axi_uart_m_awvalid_awsize;
  wire [1 : 0] uart1$slave_axi_uart_bresp,
	       uart1$slave_axi_uart_m_arvalid_arburst,
	       uart1$slave_axi_uart_m_awvalid_awburst,
	       uart1$slave_axi_uart_rresp;
  wire uart1$EN_slave_axi_uart_m_awvalid,
       uart1$EN_slave_axi_uart_m_wvalid,
       uart1$RDY_slave_axi_uart_m_awvalid,
       uart1$RDY_slave_axi_uart_m_wvalid,
       uart1$coe_rs232_SIN,
       uart1$coe_rs232_SOUT,
       uart1$slave_axi_uart_arready,
       uart1$slave_axi_uart_awready,
       uart1$slave_axi_uart_bvalid,
       uart1$slave_axi_uart_m_arvalid_arlock,
       uart1$slave_axi_uart_m_arvalid_arvalid,
       uart1$slave_axi_uart_m_awvalid_awlock,
       uart1$slave_axi_uart_m_awvalid_awvalid,
       uart1$slave_axi_uart_m_bready_bready,
       uart1$slave_axi_uart_m_rready_rready,
       uart1$slave_axi_uart_m_wvalid_wlast,
       uart1$slave_axi_uart_m_wvalid_wvalid,
       uart1$slave_axi_uart_rlast,
       uart1$slave_axi_uart_rvalid,
       uart1$slave_axi_uart_wready;

  // rule scheduling signals
  wire CAN_FIRE_RL_connect_debug_response_to_syncfifo,
       CAN_FIRE_RL_connect_msip_mtip_from_clint,
       CAN_FIRE_RL_connect_tap_request_to_syncfifo,
       CAN_FIRE_RL_deq_gateway_queue,
       CAN_FIRE_RL_deq_gateway_queue_1,
       CAN_FIRE_RL_deq_gateway_queue_10,
       CAN_FIRE_RL_deq_gateway_queue_11,
       CAN_FIRE_RL_deq_gateway_queue_12,
       CAN_FIRE_RL_deq_gateway_queue_13,
       CAN_FIRE_RL_deq_gateway_queue_14,
       CAN_FIRE_RL_deq_gateway_queue_15,
       CAN_FIRE_RL_deq_gateway_queue_16,
       CAN_FIRE_RL_deq_gateway_queue_17,
       CAN_FIRE_RL_deq_gateway_queue_18,
       CAN_FIRE_RL_deq_gateway_queue_19,
       CAN_FIRE_RL_deq_gateway_queue_2,
       CAN_FIRE_RL_deq_gateway_queue_20,
       CAN_FIRE_RL_deq_gateway_queue_21,
       CAN_FIRE_RL_deq_gateway_queue_22,
       CAN_FIRE_RL_deq_gateway_queue_23,
       CAN_FIRE_RL_deq_gateway_queue_24,
       CAN_FIRE_RL_deq_gateway_queue_25,
       CAN_FIRE_RL_deq_gateway_queue_26,
       CAN_FIRE_RL_deq_gateway_queue_27,
       CAN_FIRE_RL_deq_gateway_queue_28,
       CAN_FIRE_RL_deq_gateway_queue_29,
       CAN_FIRE_RL_deq_gateway_queue_3,
       CAN_FIRE_RL_deq_gateway_queue_30,
       CAN_FIRE_RL_deq_gateway_queue_31,
       CAN_FIRE_RL_deq_gateway_queue_32,
       CAN_FIRE_RL_deq_gateway_queue_33,
       CAN_FIRE_RL_deq_gateway_queue_34,
       CAN_FIRE_RL_deq_gateway_queue_35,
       CAN_FIRE_RL_deq_gateway_queue_36,
       CAN_FIRE_RL_deq_gateway_queue_37,
       CAN_FIRE_RL_deq_gateway_queue_38,
       CAN_FIRE_RL_deq_gateway_queue_39,
       CAN_FIRE_RL_deq_gateway_queue_4,
       CAN_FIRE_RL_deq_gateway_queue_40,
       CAN_FIRE_RL_deq_gateway_queue_41,
       CAN_FIRE_RL_deq_gateway_queue_42,
       CAN_FIRE_RL_deq_gateway_queue_43,
       CAN_FIRE_RL_deq_gateway_queue_44,
       CAN_FIRE_RL_deq_gateway_queue_45,
       CAN_FIRE_RL_deq_gateway_queue_46,
       CAN_FIRE_RL_deq_gateway_queue_47,
       CAN_FIRE_RL_deq_gateway_queue_48,
       CAN_FIRE_RL_deq_gateway_queue_49,
       CAN_FIRE_RL_deq_gateway_queue_5,
       CAN_FIRE_RL_deq_gateway_queue_50,
       CAN_FIRE_RL_deq_gateway_queue_51,
       CAN_FIRE_RL_deq_gateway_queue_52,
       CAN_FIRE_RL_deq_gateway_queue_53,
       CAN_FIRE_RL_deq_gateway_queue_54,
       CAN_FIRE_RL_deq_gateway_queue_55,
       CAN_FIRE_RL_deq_gateway_queue_56,
       CAN_FIRE_RL_deq_gateway_queue_57,
       CAN_FIRE_RL_deq_gateway_queue_58,
       CAN_FIRE_RL_deq_gateway_queue_59,
       CAN_FIRE_RL_deq_gateway_queue_6,
       CAN_FIRE_RL_deq_gateway_queue_60,
       CAN_FIRE_RL_deq_gateway_queue_61,
       CAN_FIRE_RL_deq_gateway_queue_62,
       CAN_FIRE_RL_deq_gateway_queue_63,
       CAN_FIRE_RL_deq_gateway_queue_7,
       CAN_FIRE_RL_deq_gateway_queue_8,
       CAN_FIRE_RL_deq_gateway_queue_9,
       CAN_FIRE_RL_drive_tmp_scan_outs,
       CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master,
       CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_1,
       CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_2,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8,
       CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8,
       CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9,
       CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave,
       CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1,
       CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2,
       CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master,
       CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_1,
       CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_2,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8,
       CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8,
       CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9,
       CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave,
       CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1,
       CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2,
       CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_read_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_read_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_read_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_read_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_read_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_read_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_read_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_read_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_read_request,
       CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request,
       CAN_FIRE_RL_init,
       CAN_FIRE_RL_main_memory_rl_rd_request,
       CAN_FIRE_RL_main_memory_rl_rd_response,
       CAN_FIRE_RL_main_memory_rl_wr_respond,
       CAN_FIRE_RL_read_synced_request_to_dm,
       CAN_FIRE_RL_read_synced_response_from_dm,
       CAN_FIRE_RL_rl_completion_msg_from_plic,
       CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic,
       CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_1,
       CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_2,
       CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_3,
       CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_4,
       CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_5,
       CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_6,
       CAN_FIRE_RL_rl_connect_i2c0_isber_to_plic,
       CAN_FIRE_RL_rl_connect_i2c0_timerint_to_plic,
       CAN_FIRE_RL_rl_connect_i2c0_to_plic,
       CAN_FIRE_RL_rl_connect_i2c1_isber_to_plic,
       CAN_FIRE_RL_rl_connect_i2c1_timerint_to_plic,
       CAN_FIRE_RL_rl_connect_i2c1_to_plic,
       CAN_FIRE_RL_rl_connect_qspi0_to_plic,
       CAN_FIRE_RL_rl_connect_qspi0_to_plic_1,
       CAN_FIRE_RL_rl_connect_qspi0_to_plic_2,
       CAN_FIRE_RL_rl_connect_qspi0_to_plic_3,
       CAN_FIRE_RL_rl_connect_qspi0_to_plic_4,
       CAN_FIRE_RL_rl_connect_qspi0_to_plic_5,
       CAN_FIRE_RL_rl_connect_qspi1_to_plic,
       CAN_FIRE_RL_rl_connect_qspi1_to_plic_1,
       CAN_FIRE_RL_rl_connect_qspi1_to_plic_2,
       CAN_FIRE_RL_rl_connect_qspi1_to_plic_3,
       CAN_FIRE_RL_rl_connect_qspi1_to_plic_4,
       CAN_FIRE_RL_rl_connect_qspi1_to_plic_5,
       CAN_FIRE_RL_rl_connect_uart_to_plic,
       CAN_FIRE_RL_rl_raise_interrupts,
       CAN_FIRE_RL_rl_raise_interrupts_1,
       CAN_FIRE_RL_rl_raise_interrupts_10,
       CAN_FIRE_RL_rl_raise_interrupts_11,
       CAN_FIRE_RL_rl_raise_interrupts_12,
       CAN_FIRE_RL_rl_raise_interrupts_13,
       CAN_FIRE_RL_rl_raise_interrupts_14,
       CAN_FIRE_RL_rl_raise_interrupts_15,
       CAN_FIRE_RL_rl_raise_interrupts_16,
       CAN_FIRE_RL_rl_raise_interrupts_17,
       CAN_FIRE_RL_rl_raise_interrupts_18,
       CAN_FIRE_RL_rl_raise_interrupts_19,
       CAN_FIRE_RL_rl_raise_interrupts_2,
       CAN_FIRE_RL_rl_raise_interrupts_20,
       CAN_FIRE_RL_rl_raise_interrupts_21,
       CAN_FIRE_RL_rl_raise_interrupts_22,
       CAN_FIRE_RL_rl_raise_interrupts_23,
       CAN_FIRE_RL_rl_raise_interrupts_24,
       CAN_FIRE_RL_rl_raise_interrupts_25,
       CAN_FIRE_RL_rl_raise_interrupts_26,
       CAN_FIRE_RL_rl_raise_interrupts_27,
       CAN_FIRE_RL_rl_raise_interrupts_28,
       CAN_FIRE_RL_rl_raise_interrupts_29,
       CAN_FIRE_RL_rl_raise_interrupts_3,
       CAN_FIRE_RL_rl_raise_interrupts_30,
       CAN_FIRE_RL_rl_raise_interrupts_31,
       CAN_FIRE_RL_rl_raise_interrupts_4,
       CAN_FIRE_RL_rl_raise_interrupts_5,
       CAN_FIRE_RL_rl_raise_interrupts_6,
       CAN_FIRE_RL_rl_raise_interrupts_7,
       CAN_FIRE_RL_rl_raise_interrupts_8,
       CAN_FIRE_RL_rl_raise_interrupts_9,
       CAN_FIRE_RL_rl_rd_addr_channel,
       CAN_FIRE_RL_rl_rd_addr_channel_1,
       CAN_FIRE_RL_rl_rd_addr_channel_10,
       CAN_FIRE_RL_rl_rd_addr_channel_11,
       CAN_FIRE_RL_rl_rd_addr_channel_2,
       CAN_FIRE_RL_rl_rd_addr_channel_3,
       CAN_FIRE_RL_rl_rd_addr_channel_4,
       CAN_FIRE_RL_rl_rd_addr_channel_5,
       CAN_FIRE_RL_rl_rd_addr_channel_6,
       CAN_FIRE_RL_rl_rd_addr_channel_7,
       CAN_FIRE_RL_rl_rd_addr_channel_8,
       CAN_FIRE_RL_rl_rd_addr_channel_9,
       CAN_FIRE_RL_rl_rd_data_channel,
       CAN_FIRE_RL_rl_rd_data_channel_1,
       CAN_FIRE_RL_rl_rd_data_channel_10,
       CAN_FIRE_RL_rl_rd_data_channel_11,
       CAN_FIRE_RL_rl_rd_data_channel_2,
       CAN_FIRE_RL_rl_rd_data_channel_3,
       CAN_FIRE_RL_rl_rd_data_channel_4,
       CAN_FIRE_RL_rl_rd_data_channel_5,
       CAN_FIRE_RL_rl_rd_data_channel_6,
       CAN_FIRE_RL_rl_rd_data_channel_7,
       CAN_FIRE_RL_rl_rd_data_channel_8,
       CAN_FIRE_RL_rl_rd_data_channel_9,
       CAN_FIRE_RL_rl_send_external_interrupt_to_csr,
       CAN_FIRE_RL_rl_wr_addr_channel,
       CAN_FIRE_RL_rl_wr_addr_channel_1,
       CAN_FIRE_RL_rl_wr_addr_channel_10,
       CAN_FIRE_RL_rl_wr_addr_channel_11,
       CAN_FIRE_RL_rl_wr_addr_channel_2,
       CAN_FIRE_RL_rl_wr_addr_channel_3,
       CAN_FIRE_RL_rl_wr_addr_channel_4,
       CAN_FIRE_RL_rl_wr_addr_channel_5,
       CAN_FIRE_RL_rl_wr_addr_channel_6,
       CAN_FIRE_RL_rl_wr_addr_channel_7,
       CAN_FIRE_RL_rl_wr_addr_channel_8,
       CAN_FIRE_RL_rl_wr_addr_channel_9,
       CAN_FIRE_RL_rl_wr_data_channel,
       CAN_FIRE_RL_rl_wr_data_channel_1,
       CAN_FIRE_RL_rl_wr_data_channel_10,
       CAN_FIRE_RL_rl_wr_data_channel_11,
       CAN_FIRE_RL_rl_wr_data_channel_2,
       CAN_FIRE_RL_rl_wr_data_channel_3,
       CAN_FIRE_RL_rl_wr_data_channel_4,
       CAN_FIRE_RL_rl_wr_data_channel_5,
       CAN_FIRE_RL_rl_wr_data_channel_6,
       CAN_FIRE_RL_rl_wr_data_channel_7,
       CAN_FIRE_RL_rl_wr_data_channel_8,
       CAN_FIRE_RL_rl_wr_data_channel_9,
       CAN_FIRE_RL_rl_wr_response_channel,
       CAN_FIRE_RL_rl_wr_response_channel_1,
       CAN_FIRE_RL_rl_wr_response_channel_10,
       CAN_FIRE_RL_rl_wr_response_channel_11,
       CAN_FIRE_RL_rl_wr_response_channel_2,
       CAN_FIRE_RL_rl_wr_response_channel_3,
       CAN_FIRE_RL_rl_wr_response_channel_4,
       CAN_FIRE_RL_rl_wr_response_channel_5,
       CAN_FIRE_RL_rl_wr_response_channel_6,
       CAN_FIRE_RL_rl_wr_response_channel_7,
       CAN_FIRE_RL_rl_wr_response_channel_8,
       CAN_FIRE_RL_rl_wr_response_channel_9,
       CAN_FIRE_boot_sequence,
       CAN_FIRE_bs_chain_i,
       CAN_FIRE_gpio_in,
       CAN_FIRE_tdi_i,
       CAN_FIRE_tms_i,
       CAN_FIRE_uart0_coe_modem_input,
       CAN_FIRE_uart1_coe_sin,
       WILL_FIRE_RL_connect_debug_response_to_syncfifo,
       WILL_FIRE_RL_connect_msip_mtip_from_clint,
       WILL_FIRE_RL_connect_tap_request_to_syncfifo,
       WILL_FIRE_RL_deq_gateway_queue,
       WILL_FIRE_RL_deq_gateway_queue_1,
       WILL_FIRE_RL_deq_gateway_queue_10,
       WILL_FIRE_RL_deq_gateway_queue_11,
       WILL_FIRE_RL_deq_gateway_queue_12,
       WILL_FIRE_RL_deq_gateway_queue_13,
       WILL_FIRE_RL_deq_gateway_queue_14,
       WILL_FIRE_RL_deq_gateway_queue_15,
       WILL_FIRE_RL_deq_gateway_queue_16,
       WILL_FIRE_RL_deq_gateway_queue_17,
       WILL_FIRE_RL_deq_gateway_queue_18,
       WILL_FIRE_RL_deq_gateway_queue_19,
       WILL_FIRE_RL_deq_gateway_queue_2,
       WILL_FIRE_RL_deq_gateway_queue_20,
       WILL_FIRE_RL_deq_gateway_queue_21,
       WILL_FIRE_RL_deq_gateway_queue_22,
       WILL_FIRE_RL_deq_gateway_queue_23,
       WILL_FIRE_RL_deq_gateway_queue_24,
       WILL_FIRE_RL_deq_gateway_queue_25,
       WILL_FIRE_RL_deq_gateway_queue_26,
       WILL_FIRE_RL_deq_gateway_queue_27,
       WILL_FIRE_RL_deq_gateway_queue_28,
       WILL_FIRE_RL_deq_gateway_queue_29,
       WILL_FIRE_RL_deq_gateway_queue_3,
       WILL_FIRE_RL_deq_gateway_queue_30,
       WILL_FIRE_RL_deq_gateway_queue_31,
       WILL_FIRE_RL_deq_gateway_queue_32,
       WILL_FIRE_RL_deq_gateway_queue_33,
       WILL_FIRE_RL_deq_gateway_queue_34,
       WILL_FIRE_RL_deq_gateway_queue_35,
       WILL_FIRE_RL_deq_gateway_queue_36,
       WILL_FIRE_RL_deq_gateway_queue_37,
       WILL_FIRE_RL_deq_gateway_queue_38,
       WILL_FIRE_RL_deq_gateway_queue_39,
       WILL_FIRE_RL_deq_gateway_queue_4,
       WILL_FIRE_RL_deq_gateway_queue_40,
       WILL_FIRE_RL_deq_gateway_queue_41,
       WILL_FIRE_RL_deq_gateway_queue_42,
       WILL_FIRE_RL_deq_gateway_queue_43,
       WILL_FIRE_RL_deq_gateway_queue_44,
       WILL_FIRE_RL_deq_gateway_queue_45,
       WILL_FIRE_RL_deq_gateway_queue_46,
       WILL_FIRE_RL_deq_gateway_queue_47,
       WILL_FIRE_RL_deq_gateway_queue_48,
       WILL_FIRE_RL_deq_gateway_queue_49,
       WILL_FIRE_RL_deq_gateway_queue_5,
       WILL_FIRE_RL_deq_gateway_queue_50,
       WILL_FIRE_RL_deq_gateway_queue_51,
       WILL_FIRE_RL_deq_gateway_queue_52,
       WILL_FIRE_RL_deq_gateway_queue_53,
       WILL_FIRE_RL_deq_gateway_queue_54,
       WILL_FIRE_RL_deq_gateway_queue_55,
       WILL_FIRE_RL_deq_gateway_queue_56,
       WILL_FIRE_RL_deq_gateway_queue_57,
       WILL_FIRE_RL_deq_gateway_queue_58,
       WILL_FIRE_RL_deq_gateway_queue_59,
       WILL_FIRE_RL_deq_gateway_queue_6,
       WILL_FIRE_RL_deq_gateway_queue_60,
       WILL_FIRE_RL_deq_gateway_queue_61,
       WILL_FIRE_RL_deq_gateway_queue_62,
       WILL_FIRE_RL_deq_gateway_queue_63,
       WILL_FIRE_RL_deq_gateway_queue_7,
       WILL_FIRE_RL_deq_gateway_queue_8,
       WILL_FIRE_RL_deq_gateway_queue_9,
       WILL_FIRE_RL_drive_tmp_scan_outs,
       WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master,
       WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1,
       WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8,
       WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8,
       WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9,
       WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave,
       WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1,
       WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2,
       WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master,
       WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1,
       WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8,
       WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8,
       WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9,
       WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave,
       WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1,
       WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2,
       WILL_FIRE_RL_fabric_xactors_to_slaves_0_generate_read_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_1_generate_read_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_2_generate_read_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_3_generate_read_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_4_generate_read_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_5_generate_read_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_6_generate_read_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_7_generate_read_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_8_generate_read_request,
       WILL_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request,
       WILL_FIRE_RL_init,
       WILL_FIRE_RL_main_memory_rl_rd_request,
       WILL_FIRE_RL_main_memory_rl_rd_response,
       WILL_FIRE_RL_main_memory_rl_wr_respond,
       WILL_FIRE_RL_read_synced_request_to_dm,
       WILL_FIRE_RL_read_synced_response_from_dm,
       WILL_FIRE_RL_rl_completion_msg_from_plic,
       WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic,
       WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_1,
       WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_2,
       WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_3,
       WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_4,
       WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_5,
       WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_6,
       WILL_FIRE_RL_rl_connect_i2c0_isber_to_plic,
       WILL_FIRE_RL_rl_connect_i2c0_timerint_to_plic,
       WILL_FIRE_RL_rl_connect_i2c0_to_plic,
       WILL_FIRE_RL_rl_connect_i2c1_isber_to_plic,
       WILL_FIRE_RL_rl_connect_i2c1_timerint_to_plic,
       WILL_FIRE_RL_rl_connect_i2c1_to_plic,
       WILL_FIRE_RL_rl_connect_qspi0_to_plic,
       WILL_FIRE_RL_rl_connect_qspi0_to_plic_1,
       WILL_FIRE_RL_rl_connect_qspi0_to_plic_2,
       WILL_FIRE_RL_rl_connect_qspi0_to_plic_3,
       WILL_FIRE_RL_rl_connect_qspi0_to_plic_4,
       WILL_FIRE_RL_rl_connect_qspi0_to_plic_5,
       WILL_FIRE_RL_rl_connect_qspi1_to_plic,
       WILL_FIRE_RL_rl_connect_qspi1_to_plic_1,
       WILL_FIRE_RL_rl_connect_qspi1_to_plic_2,
       WILL_FIRE_RL_rl_connect_qspi1_to_plic_3,
       WILL_FIRE_RL_rl_connect_qspi1_to_plic_4,
       WILL_FIRE_RL_rl_connect_qspi1_to_plic_5,
       WILL_FIRE_RL_rl_connect_uart_to_plic,
       WILL_FIRE_RL_rl_raise_interrupts,
       WILL_FIRE_RL_rl_raise_interrupts_1,
       WILL_FIRE_RL_rl_raise_interrupts_10,
       WILL_FIRE_RL_rl_raise_interrupts_11,
       WILL_FIRE_RL_rl_raise_interrupts_12,
       WILL_FIRE_RL_rl_raise_interrupts_13,
       WILL_FIRE_RL_rl_raise_interrupts_14,
       WILL_FIRE_RL_rl_raise_interrupts_15,
       WILL_FIRE_RL_rl_raise_interrupts_16,
       WILL_FIRE_RL_rl_raise_interrupts_17,
       WILL_FIRE_RL_rl_raise_interrupts_18,
       WILL_FIRE_RL_rl_raise_interrupts_19,
       WILL_FIRE_RL_rl_raise_interrupts_2,
       WILL_FIRE_RL_rl_raise_interrupts_20,
       WILL_FIRE_RL_rl_raise_interrupts_21,
       WILL_FIRE_RL_rl_raise_interrupts_22,
       WILL_FIRE_RL_rl_raise_interrupts_23,
       WILL_FIRE_RL_rl_raise_interrupts_24,
       WILL_FIRE_RL_rl_raise_interrupts_25,
       WILL_FIRE_RL_rl_raise_interrupts_26,
       WILL_FIRE_RL_rl_raise_interrupts_27,
       WILL_FIRE_RL_rl_raise_interrupts_28,
       WILL_FIRE_RL_rl_raise_interrupts_29,
       WILL_FIRE_RL_rl_raise_interrupts_3,
       WILL_FIRE_RL_rl_raise_interrupts_30,
       WILL_FIRE_RL_rl_raise_interrupts_31,
       WILL_FIRE_RL_rl_raise_interrupts_4,
       WILL_FIRE_RL_rl_raise_interrupts_5,
       WILL_FIRE_RL_rl_raise_interrupts_6,
       WILL_FIRE_RL_rl_raise_interrupts_7,
       WILL_FIRE_RL_rl_raise_interrupts_8,
       WILL_FIRE_RL_rl_raise_interrupts_9,
       WILL_FIRE_RL_rl_rd_addr_channel,
       WILL_FIRE_RL_rl_rd_addr_channel_1,
       WILL_FIRE_RL_rl_rd_addr_channel_10,
       WILL_FIRE_RL_rl_rd_addr_channel_11,
       WILL_FIRE_RL_rl_rd_addr_channel_2,
       WILL_FIRE_RL_rl_rd_addr_channel_3,
       WILL_FIRE_RL_rl_rd_addr_channel_4,
       WILL_FIRE_RL_rl_rd_addr_channel_5,
       WILL_FIRE_RL_rl_rd_addr_channel_6,
       WILL_FIRE_RL_rl_rd_addr_channel_7,
       WILL_FIRE_RL_rl_rd_addr_channel_8,
       WILL_FIRE_RL_rl_rd_addr_channel_9,
       WILL_FIRE_RL_rl_rd_data_channel,
       WILL_FIRE_RL_rl_rd_data_channel_1,
       WILL_FIRE_RL_rl_rd_data_channel_10,
       WILL_FIRE_RL_rl_rd_data_channel_11,
       WILL_FIRE_RL_rl_rd_data_channel_2,
       WILL_FIRE_RL_rl_rd_data_channel_3,
       WILL_FIRE_RL_rl_rd_data_channel_4,
       WILL_FIRE_RL_rl_rd_data_channel_5,
       WILL_FIRE_RL_rl_rd_data_channel_6,
       WILL_FIRE_RL_rl_rd_data_channel_7,
       WILL_FIRE_RL_rl_rd_data_channel_8,
       WILL_FIRE_RL_rl_rd_data_channel_9,
       WILL_FIRE_RL_rl_send_external_interrupt_to_csr,
       WILL_FIRE_RL_rl_wr_addr_channel,
       WILL_FIRE_RL_rl_wr_addr_channel_1,
       WILL_FIRE_RL_rl_wr_addr_channel_10,
       WILL_FIRE_RL_rl_wr_addr_channel_11,
       WILL_FIRE_RL_rl_wr_addr_channel_2,
       WILL_FIRE_RL_rl_wr_addr_channel_3,
       WILL_FIRE_RL_rl_wr_addr_channel_4,
       WILL_FIRE_RL_rl_wr_addr_channel_5,
       WILL_FIRE_RL_rl_wr_addr_channel_6,
       WILL_FIRE_RL_rl_wr_addr_channel_7,
       WILL_FIRE_RL_rl_wr_addr_channel_8,
       WILL_FIRE_RL_rl_wr_addr_channel_9,
       WILL_FIRE_RL_rl_wr_data_channel,
       WILL_FIRE_RL_rl_wr_data_channel_1,
       WILL_FIRE_RL_rl_wr_data_channel_10,
       WILL_FIRE_RL_rl_wr_data_channel_11,
       WILL_FIRE_RL_rl_wr_data_channel_2,
       WILL_FIRE_RL_rl_wr_data_channel_3,
       WILL_FIRE_RL_rl_wr_data_channel_4,
       WILL_FIRE_RL_rl_wr_data_channel_5,
       WILL_FIRE_RL_rl_wr_data_channel_6,
       WILL_FIRE_RL_rl_wr_data_channel_7,
       WILL_FIRE_RL_rl_wr_data_channel_8,
       WILL_FIRE_RL_rl_wr_data_channel_9,
       WILL_FIRE_RL_rl_wr_response_channel,
       WILL_FIRE_RL_rl_wr_response_channel_1,
       WILL_FIRE_RL_rl_wr_response_channel_10,
       WILL_FIRE_RL_rl_wr_response_channel_11,
       WILL_FIRE_RL_rl_wr_response_channel_2,
       WILL_FIRE_RL_rl_wr_response_channel_3,
       WILL_FIRE_RL_rl_wr_response_channel_4,
       WILL_FIRE_RL_rl_wr_response_channel_5,
       WILL_FIRE_RL_rl_wr_response_channel_6,
       WILL_FIRE_RL_rl_wr_response_channel_7,
       WILL_FIRE_RL_rl_wr_response_channel_8,
       WILL_FIRE_RL_rl_wr_response_channel_9,
       WILL_FIRE_boot_sequence,
       WILL_FIRE_bs_chain_i,
       WILL_FIRE_gpio_in,
       WILL_FIRE_tdi_i,
       WILL_FIRE_tms_i,
       WILL_FIRE_uart0_coe_modem_input,
       WILL_FIRE_uart1_coe_sin;

  // inputs to muxes for submodule ports
  wire [81 : 0] MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_1,
		MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_10,
		MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_2,
		MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_3,
		MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_4,
		MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_5,
		MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_6,
		MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_7,
		MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_8,
		MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_9,
		MUX_fabric_xactors_from_masters_1_f_rd_data$port0__write_1__VAL_10,
		MUX_fabric_xactors_from_masters_2_f_rd_data$port0__write_1__VAL_10;
  wire [77 : 0] MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1,
		MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2,
		MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
  wire [75 : 0] MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1,
		MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2,
		MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3,
		MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1,
		MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2,
		MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
  wire [16 : 0] MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_1,
		MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_10,
		MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_2,
		MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_3,
		MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_4,
		MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_5,
		MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_6,
		MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_7,
		MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_8,
		MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_9,
		MUX_fabric_xactors_from_masters_1_f_wr_resp$port0__write_1__VAL_10,
		MUX_fabric_xactors_from_masters_2_f_wr_resp$port0__write_1__VAL_10;
  wire [4 : 0] MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
  wire MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_1,
       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_2,
       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_3,
       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_4,
       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_5,
       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_6,
       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_7,
       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_8,
       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_9,
       MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_1,
       MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_2,
       MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_3,
       MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_4,
       MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_5,
       MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_6,
       MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_7,
       MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_8,
       MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_9,
       MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_1,
       MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_2,
       MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_3,
       MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_4,
       MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_5,
       MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_6,
       MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_7,
       MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_8,
       MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_9,
       MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_1,
       MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_2,
       MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_3,
       MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_1,
       MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_2,
       MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_3,
       MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_1,
       MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_2,
       MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_3,
       MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_1,
       MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_2,
       MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_3,
       MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_1,
       MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_2,
       MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_3,
       MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_1,
       MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_2,
       MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_3,
       MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_1,
       MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_2,
       MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_3,
       MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_1,
       MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_2,
       MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_3,
       MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_1,
       MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_2,
       MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_3;

  // declarations used by system tasks
  // synopsys translate_off
  reg [63 : 0] v__h172767;
  reg [63 : 0] v__h172867;
  reg [63 : 0] v__h172967;
  reg [63 : 0] v__h173067;
  reg [63 : 0] v__h173167;
  reg [63 : 0] v__h173267;
  reg [63 : 0] v__h173367;
  reg [63 : 0] v__h173467;
  reg [63 : 0] v__h173567;
  reg [63 : 0] v__h173667;
  reg [63 : 0] v__h173767;
  reg [63 : 0] v__h173867;
  reg [63 : 0] v__h173967;
  reg [63 : 0] v__h174067;
  reg [63 : 0] v__h174167;
  reg [63 : 0] v__h174267;
  reg [63 : 0] v__h174367;
  reg [63 : 0] v__h174467;
  reg [63 : 0] v__h174567;
  reg [63 : 0] v__h174667;
  reg [63 : 0] v__h174767;
  reg [63 : 0] v__h174867;
  reg [63 : 0] v__h174967;
  reg [63 : 0] v__h175067;
  reg [63 : 0] v__h175167;
  reg [63 : 0] v__h175267;
  reg [63 : 0] v__h175368;
  reg [63 : 0] v__h175468;
  reg [63 : 0] v__h175568;
  reg [63 : 0] v__h175668;
  reg [63 : 0] v__h175768;
  reg [63 : 0] v__h175868;
  reg [63 : 0] v__h175968;
  reg [63 : 0] v__h176068;
  reg [63 : 0] v__h176168;
  reg [63 : 0] v__h176268;
  reg [63 : 0] v__h176368;
  reg [63 : 0] v__h176468;
  reg [63 : 0] v__h176568;
  reg [63 : 0] v__h176668;
  reg [63 : 0] v__h176768;
  reg [63 : 0] v__h176868;
  reg [63 : 0] v__h176968;
  reg [63 : 0] v__h177068;
  reg [63 : 0] v__h177168;
  reg [63 : 0] v__h177268;
  reg [63 : 0] v__h177368;
  reg [63 : 0] v__h177468;
  reg [63 : 0] v__h177568;
  reg [63 : 0] v__h177668;
  reg [63 : 0] v__h177768;
  reg [63 : 0] v__h177868;
  reg [63 : 0] v__h177968;
  reg [63 : 0] v__h178068;
  reg [63 : 0] v__h178168;
  reg [63 : 0] v__h178268;
  reg [63 : 0] v__h178368;
  reg [63 : 0] v__h178468;
  reg [63 : 0] v__h178568;
  reg [63 : 0] v__h178668;
  reg [63 : 0] v__h178770;
  reg [63 : 0] v__h178872;
  reg [63 : 0] v__h178974;
  reg [63 : 0] v__h179076;
  // synopsys translate_on

  // remaining internal signals
  reg [63 : 0] CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1,
	       CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q2,
	       _theResult_____1_rdata__h4678;
  reg [31 : 0] IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d190,
	       IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d207,
	       IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d225,
	       IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d229,
	       IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d299,
	       IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d316,
	       IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d334,
	       IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d338,
	       IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d400,
	       IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d417,
	       IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d435,
	       IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d439,
	       IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d509,
	       IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d526,
	       IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d544,
	       IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d548,
	       IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d609,
	       IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d626,
	       IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d644,
	       IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d648,
	       IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d718,
	       IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d735,
	       IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d753,
	       IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d757,
	       IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d818,
	       IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d835,
	       IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d853,
	       IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d857,
	       IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d927,
	       IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d944,
	       IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d962,
	       IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d966,
	       IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1027,
	       IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1044,
	       IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1062,
	       IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1066,
	       IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1136,
	       IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1153,
	       IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1171,
	       IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1175,
	       IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1236,
	       IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1253,
	       IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1271,
	       IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1275,
	       IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1345,
	       IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1362,
	       IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1380,
	       IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1384,
	       IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1445,
	       IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1462,
	       IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1480,
	       IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1484,
	       IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1554,
	       IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1571,
	       IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1589,
	       IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1593,
	       IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1654,
	       IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1671,
	       IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1689,
	       IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1693,
	       IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1763,
	       IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1780,
	       IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1798,
	       IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1802,
	       IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1863,
	       IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1880,
	       IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1898,
	       IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1902,
	       IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1972,
	       IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1989,
	       IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2007,
	       IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2011,
	       araddr__h31194,
	       araddr__h35688,
	       araddr__h40153,
	       araddr__h44618,
	       araddr__h49083,
	       araddr__h53548,
	       araddr__h58013,
	       araddr__h62478,
	       araddr__h66943,
	       info_awaddr__h33131,
	       info_awaddr__h37596,
	       info_awaddr__h42061,
	       info_awaddr__h46526,
	       info_awaddr__h50991,
	       info_awaddr__h55456,
	       info_awaddr__h59921,
	       info_awaddr__h64386,
	       info_awaddr__h68851;
  wire [63 : 0] _theResult____h4319, data0__h4318;
  wire [31 : 0] _0b1_SL_fabric_xactors_to_slaves_0_rd_req_reg_p_ETC___d155,
		_0b1_SL_fabric_xactors_to_slaves_0_wr_req_reg_p_ETC___d264,
		_0b1_SL_fabric_xactors_to_slaves_1_rd_req_reg_p_ETC___d365,
		_0b1_SL_fabric_xactors_to_slaves_1_wr_req_reg_p_ETC___d474,
		_0b1_SL_fabric_xactors_to_slaves_2_rd_req_reg_p_ETC___d574,
		_0b1_SL_fabric_xactors_to_slaves_2_wr_req_reg_p_ETC___d683,
		_0b1_SL_fabric_xactors_to_slaves_3_rd_req_reg_p_ETC___d783,
		_0b1_SL_fabric_xactors_to_slaves_3_wr_req_reg_p_ETC___d892,
		_0b1_SL_fabric_xactors_to_slaves_4_rd_req_reg_p_ETC___d992,
		_0b1_SL_fabric_xactors_to_slaves_4_wr_req_reg_p_ETC___d1101,
		_0b1_SL_fabric_xactors_to_slaves_5_rd_req_reg_p_ETC___d1201,
		_0b1_SL_fabric_xactors_to_slaves_5_wr_req_reg_p_ETC___d1310,
		_0b1_SL_fabric_xactors_to_slaves_6_rd_req_reg_p_ETC___d1410,
		_0b1_SL_fabric_xactors_to_slaves_6_wr_req_reg_p_ETC___d1519,
		_0b1_SL_fabric_xactors_to_slaves_7_rd_req_reg_p_ETC___d1619,
		_0b1_SL_fabric_xactors_to_slaves_7_wr_req_reg_p_ETC___d1728,
		_0b1_SL_fabric_xactors_to_slaves_8_rd_req_reg_p_ETC___d1828,
		_0b1_SL_fabric_xactors_to_slaves_8_wr_req_reg_p_ETC___d1937,
		fabric_xactors_to_slaves_0_rd_req_regport1__r_ETC__q3,
		fabric_xactors_to_slaves_0_wr_req_regport1__r_ETC__q4,
		fabric_xactors_to_slaves_1_rd_req_regport1__r_ETC__q5,
		fabric_xactors_to_slaves_1_wr_req_regport1__r_ETC__q6,
		fabric_xactors_to_slaves_2_rd_req_regport1__r_ETC__q7,
		fabric_xactors_to_slaves_2_wr_req_regport1__r_ETC__q8,
		fabric_xactors_to_slaves_3_rd_req_regport1__r_ETC__q9,
		fabric_xactors_to_slaves_3_wr_req_regport1__r_ETC__q10,
		fabric_xactors_to_slaves_4_rd_req_regport1__r_ETC__q11,
		fabric_xactors_to_slaves_4_wr_req_regport1__r_ETC__q12,
		fabric_xactors_to_slaves_5_rd_req_regport1__r_ETC__q13,
		fabric_xactors_to_slaves_5_wr_req_regport1__r_ETC__q14,
		fabric_xactors_to_slaves_6_rd_req_regport1__r_ETC__q15,
		fabric_xactors_to_slaves_6_wr_req_regport1__r_ETC__q16,
		fabric_xactors_to_slaves_7_rd_req_regport1__r_ETC__q17,
		fabric_xactors_to_slaves_7_wr_req_regport1__r_ETC__q18,
		fabric_xactors_to_slaves_8_rd_req_regport1__r_ETC__q19,
		fabric_xactors_to_slaves_8_wr_req_regport1__r_ETC__q20,
		main_memory_s_xactor_f_rd_addrD_OUT_BITS_74_T_ETC__q21,
		main_memory_s_xactor_f_wr_addrD_OUT_BITS_74_T_ETC__q22,
		result__h31260,
		result__h33197,
		result__h35754,
		result__h37662,
		result__h40219,
		result__h42127,
		result__h44684,
		result__h46592,
		result__h49149,
		result__h51057,
		result__h53614,
		result__h55522,
		result__h58079,
		result__h59987,
		result__h62544,
		result__h64452,
		result__h67009,
		result__h68917,
		y__h31312,
		y__h33249,
		y__h35806,
		y__h37714,
		y__h40271,
		y__h42179,
		y__h44736,
		y__h46644,
		y__h49201,
		y__h51109,
		y__h53666,
		y__h55574,
		y__h58131,
		y__h60039,
		y__h62596,
		y__h64504,
		y__h67061,
		y__h68969;
  wire [7 : 0] x__h15889,
	       x__h31137,
	       x__h33081,
	       x__h35646,
	       x__h37546,
	       x__h3913,
	       x__h40111,
	       x__h42011,
	       x__h44576,
	       x__h46476,
	       x__h49041,
	       x__h50941,
	       x__h53506,
	       x__h55406,
	       x__h57971,
	       x__h59871,
	       x__h62436,
	       x__h64336,
	       x__h66901,
	       x__h68801;
  wire [3 : 0] IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2890,
	       IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2892,
	       IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2894,
	       IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896,
	       IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3051,
	       IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3053,
	       IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3055,
	       IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057,
	       IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3164,
	       IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3166,
	       IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3168,
	       IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170,
	       IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2085,
	       IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2087,
	       IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2089,
	       IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091,
	       IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2292,
	       IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2294,
	       IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2296,
	       IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298,
	       IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2426,
	       IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2428,
	       IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2430,
	       IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432,
	       spliced_bits__h31907,
	       spliced_bits__h31977,
	       spliced_bits__h32049,
	       spliced_bits__h32121,
	       spliced_bits__h33844,
	       spliced_bits__h33914,
	       spliced_bits__h33986,
	       spliced_bits__h34058,
	       spliced_bits__h36401,
	       spliced_bits__h36471,
	       spliced_bits__h36543,
	       spliced_bits__h36615,
	       spliced_bits__h38309,
	       spliced_bits__h38379,
	       spliced_bits__h38451,
	       spliced_bits__h38523,
	       spliced_bits__h40866,
	       spliced_bits__h40936,
	       spliced_bits__h41008,
	       spliced_bits__h41080,
	       spliced_bits__h42774,
	       spliced_bits__h42844,
	       spliced_bits__h42916,
	       spliced_bits__h42988,
	       spliced_bits__h45331,
	       spliced_bits__h45401,
	       spliced_bits__h45473,
	       spliced_bits__h45545,
	       spliced_bits__h47239,
	       spliced_bits__h47309,
	       spliced_bits__h47381,
	       spliced_bits__h47453,
	       spliced_bits__h49796,
	       spliced_bits__h49866,
	       spliced_bits__h49938,
	       spliced_bits__h50010,
	       spliced_bits__h51704,
	       spliced_bits__h51774,
	       spliced_bits__h51846,
	       spliced_bits__h51918,
	       spliced_bits__h54261,
	       spliced_bits__h54331,
	       spliced_bits__h54403,
	       spliced_bits__h54475,
	       spliced_bits__h56169,
	       spliced_bits__h56239,
	       spliced_bits__h56311,
	       spliced_bits__h56383,
	       spliced_bits__h58726,
	       spliced_bits__h58796,
	       spliced_bits__h58868,
	       spliced_bits__h58940,
	       spliced_bits__h60634,
	       spliced_bits__h60704,
	       spliced_bits__h60776,
	       spliced_bits__h60848,
	       spliced_bits__h63191,
	       spliced_bits__h63261,
	       spliced_bits__h63333,
	       spliced_bits__h63405,
	       spliced_bits__h65099,
	       spliced_bits__h65169,
	       spliced_bits__h65241,
	       spliced_bits__h65313,
	       spliced_bits__h67656,
	       spliced_bits__h67726,
	       spliced_bits__h67798,
	       spliced_bits__h67870,
	       spliced_bits__h69564,
	       spliced_bits__h69634,
	       spliced_bits__h69706,
	       spliced_bits__h69778;
  wire [2 : 0] spliced_bits__h31613,
	       spliced_bits__h31683,
	       spliced_bits__h31755,
	       spliced_bits__h31827,
	       spliced_bits__h33550,
	       spliced_bits__h33620,
	       spliced_bits__h33692,
	       spliced_bits__h33764,
	       spliced_bits__h36107,
	       spliced_bits__h36177,
	       spliced_bits__h36249,
	       spliced_bits__h36321,
	       spliced_bits__h38015,
	       spliced_bits__h38085,
	       spliced_bits__h38157,
	       spliced_bits__h38229,
	       spliced_bits__h40572,
	       spliced_bits__h40642,
	       spliced_bits__h40714,
	       spliced_bits__h40786,
	       spliced_bits__h42480,
	       spliced_bits__h42550,
	       spliced_bits__h42622,
	       spliced_bits__h42694,
	       spliced_bits__h45037,
	       spliced_bits__h45107,
	       spliced_bits__h45179,
	       spliced_bits__h45251,
	       spliced_bits__h46945,
	       spliced_bits__h47015,
	       spliced_bits__h47087,
	       spliced_bits__h47159,
	       spliced_bits__h49502,
	       spliced_bits__h49572,
	       spliced_bits__h49644,
	       spliced_bits__h49716,
	       spliced_bits__h51410,
	       spliced_bits__h51480,
	       spliced_bits__h51552,
	       spliced_bits__h51624,
	       spliced_bits__h53967,
	       spliced_bits__h54037,
	       spliced_bits__h54109,
	       spliced_bits__h54181,
	       spliced_bits__h55875,
	       spliced_bits__h55945,
	       spliced_bits__h56017,
	       spliced_bits__h56089,
	       spliced_bits__h58432,
	       spliced_bits__h58502,
	       spliced_bits__h58574,
	       spliced_bits__h58646,
	       spliced_bits__h60340,
	       spliced_bits__h60410,
	       spliced_bits__h60482,
	       spliced_bits__h60554,
	       spliced_bits__h62897,
	       spliced_bits__h62967,
	       spliced_bits__h63039,
	       spliced_bits__h63111,
	       spliced_bits__h64805,
	       spliced_bits__h64875,
	       spliced_bits__h64947,
	       spliced_bits__h65019,
	       spliced_bits__h67362,
	       spliced_bits__h67432,
	       spliced_bits__h67504,
	       spliced_bits__h67576,
	       spliced_bits__h69270,
	       spliced_bits__h69340,
	       spliced_bits__h69412,
	       spliced_bits__h69484;
  wire [1 : 0] spliced_bits__h31319,
	       spliced_bits__h31389,
	       spliced_bits__h31461,
	       spliced_bits__h31533,
	       spliced_bits__h33256,
	       spliced_bits__h33326,
	       spliced_bits__h33398,
	       spliced_bits__h33470,
	       spliced_bits__h35813,
	       spliced_bits__h35883,
	       spliced_bits__h35955,
	       spliced_bits__h36027,
	       spliced_bits__h37721,
	       spliced_bits__h37791,
	       spliced_bits__h37863,
	       spliced_bits__h37935,
	       spliced_bits__h40278,
	       spliced_bits__h40348,
	       spliced_bits__h40420,
	       spliced_bits__h40492,
	       spliced_bits__h42186,
	       spliced_bits__h42256,
	       spliced_bits__h42328,
	       spliced_bits__h42400,
	       spliced_bits__h44743,
	       spliced_bits__h44813,
	       spliced_bits__h44885,
	       spliced_bits__h44957,
	       spliced_bits__h46651,
	       spliced_bits__h46721,
	       spliced_bits__h46793,
	       spliced_bits__h46865,
	       spliced_bits__h49208,
	       spliced_bits__h49278,
	       spliced_bits__h49350,
	       spliced_bits__h49422,
	       spliced_bits__h51116,
	       spliced_bits__h51186,
	       spliced_bits__h51258,
	       spliced_bits__h51330,
	       spliced_bits__h53673,
	       spliced_bits__h53743,
	       spliced_bits__h53815,
	       spliced_bits__h53887,
	       spliced_bits__h55581,
	       spliced_bits__h55651,
	       spliced_bits__h55723,
	       spliced_bits__h55795,
	       spliced_bits__h58138,
	       spliced_bits__h58208,
	       spliced_bits__h58280,
	       spliced_bits__h58352,
	       spliced_bits__h60046,
	       spliced_bits__h60116,
	       spliced_bits__h60188,
	       spliced_bits__h60260,
	       spliced_bits__h62603,
	       spliced_bits__h62673,
	       spliced_bits__h62745,
	       spliced_bits__h62817,
	       spliced_bits__h64511,
	       spliced_bits__h64581,
	       spliced_bits__h64653,
	       spliced_bits__h64725,
	       spliced_bits__h67068,
	       spliced_bits__h67138,
	       spliced_bits__h67210,
	       spliced_bits__h67282,
	       spliced_bits__h68976,
	       spliced_bits__h69046,
	       spliced_bits__h69118,
	       spliced_bits__h69190;
  wire IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2852,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2854,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2856,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2858,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2860,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2862,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2864,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2866,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2868,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2870,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2872,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2874,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2876,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2878,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d3247,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d3249,
       IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d3251,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3013,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3015,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3017,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3019,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3021,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3023,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3025,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3027,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3029,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3031,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3033,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3035,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3037,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3039,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3280,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3282,
       IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3284,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3126,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3128,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3130,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3132,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3134,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3136,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3138,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3140,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3142,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3144,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3146,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3148,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3150,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3152,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3313,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3315,
       IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3317,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2881,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2883,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2898,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2912,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2924,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2936,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2948,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2960,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2972,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2984,
       NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2996,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3042,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3044,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3059,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3067,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3073,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3079,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3085,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3091,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3097,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3103,
       NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3109,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3155,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3157,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3172,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3180,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3186,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3192,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3198,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3204,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3210,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3216,
       NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3222,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2076,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2078,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2093,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2115,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2132,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2149,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2166,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2183,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2200,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2217,
       NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2234,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2283,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2285,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2300,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2312,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2320,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2328,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2336,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2344,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2352,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2360,
       NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2368,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2417,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2419,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2434,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2446,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2454,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2462,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2470,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2478,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2486,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2494,
       NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2502,
       _dor1fabric_v_f_rd_mis_0_rv$EN_port1__write,
       _dor1fabric_v_f_rd_mis_1_rv$EN_port1__write,
       _dor1fabric_v_f_rd_mis_2_rv$EN_port1__write,
       _dor1fabric_v_f_rd_mis_3_rv$EN_port1__write,
       _dor1fabric_v_f_rd_mis_4_rv$EN_port1__write,
       _dor1fabric_v_f_rd_mis_5_rv$EN_port1__write,
       _dor1fabric_v_f_rd_mis_6_rv$EN_port1__write,
       _dor1fabric_v_f_rd_mis_7_rv$EN_port1__write,
       _dor1fabric_v_f_rd_mis_8_rv$EN_port1__write,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2047,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2049,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2051,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2053,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2055,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2057,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2059,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2061,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2063,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2065,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2067,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2069,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2071,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2073,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2753,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2755,
       fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2757,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2254,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2256,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2258,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2260,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2262,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2264,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2266,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2268,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2270,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2272,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2274,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2276,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2278,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2280,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2787,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2789,
       fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2791,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2388,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2390,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2392,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2394,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2396,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2398,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2400,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2402,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2404,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2406,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2408,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2410,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2412,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2414,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2821,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2823,
       fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2825,
       fabric_xactors_to_slaves_0_rd_req_reg_port1__r_ETC___d148,
       fabric_xactors_to_slaves_0_wr_req_reg_port1__r_ETC___d257,
       fabric_xactors_to_slaves_1_rd_req_reg_port1__r_ETC___d358,
       fabric_xactors_to_slaves_1_wr_req_reg_port1__r_ETC___d467,
       fabric_xactors_to_slaves_2_rd_req_reg_port1__r_ETC___d567,
       fabric_xactors_to_slaves_2_wr_req_reg_port1__r_ETC___d676,
       fabric_xactors_to_slaves_3_rd_req_reg_port1__r_ETC___d776,
       fabric_xactors_to_slaves_3_wr_req_reg_port1__r_ETC___d885,
       fabric_xactors_to_slaves_4_rd_req_reg_port1__r_ETC___d985,
       fabric_xactors_to_slaves_4_wr_req_reg_port1__r_ETC___d1094,
       fabric_xactors_to_slaves_5_rd_req_reg_port1__r_ETC___d1194,
       fabric_xactors_to_slaves_5_wr_req_reg_port1__r_ETC___d1303,
       fabric_xactors_to_slaves_6_rd_req_reg_port1__r_ETC___d1403,
       fabric_xactors_to_slaves_6_wr_req_reg_port1__r_ETC___d1512,
       fabric_xactors_to_slaves_7_rd_req_reg_port1__r_ETC___d1612,
       fabric_xactors_to_slaves_7_wr_req_reg_port1__r_ETC___d1721,
       fabric_xactors_to_slaves_8_rd_req_reg_port1__r_ETC___d1821,
       fabric_xactors_to_slaves_8_wr_req_reg_port1__r_ETC___d1930,
       main_memory_rg_readburst_counter_30_EQ_main_me_ETC___d132,
       main_memory_rg_writeburst_counter_6_EQ_main_me_ETC___d18;

  // action method boot_sequence
  assign CAN_FIRE_boot_sequence = 1'd1 ;
  assign WILL_FIRE_boot_sequence = 1'd1 ;

  // action method uart0_coe_modem_input
  assign CAN_FIRE_uart0_coe_modem_input = 1'd1 ;
  assign WILL_FIRE_uart0_coe_modem_input = 1'd1 ;

  // value method uart0_coe_modem_output_stx
  assign uart0_coe_modem_output_stx = uart0$coe_rs232_modem_output_stx ;

  // value method uart0_coe_modem_output_rts
  assign uart0_coe_modem_output_rts = uart0$coe_rs232_modem_output_rts ;

  // value method uart0_coe_modem_output_dtr
  assign uart0_coe_modem_output_dtr = uart0$coe_rs232_modem_output_dtr ;

  // action method uart1_coe_sin
  assign CAN_FIRE_uart1_coe_sin = 1'd1 ;
  assign WILL_FIRE_uart1_coe_sin = 1'd1 ;

  // value method uart1_coe_sout
  assign uart1_coe_SOUT = uart1$coe_rs232_SOUT ;

  // action method tms_i
  assign CAN_FIRE_tms_i = 1'd1 ;
  assign WILL_FIRE_tms_i = 1'd1 ;

  // action method tdi_i
  assign CAN_FIRE_tdi_i = 1'd1 ;
  assign WILL_FIRE_tdi_i = 1'd1 ;

  // action method bs_chain_i
  assign CAN_FIRE_bs_chain_i = 1'd1 ;
  assign WILL_FIRE_bs_chain_i = 1'd1 ;

  // value method shiftBscan2Edge
  assign shiftBscan2Edge = tap$shiftBscan2Edge ;

  // value method selectJtagInput
  assign selectJtagInput = tap$selectJtagInput ;

  // value method selectJtagOutput
  assign selectJtagOutput = tap$selectJtagOutput ;

  // value method updateBscan
  assign updateBscan = tap$updateBscan ;

  // value method bscan_in
  assign bscan_in = tap$bscan_in ;

  // value method scan_shift_en
  assign scan_shift_en = tap$scan_shift_en ;

  // value method tdo
  assign tdo = tap$tdo ;

  // value method tdo_oe
  assign tdo_oe = tap$tdo_oe ;

  // action method gpio_in
  assign CAN_FIRE_gpio_in = 1'd1 ;
  assign WILL_FIRE_gpio_in = 1'd1 ;

  // value method gpio_out
  assign gpio_out = gpio$gpio_out ;

  // value method gpio_out_en
  assign gpio_out_en = gpio$gpio_out_en ;

  // value method gpio_DRV0
  assign gpio_DRV0 = gpio$gpio_DRV0 ;

  // value method gpio_DRV1
  assign gpio_DRV1 = gpio$gpio_DRV1 ;

  // value method gpio_DRV2
  assign gpio_DRV2 = gpio$gpio_DRV2 ;

  // value method gpio_PD
  assign gpio_PD = gpio$gpio_PD ;

  // value method gpio_PPEN
  assign gpio_PPEN = gpio$gpio_PPEN ;

  // value method gpio_PRG_SLEW
  assign gpio_PRG_SLEW = gpio$gpio_PRG_SLEW ;

  // value method gpio_PUQ
  assign gpio_PUQ = gpio$gpio_PUQ ;

  // value method gpio_PWRUPZHL
  assign gpio_PWRUPZHL = gpio$gpio_PWRUPZHL ;

  // value method gpio_PWRUP_PULL_EN
  assign gpio_PWRUP_PULL_EN = gpio$gpio_PWRUP_PULL_EN ;

  // submodule bootrom
  mkBootRom bootrom(.CLK(CLK),
		    .RST_N(RST_N),
		    .axi_slave_m_arvalid_araddr(bootrom$axi_slave_m_arvalid_araddr),
		    .axi_slave_m_arvalid_arburst(bootrom$axi_slave_m_arvalid_arburst),
		    .axi_slave_m_arvalid_arcache(bootrom$axi_slave_m_arvalid_arcache),
		    .axi_slave_m_arvalid_arid(bootrom$axi_slave_m_arvalid_arid),
		    .axi_slave_m_arvalid_arlen(bootrom$axi_slave_m_arvalid_arlen),
		    .axi_slave_m_arvalid_arlock(bootrom$axi_slave_m_arvalid_arlock),
		    .axi_slave_m_arvalid_arprot(bootrom$axi_slave_m_arvalid_arprot),
		    .axi_slave_m_arvalid_arqos(bootrom$axi_slave_m_arvalid_arqos),
		    .axi_slave_m_arvalid_arregion(bootrom$axi_slave_m_arvalid_arregion),
		    .axi_slave_m_arvalid_arsize(bootrom$axi_slave_m_arvalid_arsize),
		    .axi_slave_m_arvalid_aruser(bootrom$axi_slave_m_arvalid_aruser),
		    .axi_slave_m_arvalid_arvalid(bootrom$axi_slave_m_arvalid_arvalid),
		    .axi_slave_m_awvalid_awaddr(bootrom$axi_slave_m_awvalid_awaddr),
		    .axi_slave_m_awvalid_awburst(bootrom$axi_slave_m_awvalid_awburst),
		    .axi_slave_m_awvalid_awcache(bootrom$axi_slave_m_awvalid_awcache),
		    .axi_slave_m_awvalid_awid(bootrom$axi_slave_m_awvalid_awid),
		    .axi_slave_m_awvalid_awlen(bootrom$axi_slave_m_awvalid_awlen),
		    .axi_slave_m_awvalid_awlock(bootrom$axi_slave_m_awvalid_awlock),
		    .axi_slave_m_awvalid_awprot(bootrom$axi_slave_m_awvalid_awprot),
		    .axi_slave_m_awvalid_awqos(bootrom$axi_slave_m_awvalid_awqos),
		    .axi_slave_m_awvalid_awregion(bootrom$axi_slave_m_awvalid_awregion),
		    .axi_slave_m_awvalid_awsize(bootrom$axi_slave_m_awvalid_awsize),
		    .axi_slave_m_awvalid_awuser(bootrom$axi_slave_m_awvalid_awuser),
		    .axi_slave_m_awvalid_awvalid(bootrom$axi_slave_m_awvalid_awvalid),
		    .axi_slave_m_bready_bready(bootrom$axi_slave_m_bready_bready),
		    .axi_slave_m_rready_rready(bootrom$axi_slave_m_rready_rready),
		    .axi_slave_m_wvalid_wdata(bootrom$axi_slave_m_wvalid_wdata),
		    .axi_slave_m_wvalid_wid(bootrom$axi_slave_m_wvalid_wid),
		    .axi_slave_m_wvalid_wlast(bootrom$axi_slave_m_wvalid_wlast),
		    .axi_slave_m_wvalid_wstrb(bootrom$axi_slave_m_wvalid_wstrb),
		    .axi_slave_m_wvalid_wvalid(bootrom$axi_slave_m_wvalid_wvalid),
		    .EN_axi_slave_m_awvalid(bootrom$EN_axi_slave_m_awvalid),
		    .EN_axi_slave_m_wvalid(bootrom$EN_axi_slave_m_wvalid),
		    .RDY_axi_slave_m_awvalid(bootrom$RDY_axi_slave_m_awvalid),
		    .axi_slave_awready(bootrom$axi_slave_awready),
		    .RDY_axi_slave_m_wvalid(bootrom$RDY_axi_slave_m_wvalid),
		    .axi_slave_wready(bootrom$axi_slave_wready),
		    .axi_slave_bvalid(bootrom$axi_slave_bvalid),
		    .axi_slave_bresp(bootrom$axi_slave_bresp),
		    .axi_slave_buser(bootrom$axi_slave_buser),
		    .axi_slave_bid(bootrom$axi_slave_bid),
		    .axi_slave_arready(bootrom$axi_slave_arready),
		    .axi_slave_rvalid(bootrom$axi_slave_rvalid),
		    .axi_slave_rresp(bootrom$axi_slave_rresp),
		    .axi_slave_rdata(bootrom$axi_slave_rdata),
		    .axi_slave_rlast(bootrom$axi_slave_rlast),
		    .axi_slave_ruser(bootrom$axi_slave_ruser),
		    .axi_slave_rid(bootrom$axi_slave_rid));

  // submodule clint
  mkclint clint(.CLK(CLK),
		.RST_N(RST_N),
		.axi4_slave_m_arvalid_araddr(clint$axi4_slave_m_arvalid_araddr),
		.axi4_slave_m_arvalid_arburst(clint$axi4_slave_m_arvalid_arburst),
		.axi4_slave_m_arvalid_arcache(clint$axi4_slave_m_arvalid_arcache),
		.axi4_slave_m_arvalid_arid(clint$axi4_slave_m_arvalid_arid),
		.axi4_slave_m_arvalid_arlen(clint$axi4_slave_m_arvalid_arlen),
		.axi4_slave_m_arvalid_arlock(clint$axi4_slave_m_arvalid_arlock),
		.axi4_slave_m_arvalid_arprot(clint$axi4_slave_m_arvalid_arprot),
		.axi4_slave_m_arvalid_arqos(clint$axi4_slave_m_arvalid_arqos),
		.axi4_slave_m_arvalid_arregion(clint$axi4_slave_m_arvalid_arregion),
		.axi4_slave_m_arvalid_arsize(clint$axi4_slave_m_arvalid_arsize),
		.axi4_slave_m_arvalid_aruser(clint$axi4_slave_m_arvalid_aruser),
		.axi4_slave_m_arvalid_arvalid(clint$axi4_slave_m_arvalid_arvalid),
		.axi4_slave_m_awvalid_awaddr(clint$axi4_slave_m_awvalid_awaddr),
		.axi4_slave_m_awvalid_awburst(clint$axi4_slave_m_awvalid_awburst),
		.axi4_slave_m_awvalid_awcache(clint$axi4_slave_m_awvalid_awcache),
		.axi4_slave_m_awvalid_awid(clint$axi4_slave_m_awvalid_awid),
		.axi4_slave_m_awvalid_awlen(clint$axi4_slave_m_awvalid_awlen),
		.axi4_slave_m_awvalid_awlock(clint$axi4_slave_m_awvalid_awlock),
		.axi4_slave_m_awvalid_awprot(clint$axi4_slave_m_awvalid_awprot),
		.axi4_slave_m_awvalid_awqos(clint$axi4_slave_m_awvalid_awqos),
		.axi4_slave_m_awvalid_awregion(clint$axi4_slave_m_awvalid_awregion),
		.axi4_slave_m_awvalid_awsize(clint$axi4_slave_m_awvalid_awsize),
		.axi4_slave_m_awvalid_awuser(clint$axi4_slave_m_awvalid_awuser),
		.axi4_slave_m_awvalid_awvalid(clint$axi4_slave_m_awvalid_awvalid),
		.axi4_slave_m_bready_bready(clint$axi4_slave_m_bready_bready),
		.axi4_slave_m_rready_rready(clint$axi4_slave_m_rready_rready),
		.axi4_slave_m_wvalid_wdata(clint$axi4_slave_m_wvalid_wdata),
		.axi4_slave_m_wvalid_wid(clint$axi4_slave_m_wvalid_wid),
		.axi4_slave_m_wvalid_wlast(clint$axi4_slave_m_wvalid_wlast),
		.axi4_slave_m_wvalid_wstrb(clint$axi4_slave_m_wvalid_wstrb),
		.axi4_slave_m_wvalid_wvalid(clint$axi4_slave_m_wvalid_wvalid),
		.EN_axi4_slave_m_awvalid(clint$EN_axi4_slave_m_awvalid),
		.EN_axi4_slave_m_wvalid(clint$EN_axi4_slave_m_wvalid),
		.msip_int(clint$msip_int),
		.RDY_msip_int(),
		.mtip_int(clint$mtip_int),
		.RDY_mtip_int(),
		.mtime(clint$mtime),
		.RDY_mtime(),
		.mtimecmp(),
		.RDY_mtimecmp(),
		.RDY_axi4_slave_m_awvalid(clint$RDY_axi4_slave_m_awvalid),
		.axi4_slave_awready(clint$axi4_slave_awready),
		.RDY_axi4_slave_m_wvalid(clint$RDY_axi4_slave_m_wvalid),
		.axi4_slave_wready(clint$axi4_slave_wready),
		.axi4_slave_bvalid(clint$axi4_slave_bvalid),
		.axi4_slave_bresp(clint$axi4_slave_bresp),
		.axi4_slave_buser(clint$axi4_slave_buser),
		.axi4_slave_bid(clint$axi4_slave_bid),
		.axi4_slave_arready(clint$axi4_slave_arready),
		.axi4_slave_rvalid(clint$axi4_slave_rvalid),
		.axi4_slave_rresp(clint$axi4_slave_rresp),
		.axi4_slave_rdata(clint$axi4_slave_rdata),
		.axi4_slave_rlast(clint$axi4_slave_rlast),
		.axi4_slave_ruser(clint$axi4_slave_ruser),
		.axi4_slave_rid(clint$axi4_slave_rid));

  // submodule core
  mkDebugModule core(.reset_vector(reset_vector),
		     .CLK(CLK),
		     .RST_N(RST_N),
		     .boot_sequence_bootseq(core$boot_sequence_bootseq),
		     .clint_msip_intrpt(core$clint_msip_intrpt),
		     .clint_mtime_c_mtime(core$clint_mtime_c_mtime),
		     .clint_mtip_intrpt(core$clint_mtip_intrpt),
		     .debug_master_m_arready_arready(core$debug_master_m_arready_arready),
		     .debug_master_m_awready_awready(core$debug_master_m_awready_awready),
		     .debug_master_m_bvalid_bid(core$debug_master_m_bvalid_bid),
		     .debug_master_m_bvalid_bresp(core$debug_master_m_bvalid_bresp),
		     .debug_master_m_bvalid_buser(core$debug_master_m_bvalid_buser),
		     .debug_master_m_bvalid_bvalid(core$debug_master_m_bvalid_bvalid),
		     .debug_master_m_rvalid_rdata(core$debug_master_m_rvalid_rdata),
		     .debug_master_m_rvalid_rid(core$debug_master_m_rvalid_rid),
		     .debug_master_m_rvalid_rlast(core$debug_master_m_rvalid_rlast),
		     .debug_master_m_rvalid_rresp(core$debug_master_m_rvalid_rresp),
		     .debug_master_m_rvalid_ruser(core$debug_master_m_rvalid_ruser),
		     .debug_master_m_rvalid_rvalid(core$debug_master_m_rvalid_rvalid),
		     .debug_master_m_wready_wready(core$debug_master_m_wready_wready),
		     .debug_slave_m_arvalid_araddr(core$debug_slave_m_arvalid_araddr),
		     .debug_slave_m_arvalid_arburst(core$debug_slave_m_arvalid_arburst),
		     .debug_slave_m_arvalid_arcache(core$debug_slave_m_arvalid_arcache),
		     .debug_slave_m_arvalid_arid(core$debug_slave_m_arvalid_arid),
		     .debug_slave_m_arvalid_arlen(core$debug_slave_m_arvalid_arlen),
		     .debug_slave_m_arvalid_arlock(core$debug_slave_m_arvalid_arlock),
		     .debug_slave_m_arvalid_arprot(core$debug_slave_m_arvalid_arprot),
		     .debug_slave_m_arvalid_arqos(core$debug_slave_m_arvalid_arqos),
		     .debug_slave_m_arvalid_arregion(core$debug_slave_m_arvalid_arregion),
		     .debug_slave_m_arvalid_arsize(core$debug_slave_m_arvalid_arsize),
		     .debug_slave_m_arvalid_aruser(core$debug_slave_m_arvalid_aruser),
		     .debug_slave_m_arvalid_arvalid(core$debug_slave_m_arvalid_arvalid),
		     .debug_slave_m_awvalid_awaddr(core$debug_slave_m_awvalid_awaddr),
		     .debug_slave_m_awvalid_awburst(core$debug_slave_m_awvalid_awburst),
		     .debug_slave_m_awvalid_awcache(core$debug_slave_m_awvalid_awcache),
		     .debug_slave_m_awvalid_awid(core$debug_slave_m_awvalid_awid),
		     .debug_slave_m_awvalid_awlen(core$debug_slave_m_awvalid_awlen),
		     .debug_slave_m_awvalid_awlock(core$debug_slave_m_awvalid_awlock),
		     .debug_slave_m_awvalid_awprot(core$debug_slave_m_awvalid_awprot),
		     .debug_slave_m_awvalid_awqos(core$debug_slave_m_awvalid_awqos),
		     .debug_slave_m_awvalid_awregion(core$debug_slave_m_awvalid_awregion),
		     .debug_slave_m_awvalid_awsize(core$debug_slave_m_awvalid_awsize),
		     .debug_slave_m_awvalid_awuser(core$debug_slave_m_awvalid_awuser),
		     .debug_slave_m_awvalid_awvalid(core$debug_slave_m_awvalid_awvalid),
		     .debug_slave_m_bready_bready(core$debug_slave_m_bready_bready),
		     .debug_slave_m_rready_rready(core$debug_slave_m_rready_rready),
		     .debug_slave_m_wvalid_wdata(core$debug_slave_m_wvalid_wdata),
		     .debug_slave_m_wvalid_wid(core$debug_slave_m_wvalid_wid),
		     .debug_slave_m_wvalid_wlast(core$debug_slave_m_wvalid_wlast),
		     .debug_slave_m_wvalid_wstrb(core$debug_slave_m_wvalid_wstrb),
		     .debug_slave_m_wvalid_wvalid(core$debug_slave_m_wvalid_wvalid),
		     .dmem_master_m_arready_arready(core$dmem_master_m_arready_arready),
		     .dmem_master_m_awready_awready(core$dmem_master_m_awready_awready),
		     .dmem_master_m_bvalid_bid(core$dmem_master_m_bvalid_bid),
		     .dmem_master_m_bvalid_bresp(core$dmem_master_m_bvalid_bresp),
		     .dmem_master_m_bvalid_buser(core$dmem_master_m_bvalid_buser),
		     .dmem_master_m_bvalid_bvalid(core$dmem_master_m_bvalid_bvalid),
		     .dmem_master_m_rvalid_rdata(core$dmem_master_m_rvalid_rdata),
		     .dmem_master_m_rvalid_rid(core$dmem_master_m_rvalid_rid),
		     .dmem_master_m_rvalid_rlast(core$dmem_master_m_rvalid_rlast),
		     .dmem_master_m_rvalid_rresp(core$dmem_master_m_rvalid_rresp),
		     .dmem_master_m_rvalid_ruser(core$dmem_master_m_rvalid_ruser),
		     .dmem_master_m_rvalid_rvalid(core$dmem_master_m_rvalid_rvalid),
		     .dmem_master_m_wready_wready(core$dmem_master_m_wready_wready),
		     .imem_master_m_arready_arready(core$imem_master_m_arready_arready),
		     .imem_master_m_awready_awready(core$imem_master_m_awready_awready),
		     .imem_master_m_bvalid_bid(core$imem_master_m_bvalid_bid),
		     .imem_master_m_bvalid_bresp(core$imem_master_m_bvalid_bresp),
		     .imem_master_m_bvalid_buser(core$imem_master_m_bvalid_buser),
		     .imem_master_m_bvalid_bvalid(core$imem_master_m_bvalid_bvalid),
		     .imem_master_m_rvalid_rdata(core$imem_master_m_rvalid_rdata),
		     .imem_master_m_rvalid_rid(core$imem_master_m_rvalid_rid),
		     .imem_master_m_rvalid_rlast(core$imem_master_m_rvalid_rlast),
		     .imem_master_m_rvalid_rresp(core$imem_master_m_rvalid_rresp),
		     .imem_master_m_rvalid_ruser(core$imem_master_m_rvalid_ruser),
		     .imem_master_m_rvalid_rvalid(core$imem_master_m_rvalid_rvalid),
		     .imem_master_m_wready_wready(core$imem_master_m_wready_wready),
		     .request_from_dtm_requestfrmDTM(core$request_from_dtm_requestfrmDTM),
		     .set_external_interrupt_i(core$set_external_interrupt_i),
		     .EN_set_external_interrupt(core$EN_set_external_interrupt),
		     .EN_request_from_dtm(core$EN_request_from_dtm),
		     .EN_response_to_dtm(core$EN_response_to_dtm),
		     .EN_debug_slave_m_awvalid(core$EN_debug_slave_m_awvalid),
		     .EN_debug_slave_m_wvalid(core$EN_debug_slave_m_wvalid),
		     .EN_clint_msip(core$EN_clint_msip),
		     .EN_clint_mtip(core$EN_clint_mtip),
		     .EN_clint_mtime(core$EN_clint_mtime),
		     .RDY_set_external_interrupt(core$RDY_set_external_interrupt),
		     .RDY_request_from_dtm(core$RDY_request_from_dtm),
		     .response_to_dtm(core$response_to_dtm),
		     .RDY_response_to_dtm(core$RDY_response_to_dtm),
		     .debug_master_awvalid(core$debug_master_awvalid),
		     .debug_master_awaddr(core$debug_master_awaddr),
		     .debug_master_awprot(core$debug_master_awprot),
		     .debug_master_awuser(core$debug_master_awuser),
		     .debug_master_awlen(core$debug_master_awlen),
		     .debug_master_awsize(core$debug_master_awsize),
		     .debug_master_awburst(core$debug_master_awburst),
		     .debug_master_awlock(core$debug_master_awlock),
		     .debug_master_awcache(core$debug_master_awcache),
		     .debug_master_awqos(core$debug_master_awqos),
		     .debug_master_awregion(core$debug_master_awregion),
		     .debug_master_awid(core$debug_master_awid),
		     .debug_master_wvalid(core$debug_master_wvalid),
		     .debug_master_wdata(core$debug_master_wdata),
		     .debug_master_wstrb(core$debug_master_wstrb),
		     .debug_master_wlast(core$debug_master_wlast),
		     .debug_master_wid(core$debug_master_wid),
		     .debug_master_bready(core$debug_master_bready),
		     .debug_master_arvalid(core$debug_master_arvalid),
		     .debug_master_araddr(core$debug_master_araddr),
		     .debug_master_arprot(core$debug_master_arprot),
		     .debug_master_aruser(core$debug_master_aruser),
		     .debug_master_arlen(core$debug_master_arlen),
		     .debug_master_arsize(core$debug_master_arsize),
		     .debug_master_arburst(core$debug_master_arburst),
		     .debug_master_arlock(core$debug_master_arlock),
		     .debug_master_arcache(core$debug_master_arcache),
		     .debug_master_arqos(core$debug_master_arqos),
		     .debug_master_arregion(core$debug_master_arregion),
		     .debug_master_arid(core$debug_master_arid),
		     .debug_master_rready(core$debug_master_rready),
		     .RDY_debug_slave_m_awvalid(core$RDY_debug_slave_m_awvalid),
		     .debug_slave_awready(core$debug_slave_awready),
		     .RDY_debug_slave_m_wvalid(core$RDY_debug_slave_m_wvalid),
		     .debug_slave_wready(core$debug_slave_wready),
		     .debug_slave_bvalid(core$debug_slave_bvalid),
		     .debug_slave_bresp(core$debug_slave_bresp),
		     .debug_slave_buser(core$debug_slave_buser),
		     .debug_slave_bid(core$debug_slave_bid),
		     .debug_slave_arready(core$debug_slave_arready),
		     .debug_slave_rvalid(core$debug_slave_rvalid),
		     .debug_slave_rresp(core$debug_slave_rresp),
		     .debug_slave_rdata(core$debug_slave_rdata),
		     .debug_slave_rlast(core$debug_slave_rlast),
		     .debug_slave_ruser(core$debug_slave_ruser),
		     .debug_slave_rid(core$debug_slave_rid),
		     .imem_master_awvalid(core$imem_master_awvalid),
		     .imem_master_awaddr(core$imem_master_awaddr),
		     .imem_master_awprot(core$imem_master_awprot),
		     .imem_master_awuser(core$imem_master_awuser),
		     .imem_master_awlen(core$imem_master_awlen),
		     .imem_master_awsize(core$imem_master_awsize),
		     .imem_master_awburst(core$imem_master_awburst),
		     .imem_master_awlock(core$imem_master_awlock),
		     .imem_master_awcache(core$imem_master_awcache),
		     .imem_master_awqos(core$imem_master_awqos),
		     .imem_master_awregion(core$imem_master_awregion),
		     .imem_master_awid(core$imem_master_awid),
		     .imem_master_wvalid(core$imem_master_wvalid),
		     .imem_master_wdata(core$imem_master_wdata),
		     .imem_master_wstrb(core$imem_master_wstrb),
		     .imem_master_wlast(core$imem_master_wlast),
		     .imem_master_wid(core$imem_master_wid),
		     .imem_master_bready(core$imem_master_bready),
		     .imem_master_arvalid(core$imem_master_arvalid),
		     .imem_master_araddr(core$imem_master_araddr),
		     .imem_master_arprot(core$imem_master_arprot),
		     .imem_master_aruser(core$imem_master_aruser),
		     .imem_master_arlen(core$imem_master_arlen),
		     .imem_master_arsize(core$imem_master_arsize),
		     .imem_master_arburst(core$imem_master_arburst),
		     .imem_master_arlock(core$imem_master_arlock),
		     .imem_master_arcache(core$imem_master_arcache),
		     .imem_master_arqos(core$imem_master_arqos),
		     .imem_master_arregion(core$imem_master_arregion),
		     .imem_master_arid(core$imem_master_arid),
		     .imem_master_rready(core$imem_master_rready),
		     .dmem_master_awvalid(core$dmem_master_awvalid),
		     .dmem_master_awaddr(core$dmem_master_awaddr),
		     .dmem_master_awprot(core$dmem_master_awprot),
		     .dmem_master_awuser(core$dmem_master_awuser),
		     .dmem_master_awlen(core$dmem_master_awlen),
		     .dmem_master_awsize(core$dmem_master_awsize),
		     .dmem_master_awburst(core$dmem_master_awburst),
		     .dmem_master_awlock(core$dmem_master_awlock),
		     .dmem_master_awcache(core$dmem_master_awcache),
		     .dmem_master_awqos(core$dmem_master_awqos),
		     .dmem_master_awregion(core$dmem_master_awregion),
		     .dmem_master_awid(core$dmem_master_awid),
		     .dmem_master_wvalid(core$dmem_master_wvalid),
		     .dmem_master_wdata(core$dmem_master_wdata),
		     .dmem_master_wstrb(core$dmem_master_wstrb),
		     .dmem_master_wlast(core$dmem_master_wlast),
		     .dmem_master_wid(core$dmem_master_wid),
		     .dmem_master_bready(core$dmem_master_bready),
		     .dmem_master_arvalid(core$dmem_master_arvalid),
		     .dmem_master_araddr(core$dmem_master_araddr),
		     .dmem_master_arprot(core$dmem_master_arprot),
		     .dmem_master_aruser(core$dmem_master_aruser),
		     .dmem_master_arlen(core$dmem_master_arlen),
		     .dmem_master_arsize(core$dmem_master_arsize),
		     .dmem_master_arburst(core$dmem_master_arburst),
		     .dmem_master_arlock(core$dmem_master_arlock),
		     .dmem_master_arcache(core$dmem_master_arcache),
		     .dmem_master_arqos(core$dmem_master_arqos),
		     .dmem_master_arregion(core$dmem_master_arregion),
		     .dmem_master_arid(core$dmem_master_arid),
		     .dmem_master_rready(core$dmem_master_rready),
		     .RDY_clint_msip(),
		     .RDY_clint_mtip(),
		     .RDY_clint_mtime());

  // submodule ff_gateway_queue_0
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_0(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_0$D_IN),
							     .ENQ(ff_gateway_queue_0$ENQ),
							     .DEQ(ff_gateway_queue_0$DEQ),
							     .CLR(ff_gateway_queue_0$CLR),
							     .D_OUT(),
							     .FULL_N(),
							     .EMPTY_N(ff_gateway_queue_0$EMPTY_N));

  // submodule ff_gateway_queue_1
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_1(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_1$D_IN),
							     .ENQ(ff_gateway_queue_1$ENQ),
							     .DEQ(ff_gateway_queue_1$DEQ),
							     .CLR(ff_gateway_queue_1$CLR),
							     .D_OUT(),
							     .FULL_N(ff_gateway_queue_1$FULL_N),
							     .EMPTY_N(ff_gateway_queue_1$EMPTY_N));

  // submodule ff_gateway_queue_10
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_10(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_10$D_IN),
							      .ENQ(ff_gateway_queue_10$ENQ),
							      .DEQ(ff_gateway_queue_10$DEQ),
							      .CLR(ff_gateway_queue_10$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_10$FULL_N),
							      .EMPTY_N(ff_gateway_queue_10$EMPTY_N));

  // submodule ff_gateway_queue_11
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_11(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_11$D_IN),
							      .ENQ(ff_gateway_queue_11$ENQ),
							      .DEQ(ff_gateway_queue_11$DEQ),
							      .CLR(ff_gateway_queue_11$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_11$FULL_N),
							      .EMPTY_N(ff_gateway_queue_11$EMPTY_N));

  // submodule ff_gateway_queue_12
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_12(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_12$D_IN),
							      .ENQ(ff_gateway_queue_12$ENQ),
							      .DEQ(ff_gateway_queue_12$DEQ),
							      .CLR(ff_gateway_queue_12$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_12$FULL_N),
							      .EMPTY_N(ff_gateway_queue_12$EMPTY_N));

  // submodule ff_gateway_queue_13
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_13(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_13$D_IN),
							      .ENQ(ff_gateway_queue_13$ENQ),
							      .DEQ(ff_gateway_queue_13$DEQ),
							      .CLR(ff_gateway_queue_13$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_13$FULL_N),
							      .EMPTY_N(ff_gateway_queue_13$EMPTY_N));

  // submodule ff_gateway_queue_14
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_14(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_14$D_IN),
							      .ENQ(ff_gateway_queue_14$ENQ),
							      .DEQ(ff_gateway_queue_14$DEQ),
							      .CLR(ff_gateway_queue_14$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_14$FULL_N),
							      .EMPTY_N(ff_gateway_queue_14$EMPTY_N));

  // submodule ff_gateway_queue_15
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_15(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_15$D_IN),
							      .ENQ(ff_gateway_queue_15$ENQ),
							      .DEQ(ff_gateway_queue_15$DEQ),
							      .CLR(ff_gateway_queue_15$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_15$FULL_N),
							      .EMPTY_N(ff_gateway_queue_15$EMPTY_N));

  // submodule ff_gateway_queue_16
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_16(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_16$D_IN),
							      .ENQ(ff_gateway_queue_16$ENQ),
							      .DEQ(ff_gateway_queue_16$DEQ),
							      .CLR(ff_gateway_queue_16$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_16$FULL_N),
							      .EMPTY_N(ff_gateway_queue_16$EMPTY_N));

  // submodule ff_gateway_queue_17
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_17(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_17$D_IN),
							      .ENQ(ff_gateway_queue_17$ENQ),
							      .DEQ(ff_gateway_queue_17$DEQ),
							      .CLR(ff_gateway_queue_17$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_17$FULL_N),
							      .EMPTY_N(ff_gateway_queue_17$EMPTY_N));

  // submodule ff_gateway_queue_18
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_18(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_18$D_IN),
							      .ENQ(ff_gateway_queue_18$ENQ),
							      .DEQ(ff_gateway_queue_18$DEQ),
							      .CLR(ff_gateway_queue_18$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_18$FULL_N),
							      .EMPTY_N(ff_gateway_queue_18$EMPTY_N));

  // submodule ff_gateway_queue_19
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_19(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_19$D_IN),
							      .ENQ(ff_gateway_queue_19$ENQ),
							      .DEQ(ff_gateway_queue_19$DEQ),
							      .CLR(ff_gateway_queue_19$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_19$FULL_N),
							      .EMPTY_N(ff_gateway_queue_19$EMPTY_N));

  // submodule ff_gateway_queue_2
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_2(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_2$D_IN),
							     .ENQ(ff_gateway_queue_2$ENQ),
							     .DEQ(ff_gateway_queue_2$DEQ),
							     .CLR(ff_gateway_queue_2$CLR),
							     .D_OUT(),
							     .FULL_N(ff_gateway_queue_2$FULL_N),
							     .EMPTY_N(ff_gateway_queue_2$EMPTY_N));

  // submodule ff_gateway_queue_20
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_20(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_20$D_IN),
							      .ENQ(ff_gateway_queue_20$ENQ),
							      .DEQ(ff_gateway_queue_20$DEQ),
							      .CLR(ff_gateway_queue_20$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_20$FULL_N),
							      .EMPTY_N(ff_gateway_queue_20$EMPTY_N));

  // submodule ff_gateway_queue_21
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_21(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_21$D_IN),
							      .ENQ(ff_gateway_queue_21$ENQ),
							      .DEQ(ff_gateway_queue_21$DEQ),
							      .CLR(ff_gateway_queue_21$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_21$FULL_N),
							      .EMPTY_N(ff_gateway_queue_21$EMPTY_N));

  // submodule ff_gateway_queue_22
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_22(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_22$D_IN),
							      .ENQ(ff_gateway_queue_22$ENQ),
							      .DEQ(ff_gateway_queue_22$DEQ),
							      .CLR(ff_gateway_queue_22$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_22$FULL_N),
							      .EMPTY_N(ff_gateway_queue_22$EMPTY_N));

  // submodule ff_gateway_queue_23
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_23(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_23$D_IN),
							      .ENQ(ff_gateway_queue_23$ENQ),
							      .DEQ(ff_gateway_queue_23$DEQ),
							      .CLR(ff_gateway_queue_23$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_23$FULL_N),
							      .EMPTY_N(ff_gateway_queue_23$EMPTY_N));

  // submodule ff_gateway_queue_24
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_24(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_24$D_IN),
							      .ENQ(ff_gateway_queue_24$ENQ),
							      .DEQ(ff_gateway_queue_24$DEQ),
							      .CLR(ff_gateway_queue_24$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_24$FULL_N),
							      .EMPTY_N(ff_gateway_queue_24$EMPTY_N));

  // submodule ff_gateway_queue_25
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_25(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_25$D_IN),
							      .ENQ(ff_gateway_queue_25$ENQ),
							      .DEQ(ff_gateway_queue_25$DEQ),
							      .CLR(ff_gateway_queue_25$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_25$FULL_N),
							      .EMPTY_N(ff_gateway_queue_25$EMPTY_N));

  // submodule ff_gateway_queue_26
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_26(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_26$D_IN),
							      .ENQ(ff_gateway_queue_26$ENQ),
							      .DEQ(ff_gateway_queue_26$DEQ),
							      .CLR(ff_gateway_queue_26$CLR),
							      .D_OUT(),
							      .FULL_N(),
							      .EMPTY_N(ff_gateway_queue_26$EMPTY_N));

  // submodule ff_gateway_queue_27
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_27(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_27$D_IN),
							      .ENQ(ff_gateway_queue_27$ENQ),
							      .DEQ(ff_gateway_queue_27$DEQ),
							      .CLR(ff_gateway_queue_27$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_27$FULL_N),
							      .EMPTY_N(ff_gateway_queue_27$EMPTY_N));

  // submodule ff_gateway_queue_28
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_28(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_28$D_IN),
							      .ENQ(ff_gateway_queue_28$ENQ),
							      .DEQ(ff_gateway_queue_28$DEQ),
							      .CLR(ff_gateway_queue_28$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_28$FULL_N),
							      .EMPTY_N(ff_gateway_queue_28$EMPTY_N));

  // submodule ff_gateway_queue_29
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_29(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_29$D_IN),
							      .ENQ(ff_gateway_queue_29$ENQ),
							      .DEQ(ff_gateway_queue_29$DEQ),
							      .CLR(ff_gateway_queue_29$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_29$FULL_N),
							      .EMPTY_N(ff_gateway_queue_29$EMPTY_N));

  // submodule ff_gateway_queue_3
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_3(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_3$D_IN),
							     .ENQ(ff_gateway_queue_3$ENQ),
							     .DEQ(ff_gateway_queue_3$DEQ),
							     .CLR(ff_gateway_queue_3$CLR),
							     .D_OUT(),
							     .FULL_N(ff_gateway_queue_3$FULL_N),
							     .EMPTY_N(ff_gateway_queue_3$EMPTY_N));

  // submodule ff_gateway_queue_30
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_30(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_30$D_IN),
							      .ENQ(ff_gateway_queue_30$ENQ),
							      .DEQ(ff_gateway_queue_30$DEQ),
							      .CLR(ff_gateway_queue_30$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_30$FULL_N),
							      .EMPTY_N(ff_gateway_queue_30$EMPTY_N));

  // submodule ff_gateway_queue_31
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_31(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_31$D_IN),
							      .ENQ(ff_gateway_queue_31$ENQ),
							      .DEQ(ff_gateway_queue_31$DEQ),
							      .CLR(ff_gateway_queue_31$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_31$FULL_N),
							      .EMPTY_N(ff_gateway_queue_31$EMPTY_N));

  // submodule ff_gateway_queue_32
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_32(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_32$D_IN),
							      .ENQ(ff_gateway_queue_32$ENQ),
							      .DEQ(ff_gateway_queue_32$DEQ),
							      .CLR(ff_gateway_queue_32$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_32$FULL_N),
							      .EMPTY_N(ff_gateway_queue_32$EMPTY_N));

  // submodule ff_gateway_queue_33
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_33(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_33$D_IN),
							      .ENQ(ff_gateway_queue_33$ENQ),
							      .DEQ(ff_gateway_queue_33$DEQ),
							      .CLR(ff_gateway_queue_33$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_33$FULL_N),
							      .EMPTY_N(ff_gateway_queue_33$EMPTY_N));

  // submodule ff_gateway_queue_34
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_34(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_34$D_IN),
							      .ENQ(ff_gateway_queue_34$ENQ),
							      .DEQ(ff_gateway_queue_34$DEQ),
							      .CLR(ff_gateway_queue_34$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_34$FULL_N),
							      .EMPTY_N(ff_gateway_queue_34$EMPTY_N));

  // submodule ff_gateway_queue_35
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_35(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_35$D_IN),
							      .ENQ(ff_gateway_queue_35$ENQ),
							      .DEQ(ff_gateway_queue_35$DEQ),
							      .CLR(ff_gateway_queue_35$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_35$FULL_N),
							      .EMPTY_N(ff_gateway_queue_35$EMPTY_N));

  // submodule ff_gateway_queue_36
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_36(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_36$D_IN),
							      .ENQ(ff_gateway_queue_36$ENQ),
							      .DEQ(ff_gateway_queue_36$DEQ),
							      .CLR(ff_gateway_queue_36$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_36$FULL_N),
							      .EMPTY_N(ff_gateway_queue_36$EMPTY_N));

  // submodule ff_gateway_queue_37
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_37(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_37$D_IN),
							      .ENQ(ff_gateway_queue_37$ENQ),
							      .DEQ(ff_gateway_queue_37$DEQ),
							      .CLR(ff_gateway_queue_37$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_37$FULL_N),
							      .EMPTY_N(ff_gateway_queue_37$EMPTY_N));

  // submodule ff_gateway_queue_38
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_38(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_38$D_IN),
							      .ENQ(ff_gateway_queue_38$ENQ),
							      .DEQ(ff_gateway_queue_38$DEQ),
							      .CLR(ff_gateway_queue_38$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_38$FULL_N),
							      .EMPTY_N(ff_gateway_queue_38$EMPTY_N));

  // submodule ff_gateway_queue_39
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_39(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_39$D_IN),
							      .ENQ(ff_gateway_queue_39$ENQ),
							      .DEQ(ff_gateway_queue_39$DEQ),
							      .CLR(ff_gateway_queue_39$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_39$FULL_N),
							      .EMPTY_N(ff_gateway_queue_39$EMPTY_N));

  // submodule ff_gateway_queue_4
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_4(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_4$D_IN),
							     .ENQ(ff_gateway_queue_4$ENQ),
							     .DEQ(ff_gateway_queue_4$DEQ),
							     .CLR(ff_gateway_queue_4$CLR),
							     .D_OUT(),
							     .FULL_N(ff_gateway_queue_4$FULL_N),
							     .EMPTY_N(ff_gateway_queue_4$EMPTY_N));

  // submodule ff_gateway_queue_40
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_40(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_40$D_IN),
							      .ENQ(ff_gateway_queue_40$ENQ),
							      .DEQ(ff_gateway_queue_40$DEQ),
							      .CLR(ff_gateway_queue_40$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_40$FULL_N),
							      .EMPTY_N(ff_gateway_queue_40$EMPTY_N));

  // submodule ff_gateway_queue_41
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_41(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_41$D_IN),
							      .ENQ(ff_gateway_queue_41$ENQ),
							      .DEQ(ff_gateway_queue_41$DEQ),
							      .CLR(ff_gateway_queue_41$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_41$FULL_N),
							      .EMPTY_N(ff_gateway_queue_41$EMPTY_N));

  // submodule ff_gateway_queue_42
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_42(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_42$D_IN),
							      .ENQ(ff_gateway_queue_42$ENQ),
							      .DEQ(ff_gateway_queue_42$DEQ),
							      .CLR(ff_gateway_queue_42$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_42$FULL_N),
							      .EMPTY_N(ff_gateway_queue_42$EMPTY_N));

  // submodule ff_gateway_queue_43
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_43(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_43$D_IN),
							      .ENQ(ff_gateway_queue_43$ENQ),
							      .DEQ(ff_gateway_queue_43$DEQ),
							      .CLR(ff_gateway_queue_43$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_43$FULL_N),
							      .EMPTY_N(ff_gateway_queue_43$EMPTY_N));

  // submodule ff_gateway_queue_44
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_44(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_44$D_IN),
							      .ENQ(ff_gateway_queue_44$ENQ),
							      .DEQ(ff_gateway_queue_44$DEQ),
							      .CLR(ff_gateway_queue_44$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_44$FULL_N),
							      .EMPTY_N(ff_gateway_queue_44$EMPTY_N));

  // submodule ff_gateway_queue_45
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_45(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_45$D_IN),
							      .ENQ(ff_gateway_queue_45$ENQ),
							      .DEQ(ff_gateway_queue_45$DEQ),
							      .CLR(ff_gateway_queue_45$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_45$FULL_N),
							      .EMPTY_N(ff_gateway_queue_45$EMPTY_N));

  // submodule ff_gateway_queue_46
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_46(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_46$D_IN),
							      .ENQ(ff_gateway_queue_46$ENQ),
							      .DEQ(ff_gateway_queue_46$DEQ),
							      .CLR(ff_gateway_queue_46$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_46$FULL_N),
							      .EMPTY_N(ff_gateway_queue_46$EMPTY_N));

  // submodule ff_gateway_queue_47
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_47(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_47$D_IN),
							      .ENQ(ff_gateway_queue_47$ENQ),
							      .DEQ(ff_gateway_queue_47$DEQ),
							      .CLR(ff_gateway_queue_47$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_47$FULL_N),
							      .EMPTY_N(ff_gateway_queue_47$EMPTY_N));

  // submodule ff_gateway_queue_48
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_48(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_48$D_IN),
							      .ENQ(ff_gateway_queue_48$ENQ),
							      .DEQ(ff_gateway_queue_48$DEQ),
							      .CLR(ff_gateway_queue_48$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_48$FULL_N),
							      .EMPTY_N(ff_gateway_queue_48$EMPTY_N));

  // submodule ff_gateway_queue_49
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_49(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_49$D_IN),
							      .ENQ(ff_gateway_queue_49$ENQ),
							      .DEQ(ff_gateway_queue_49$DEQ),
							      .CLR(ff_gateway_queue_49$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_49$FULL_N),
							      .EMPTY_N(ff_gateway_queue_49$EMPTY_N));

  // submodule ff_gateway_queue_5
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_5(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_5$D_IN),
							     .ENQ(ff_gateway_queue_5$ENQ),
							     .DEQ(ff_gateway_queue_5$DEQ),
							     .CLR(ff_gateway_queue_5$CLR),
							     .D_OUT(),
							     .FULL_N(ff_gateway_queue_5$FULL_N),
							     .EMPTY_N(ff_gateway_queue_5$EMPTY_N));

  // submodule ff_gateway_queue_50
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_50(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_50$D_IN),
							      .ENQ(ff_gateway_queue_50$ENQ),
							      .DEQ(ff_gateway_queue_50$DEQ),
							      .CLR(ff_gateway_queue_50$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_50$FULL_N),
							      .EMPTY_N(ff_gateway_queue_50$EMPTY_N));

  // submodule ff_gateway_queue_51
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_51(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_51$D_IN),
							      .ENQ(ff_gateway_queue_51$ENQ),
							      .DEQ(ff_gateway_queue_51$DEQ),
							      .CLR(ff_gateway_queue_51$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_51$FULL_N),
							      .EMPTY_N(ff_gateway_queue_51$EMPTY_N));

  // submodule ff_gateway_queue_52
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_52(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_52$D_IN),
							      .ENQ(ff_gateway_queue_52$ENQ),
							      .DEQ(ff_gateway_queue_52$DEQ),
							      .CLR(ff_gateway_queue_52$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_52$FULL_N),
							      .EMPTY_N(ff_gateway_queue_52$EMPTY_N));

  // submodule ff_gateway_queue_53
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_53(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_53$D_IN),
							      .ENQ(ff_gateway_queue_53$ENQ),
							      .DEQ(ff_gateway_queue_53$DEQ),
							      .CLR(ff_gateway_queue_53$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_53$FULL_N),
							      .EMPTY_N(ff_gateway_queue_53$EMPTY_N));

  // submodule ff_gateway_queue_54
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_54(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_54$D_IN),
							      .ENQ(ff_gateway_queue_54$ENQ),
							      .DEQ(ff_gateway_queue_54$DEQ),
							      .CLR(ff_gateway_queue_54$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_54$FULL_N),
							      .EMPTY_N(ff_gateway_queue_54$EMPTY_N));

  // submodule ff_gateway_queue_55
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_55(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_55$D_IN),
							      .ENQ(ff_gateway_queue_55$ENQ),
							      .DEQ(ff_gateway_queue_55$DEQ),
							      .CLR(ff_gateway_queue_55$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_55$FULL_N),
							      .EMPTY_N(ff_gateway_queue_55$EMPTY_N));

  // submodule ff_gateway_queue_56
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_56(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_56$D_IN),
							      .ENQ(ff_gateway_queue_56$ENQ),
							      .DEQ(ff_gateway_queue_56$DEQ),
							      .CLR(ff_gateway_queue_56$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_56$FULL_N),
							      .EMPTY_N(ff_gateway_queue_56$EMPTY_N));

  // submodule ff_gateway_queue_57
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_57(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_57$D_IN),
							      .ENQ(ff_gateway_queue_57$ENQ),
							      .DEQ(ff_gateway_queue_57$DEQ),
							      .CLR(ff_gateway_queue_57$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_57$FULL_N),
							      .EMPTY_N(ff_gateway_queue_57$EMPTY_N));

  // submodule ff_gateway_queue_58
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_58(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_58$D_IN),
							      .ENQ(ff_gateway_queue_58$ENQ),
							      .DEQ(ff_gateway_queue_58$DEQ),
							      .CLR(ff_gateway_queue_58$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_58$FULL_N),
							      .EMPTY_N(ff_gateway_queue_58$EMPTY_N));

  // submodule ff_gateway_queue_59
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_59(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_59$D_IN),
							      .ENQ(ff_gateway_queue_59$ENQ),
							      .DEQ(ff_gateway_queue_59$DEQ),
							      .CLR(ff_gateway_queue_59$CLR),
							      .D_OUT(),
							      .FULL_N(ff_gateway_queue_59$FULL_N),
							      .EMPTY_N(ff_gateway_queue_59$EMPTY_N));

  // submodule ff_gateway_queue_6
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_6(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_6$D_IN),
							     .ENQ(ff_gateway_queue_6$ENQ),
							     .DEQ(ff_gateway_queue_6$DEQ),
							     .CLR(ff_gateway_queue_6$CLR),
							     .D_OUT(),
							     .FULL_N(ff_gateway_queue_6$FULL_N),
							     .EMPTY_N(ff_gateway_queue_6$EMPTY_N));

  // submodule ff_gateway_queue_60
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_60(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_60$D_IN),
							      .ENQ(ff_gateway_queue_60$ENQ),
							      .DEQ(ff_gateway_queue_60$DEQ),
							      .CLR(ff_gateway_queue_60$CLR),
							      .D_OUT(),
							      .FULL_N(),
							      .EMPTY_N(ff_gateway_queue_60$EMPTY_N));

  // submodule ff_gateway_queue_61
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_61(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_61$D_IN),
							      .ENQ(ff_gateway_queue_61$ENQ),
							      .DEQ(ff_gateway_queue_61$DEQ),
							      .CLR(ff_gateway_queue_61$CLR),
							      .D_OUT(),
							      .FULL_N(),
							      .EMPTY_N(ff_gateway_queue_61$EMPTY_N));

  // submodule ff_gateway_queue_62
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_62(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_62$D_IN),
							      .ENQ(ff_gateway_queue_62$ENQ),
							      .DEQ(ff_gateway_queue_62$DEQ),
							      .CLR(ff_gateway_queue_62$CLR),
							      .D_OUT(),
							      .FULL_N(),
							      .EMPTY_N(ff_gateway_queue_62$EMPTY_N));

  // submodule ff_gateway_queue_63
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_63(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_gateway_queue_63$D_IN),
							      .ENQ(ff_gateway_queue_63$ENQ),
							      .DEQ(ff_gateway_queue_63$DEQ),
							      .CLR(ff_gateway_queue_63$CLR),
							      .D_OUT(),
							      .FULL_N(),
							      .EMPTY_N(ff_gateway_queue_63$EMPTY_N));

  // submodule ff_gateway_queue_7
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_7(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_7$D_IN),
							     .ENQ(ff_gateway_queue_7$ENQ),
							     .DEQ(ff_gateway_queue_7$DEQ),
							     .CLR(ff_gateway_queue_7$CLR),
							     .D_OUT(),
							     .FULL_N(ff_gateway_queue_7$FULL_N),
							     .EMPTY_N(ff_gateway_queue_7$EMPTY_N));

  // submodule ff_gateway_queue_8
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_8(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_8$D_IN),
							     .ENQ(ff_gateway_queue_8$ENQ),
							     .DEQ(ff_gateway_queue_8$DEQ),
							     .CLR(ff_gateway_queue_8$CLR),
							     .D_OUT(),
							     .FULL_N(ff_gateway_queue_8$FULL_N),
							     .EMPTY_N(ff_gateway_queue_8$EMPTY_N));

  // submodule ff_gateway_queue_9
  FIFO2 #(.width(32'd1), .guarded(32'd1)) ff_gateway_queue_9(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_gateway_queue_9$D_IN),
							     .ENQ(ff_gateway_queue_9$ENQ),
							     .DEQ(ff_gateway_queue_9$DEQ),
							     .CLR(ff_gateway_queue_9$CLR),
							     .D_OUT(),
							     .FULL_N(ff_gateway_queue_9$FULL_N),
							     .EMPTY_N(ff_gateway_queue_9$EMPTY_N));

  // submodule gpio
  mkgpio gpio(.CLK(CLK),
	      .RST_N(RST_N),
	      .axi_slave_m_arvalid_araddr(gpio$axi_slave_m_arvalid_araddr),
	      .axi_slave_m_arvalid_arburst(gpio$axi_slave_m_arvalid_arburst),
	      .axi_slave_m_arvalid_arcache(gpio$axi_slave_m_arvalid_arcache),
	      .axi_slave_m_arvalid_arid(gpio$axi_slave_m_arvalid_arid),
	      .axi_slave_m_arvalid_arlen(gpio$axi_slave_m_arvalid_arlen),
	      .axi_slave_m_arvalid_arlock(gpio$axi_slave_m_arvalid_arlock),
	      .axi_slave_m_arvalid_arprot(gpio$axi_slave_m_arvalid_arprot),
	      .axi_slave_m_arvalid_arqos(gpio$axi_slave_m_arvalid_arqos),
	      .axi_slave_m_arvalid_arregion(gpio$axi_slave_m_arvalid_arregion),
	      .axi_slave_m_arvalid_arsize(gpio$axi_slave_m_arvalid_arsize),
	      .axi_slave_m_arvalid_aruser(gpio$axi_slave_m_arvalid_aruser),
	      .axi_slave_m_arvalid_arvalid(gpio$axi_slave_m_arvalid_arvalid),
	      .axi_slave_m_awvalid_awaddr(gpio$axi_slave_m_awvalid_awaddr),
	      .axi_slave_m_awvalid_awburst(gpio$axi_slave_m_awvalid_awburst),
	      .axi_slave_m_awvalid_awcache(gpio$axi_slave_m_awvalid_awcache),
	      .axi_slave_m_awvalid_awid(gpio$axi_slave_m_awvalid_awid),
	      .axi_slave_m_awvalid_awlen(gpio$axi_slave_m_awvalid_awlen),
	      .axi_slave_m_awvalid_awlock(gpio$axi_slave_m_awvalid_awlock),
	      .axi_slave_m_awvalid_awprot(gpio$axi_slave_m_awvalid_awprot),
	      .axi_slave_m_awvalid_awqos(gpio$axi_slave_m_awvalid_awqos),
	      .axi_slave_m_awvalid_awregion(gpio$axi_slave_m_awvalid_awregion),
	      .axi_slave_m_awvalid_awsize(gpio$axi_slave_m_awvalid_awsize),
	      .axi_slave_m_awvalid_awuser(gpio$axi_slave_m_awvalid_awuser),
	      .axi_slave_m_awvalid_awvalid(gpio$axi_slave_m_awvalid_awvalid),
	      .axi_slave_m_bready_bready(gpio$axi_slave_m_bready_bready),
	      .axi_slave_m_rready_rready(gpio$axi_slave_m_rready_rready),
	      .axi_slave_m_wvalid_wdata(gpio$axi_slave_m_wvalid_wdata),
	      .axi_slave_m_wvalid_wid(gpio$axi_slave_m_wvalid_wid),
	      .axi_slave_m_wvalid_wlast(gpio$axi_slave_m_wvalid_wlast),
	      .axi_slave_m_wvalid_wstrb(gpio$axi_slave_m_wvalid_wstrb),
	      .axi_slave_m_wvalid_wvalid(gpio$axi_slave_m_wvalid_wvalid),
	      .gpio_in_inp(gpio$gpio_in_inp),
	      .to_plic_0__write_1(gpio$to_plic_0__write_1),
	      .to_plic_10__write_1(gpio$to_plic_10__write_1),
	      .to_plic_11__write_1(gpio$to_plic_11__write_1),
	      .to_plic_12__write_1(gpio$to_plic_12__write_1),
	      .to_plic_13__write_1(gpio$to_plic_13__write_1),
	      .to_plic_14__write_1(gpio$to_plic_14__write_1),
	      .to_plic_15__write_1(gpio$to_plic_15__write_1),
	      .to_plic_16__write_1(gpio$to_plic_16__write_1),
	      .to_plic_17__write_1(gpio$to_plic_17__write_1),
	      .to_plic_18__write_1(gpio$to_plic_18__write_1),
	      .to_plic_19__write_1(gpio$to_plic_19__write_1),
	      .to_plic_1__write_1(gpio$to_plic_1__write_1),
	      .to_plic_20__write_1(gpio$to_plic_20__write_1),
	      .to_plic_21__write_1(gpio$to_plic_21__write_1),
	      .to_plic_22__write_1(gpio$to_plic_22__write_1),
	      .to_plic_23__write_1(gpio$to_plic_23__write_1),
	      .to_plic_24__write_1(gpio$to_plic_24__write_1),
	      .to_plic_25__write_1(gpio$to_plic_25__write_1),
	      .to_plic_26__write_1(gpio$to_plic_26__write_1),
	      .to_plic_27__write_1(gpio$to_plic_27__write_1),
	      .to_plic_28__write_1(gpio$to_plic_28__write_1),
	      .to_plic_29__write_1(gpio$to_plic_29__write_1),
	      .to_plic_2__write_1(gpio$to_plic_2__write_1),
	      .to_plic_30__write_1(gpio$to_plic_30__write_1),
	      .to_plic_31__write_1(gpio$to_plic_31__write_1),
	      .to_plic_3__write_1(gpio$to_plic_3__write_1),
	      .to_plic_4__write_1(gpio$to_plic_4__write_1),
	      .to_plic_5__write_1(gpio$to_plic_5__write_1),
	      .to_plic_6__write_1(gpio$to_plic_6__write_1),
	      .to_plic_7__write_1(gpio$to_plic_7__write_1),
	      .to_plic_8__write_1(gpio$to_plic_8__write_1),
	      .to_plic_9__write_1(gpio$to_plic_9__write_1),
	      .EN_to_plic_0__write(gpio$EN_to_plic_0__write),
	      .EN_to_plic_1__write(gpio$EN_to_plic_1__write),
	      .EN_to_plic_2__write(gpio$EN_to_plic_2__write),
	      .EN_to_plic_3__write(gpio$EN_to_plic_3__write),
	      .EN_to_plic_4__write(gpio$EN_to_plic_4__write),
	      .EN_to_plic_5__write(gpio$EN_to_plic_5__write),
	      .EN_to_plic_6__write(gpio$EN_to_plic_6__write),
	      .EN_to_plic_7__write(gpio$EN_to_plic_7__write),
	      .EN_to_plic_8__write(gpio$EN_to_plic_8__write),
	      .EN_to_plic_9__write(gpio$EN_to_plic_9__write),
	      .EN_to_plic_10__write(gpio$EN_to_plic_10__write),
	      .EN_to_plic_11__write(gpio$EN_to_plic_11__write),
	      .EN_to_plic_12__write(gpio$EN_to_plic_12__write),
	      .EN_to_plic_13__write(gpio$EN_to_plic_13__write),
	      .EN_to_plic_14__write(gpio$EN_to_plic_14__write),
	      .EN_to_plic_15__write(gpio$EN_to_plic_15__write),
	      .EN_to_plic_16__write(gpio$EN_to_plic_16__write),
	      .EN_to_plic_17__write(gpio$EN_to_plic_17__write),
	      .EN_to_plic_18__write(gpio$EN_to_plic_18__write),
	      .EN_to_plic_19__write(gpio$EN_to_plic_19__write),
	      .EN_to_plic_20__write(gpio$EN_to_plic_20__write),
	      .EN_to_plic_21__write(gpio$EN_to_plic_21__write),
	      .EN_to_plic_22__write(gpio$EN_to_plic_22__write),
	      .EN_to_plic_23__write(gpio$EN_to_plic_23__write),
	      .EN_to_plic_24__write(gpio$EN_to_plic_24__write),
	      .EN_to_plic_25__write(gpio$EN_to_plic_25__write),
	      .EN_to_plic_26__write(gpio$EN_to_plic_26__write),
	      .EN_to_plic_27__write(gpio$EN_to_plic_27__write),
	      .EN_to_plic_28__write(gpio$EN_to_plic_28__write),
	      .EN_to_plic_29__write(gpio$EN_to_plic_29__write),
	      .EN_to_plic_30__write(gpio$EN_to_plic_30__write),
	      .EN_to_plic_31__write(gpio$EN_to_plic_31__write),
	      .EN_axi_slave_m_awvalid(gpio$EN_axi_slave_m_awvalid),
	      .EN_axi_slave_m_wvalid(gpio$EN_axi_slave_m_wvalid),
	      .gpio_out(gpio$gpio_out),
	      .RDY_gpio_out(),
	      .gpio_out_en(gpio$gpio_out_en),
	      .RDY_gpio_out_en(),
	      .gpio_DRV0(gpio$gpio_DRV0),
	      .RDY_gpio_DRV0(),
	      .gpio_DRV1(gpio$gpio_DRV1),
	      .RDY_gpio_DRV1(),
	      .gpio_DRV2(gpio$gpio_DRV2),
	      .RDY_gpio_DRV2(),
	      .gpio_PD(gpio$gpio_PD),
	      .RDY_gpio_PD(),
	      .gpio_PPEN(gpio$gpio_PPEN),
	      .RDY_gpio_PPEN(),
	      .gpio_PRG_SLEW(gpio$gpio_PRG_SLEW),
	      .RDY_gpio_PRG_SLEW(),
	      .gpio_PUQ(gpio$gpio_PUQ),
	      .RDY_gpio_PUQ(),
	      .gpio_PWRUPZHL(gpio$gpio_PWRUPZHL),
	      .RDY_gpio_PWRUPZHL(),
	      .gpio_PWRUP_PULL_EN(gpio$gpio_PWRUP_PULL_EN),
	      .RDY_gpio_PWRUP_PULL_EN(),
	      .RDY_to_plic_0__write(),
	      .to_plic_0__read(gpio$to_plic_0__read),
	      .RDY_to_plic_0__read(),
	      .RDY_to_plic_1__write(),
	      .to_plic_1__read(gpio$to_plic_1__read),
	      .RDY_to_plic_1__read(),
	      .RDY_to_plic_2__write(),
	      .to_plic_2__read(gpio$to_plic_2__read),
	      .RDY_to_plic_2__read(),
	      .RDY_to_plic_3__write(),
	      .to_plic_3__read(gpio$to_plic_3__read),
	      .RDY_to_plic_3__read(),
	      .RDY_to_plic_4__write(),
	      .to_plic_4__read(gpio$to_plic_4__read),
	      .RDY_to_plic_4__read(),
	      .RDY_to_plic_5__write(),
	      .to_plic_5__read(gpio$to_plic_5__read),
	      .RDY_to_plic_5__read(),
	      .RDY_to_plic_6__write(),
	      .to_plic_6__read(gpio$to_plic_6__read),
	      .RDY_to_plic_6__read(),
	      .RDY_to_plic_7__write(),
	      .to_plic_7__read(gpio$to_plic_7__read),
	      .RDY_to_plic_7__read(),
	      .RDY_to_plic_8__write(),
	      .to_plic_8__read(gpio$to_plic_8__read),
	      .RDY_to_plic_8__read(),
	      .RDY_to_plic_9__write(),
	      .to_plic_9__read(gpio$to_plic_9__read),
	      .RDY_to_plic_9__read(),
	      .RDY_to_plic_10__write(),
	      .to_plic_10__read(gpio$to_plic_10__read),
	      .RDY_to_plic_10__read(),
	      .RDY_to_plic_11__write(),
	      .to_plic_11__read(gpio$to_plic_11__read),
	      .RDY_to_plic_11__read(),
	      .RDY_to_plic_12__write(),
	      .to_plic_12__read(gpio$to_plic_12__read),
	      .RDY_to_plic_12__read(),
	      .RDY_to_plic_13__write(),
	      .to_plic_13__read(gpio$to_plic_13__read),
	      .RDY_to_plic_13__read(),
	      .RDY_to_plic_14__write(),
	      .to_plic_14__read(gpio$to_plic_14__read),
	      .RDY_to_plic_14__read(),
	      .RDY_to_plic_15__write(),
	      .to_plic_15__read(gpio$to_plic_15__read),
	      .RDY_to_plic_15__read(),
	      .RDY_to_plic_16__write(),
	      .to_plic_16__read(gpio$to_plic_16__read),
	      .RDY_to_plic_16__read(),
	      .RDY_to_plic_17__write(),
	      .to_plic_17__read(gpio$to_plic_17__read),
	      .RDY_to_plic_17__read(),
	      .RDY_to_plic_18__write(),
	      .to_plic_18__read(gpio$to_plic_18__read),
	      .RDY_to_plic_18__read(),
	      .RDY_to_plic_19__write(),
	      .to_plic_19__read(gpio$to_plic_19__read),
	      .RDY_to_plic_19__read(),
	      .RDY_to_plic_20__write(),
	      .to_plic_20__read(gpio$to_plic_20__read),
	      .RDY_to_plic_20__read(),
	      .RDY_to_plic_21__write(),
	      .to_plic_21__read(gpio$to_plic_21__read),
	      .RDY_to_plic_21__read(),
	      .RDY_to_plic_22__write(),
	      .to_plic_22__read(gpio$to_plic_22__read),
	      .RDY_to_plic_22__read(),
	      .RDY_to_plic_23__write(),
	      .to_plic_23__read(gpio$to_plic_23__read),
	      .RDY_to_plic_23__read(),
	      .RDY_to_plic_24__write(),
	      .to_plic_24__read(gpio$to_plic_24__read),
	      .RDY_to_plic_24__read(),
	      .RDY_to_plic_25__write(),
	      .to_plic_25__read(gpio$to_plic_25__read),
	      .RDY_to_plic_25__read(),
	      .RDY_to_plic_26__write(),
	      .to_plic_26__read(gpio$to_plic_26__read),
	      .RDY_to_plic_26__read(),
	      .RDY_to_plic_27__write(),
	      .to_plic_27__read(gpio$to_plic_27__read),
	      .RDY_to_plic_27__read(),
	      .RDY_to_plic_28__write(),
	      .to_plic_28__read(gpio$to_plic_28__read),
	      .RDY_to_plic_28__read(),
	      .RDY_to_plic_29__write(),
	      .to_plic_29__read(gpio$to_plic_29__read),
	      .RDY_to_plic_29__read(),
	      .RDY_to_plic_30__write(),
	      .to_plic_30__read(gpio$to_plic_30__read),
	      .RDY_to_plic_30__read(),
	      .RDY_to_plic_31__write(),
	      .to_plic_31__read(gpio$to_plic_31__read),
	      .RDY_to_plic_31__read(),
	      .RDY_axi_slave_m_awvalid(gpio$RDY_axi_slave_m_awvalid),
	      .axi_slave_awready(gpio$axi_slave_awready),
	      .RDY_axi_slave_m_wvalid(gpio$RDY_axi_slave_m_wvalid),
	      .axi_slave_wready(gpio$axi_slave_wready),
	      .axi_slave_bvalid(gpio$axi_slave_bvalid),
	      .axi_slave_bresp(gpio$axi_slave_bresp),
	      .axi_slave_buser(gpio$axi_slave_buser),
	      .axi_slave_bid(gpio$axi_slave_bid),
	      .axi_slave_arready(gpio$axi_slave_arready),
	      .axi_slave_rvalid(gpio$axi_slave_rvalid),
	      .axi_slave_rresp(gpio$axi_slave_rresp),
	      .axi_slave_rdata(gpio$axi_slave_rdata),
	      .axi_slave_rlast(gpio$axi_slave_rlast),
	      .axi_slave_ruser(gpio$axi_slave_ruser),
	      .axi_slave_rid(gpio$axi_slave_rid));

  // submodule main_memory_dmemLSB
  BRAM2BELoad #(.FILENAME("/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/bin/code_surya.mem.LSB"),
		.PIPELINED(1'd0),
		.ADDR_WIDTH(32'd20),
		.DATA_WIDTH(32'd32),
		.CHUNKSIZE(32'd8),
		.WE_WIDTH(32'd4),
		.MEMSIZE(21'd65536),
		.BINARY(1'd0)) main_memory_dmemLSB(.CLKA(CLK),
						   .CLKB(CLK),
						   .ADDRA(main_memory_dmemLSB$ADDRA),
						   .ADDRB(main_memory_dmemLSB$ADDRB),
						   .DIA(main_memory_dmemLSB$DIA),
						   .DIB(main_memory_dmemLSB$DIB),
						   .WEA(main_memory_dmemLSB$WEA),
						   .WEB(main_memory_dmemLSB$WEB),
						   .ENA(main_memory_dmemLSB$ENA),
						   .ENB(main_memory_dmemLSB$ENB),
						   .DOA(main_memory_dmemLSB$DOA),
						   .DOB());

  // submodule main_memory_dmemMSB
  BRAM2BELoad #(.FILENAME("/home/surya/Desktop/sem_5/Diff-power-analysis/vighnesh/cclass/c-class/base-sim/bin/code_surya.mem.MSB"),
		.PIPELINED(1'd0),
		.ADDR_WIDTH(32'd20),
		.DATA_WIDTH(32'd32),
		.CHUNKSIZE(32'd8),
		.WE_WIDTH(32'd4),
		.MEMSIZE(21'd65536),
		.BINARY(1'd0)) main_memory_dmemMSB(.CLKA(CLK),
						   .CLKB(CLK),
						   .ADDRA(main_memory_dmemMSB$ADDRA),
						   .ADDRB(main_memory_dmemMSB$ADDRB),
						   .DIA(main_memory_dmemMSB$DIA),
						   .DIB(main_memory_dmemMSB$DIB),
						   .WEA(main_memory_dmemMSB$WEA),
						   .WEB(main_memory_dmemMSB$WEB),
						   .ENA(main_memory_dmemMSB$ENA),
						   .ENB(main_memory_dmemMSB$ENB),
						   .DOA(main_memory_dmemMSB$DOA),
						   .DOB());

  // submodule main_memory_s_xactor_f_rd_addr
  FIFOL1 #(.width(32'd75)) main_memory_s_xactor_f_rd_addr(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(main_memory_s_xactor_f_rd_addr$D_IN),
							  .ENQ(main_memory_s_xactor_f_rd_addr$ENQ),
							  .DEQ(main_memory_s_xactor_f_rd_addr$DEQ),
							  .CLR(main_memory_s_xactor_f_rd_addr$CLR),
							  .D_OUT(main_memory_s_xactor_f_rd_addr$D_OUT),
							  .FULL_N(main_memory_s_xactor_f_rd_addr$FULL_N),
							  .EMPTY_N(main_memory_s_xactor_f_rd_addr$EMPTY_N));

  // submodule main_memory_s_xactor_f_rd_data
  FIFOL1 #(.width(32'd81)) main_memory_s_xactor_f_rd_data(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(main_memory_s_xactor_f_rd_data$D_IN),
							  .ENQ(main_memory_s_xactor_f_rd_data$ENQ),
							  .DEQ(main_memory_s_xactor_f_rd_data$DEQ),
							  .CLR(main_memory_s_xactor_f_rd_data$CLR),
							  .D_OUT(main_memory_s_xactor_f_rd_data$D_OUT),
							  .FULL_N(main_memory_s_xactor_f_rd_data$FULL_N),
							  .EMPTY_N(main_memory_s_xactor_f_rd_data$EMPTY_N));

  // submodule main_memory_s_xactor_f_wr_addr
  FIFOL1 #(.width(32'd75)) main_memory_s_xactor_f_wr_addr(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(main_memory_s_xactor_f_wr_addr$D_IN),
							  .ENQ(main_memory_s_xactor_f_wr_addr$ENQ),
							  .DEQ(main_memory_s_xactor_f_wr_addr$DEQ),
							  .CLR(main_memory_s_xactor_f_wr_addr$CLR),
							  .D_OUT(main_memory_s_xactor_f_wr_addr$D_OUT),
							  .FULL_N(main_memory_s_xactor_f_wr_addr$FULL_N),
							  .EMPTY_N(main_memory_s_xactor_f_wr_addr$EMPTY_N));

  // submodule main_memory_s_xactor_f_wr_data
  FIFOL1 #(.width(32'd77)) main_memory_s_xactor_f_wr_data(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(main_memory_s_xactor_f_wr_data$D_IN),
							  .ENQ(main_memory_s_xactor_f_wr_data$ENQ),
							  .DEQ(main_memory_s_xactor_f_wr_data$DEQ),
							  .CLR(main_memory_s_xactor_f_wr_data$CLR),
							  .D_OUT(main_memory_s_xactor_f_wr_data$D_OUT),
							  .FULL_N(main_memory_s_xactor_f_wr_data$FULL_N),
							  .EMPTY_N(main_memory_s_xactor_f_wr_data$EMPTY_N));

  // submodule main_memory_s_xactor_f_wr_resp
  FIFOL1 #(.width(32'd16)) main_memory_s_xactor_f_wr_resp(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(main_memory_s_xactor_f_wr_resp$D_IN),
							  .ENQ(main_memory_s_xactor_f_wr_resp$ENQ),
							  .DEQ(main_memory_s_xactor_f_wr_resp$DEQ),
							  .CLR(main_memory_s_xactor_f_wr_resp$CLR),
							  .D_OUT(main_memory_s_xactor_f_wr_resp$D_OUT),
							  .FULL_N(main_memory_s_xactor_f_wr_resp$FULL_N),
							  .EMPTY_N(main_memory_s_xactor_f_wr_resp$EMPTY_N));

  // submodule plic
  mkplicperipheral plic(.CLK(CLK),
			.RST_N(RST_N),
			.axi4_slave_plic_m_arvalid_araddr(plic$axi4_slave_plic_m_arvalid_araddr),
			.axi4_slave_plic_m_arvalid_arburst(plic$axi4_slave_plic_m_arvalid_arburst),
			.axi4_slave_plic_m_arvalid_arcache(plic$axi4_slave_plic_m_arvalid_arcache),
			.axi4_slave_plic_m_arvalid_arid(plic$axi4_slave_plic_m_arvalid_arid),
			.axi4_slave_plic_m_arvalid_arlen(plic$axi4_slave_plic_m_arvalid_arlen),
			.axi4_slave_plic_m_arvalid_arlock(plic$axi4_slave_plic_m_arvalid_arlock),
			.axi4_slave_plic_m_arvalid_arprot(plic$axi4_slave_plic_m_arvalid_arprot),
			.axi4_slave_plic_m_arvalid_arqos(plic$axi4_slave_plic_m_arvalid_arqos),
			.axi4_slave_plic_m_arvalid_arregion(plic$axi4_slave_plic_m_arvalid_arregion),
			.axi4_slave_plic_m_arvalid_arsize(plic$axi4_slave_plic_m_arvalid_arsize),
			.axi4_slave_plic_m_arvalid_aruser(plic$axi4_slave_plic_m_arvalid_aruser),
			.axi4_slave_plic_m_arvalid_arvalid(plic$axi4_slave_plic_m_arvalid_arvalid),
			.axi4_slave_plic_m_awvalid_awaddr(plic$axi4_slave_plic_m_awvalid_awaddr),
			.axi4_slave_plic_m_awvalid_awburst(plic$axi4_slave_plic_m_awvalid_awburst),
			.axi4_slave_plic_m_awvalid_awcache(plic$axi4_slave_plic_m_awvalid_awcache),
			.axi4_slave_plic_m_awvalid_awid(plic$axi4_slave_plic_m_awvalid_awid),
			.axi4_slave_plic_m_awvalid_awlen(plic$axi4_slave_plic_m_awvalid_awlen),
			.axi4_slave_plic_m_awvalid_awlock(plic$axi4_slave_plic_m_awvalid_awlock),
			.axi4_slave_plic_m_awvalid_awprot(plic$axi4_slave_plic_m_awvalid_awprot),
			.axi4_slave_plic_m_awvalid_awqos(plic$axi4_slave_plic_m_awvalid_awqos),
			.axi4_slave_plic_m_awvalid_awregion(plic$axi4_slave_plic_m_awvalid_awregion),
			.axi4_slave_plic_m_awvalid_awsize(plic$axi4_slave_plic_m_awvalid_awsize),
			.axi4_slave_plic_m_awvalid_awuser(plic$axi4_slave_plic_m_awvalid_awuser),
			.axi4_slave_plic_m_awvalid_awvalid(plic$axi4_slave_plic_m_awvalid_awvalid),
			.axi4_slave_plic_m_bready_bready(plic$axi4_slave_plic_m_bready_bready),
			.axi4_slave_plic_m_rready_rready(plic$axi4_slave_plic_m_rready_rready),
			.axi4_slave_plic_m_wvalid_wdata(plic$axi4_slave_plic_m_wvalid_wdata),
			.axi4_slave_plic_m_wvalid_wid(plic$axi4_slave_plic_m_wvalid_wid),
			.axi4_slave_plic_m_wvalid_wlast(plic$axi4_slave_plic_m_wvalid_wlast),
			.axi4_slave_plic_m_wvalid_wstrb(plic$axi4_slave_plic_m_wvalid_wstrb),
			.axi4_slave_plic_m_wvalid_wvalid(plic$axi4_slave_plic_m_wvalid_wvalid),
			.ifc_external_irq_0_irq_frm_gateway_ir(plic$ifc_external_irq_0_irq_frm_gateway_ir),
			.ifc_external_irq_10_irq_frm_gateway_ir(plic$ifc_external_irq_10_irq_frm_gateway_ir),
			.ifc_external_irq_11_irq_frm_gateway_ir(plic$ifc_external_irq_11_irq_frm_gateway_ir),
			.ifc_external_irq_12_irq_frm_gateway_ir(plic$ifc_external_irq_12_irq_frm_gateway_ir),
			.ifc_external_irq_13_irq_frm_gateway_ir(plic$ifc_external_irq_13_irq_frm_gateway_ir),
			.ifc_external_irq_14_irq_frm_gateway_ir(plic$ifc_external_irq_14_irq_frm_gateway_ir),
			.ifc_external_irq_15_irq_frm_gateway_ir(plic$ifc_external_irq_15_irq_frm_gateway_ir),
			.ifc_external_irq_16_irq_frm_gateway_ir(plic$ifc_external_irq_16_irq_frm_gateway_ir),
			.ifc_external_irq_17_irq_frm_gateway_ir(plic$ifc_external_irq_17_irq_frm_gateway_ir),
			.ifc_external_irq_18_irq_frm_gateway_ir(plic$ifc_external_irq_18_irq_frm_gateway_ir),
			.ifc_external_irq_19_irq_frm_gateway_ir(plic$ifc_external_irq_19_irq_frm_gateway_ir),
			.ifc_external_irq_1_irq_frm_gateway_ir(plic$ifc_external_irq_1_irq_frm_gateway_ir),
			.ifc_external_irq_20_irq_frm_gateway_ir(plic$ifc_external_irq_20_irq_frm_gateway_ir),
			.ifc_external_irq_21_irq_frm_gateway_ir(plic$ifc_external_irq_21_irq_frm_gateway_ir),
			.ifc_external_irq_22_irq_frm_gateway_ir(plic$ifc_external_irq_22_irq_frm_gateway_ir),
			.ifc_external_irq_23_irq_frm_gateway_ir(plic$ifc_external_irq_23_irq_frm_gateway_ir),
			.ifc_external_irq_24_irq_frm_gateway_ir(plic$ifc_external_irq_24_irq_frm_gateway_ir),
			.ifc_external_irq_25_irq_frm_gateway_ir(plic$ifc_external_irq_25_irq_frm_gateway_ir),
			.ifc_external_irq_26_irq_frm_gateway_ir(plic$ifc_external_irq_26_irq_frm_gateway_ir),
			.ifc_external_irq_27_irq_frm_gateway_ir(plic$ifc_external_irq_27_irq_frm_gateway_ir),
			.ifc_external_irq_28_irq_frm_gateway_ir(plic$ifc_external_irq_28_irq_frm_gateway_ir),
			.ifc_external_irq_29_irq_frm_gateway_ir(plic$ifc_external_irq_29_irq_frm_gateway_ir),
			.ifc_external_irq_2_irq_frm_gateway_ir(plic$ifc_external_irq_2_irq_frm_gateway_ir),
			.ifc_external_irq_30_irq_frm_gateway_ir(plic$ifc_external_irq_30_irq_frm_gateway_ir),
			.ifc_external_irq_31_irq_frm_gateway_ir(plic$ifc_external_irq_31_irq_frm_gateway_ir),
			.ifc_external_irq_32_irq_frm_gateway_ir(plic$ifc_external_irq_32_irq_frm_gateway_ir),
			.ifc_external_irq_33_irq_frm_gateway_ir(plic$ifc_external_irq_33_irq_frm_gateway_ir),
			.ifc_external_irq_34_irq_frm_gateway_ir(plic$ifc_external_irq_34_irq_frm_gateway_ir),
			.ifc_external_irq_35_irq_frm_gateway_ir(plic$ifc_external_irq_35_irq_frm_gateway_ir),
			.ifc_external_irq_36_irq_frm_gateway_ir(plic$ifc_external_irq_36_irq_frm_gateway_ir),
			.ifc_external_irq_37_irq_frm_gateway_ir(plic$ifc_external_irq_37_irq_frm_gateway_ir),
			.ifc_external_irq_38_irq_frm_gateway_ir(plic$ifc_external_irq_38_irq_frm_gateway_ir),
			.ifc_external_irq_39_irq_frm_gateway_ir(plic$ifc_external_irq_39_irq_frm_gateway_ir),
			.ifc_external_irq_3_irq_frm_gateway_ir(plic$ifc_external_irq_3_irq_frm_gateway_ir),
			.ifc_external_irq_40_irq_frm_gateway_ir(plic$ifc_external_irq_40_irq_frm_gateway_ir),
			.ifc_external_irq_41_irq_frm_gateway_ir(plic$ifc_external_irq_41_irq_frm_gateway_ir),
			.ifc_external_irq_42_irq_frm_gateway_ir(plic$ifc_external_irq_42_irq_frm_gateway_ir),
			.ifc_external_irq_43_irq_frm_gateway_ir(plic$ifc_external_irq_43_irq_frm_gateway_ir),
			.ifc_external_irq_44_irq_frm_gateway_ir(plic$ifc_external_irq_44_irq_frm_gateway_ir),
			.ifc_external_irq_45_irq_frm_gateway_ir(plic$ifc_external_irq_45_irq_frm_gateway_ir),
			.ifc_external_irq_46_irq_frm_gateway_ir(plic$ifc_external_irq_46_irq_frm_gateway_ir),
			.ifc_external_irq_47_irq_frm_gateway_ir(plic$ifc_external_irq_47_irq_frm_gateway_ir),
			.ifc_external_irq_48_irq_frm_gateway_ir(plic$ifc_external_irq_48_irq_frm_gateway_ir),
			.ifc_external_irq_49_irq_frm_gateway_ir(plic$ifc_external_irq_49_irq_frm_gateway_ir),
			.ifc_external_irq_4_irq_frm_gateway_ir(plic$ifc_external_irq_4_irq_frm_gateway_ir),
			.ifc_external_irq_50_irq_frm_gateway_ir(plic$ifc_external_irq_50_irq_frm_gateway_ir),
			.ifc_external_irq_51_irq_frm_gateway_ir(plic$ifc_external_irq_51_irq_frm_gateway_ir),
			.ifc_external_irq_52_irq_frm_gateway_ir(plic$ifc_external_irq_52_irq_frm_gateway_ir),
			.ifc_external_irq_53_irq_frm_gateway_ir(plic$ifc_external_irq_53_irq_frm_gateway_ir),
			.ifc_external_irq_54_irq_frm_gateway_ir(plic$ifc_external_irq_54_irq_frm_gateway_ir),
			.ifc_external_irq_55_irq_frm_gateway_ir(plic$ifc_external_irq_55_irq_frm_gateway_ir),
			.ifc_external_irq_56_irq_frm_gateway_ir(plic$ifc_external_irq_56_irq_frm_gateway_ir),
			.ifc_external_irq_57_irq_frm_gateway_ir(plic$ifc_external_irq_57_irq_frm_gateway_ir),
			.ifc_external_irq_58_irq_frm_gateway_ir(plic$ifc_external_irq_58_irq_frm_gateway_ir),
			.ifc_external_irq_59_irq_frm_gateway_ir(plic$ifc_external_irq_59_irq_frm_gateway_ir),
			.ifc_external_irq_5_irq_frm_gateway_ir(plic$ifc_external_irq_5_irq_frm_gateway_ir),
			.ifc_external_irq_60_irq_frm_gateway_ir(plic$ifc_external_irq_60_irq_frm_gateway_ir),
			.ifc_external_irq_61_irq_frm_gateway_ir(plic$ifc_external_irq_61_irq_frm_gateway_ir),
			.ifc_external_irq_62_irq_frm_gateway_ir(plic$ifc_external_irq_62_irq_frm_gateway_ir),
			.ifc_external_irq_63_irq_frm_gateway_ir(plic$ifc_external_irq_63_irq_frm_gateway_ir),
			.ifc_external_irq_6_irq_frm_gateway_ir(plic$ifc_external_irq_6_irq_frm_gateway_ir),
			.ifc_external_irq_7_irq_frm_gateway_ir(plic$ifc_external_irq_7_irq_frm_gateway_ir),
			.ifc_external_irq_8_irq_frm_gateway_ir(plic$ifc_external_irq_8_irq_frm_gateway_ir),
			.ifc_external_irq_9_irq_frm_gateway_ir(plic$ifc_external_irq_9_irq_frm_gateway_ir),
			.EN_axi4_slave_plic_m_awvalid(plic$EN_axi4_slave_plic_m_awvalid),
			.EN_axi4_slave_plic_m_wvalid(plic$EN_axi4_slave_plic_m_wvalid),
			.EN_ifc_external_irq_0_irq_frm_gateway(plic$EN_ifc_external_irq_0_irq_frm_gateway),
			.EN_ifc_external_irq_1_irq_frm_gateway(plic$EN_ifc_external_irq_1_irq_frm_gateway),
			.EN_ifc_external_irq_2_irq_frm_gateway(plic$EN_ifc_external_irq_2_irq_frm_gateway),
			.EN_ifc_external_irq_3_irq_frm_gateway(plic$EN_ifc_external_irq_3_irq_frm_gateway),
			.EN_ifc_external_irq_4_irq_frm_gateway(plic$EN_ifc_external_irq_4_irq_frm_gateway),
			.EN_ifc_external_irq_5_irq_frm_gateway(plic$EN_ifc_external_irq_5_irq_frm_gateway),
			.EN_ifc_external_irq_6_irq_frm_gateway(plic$EN_ifc_external_irq_6_irq_frm_gateway),
			.EN_ifc_external_irq_7_irq_frm_gateway(plic$EN_ifc_external_irq_7_irq_frm_gateway),
			.EN_ifc_external_irq_8_irq_frm_gateway(plic$EN_ifc_external_irq_8_irq_frm_gateway),
			.EN_ifc_external_irq_9_irq_frm_gateway(plic$EN_ifc_external_irq_9_irq_frm_gateway),
			.EN_ifc_external_irq_10_irq_frm_gateway(plic$EN_ifc_external_irq_10_irq_frm_gateway),
			.EN_ifc_external_irq_11_irq_frm_gateway(plic$EN_ifc_external_irq_11_irq_frm_gateway),
			.EN_ifc_external_irq_12_irq_frm_gateway(plic$EN_ifc_external_irq_12_irq_frm_gateway),
			.EN_ifc_external_irq_13_irq_frm_gateway(plic$EN_ifc_external_irq_13_irq_frm_gateway),
			.EN_ifc_external_irq_14_irq_frm_gateway(plic$EN_ifc_external_irq_14_irq_frm_gateway),
			.EN_ifc_external_irq_15_irq_frm_gateway(plic$EN_ifc_external_irq_15_irq_frm_gateway),
			.EN_ifc_external_irq_16_irq_frm_gateway(plic$EN_ifc_external_irq_16_irq_frm_gateway),
			.EN_ifc_external_irq_17_irq_frm_gateway(plic$EN_ifc_external_irq_17_irq_frm_gateway),
			.EN_ifc_external_irq_18_irq_frm_gateway(plic$EN_ifc_external_irq_18_irq_frm_gateway),
			.EN_ifc_external_irq_19_irq_frm_gateway(plic$EN_ifc_external_irq_19_irq_frm_gateway),
			.EN_ifc_external_irq_20_irq_frm_gateway(plic$EN_ifc_external_irq_20_irq_frm_gateway),
			.EN_ifc_external_irq_21_irq_frm_gateway(plic$EN_ifc_external_irq_21_irq_frm_gateway),
			.EN_ifc_external_irq_22_irq_frm_gateway(plic$EN_ifc_external_irq_22_irq_frm_gateway),
			.EN_ifc_external_irq_23_irq_frm_gateway(plic$EN_ifc_external_irq_23_irq_frm_gateway),
			.EN_ifc_external_irq_24_irq_frm_gateway(plic$EN_ifc_external_irq_24_irq_frm_gateway),
			.EN_ifc_external_irq_25_irq_frm_gateway(plic$EN_ifc_external_irq_25_irq_frm_gateway),
			.EN_ifc_external_irq_26_irq_frm_gateway(plic$EN_ifc_external_irq_26_irq_frm_gateway),
			.EN_ifc_external_irq_27_irq_frm_gateway(plic$EN_ifc_external_irq_27_irq_frm_gateway),
			.EN_ifc_external_irq_28_irq_frm_gateway(plic$EN_ifc_external_irq_28_irq_frm_gateway),
			.EN_ifc_external_irq_29_irq_frm_gateway(plic$EN_ifc_external_irq_29_irq_frm_gateway),
			.EN_ifc_external_irq_30_irq_frm_gateway(plic$EN_ifc_external_irq_30_irq_frm_gateway),
			.EN_ifc_external_irq_31_irq_frm_gateway(plic$EN_ifc_external_irq_31_irq_frm_gateway),
			.EN_ifc_external_irq_32_irq_frm_gateway(plic$EN_ifc_external_irq_32_irq_frm_gateway),
			.EN_ifc_external_irq_33_irq_frm_gateway(plic$EN_ifc_external_irq_33_irq_frm_gateway),
			.EN_ifc_external_irq_34_irq_frm_gateway(plic$EN_ifc_external_irq_34_irq_frm_gateway),
			.EN_ifc_external_irq_35_irq_frm_gateway(plic$EN_ifc_external_irq_35_irq_frm_gateway),
			.EN_ifc_external_irq_36_irq_frm_gateway(plic$EN_ifc_external_irq_36_irq_frm_gateway),
			.EN_ifc_external_irq_37_irq_frm_gateway(plic$EN_ifc_external_irq_37_irq_frm_gateway),
			.EN_ifc_external_irq_38_irq_frm_gateway(plic$EN_ifc_external_irq_38_irq_frm_gateway),
			.EN_ifc_external_irq_39_irq_frm_gateway(plic$EN_ifc_external_irq_39_irq_frm_gateway),
			.EN_ifc_external_irq_40_irq_frm_gateway(plic$EN_ifc_external_irq_40_irq_frm_gateway),
			.EN_ifc_external_irq_41_irq_frm_gateway(plic$EN_ifc_external_irq_41_irq_frm_gateway),
			.EN_ifc_external_irq_42_irq_frm_gateway(plic$EN_ifc_external_irq_42_irq_frm_gateway),
			.EN_ifc_external_irq_43_irq_frm_gateway(plic$EN_ifc_external_irq_43_irq_frm_gateway),
			.EN_ifc_external_irq_44_irq_frm_gateway(plic$EN_ifc_external_irq_44_irq_frm_gateway),
			.EN_ifc_external_irq_45_irq_frm_gateway(plic$EN_ifc_external_irq_45_irq_frm_gateway),
			.EN_ifc_external_irq_46_irq_frm_gateway(plic$EN_ifc_external_irq_46_irq_frm_gateway),
			.EN_ifc_external_irq_47_irq_frm_gateway(plic$EN_ifc_external_irq_47_irq_frm_gateway),
			.EN_ifc_external_irq_48_irq_frm_gateway(plic$EN_ifc_external_irq_48_irq_frm_gateway),
			.EN_ifc_external_irq_49_irq_frm_gateway(plic$EN_ifc_external_irq_49_irq_frm_gateway),
			.EN_ifc_external_irq_50_irq_frm_gateway(plic$EN_ifc_external_irq_50_irq_frm_gateway),
			.EN_ifc_external_irq_51_irq_frm_gateway(plic$EN_ifc_external_irq_51_irq_frm_gateway),
			.EN_ifc_external_irq_52_irq_frm_gateway(plic$EN_ifc_external_irq_52_irq_frm_gateway),
			.EN_ifc_external_irq_53_irq_frm_gateway(plic$EN_ifc_external_irq_53_irq_frm_gateway),
			.EN_ifc_external_irq_54_irq_frm_gateway(plic$EN_ifc_external_irq_54_irq_frm_gateway),
			.EN_ifc_external_irq_55_irq_frm_gateway(plic$EN_ifc_external_irq_55_irq_frm_gateway),
			.EN_ifc_external_irq_56_irq_frm_gateway(plic$EN_ifc_external_irq_56_irq_frm_gateway),
			.EN_ifc_external_irq_57_irq_frm_gateway(plic$EN_ifc_external_irq_57_irq_frm_gateway),
			.EN_ifc_external_irq_58_irq_frm_gateway(plic$EN_ifc_external_irq_58_irq_frm_gateway),
			.EN_ifc_external_irq_59_irq_frm_gateway(plic$EN_ifc_external_irq_59_irq_frm_gateway),
			.EN_ifc_external_irq_60_irq_frm_gateway(plic$EN_ifc_external_irq_60_irq_frm_gateway),
			.EN_ifc_external_irq_61_irq_frm_gateway(plic$EN_ifc_external_irq_61_irq_frm_gateway),
			.EN_ifc_external_irq_62_irq_frm_gateway(plic$EN_ifc_external_irq_62_irq_frm_gateway),
			.EN_ifc_external_irq_63_irq_frm_gateway(plic$EN_ifc_external_irq_63_irq_frm_gateway),
			.EN_intrpt_note(plic$EN_intrpt_note),
			.EN_intrpt_completion(plic$EN_intrpt_completion),
			.RDY_axi4_slave_plic_m_awvalid(plic$RDY_axi4_slave_plic_m_awvalid),
			.axi4_slave_plic_awready(plic$axi4_slave_plic_awready),
			.RDY_axi4_slave_plic_m_wvalid(plic$RDY_axi4_slave_plic_m_wvalid),
			.axi4_slave_plic_wready(plic$axi4_slave_plic_wready),
			.axi4_slave_plic_bvalid(plic$axi4_slave_plic_bvalid),
			.axi4_slave_plic_bresp(plic$axi4_slave_plic_bresp),
			.axi4_slave_plic_buser(plic$axi4_slave_plic_buser),
			.axi4_slave_plic_bid(plic$axi4_slave_plic_bid),
			.axi4_slave_plic_arready(plic$axi4_slave_plic_arready),
			.axi4_slave_plic_rvalid(plic$axi4_slave_plic_rvalid),
			.axi4_slave_plic_rresp(plic$axi4_slave_plic_rresp),
			.axi4_slave_plic_rdata(plic$axi4_slave_plic_rdata),
			.axi4_slave_plic_rlast(plic$axi4_slave_plic_rlast),
			.axi4_slave_plic_ruser(plic$axi4_slave_plic_ruser),
			.axi4_slave_plic_rid(plic$axi4_slave_plic_rid),
			.RDY_ifc_external_irq_0_irq_frm_gateway(),
			.RDY_ifc_external_irq_1_irq_frm_gateway(),
			.RDY_ifc_external_irq_2_irq_frm_gateway(),
			.RDY_ifc_external_irq_3_irq_frm_gateway(),
			.RDY_ifc_external_irq_4_irq_frm_gateway(),
			.RDY_ifc_external_irq_5_irq_frm_gateway(),
			.RDY_ifc_external_irq_6_irq_frm_gateway(),
			.RDY_ifc_external_irq_7_irq_frm_gateway(),
			.RDY_ifc_external_irq_8_irq_frm_gateway(),
			.RDY_ifc_external_irq_9_irq_frm_gateway(),
			.RDY_ifc_external_irq_10_irq_frm_gateway(),
			.RDY_ifc_external_irq_11_irq_frm_gateway(),
			.RDY_ifc_external_irq_12_irq_frm_gateway(),
			.RDY_ifc_external_irq_13_irq_frm_gateway(),
			.RDY_ifc_external_irq_14_irq_frm_gateway(),
			.RDY_ifc_external_irq_15_irq_frm_gateway(),
			.RDY_ifc_external_irq_16_irq_frm_gateway(),
			.RDY_ifc_external_irq_17_irq_frm_gateway(),
			.RDY_ifc_external_irq_18_irq_frm_gateway(),
			.RDY_ifc_external_irq_19_irq_frm_gateway(),
			.RDY_ifc_external_irq_20_irq_frm_gateway(),
			.RDY_ifc_external_irq_21_irq_frm_gateway(),
			.RDY_ifc_external_irq_22_irq_frm_gateway(),
			.RDY_ifc_external_irq_23_irq_frm_gateway(),
			.RDY_ifc_external_irq_24_irq_frm_gateway(),
			.RDY_ifc_external_irq_25_irq_frm_gateway(),
			.RDY_ifc_external_irq_26_irq_frm_gateway(),
			.RDY_ifc_external_irq_27_irq_frm_gateway(),
			.RDY_ifc_external_irq_28_irq_frm_gateway(),
			.RDY_ifc_external_irq_29_irq_frm_gateway(),
			.RDY_ifc_external_irq_30_irq_frm_gateway(),
			.RDY_ifc_external_irq_31_irq_frm_gateway(),
			.RDY_ifc_external_irq_32_irq_frm_gateway(),
			.RDY_ifc_external_irq_33_irq_frm_gateway(),
			.RDY_ifc_external_irq_34_irq_frm_gateway(),
			.RDY_ifc_external_irq_35_irq_frm_gateway(),
			.RDY_ifc_external_irq_36_irq_frm_gateway(),
			.RDY_ifc_external_irq_37_irq_frm_gateway(),
			.RDY_ifc_external_irq_38_irq_frm_gateway(),
			.RDY_ifc_external_irq_39_irq_frm_gateway(),
			.RDY_ifc_external_irq_40_irq_frm_gateway(),
			.RDY_ifc_external_irq_41_irq_frm_gateway(),
			.RDY_ifc_external_irq_42_irq_frm_gateway(),
			.RDY_ifc_external_irq_43_irq_frm_gateway(),
			.RDY_ifc_external_irq_44_irq_frm_gateway(),
			.RDY_ifc_external_irq_45_irq_frm_gateway(),
			.RDY_ifc_external_irq_46_irq_frm_gateway(),
			.RDY_ifc_external_irq_47_irq_frm_gateway(),
			.RDY_ifc_external_irq_48_irq_frm_gateway(),
			.RDY_ifc_external_irq_49_irq_frm_gateway(),
			.RDY_ifc_external_irq_50_irq_frm_gateway(),
			.RDY_ifc_external_irq_51_irq_frm_gateway(),
			.RDY_ifc_external_irq_52_irq_frm_gateway(),
			.RDY_ifc_external_irq_53_irq_frm_gateway(),
			.RDY_ifc_external_irq_54_irq_frm_gateway(),
			.RDY_ifc_external_irq_55_irq_frm_gateway(),
			.RDY_ifc_external_irq_56_irq_frm_gateway(),
			.RDY_ifc_external_irq_57_irq_frm_gateway(),
			.RDY_ifc_external_irq_58_irq_frm_gateway(),
			.RDY_ifc_external_irq_59_irq_frm_gateway(),
			.RDY_ifc_external_irq_60_irq_frm_gateway(),
			.RDY_ifc_external_irq_61_irq_frm_gateway(),
			.RDY_ifc_external_irq_62_irq_frm_gateway(),
			.RDY_ifc_external_irq_63_irq_frm_gateway(),
			.intrpt_note(plic$intrpt_note),
			.RDY_intrpt_note(),
			.intrpt_completion(plic$intrpt_completion),
			.RDY_intrpt_completion(plic$RDY_intrpt_completion));

  // submodule sync_request_to_dm
  SyncFIFO1 #(.dataWidth(32'd40)) sync_request_to_dm(.sCLK(CLK_tck),
						     .dCLK(CLK),
						     .sRST(RST_N_trst),
						     .sD_IN(sync_request_to_dm$sD_IN),
						     .sENQ(sync_request_to_dm$sENQ),
						     .dDEQ(sync_request_to_dm$dDEQ),
						     .sFULL_N(sync_request_to_dm$sFULL_N),
						     .dEMPTY_N(sync_request_to_dm$dEMPTY_N),
						     .dD_OUT(sync_request_to_dm$dD_OUT));

  // submodule sync_response_from_dm
  SyncFIFO1 #(.dataWidth(32'd34)) sync_response_from_dm(.sCLK(CLK),
							.dCLK(CLK_tck),
							.sRST(RST_N),
							.sD_IN(sync_response_from_dm$sD_IN),
							.sENQ(sync_response_from_dm$sENQ),
							.dDEQ(sync_response_from_dm$dDEQ),
							.sFULL_N(sync_response_from_dm$sFULL_N),
							.dEMPTY_N(sync_response_from_dm$dEMPTY_N),
							.dD_OUT(sync_response_from_dm$dD_OUT));

  // submodule tap
  mkjtagdtm tap(.CLK(CLK_tck),
		.RST_N(RST_N_trst),
		.bs_chain_i_bs_chain(tap$bs_chain_i_bs_chain),
		.debug_tdi_i_debug_tdi(tap$debug_tdi_i_debug_tdi),
		.response_from_dm_responsedm(tap$response_from_dm_responsedm),
		.scan_out_1_i_scan_out_1(tap$scan_out_1_i_scan_out_1),
		.scan_out_2_i_scan_out_2(tap$scan_out_2_i_scan_out_2),
		.scan_out_3_i_scan_out_3(tap$scan_out_3_i_scan_out_3),
		.scan_out_4_i_scan_out_4(tap$scan_out_4_i_scan_out_4),
		.scan_out_5_i_scan_out_5(tap$scan_out_5_i_scan_out_5),
		.tdi_i_tdi(tap$tdi_i_tdi),
		.tms_i_tms(tap$tms_i_tms),
		.EN_debug_tdi_i(tap$EN_debug_tdi_i),
		.EN_response_from_dm(tap$EN_response_from_dm),
		.EN_request_to_dm(tap$EN_request_to_dm),
		.scan_in_1(),
		.scan_in_2(),
		.scan_in_3(),
		.scan_in_4(),
		.scan_in_5(),
		.scan_en(),
		.scan_mode_te(),
		.shiftBscan2Edge(tap$shiftBscan2Edge),
		.selectJtagInput(tap$selectJtagInput),
		.selectJtagOutput(tap$selectJtagOutput),
		.updateBscan(tap$updateBscan),
		.bscan_in(tap$bscan_in),
		.scan_shift_en(tap$scan_shift_en),
		.RDY_debug_tdi_i(),
		.tdo(tap$tdo),
		.tdo_oe(tap$tdo_oe),
		.RDY_tdo_oe(),
		.shift_dr(),
		.RDY_shift_dr(),
		.pause_dr(),
		.RDY_pause_dr(),
		.update_dr(),
		.RDY_update_dr(),
		.capture_dr(),
		.RDY_capture_dr(),
		.extest_select(),
		.RDY_extest_select(),
		.sample_preload_select(),
		.RDY_sample_preload_select(),
		.debug_select(),
		.RDY_debug_select(),
		.debug_tdo(),
		.RDY_debug_tdo(),
		.RDY_response_from_dm(tap$RDY_response_from_dm),
		.request_to_dm(tap$request_to_dm),
		.RDY_request_to_dm(tap$RDY_request_to_dm));

  // submodule tcm
  mkTCM tcm(.CLK(CLK),
	    .RST_N(RST_N),
	    .axi_slave_m_arvalid_araddr(tcm$axi_slave_m_arvalid_araddr),
	    .axi_slave_m_arvalid_arburst(tcm$axi_slave_m_arvalid_arburst),
	    .axi_slave_m_arvalid_arcache(tcm$axi_slave_m_arvalid_arcache),
	    .axi_slave_m_arvalid_arid(tcm$axi_slave_m_arvalid_arid),
	    .axi_slave_m_arvalid_arlen(tcm$axi_slave_m_arvalid_arlen),
	    .axi_slave_m_arvalid_arlock(tcm$axi_slave_m_arvalid_arlock),
	    .axi_slave_m_arvalid_arprot(tcm$axi_slave_m_arvalid_arprot),
	    .axi_slave_m_arvalid_arqos(tcm$axi_slave_m_arvalid_arqos),
	    .axi_slave_m_arvalid_arregion(tcm$axi_slave_m_arvalid_arregion),
	    .axi_slave_m_arvalid_arsize(tcm$axi_slave_m_arvalid_arsize),
	    .axi_slave_m_arvalid_aruser(tcm$axi_slave_m_arvalid_aruser),
	    .axi_slave_m_arvalid_arvalid(tcm$axi_slave_m_arvalid_arvalid),
	    .axi_slave_m_awvalid_awaddr(tcm$axi_slave_m_awvalid_awaddr),
	    .axi_slave_m_awvalid_awburst(tcm$axi_slave_m_awvalid_awburst),
	    .axi_slave_m_awvalid_awcache(tcm$axi_slave_m_awvalid_awcache),
	    .axi_slave_m_awvalid_awid(tcm$axi_slave_m_awvalid_awid),
	    .axi_slave_m_awvalid_awlen(tcm$axi_slave_m_awvalid_awlen),
	    .axi_slave_m_awvalid_awlock(tcm$axi_slave_m_awvalid_awlock),
	    .axi_slave_m_awvalid_awprot(tcm$axi_slave_m_awvalid_awprot),
	    .axi_slave_m_awvalid_awqos(tcm$axi_slave_m_awvalid_awqos),
	    .axi_slave_m_awvalid_awregion(tcm$axi_slave_m_awvalid_awregion),
	    .axi_slave_m_awvalid_awsize(tcm$axi_slave_m_awvalid_awsize),
	    .axi_slave_m_awvalid_awuser(tcm$axi_slave_m_awvalid_awuser),
	    .axi_slave_m_awvalid_awvalid(tcm$axi_slave_m_awvalid_awvalid),
	    .axi_slave_m_bready_bready(tcm$axi_slave_m_bready_bready),
	    .axi_slave_m_rready_rready(tcm$axi_slave_m_rready_rready),
	    .axi_slave_m_wvalid_wdata(tcm$axi_slave_m_wvalid_wdata),
	    .axi_slave_m_wvalid_wid(tcm$axi_slave_m_wvalid_wid),
	    .axi_slave_m_wvalid_wlast(tcm$axi_slave_m_wvalid_wlast),
	    .axi_slave_m_wvalid_wstrb(tcm$axi_slave_m_wvalid_wstrb),
	    .axi_slave_m_wvalid_wvalid(tcm$axi_slave_m_wvalid_wvalid),
	    .EN_axi_slave_m_awvalid(tcm$EN_axi_slave_m_awvalid),
	    .EN_axi_slave_m_wvalid(tcm$EN_axi_slave_m_wvalid),
	    .RDY_axi_slave_m_awvalid(tcm$RDY_axi_slave_m_awvalid),
	    .axi_slave_awready(tcm$axi_slave_awready),
	    .RDY_axi_slave_m_wvalid(tcm$RDY_axi_slave_m_wvalid),
	    .axi_slave_wready(tcm$axi_slave_wready),
	    .axi_slave_bvalid(tcm$axi_slave_bvalid),
	    .axi_slave_bresp(tcm$axi_slave_bresp),
	    .axi_slave_buser(tcm$axi_slave_buser),
	    .axi_slave_bid(tcm$axi_slave_bid),
	    .axi_slave_arready(tcm$axi_slave_arready),
	    .axi_slave_rvalid(tcm$axi_slave_rvalid),
	    .axi_slave_rresp(tcm$axi_slave_rresp),
	    .axi_slave_rdata(tcm$axi_slave_rdata),
	    .axi_slave_rlast(tcm$axi_slave_rlast),
	    .axi_slave_ruser(tcm$axi_slave_ruser),
	    .axi_slave_rid(tcm$axi_slave_rid));

  // submodule uart0
  mkUart16550 uart0(.csi_clockreset_clk(CLK),
		    .csi_clockreset_reset_n(RST_N),
		    .coe_rs232_modem_input_cts(uart0$coe_rs232_modem_input_cts),
		    .coe_rs232_modem_input_dcd(uart0$coe_rs232_modem_input_dcd),
		    .coe_rs232_modem_input_dsr(uart0$coe_rs232_modem_input_dsr),
		    .coe_rs232_modem_input_ri(uart0$coe_rs232_modem_input_ri),
		    .coe_rs232_modem_input_srx(uart0$coe_rs232_modem_input_srx),
		    .slave_axi_uart_m_arvalid_araddr(uart0$slave_axi_uart_m_arvalid_araddr),
		    .slave_axi_uart_m_arvalid_arburst(uart0$slave_axi_uart_m_arvalid_arburst),
		    .slave_axi_uart_m_arvalid_arcache(uart0$slave_axi_uart_m_arvalid_arcache),
		    .slave_axi_uart_m_arvalid_arid(uart0$slave_axi_uart_m_arvalid_arid),
		    .slave_axi_uart_m_arvalid_arlen(uart0$slave_axi_uart_m_arvalid_arlen),
		    .slave_axi_uart_m_arvalid_arlock(uart0$slave_axi_uart_m_arvalid_arlock),
		    .slave_axi_uart_m_arvalid_arprot(uart0$slave_axi_uart_m_arvalid_arprot),
		    .slave_axi_uart_m_arvalid_arqos(uart0$slave_axi_uart_m_arvalid_arqos),
		    .slave_axi_uart_m_arvalid_arregion(uart0$slave_axi_uart_m_arvalid_arregion),
		    .slave_axi_uart_m_arvalid_arsize(uart0$slave_axi_uart_m_arvalid_arsize),
		    .slave_axi_uart_m_arvalid_aruser(uart0$slave_axi_uart_m_arvalid_aruser),
		    .slave_axi_uart_m_arvalid_arvalid(uart0$slave_axi_uart_m_arvalid_arvalid),
		    .slave_axi_uart_m_awvalid_awaddr(uart0$slave_axi_uart_m_awvalid_awaddr),
		    .slave_axi_uart_m_awvalid_awburst(uart0$slave_axi_uart_m_awvalid_awburst),
		    .slave_axi_uart_m_awvalid_awcache(uart0$slave_axi_uart_m_awvalid_awcache),
		    .slave_axi_uart_m_awvalid_awid(uart0$slave_axi_uart_m_awvalid_awid),
		    .slave_axi_uart_m_awvalid_awlen(uart0$slave_axi_uart_m_awvalid_awlen),
		    .slave_axi_uart_m_awvalid_awlock(uart0$slave_axi_uart_m_awvalid_awlock),
		    .slave_axi_uart_m_awvalid_awprot(uart0$slave_axi_uart_m_awvalid_awprot),
		    .slave_axi_uart_m_awvalid_awqos(uart0$slave_axi_uart_m_awvalid_awqos),
		    .slave_axi_uart_m_awvalid_awregion(uart0$slave_axi_uart_m_awvalid_awregion),
		    .slave_axi_uart_m_awvalid_awsize(uart0$slave_axi_uart_m_awvalid_awsize),
		    .slave_axi_uart_m_awvalid_awuser(uart0$slave_axi_uart_m_awvalid_awuser),
		    .slave_axi_uart_m_awvalid_awvalid(uart0$slave_axi_uart_m_awvalid_awvalid),
		    .slave_axi_uart_m_bready_bready(uart0$slave_axi_uart_m_bready_bready),
		    .slave_axi_uart_m_rready_rready(uart0$slave_axi_uart_m_rready_rready),
		    .slave_axi_uart_m_wvalid_wdata(uart0$slave_axi_uart_m_wvalid_wdata),
		    .slave_axi_uart_m_wvalid_wid(uart0$slave_axi_uart_m_wvalid_wid),
		    .slave_axi_uart_m_wvalid_wlast(uart0$slave_axi_uart_m_wvalid_wlast),
		    .slave_axi_uart_m_wvalid_wstrb(uart0$slave_axi_uart_m_wvalid_wstrb),
		    .slave_axi_uart_m_wvalid_wvalid(uart0$slave_axi_uart_m_wvalid_wvalid),
		    .EN_slave_axi_uart_m_awvalid(uart0$EN_slave_axi_uart_m_awvalid),
		    .EN_slave_axi_uart_m_wvalid(uart0$EN_slave_axi_uart_m_wvalid),
		    .coe_rs232_modem_output_stx(uart0$coe_rs232_modem_output_stx),
		    .coe_rs232_modem_output_rts(uart0$coe_rs232_modem_output_rts),
		    .coe_rs232_modem_output_dtr(uart0$coe_rs232_modem_output_dtr),
		    .RDY_slave_axi_uart_m_awvalid(uart0$RDY_slave_axi_uart_m_awvalid),
		    .slave_axi_uart_awready(uart0$slave_axi_uart_awready),
		    .RDY_slave_axi_uart_m_wvalid(uart0$RDY_slave_axi_uart_m_wvalid),
		    .slave_axi_uart_wready(uart0$slave_axi_uart_wready),
		    .slave_axi_uart_bvalid(uart0$slave_axi_uart_bvalid),
		    .slave_axi_uart_bresp(uart0$slave_axi_uart_bresp),
		    .slave_axi_uart_buser(uart0$slave_axi_uart_buser),
		    .slave_axi_uart_bid(uart0$slave_axi_uart_bid),
		    .slave_axi_uart_arready(uart0$slave_axi_uart_arready),
		    .slave_axi_uart_rvalid(uart0$slave_axi_uart_rvalid),
		    .slave_axi_uart_rresp(uart0$slave_axi_uart_rresp),
		    .slave_axi_uart_rdata(uart0$slave_axi_uart_rdata),
		    .slave_axi_uart_rlast(uart0$slave_axi_uart_rlast),
		    .slave_axi_uart_ruser(uart0$slave_axi_uart_ruser),
		    .slave_axi_uart_rid(uart0$slave_axi_uart_rid),
		    .irq(uart0$irq));

  // submodule uart1
  mkUart_bs uart1(.CLK(CLK),
		  .RST_N(RST_N),
		  .coe_rs232_SIN(uart1$coe_rs232_SIN),
		  .slave_axi_uart_m_arvalid_araddr(uart1$slave_axi_uart_m_arvalid_araddr),
		  .slave_axi_uart_m_arvalid_arburst(uart1$slave_axi_uart_m_arvalid_arburst),
		  .slave_axi_uart_m_arvalid_arcache(uart1$slave_axi_uart_m_arvalid_arcache),
		  .slave_axi_uart_m_arvalid_arid(uart1$slave_axi_uart_m_arvalid_arid),
		  .slave_axi_uart_m_arvalid_arlen(uart1$slave_axi_uart_m_arvalid_arlen),
		  .slave_axi_uart_m_arvalid_arlock(uart1$slave_axi_uart_m_arvalid_arlock),
		  .slave_axi_uart_m_arvalid_arprot(uart1$slave_axi_uart_m_arvalid_arprot),
		  .slave_axi_uart_m_arvalid_arqos(uart1$slave_axi_uart_m_arvalid_arqos),
		  .slave_axi_uart_m_arvalid_arregion(uart1$slave_axi_uart_m_arvalid_arregion),
		  .slave_axi_uart_m_arvalid_arsize(uart1$slave_axi_uart_m_arvalid_arsize),
		  .slave_axi_uart_m_arvalid_aruser(uart1$slave_axi_uart_m_arvalid_aruser),
		  .slave_axi_uart_m_arvalid_arvalid(uart1$slave_axi_uart_m_arvalid_arvalid),
		  .slave_axi_uart_m_awvalid_awaddr(uart1$slave_axi_uart_m_awvalid_awaddr),
		  .slave_axi_uart_m_awvalid_awburst(uart1$slave_axi_uart_m_awvalid_awburst),
		  .slave_axi_uart_m_awvalid_awcache(uart1$slave_axi_uart_m_awvalid_awcache),
		  .slave_axi_uart_m_awvalid_awid(uart1$slave_axi_uart_m_awvalid_awid),
		  .slave_axi_uart_m_awvalid_awlen(uart1$slave_axi_uart_m_awvalid_awlen),
		  .slave_axi_uart_m_awvalid_awlock(uart1$slave_axi_uart_m_awvalid_awlock),
		  .slave_axi_uart_m_awvalid_awprot(uart1$slave_axi_uart_m_awvalid_awprot),
		  .slave_axi_uart_m_awvalid_awqos(uart1$slave_axi_uart_m_awvalid_awqos),
		  .slave_axi_uart_m_awvalid_awregion(uart1$slave_axi_uart_m_awvalid_awregion),
		  .slave_axi_uart_m_awvalid_awsize(uart1$slave_axi_uart_m_awvalid_awsize),
		  .slave_axi_uart_m_awvalid_awuser(uart1$slave_axi_uart_m_awvalid_awuser),
		  .slave_axi_uart_m_awvalid_awvalid(uart1$slave_axi_uart_m_awvalid_awvalid),
		  .slave_axi_uart_m_bready_bready(uart1$slave_axi_uart_m_bready_bready),
		  .slave_axi_uart_m_rready_rready(uart1$slave_axi_uart_m_rready_rready),
		  .slave_axi_uart_m_wvalid_wdata(uart1$slave_axi_uart_m_wvalid_wdata),
		  .slave_axi_uart_m_wvalid_wid(uart1$slave_axi_uart_m_wvalid_wid),
		  .slave_axi_uart_m_wvalid_wlast(uart1$slave_axi_uart_m_wvalid_wlast),
		  .slave_axi_uart_m_wvalid_wstrb(uart1$slave_axi_uart_m_wvalid_wstrb),
		  .slave_axi_uart_m_wvalid_wvalid(uart1$slave_axi_uart_m_wvalid_wvalid),
		  .EN_slave_axi_uart_m_awvalid(uart1$EN_slave_axi_uart_m_awvalid),
		  .EN_slave_axi_uart_m_wvalid(uart1$EN_slave_axi_uart_m_wvalid),
		  .RDY_slave_axi_uart_m_awvalid(uart1$RDY_slave_axi_uart_m_awvalid),
		  .slave_axi_uart_awready(uart1$slave_axi_uart_awready),
		  .RDY_slave_axi_uart_m_wvalid(uart1$RDY_slave_axi_uart_m_wvalid),
		  .slave_axi_uart_wready(uart1$slave_axi_uart_wready),
		  .slave_axi_uart_bvalid(uart1$slave_axi_uart_bvalid),
		  .slave_axi_uart_bresp(uart1$slave_axi_uart_bresp),
		  .slave_axi_uart_buser(uart1$slave_axi_uart_buser),
		  .slave_axi_uart_bid(uart1$slave_axi_uart_bid),
		  .slave_axi_uart_arready(uart1$slave_axi_uart_arready),
		  .slave_axi_uart_rvalid(uart1$slave_axi_uart_rvalid),
		  .slave_axi_uart_rresp(uart1$slave_axi_uart_rresp),
		  .slave_axi_uart_rdata(uart1$slave_axi_uart_rdata),
		  .slave_axi_uart_rlast(uart1$slave_axi_uart_rlast),
		  .slave_axi_uart_ruser(uart1$slave_axi_uart_ruser),
		  .slave_axi_uart_rid(uart1$slave_axi_uart_rid),
		  .coe_rs232_SOUT(uart1$coe_rs232_SOUT));

  // rule RL_drive_tmp_scan_outs
  assign CAN_FIRE_RL_drive_tmp_scan_outs = 1'd1 ;
  assign WILL_FIRE_RL_drive_tmp_scan_outs = 1'd1 ;

  // rule RL_rl_wr_addr_channel
  assign CAN_FIRE_RL_rl_wr_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel = 1'd1 ;

  // rule RL_rl_wr_data_channel
  assign CAN_FIRE_RL_rl_wr_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel = 1'd1 ;

  // rule RL_rl_rd_addr_channel
  assign CAN_FIRE_RL_rl_rd_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel = 1'd1 ;

  // rule RL_rl_wr_addr_channel_1
  assign CAN_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;

  // rule RL_rl_wr_data_channel_1
  assign CAN_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_1
  assign CAN_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_2
  assign CAN_FIRE_RL_rl_wr_addr_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_2 = 1'd1 ;

  // rule RL_rl_wr_data_channel_2
  assign CAN_FIRE_RL_rl_wr_data_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_2 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_2
  assign CAN_FIRE_RL_rl_rd_addr_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_2 = 1'd1 ;

  // rule RL_rl_wr_response_channel_3
  assign CAN_FIRE_RL_rl_wr_response_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_3 = 1'd1 ;

  // rule RL_rl_rd_data_channel_3
  assign CAN_FIRE_RL_rl_rd_data_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_3 = 1'd1 ;

  // rule RL_rl_wr_response_channel_4
  assign CAN_FIRE_RL_rl_wr_response_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_4 = 1'd1 ;

  // rule RL_rl_rd_data_channel_4
  assign CAN_FIRE_RL_rl_rd_data_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_4 = 1'd1 ;

  // rule RL_rl_wr_response_channel_5
  assign CAN_FIRE_RL_rl_wr_response_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_5 = 1'd1 ;

  // rule RL_rl_rd_data_channel_5
  assign CAN_FIRE_RL_rl_rd_data_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_5 = 1'd1 ;

  // rule RL_rl_wr_response_channel_6
  assign CAN_FIRE_RL_rl_wr_response_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_6 = 1'd1 ;

  // rule RL_rl_rd_data_channel_6
  assign CAN_FIRE_RL_rl_rd_data_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_6 = 1'd1 ;

  // rule RL_rl_wr_response_channel_7
  assign CAN_FIRE_RL_rl_wr_response_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_7 = 1'd1 ;

  // rule RL_rl_rd_data_channel_7
  assign CAN_FIRE_RL_rl_rd_data_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_7 = 1'd1 ;

  // rule RL_rl_wr_response_channel_8
  assign CAN_FIRE_RL_rl_wr_response_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_8 = 1'd1 ;

  // rule RL_rl_rd_data_channel_8
  assign CAN_FIRE_RL_rl_rd_data_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_8 = 1'd1 ;

  // rule RL_rl_wr_response_channel_9
  assign CAN_FIRE_RL_rl_wr_response_channel_9 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_9 = 1'd1 ;

  // rule RL_rl_rd_data_channel_9
  assign CAN_FIRE_RL_rl_rd_data_channel_9 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_9 = 1'd1 ;

  // rule RL_rl_wr_response_channel_10
  assign CAN_FIRE_RL_rl_wr_response_channel_10 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_10 = 1'd1 ;

  // rule RL_rl_rd_data_channel_10
  assign CAN_FIRE_RL_rl_rd_data_channel_10 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_10 = 1'd1 ;

  // rule RL_rl_wr_response_channel_11
  assign CAN_FIRE_RL_rl_wr_response_channel_11 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_11 = 1'd1 ;

  // rule RL_rl_rd_data_channel_11
  assign CAN_FIRE_RL_rl_rd_data_channel_11 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_11 = 1'd1 ;

  // rule RL_rl_connect_dma_interrupts_to_plic
  assign CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic =
	     ff_gateway_queue_1$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic =
	     ff_gateway_queue_1$FULL_N ;

  // rule RL_rl_connect_dma_interrupts_to_plic_1
  assign CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_1 =
	     ff_gateway_queue_2$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_1 =
	     ff_gateway_queue_2$FULL_N ;

  // rule RL_rl_connect_dma_interrupts_to_plic_2
  assign CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_2 =
	     ff_gateway_queue_3$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_2 =
	     ff_gateway_queue_3$FULL_N ;

  // rule RL_rl_connect_dma_interrupts_to_plic_3
  assign CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_3 =
	     ff_gateway_queue_4$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_3 =
	     ff_gateway_queue_4$FULL_N ;

  // rule RL_rl_connect_dma_interrupts_to_plic_4
  assign CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_4 =
	     ff_gateway_queue_5$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_4 =
	     ff_gateway_queue_5$FULL_N ;

  // rule RL_rl_connect_dma_interrupts_to_plic_5
  assign CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_5 =
	     ff_gateway_queue_6$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_5 =
	     ff_gateway_queue_6$FULL_N ;

  // rule RL_rl_connect_dma_interrupts_to_plic_6
  assign CAN_FIRE_RL_rl_connect_dma_interrupts_to_plic_6 =
	     ff_gateway_queue_7$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_dma_interrupts_to_plic_6 =
	     ff_gateway_queue_7$FULL_N ;

  // rule RL_rl_connect_i2c0_to_plic
  assign CAN_FIRE_RL_rl_connect_i2c0_to_plic = ff_gateway_queue_8$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_i2c0_to_plic = ff_gateway_queue_8$FULL_N ;

  // rule RL_rl_connect_i2c1_to_plic
  assign CAN_FIRE_RL_rl_connect_i2c1_to_plic = ff_gateway_queue_9$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_i2c1_to_plic = ff_gateway_queue_9$FULL_N ;

  // rule RL_rl_connect_i2c0_timerint_to_plic
  assign CAN_FIRE_RL_rl_connect_i2c0_timerint_to_plic =
	     ff_gateway_queue_10$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_i2c0_timerint_to_plic =
	     ff_gateway_queue_10$FULL_N ;

  // rule RL_rl_connect_i2c1_timerint_to_plic
  assign CAN_FIRE_RL_rl_connect_i2c1_timerint_to_plic =
	     ff_gateway_queue_11$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_i2c1_timerint_to_plic =
	     ff_gateway_queue_11$FULL_N ;

  // rule RL_rl_connect_i2c0_isber_to_plic
  assign CAN_FIRE_RL_rl_connect_i2c0_isber_to_plic =
	     ff_gateway_queue_12$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_i2c0_isber_to_plic =
	     ff_gateway_queue_12$FULL_N ;

  // rule RL_rl_connect_i2c1_isber_to_plic
  assign CAN_FIRE_RL_rl_connect_i2c1_isber_to_plic =
	     ff_gateway_queue_13$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_i2c1_isber_to_plic =
	     ff_gateway_queue_13$FULL_N ;

  // rule RL_rl_connect_qspi0_to_plic
  assign CAN_FIRE_RL_rl_connect_qspi0_to_plic = ff_gateway_queue_14$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi0_to_plic = ff_gateway_queue_14$FULL_N ;

  // rule RL_rl_connect_qspi0_to_plic_1
  assign CAN_FIRE_RL_rl_connect_qspi0_to_plic_1 = ff_gateway_queue_15$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi0_to_plic_1 =
	     ff_gateway_queue_15$FULL_N ;

  // rule RL_rl_connect_qspi0_to_plic_2
  assign CAN_FIRE_RL_rl_connect_qspi0_to_plic_2 = ff_gateway_queue_16$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi0_to_plic_2 =
	     ff_gateway_queue_16$FULL_N ;

  // rule RL_rl_connect_qspi0_to_plic_3
  assign CAN_FIRE_RL_rl_connect_qspi0_to_plic_3 = ff_gateway_queue_17$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi0_to_plic_3 =
	     ff_gateway_queue_17$FULL_N ;

  // rule RL_rl_connect_qspi0_to_plic_4
  assign CAN_FIRE_RL_rl_connect_qspi0_to_plic_4 = ff_gateway_queue_18$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi0_to_plic_4 =
	     ff_gateway_queue_18$FULL_N ;

  // rule RL_rl_connect_qspi0_to_plic_5
  assign CAN_FIRE_RL_rl_connect_qspi0_to_plic_5 = ff_gateway_queue_19$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi0_to_plic_5 =
	     ff_gateway_queue_19$FULL_N ;

  // rule RL_rl_connect_qspi1_to_plic
  assign CAN_FIRE_RL_rl_connect_qspi1_to_plic = ff_gateway_queue_20$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi1_to_plic = ff_gateway_queue_20$FULL_N ;

  // rule RL_rl_connect_qspi1_to_plic_1
  assign CAN_FIRE_RL_rl_connect_qspi1_to_plic_1 = ff_gateway_queue_21$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi1_to_plic_1 =
	     ff_gateway_queue_21$FULL_N ;

  // rule RL_rl_connect_qspi1_to_plic_2
  assign CAN_FIRE_RL_rl_connect_qspi1_to_plic_2 = ff_gateway_queue_22$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi1_to_plic_2 =
	     ff_gateway_queue_22$FULL_N ;

  // rule RL_rl_connect_qspi1_to_plic_3
  assign CAN_FIRE_RL_rl_connect_qspi1_to_plic_3 = ff_gateway_queue_23$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi1_to_plic_3 =
	     ff_gateway_queue_23$FULL_N ;

  // rule RL_rl_connect_qspi1_to_plic_4
  assign CAN_FIRE_RL_rl_connect_qspi1_to_plic_4 = ff_gateway_queue_24$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi1_to_plic_4 =
	     ff_gateway_queue_24$FULL_N ;

  // rule RL_rl_connect_qspi1_to_plic_5
  assign CAN_FIRE_RL_rl_connect_qspi1_to_plic_5 = ff_gateway_queue_25$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_qspi1_to_plic_5 =
	     ff_gateway_queue_25$FULL_N ;

  // rule RL_rl_connect_uart_to_plic
  assign CAN_FIRE_RL_rl_connect_uart_to_plic = ff_gateway_queue_27$FULL_N ;
  assign WILL_FIRE_RL_rl_connect_uart_to_plic = ff_gateway_queue_27$FULL_N ;

  // rule RL_rl_raise_interrupts
  assign CAN_FIRE_RL_rl_raise_interrupts = ff_gateway_queue_28$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts = ff_gateway_queue_28$FULL_N ;

  // rule RL_rl_raise_interrupts_1
  assign CAN_FIRE_RL_rl_raise_interrupts_1 = ff_gateway_queue_29$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_1 = ff_gateway_queue_29$FULL_N ;

  // rule RL_rl_raise_interrupts_2
  assign CAN_FIRE_RL_rl_raise_interrupts_2 = ff_gateway_queue_30$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_2 = ff_gateway_queue_30$FULL_N ;

  // rule RL_rl_raise_interrupts_3
  assign CAN_FIRE_RL_rl_raise_interrupts_3 = ff_gateway_queue_31$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_3 = ff_gateway_queue_31$FULL_N ;

  // rule RL_rl_raise_interrupts_4
  assign CAN_FIRE_RL_rl_raise_interrupts_4 = ff_gateway_queue_32$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_4 = ff_gateway_queue_32$FULL_N ;

  // rule RL_rl_raise_interrupts_5
  assign CAN_FIRE_RL_rl_raise_interrupts_5 = ff_gateway_queue_33$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_5 = ff_gateway_queue_33$FULL_N ;

  // rule RL_rl_raise_interrupts_6
  assign CAN_FIRE_RL_rl_raise_interrupts_6 = ff_gateway_queue_34$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_6 = ff_gateway_queue_34$FULL_N ;

  // rule RL_rl_raise_interrupts_7
  assign CAN_FIRE_RL_rl_raise_interrupts_7 = ff_gateway_queue_35$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_7 = ff_gateway_queue_35$FULL_N ;

  // rule RL_rl_raise_interrupts_8
  assign CAN_FIRE_RL_rl_raise_interrupts_8 = ff_gateway_queue_36$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_8 = ff_gateway_queue_36$FULL_N ;

  // rule RL_rl_raise_interrupts_9
  assign CAN_FIRE_RL_rl_raise_interrupts_9 = ff_gateway_queue_37$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_9 = ff_gateway_queue_37$FULL_N ;

  // rule RL_rl_raise_interrupts_10
  assign CAN_FIRE_RL_rl_raise_interrupts_10 = ff_gateway_queue_38$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_10 = ff_gateway_queue_38$FULL_N ;

  // rule RL_rl_raise_interrupts_11
  assign CAN_FIRE_RL_rl_raise_interrupts_11 = ff_gateway_queue_39$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_11 = ff_gateway_queue_39$FULL_N ;

  // rule RL_rl_raise_interrupts_12
  assign CAN_FIRE_RL_rl_raise_interrupts_12 = ff_gateway_queue_40$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_12 = ff_gateway_queue_40$FULL_N ;

  // rule RL_rl_raise_interrupts_13
  assign CAN_FIRE_RL_rl_raise_interrupts_13 = ff_gateway_queue_41$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_13 = ff_gateway_queue_41$FULL_N ;

  // rule RL_rl_raise_interrupts_14
  assign CAN_FIRE_RL_rl_raise_interrupts_14 = ff_gateway_queue_42$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_14 = ff_gateway_queue_42$FULL_N ;

  // rule RL_rl_raise_interrupts_15
  assign CAN_FIRE_RL_rl_raise_interrupts_15 = ff_gateway_queue_43$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_15 = ff_gateway_queue_43$FULL_N ;

  // rule RL_rl_raise_interrupts_16
  assign CAN_FIRE_RL_rl_raise_interrupts_16 = ff_gateway_queue_44$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_16 = ff_gateway_queue_44$FULL_N ;

  // rule RL_rl_raise_interrupts_17
  assign CAN_FIRE_RL_rl_raise_interrupts_17 = ff_gateway_queue_45$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_17 = ff_gateway_queue_45$FULL_N ;

  // rule RL_rl_raise_interrupts_18
  assign CAN_FIRE_RL_rl_raise_interrupts_18 = ff_gateway_queue_46$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_18 = ff_gateway_queue_46$FULL_N ;

  // rule RL_rl_raise_interrupts_19
  assign CAN_FIRE_RL_rl_raise_interrupts_19 = ff_gateway_queue_47$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_19 = ff_gateway_queue_47$FULL_N ;

  // rule RL_rl_raise_interrupts_20
  assign CAN_FIRE_RL_rl_raise_interrupts_20 = ff_gateway_queue_48$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_20 = ff_gateway_queue_48$FULL_N ;

  // rule RL_rl_raise_interrupts_21
  assign CAN_FIRE_RL_rl_raise_interrupts_21 = ff_gateway_queue_49$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_21 = ff_gateway_queue_49$FULL_N ;

  // rule RL_rl_raise_interrupts_22
  assign CAN_FIRE_RL_rl_raise_interrupts_22 = ff_gateway_queue_50$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_22 = ff_gateway_queue_50$FULL_N ;

  // rule RL_rl_raise_interrupts_23
  assign CAN_FIRE_RL_rl_raise_interrupts_23 = ff_gateway_queue_51$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_23 = ff_gateway_queue_51$FULL_N ;

  // rule RL_rl_raise_interrupts_24
  assign CAN_FIRE_RL_rl_raise_interrupts_24 = ff_gateway_queue_52$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_24 = ff_gateway_queue_52$FULL_N ;

  // rule RL_rl_raise_interrupts_25
  assign CAN_FIRE_RL_rl_raise_interrupts_25 = ff_gateway_queue_53$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_25 = ff_gateway_queue_53$FULL_N ;

  // rule RL_rl_raise_interrupts_26
  assign CAN_FIRE_RL_rl_raise_interrupts_26 = ff_gateway_queue_54$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_26 = ff_gateway_queue_54$FULL_N ;

  // rule RL_rl_raise_interrupts_27
  assign CAN_FIRE_RL_rl_raise_interrupts_27 = ff_gateway_queue_55$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_27 = ff_gateway_queue_55$FULL_N ;

  // rule RL_rl_raise_interrupts_28
  assign CAN_FIRE_RL_rl_raise_interrupts_28 = ff_gateway_queue_56$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_28 = ff_gateway_queue_56$FULL_N ;

  // rule RL_rl_raise_interrupts_29
  assign CAN_FIRE_RL_rl_raise_interrupts_29 = ff_gateway_queue_57$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_29 = ff_gateway_queue_57$FULL_N ;

  // rule RL_rl_raise_interrupts_30
  assign CAN_FIRE_RL_rl_raise_interrupts_30 = ff_gateway_queue_58$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_30 = ff_gateway_queue_58$FULL_N ;

  // rule RL_rl_raise_interrupts_31
  assign CAN_FIRE_RL_rl_raise_interrupts_31 = ff_gateway_queue_59$FULL_N ;
  assign WILL_FIRE_RL_rl_raise_interrupts_31 = ff_gateway_queue_59$FULL_N ;

  // rule RL_init
  assign CAN_FIRE_RL_init = count == 16'd0 ;
  assign WILL_FIRE_RL_init = CAN_FIRE_RL_init ;

  // rule RL_rl_completion_msg_from_plic
  assign CAN_FIRE_RL_rl_completion_msg_from_plic =
	     plic$RDY_intrpt_completion ;
  assign WILL_FIRE_RL_rl_completion_msg_from_plic =
	     plic$RDY_intrpt_completion ;

  // rule RL_deq_gateway_queue
  assign CAN_FIRE_RL_deq_gateway_queue =
	     plic$RDY_intrpt_completion && ff_gateway_queue_0$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue = CAN_FIRE_RL_deq_gateway_queue ;

  // rule RL_deq_gateway_queue_1
  assign CAN_FIRE_RL_deq_gateway_queue_1 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_1$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_1 = CAN_FIRE_RL_deq_gateway_queue_1 ;

  // rule RL_deq_gateway_queue_2
  assign CAN_FIRE_RL_deq_gateway_queue_2 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_2$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_2 = CAN_FIRE_RL_deq_gateway_queue_2 ;

  // rule RL_deq_gateway_queue_3
  assign CAN_FIRE_RL_deq_gateway_queue_3 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_3$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_3 = CAN_FIRE_RL_deq_gateway_queue_3 ;

  // rule RL_deq_gateway_queue_4
  assign CAN_FIRE_RL_deq_gateway_queue_4 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_4$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_4 = CAN_FIRE_RL_deq_gateway_queue_4 ;

  // rule RL_deq_gateway_queue_5
  assign CAN_FIRE_RL_deq_gateway_queue_5 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_5$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_5 = CAN_FIRE_RL_deq_gateway_queue_5 ;

  // rule RL_deq_gateway_queue_6
  assign CAN_FIRE_RL_deq_gateway_queue_6 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_6$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_6 = CAN_FIRE_RL_deq_gateway_queue_6 ;

  // rule RL_deq_gateway_queue_7
  assign CAN_FIRE_RL_deq_gateway_queue_7 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_7$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_7 = CAN_FIRE_RL_deq_gateway_queue_7 ;

  // rule RL_deq_gateway_queue_8
  assign CAN_FIRE_RL_deq_gateway_queue_8 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_8$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_8 = CAN_FIRE_RL_deq_gateway_queue_8 ;

  // rule RL_deq_gateway_queue_9
  assign CAN_FIRE_RL_deq_gateway_queue_9 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_9$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_9 = CAN_FIRE_RL_deq_gateway_queue_9 ;

  // rule RL_deq_gateway_queue_10
  assign CAN_FIRE_RL_deq_gateway_queue_10 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_10$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_10 =
	     CAN_FIRE_RL_deq_gateway_queue_10 ;

  // rule RL_deq_gateway_queue_11
  assign CAN_FIRE_RL_deq_gateway_queue_11 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_11$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_11 =
	     CAN_FIRE_RL_deq_gateway_queue_11 ;

  // rule RL_deq_gateway_queue_12
  assign CAN_FIRE_RL_deq_gateway_queue_12 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_12$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_12 =
	     CAN_FIRE_RL_deq_gateway_queue_12 ;

  // rule RL_deq_gateway_queue_13
  assign CAN_FIRE_RL_deq_gateway_queue_13 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_13$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_13 =
	     CAN_FIRE_RL_deq_gateway_queue_13 ;

  // rule RL_deq_gateway_queue_14
  assign CAN_FIRE_RL_deq_gateway_queue_14 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_14$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_14 =
	     CAN_FIRE_RL_deq_gateway_queue_14 ;

  // rule RL_deq_gateway_queue_15
  assign CAN_FIRE_RL_deq_gateway_queue_15 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_15$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_15 =
	     CAN_FIRE_RL_deq_gateway_queue_15 ;

  // rule RL_deq_gateway_queue_16
  assign CAN_FIRE_RL_deq_gateway_queue_16 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_16$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_16 =
	     CAN_FIRE_RL_deq_gateway_queue_16 ;

  // rule RL_deq_gateway_queue_17
  assign CAN_FIRE_RL_deq_gateway_queue_17 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_17$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_17 =
	     CAN_FIRE_RL_deq_gateway_queue_17 ;

  // rule RL_deq_gateway_queue_18
  assign CAN_FIRE_RL_deq_gateway_queue_18 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_18$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_18 =
	     CAN_FIRE_RL_deq_gateway_queue_18 ;

  // rule RL_deq_gateway_queue_19
  assign CAN_FIRE_RL_deq_gateway_queue_19 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_19$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_19 =
	     CAN_FIRE_RL_deq_gateway_queue_19 ;

  // rule RL_deq_gateway_queue_20
  assign CAN_FIRE_RL_deq_gateway_queue_20 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_20$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_20 =
	     CAN_FIRE_RL_deq_gateway_queue_20 ;

  // rule RL_deq_gateway_queue_21
  assign CAN_FIRE_RL_deq_gateway_queue_21 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_21$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_21 =
	     CAN_FIRE_RL_deq_gateway_queue_21 ;

  // rule RL_deq_gateway_queue_22
  assign CAN_FIRE_RL_deq_gateway_queue_22 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_22$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_22 =
	     CAN_FIRE_RL_deq_gateway_queue_22 ;

  // rule RL_deq_gateway_queue_23
  assign CAN_FIRE_RL_deq_gateway_queue_23 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_23$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_23 =
	     CAN_FIRE_RL_deq_gateway_queue_23 ;

  // rule RL_deq_gateway_queue_24
  assign CAN_FIRE_RL_deq_gateway_queue_24 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_24$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_24 =
	     CAN_FIRE_RL_deq_gateway_queue_24 ;

  // rule RL_deq_gateway_queue_25
  assign CAN_FIRE_RL_deq_gateway_queue_25 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_25$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_25 =
	     CAN_FIRE_RL_deq_gateway_queue_25 ;

  // rule RL_deq_gateway_queue_26
  assign CAN_FIRE_RL_deq_gateway_queue_26 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_26$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_26 =
	     CAN_FIRE_RL_deq_gateway_queue_26 ;

  // rule RL_deq_gateway_queue_27
  assign CAN_FIRE_RL_deq_gateway_queue_27 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_27$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_27 =
	     CAN_FIRE_RL_deq_gateway_queue_27 ;

  // rule RL_deq_gateway_queue_28
  assign CAN_FIRE_RL_deq_gateway_queue_28 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_28$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_28 =
	     CAN_FIRE_RL_deq_gateway_queue_28 ;

  // rule RL_deq_gateway_queue_29
  assign CAN_FIRE_RL_deq_gateway_queue_29 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_29$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_29 =
	     CAN_FIRE_RL_deq_gateway_queue_29 ;

  // rule RL_deq_gateway_queue_30
  assign CAN_FIRE_RL_deq_gateway_queue_30 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_30$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_30 =
	     CAN_FIRE_RL_deq_gateway_queue_30 ;

  // rule RL_deq_gateway_queue_31
  assign CAN_FIRE_RL_deq_gateway_queue_31 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_31$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_31 =
	     CAN_FIRE_RL_deq_gateway_queue_31 ;

  // rule RL_deq_gateway_queue_32
  assign CAN_FIRE_RL_deq_gateway_queue_32 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_32$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_32 =
	     CAN_FIRE_RL_deq_gateway_queue_32 ;

  // rule RL_deq_gateway_queue_33
  assign CAN_FIRE_RL_deq_gateway_queue_33 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_33$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_33 =
	     CAN_FIRE_RL_deq_gateway_queue_33 ;

  // rule RL_deq_gateway_queue_34
  assign CAN_FIRE_RL_deq_gateway_queue_34 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_34$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_34 =
	     CAN_FIRE_RL_deq_gateway_queue_34 ;

  // rule RL_deq_gateway_queue_35
  assign CAN_FIRE_RL_deq_gateway_queue_35 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_35$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_35 =
	     CAN_FIRE_RL_deq_gateway_queue_35 ;

  // rule RL_deq_gateway_queue_36
  assign CAN_FIRE_RL_deq_gateway_queue_36 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_36$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_36 =
	     CAN_FIRE_RL_deq_gateway_queue_36 ;

  // rule RL_deq_gateway_queue_37
  assign CAN_FIRE_RL_deq_gateway_queue_37 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_37$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_37 =
	     CAN_FIRE_RL_deq_gateway_queue_37 ;

  // rule RL_deq_gateway_queue_38
  assign CAN_FIRE_RL_deq_gateway_queue_38 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_38$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_38 =
	     CAN_FIRE_RL_deq_gateway_queue_38 ;

  // rule RL_deq_gateway_queue_39
  assign CAN_FIRE_RL_deq_gateway_queue_39 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_39$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_39 =
	     CAN_FIRE_RL_deq_gateway_queue_39 ;

  // rule RL_deq_gateway_queue_40
  assign CAN_FIRE_RL_deq_gateway_queue_40 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_40$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_40 =
	     CAN_FIRE_RL_deq_gateway_queue_40 ;

  // rule RL_deq_gateway_queue_41
  assign CAN_FIRE_RL_deq_gateway_queue_41 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_41$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_41 =
	     CAN_FIRE_RL_deq_gateway_queue_41 ;

  // rule RL_deq_gateway_queue_42
  assign CAN_FIRE_RL_deq_gateway_queue_42 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_42$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_42 =
	     CAN_FIRE_RL_deq_gateway_queue_42 ;

  // rule RL_deq_gateway_queue_43
  assign CAN_FIRE_RL_deq_gateway_queue_43 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_43$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_43 =
	     CAN_FIRE_RL_deq_gateway_queue_43 ;

  // rule RL_deq_gateway_queue_44
  assign CAN_FIRE_RL_deq_gateway_queue_44 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_44$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_44 =
	     CAN_FIRE_RL_deq_gateway_queue_44 ;

  // rule RL_deq_gateway_queue_45
  assign CAN_FIRE_RL_deq_gateway_queue_45 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_45$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_45 =
	     CAN_FIRE_RL_deq_gateway_queue_45 ;

  // rule RL_deq_gateway_queue_46
  assign CAN_FIRE_RL_deq_gateway_queue_46 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_46$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_46 =
	     CAN_FIRE_RL_deq_gateway_queue_46 ;

  // rule RL_deq_gateway_queue_47
  assign CAN_FIRE_RL_deq_gateway_queue_47 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_47$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_47 =
	     CAN_FIRE_RL_deq_gateway_queue_47 ;

  // rule RL_deq_gateway_queue_48
  assign CAN_FIRE_RL_deq_gateway_queue_48 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_48$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_48 =
	     CAN_FIRE_RL_deq_gateway_queue_48 ;

  // rule RL_deq_gateway_queue_49
  assign CAN_FIRE_RL_deq_gateway_queue_49 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_49$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_49 =
	     CAN_FIRE_RL_deq_gateway_queue_49 ;

  // rule RL_deq_gateway_queue_50
  assign CAN_FIRE_RL_deq_gateway_queue_50 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_50$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_50 =
	     CAN_FIRE_RL_deq_gateway_queue_50 ;

  // rule RL_deq_gateway_queue_51
  assign CAN_FIRE_RL_deq_gateway_queue_51 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_51$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_51 =
	     CAN_FIRE_RL_deq_gateway_queue_51 ;

  // rule RL_deq_gateway_queue_52
  assign CAN_FIRE_RL_deq_gateway_queue_52 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_52$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_52 =
	     CAN_FIRE_RL_deq_gateway_queue_52 ;

  // rule RL_deq_gateway_queue_53
  assign CAN_FIRE_RL_deq_gateway_queue_53 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_53$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_53 =
	     CAN_FIRE_RL_deq_gateway_queue_53 ;

  // rule RL_deq_gateway_queue_54
  assign CAN_FIRE_RL_deq_gateway_queue_54 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_54$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_54 =
	     CAN_FIRE_RL_deq_gateway_queue_54 ;

  // rule RL_deq_gateway_queue_55
  assign CAN_FIRE_RL_deq_gateway_queue_55 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_55$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_55 =
	     CAN_FIRE_RL_deq_gateway_queue_55 ;

  // rule RL_deq_gateway_queue_56
  assign CAN_FIRE_RL_deq_gateway_queue_56 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_56$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_56 =
	     CAN_FIRE_RL_deq_gateway_queue_56 ;

  // rule RL_deq_gateway_queue_57
  assign CAN_FIRE_RL_deq_gateway_queue_57 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_57$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_57 =
	     CAN_FIRE_RL_deq_gateway_queue_57 ;

  // rule RL_deq_gateway_queue_58
  assign CAN_FIRE_RL_deq_gateway_queue_58 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_58$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_58 =
	     CAN_FIRE_RL_deq_gateway_queue_58 ;

  // rule RL_deq_gateway_queue_59
  assign CAN_FIRE_RL_deq_gateway_queue_59 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_59$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_59 =
	     CAN_FIRE_RL_deq_gateway_queue_59 ;

  // rule RL_deq_gateway_queue_60
  assign CAN_FIRE_RL_deq_gateway_queue_60 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_60$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_60 =
	     CAN_FIRE_RL_deq_gateway_queue_60 ;

  // rule RL_deq_gateway_queue_61
  assign CAN_FIRE_RL_deq_gateway_queue_61 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_61$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_61 =
	     CAN_FIRE_RL_deq_gateway_queue_61 ;

  // rule RL_deq_gateway_queue_62
  assign CAN_FIRE_RL_deq_gateway_queue_62 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_62$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_62 =
	     CAN_FIRE_RL_deq_gateway_queue_62 ;

  // rule RL_deq_gateway_queue_63
  assign CAN_FIRE_RL_deq_gateway_queue_63 =
	     plic$RDY_intrpt_completion && ff_gateway_queue_63$EMPTY_N ;
  assign WILL_FIRE_RL_deq_gateway_queue_63 =
	     CAN_FIRE_RL_deq_gateway_queue_63 ;

  // rule RL_rl_send_external_interrupt_to_csr
  assign CAN_FIRE_RL_rl_send_external_interrupt_to_csr =
	     core$RDY_set_external_interrupt ;
  assign WILL_FIRE_RL_rl_send_external_interrupt_to_csr =
	     core$RDY_set_external_interrupt ;

  // rule RL_connect_tap_request_to_syncfifo
  assign CAN_FIRE_RL_connect_tap_request_to_syncfifo =
	     sync_request_to_dm$sFULL_N && tap$RDY_request_to_dm ;
  assign WILL_FIRE_RL_connect_tap_request_to_syncfifo =
	     CAN_FIRE_RL_connect_tap_request_to_syncfifo ;

  // rule RL_read_synced_request_to_dm
  assign CAN_FIRE_RL_read_synced_request_to_dm =
	     sync_request_to_dm$dEMPTY_N && core$RDY_request_from_dtm ;
  assign WILL_FIRE_RL_read_synced_request_to_dm =
	     CAN_FIRE_RL_read_synced_request_to_dm ;

  // rule RL_connect_debug_response_to_syncfifo
  assign CAN_FIRE_RL_connect_debug_response_to_syncfifo =
	     sync_response_from_dm$sFULL_N && core$RDY_response_to_dtm ;
  assign WILL_FIRE_RL_connect_debug_response_to_syncfifo =
	     CAN_FIRE_RL_connect_debug_response_to_syncfifo ;

  // rule RL_read_synced_response_from_dm
  assign CAN_FIRE_RL_read_synced_response_from_dm =
	     sync_response_from_dm$dEMPTY_N && tap$RDY_response_from_dm ;
  assign WILL_FIRE_RL_read_synced_response_from_dm =
	     CAN_FIRE_RL_read_synced_response_from_dm ;

  // rule RL_connect_msip_mtip_from_clint
  assign CAN_FIRE_RL_connect_msip_mtip_from_clint = 1'd1 ;
  assign WILL_FIRE_RL_connect_msip_mtip_from_clint = 1'd1 ;

  // rule RL_main_memory_rl_wr_respond
  assign CAN_FIRE_RL_main_memory_rl_wr_respond =
	     main_memory_s_xactor_f_wr_addr$EMPTY_N &&
	     main_memory_s_xactor_f_wr_data$EMPTY_N &&
	     main_memory_s_xactor_f_wr_resp$FULL_N ;
  assign WILL_FIRE_RL_main_memory_rl_wr_respond =
	     CAN_FIRE_RL_main_memory_rl_wr_respond ;

  // rule RL_main_memory_rl_rd_response
  assign CAN_FIRE_RL_main_memory_rl_rd_response =
	     main_memory_s_xactor_f_rd_data$FULL_N && main_memory_rg_state ;
  assign WILL_FIRE_RL_main_memory_rl_rd_response =
	     CAN_FIRE_RL_main_memory_rl_rd_response ;

  // rule RL_main_memory_rl_rd_request
  assign CAN_FIRE_RL_main_memory_rl_rd_request =
	     main_memory_s_xactor_f_rd_addr$EMPTY_N &&
	     !main_memory_rg_state$port1__read ;
  assign WILL_FIRE_RL_main_memory_rl_rd_request =
	     CAN_FIRE_RL_main_memory_rl_rd_request ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_0_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_0_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_0_rv[2] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2093 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_1
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_1_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_1_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_1_rv[2] &&
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2115 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_2
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_2_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_2_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_2_rv[2] &&
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2132 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_3
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_3_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_3_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_3_rv[2] &&
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2149 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_4
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_4_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_4_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_4_rv[2] &&
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2166 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_5
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_5_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_5_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_5_rv[2] &&
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2183 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_6
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_6_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_6_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_6_rv[2] &&
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2200 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_7
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_7_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_7_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_7_rv[2] &&
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2217 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_8
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_8_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_8_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_8_rv[2] &&
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2234 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_9
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_0_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_0_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_0_rv[2] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2300 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_10
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_1_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_1_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_1_rv[2] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2312 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_11
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_2_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_2_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_2_rv[2] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2320 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_12
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_3_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_3_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_3_rv[2] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2328 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_13
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_4_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_4_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_4_rv[2] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2336 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_14
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_5_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_5_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_5_rv[2] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2344 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_15
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_6_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_6_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_6_rv[2] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2352 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_16
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_7_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_7_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_7_rv[2] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2360 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_17
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_8_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_8_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_8_rv[2] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2368 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_18
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_0_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_0_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_0_rv[2] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2434 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_19
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_1_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_1_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_1_rv[2] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2446 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_20
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_2_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_2_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_2_rv[2] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2454 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_21
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_3_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_3_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_3_rv[2] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2462 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_22
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_4_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_4_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_4_rv[2] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2470 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_23
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_5_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_5_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_5_rv[2] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2478 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_24
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_6_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_6_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_6_rv[2] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2486 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_25
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_7_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_7_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_7_rv[2] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2494 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_addr_26
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_xactors_to_slaves_8_wr_req_reg[75] &&
	     !fabric_xactors_to_slaves_8_wr_data_reg[77] &&
	     !fabric_v_f_wr_mis_8_rv[2] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2502 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ;

  // rule RL_fabric_rl_wr_xaction_no_such_slave
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_0_rv[4] &&
	     !fabric_v_f_wr_err_user_0_rv[10] &&
	     (fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044) &&
	     !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2757 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data =
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_0_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_0_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_0_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_1
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 =
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_1_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_1_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_1_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_2
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 =
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_2_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_2_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_2_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_3
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 =
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_3_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_3_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_3_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_4
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 =
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_4_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_4_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_4_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_5
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 =
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_5_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_5_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_5_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_6
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 =
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_6_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_6_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_6_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_7
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 =
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_7_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_7_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_7_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_8
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 =
	     fabric_xactors_from_masters_0_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_8_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_8_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_8_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_no_such_slave_1
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_1_rv[4] &&
	     !fabric_v_f_wr_err_user_1_rv[10] &&
	     (fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251) &&
	     !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2791 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_9
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 =
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_0_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_0_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_0_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_10
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 =
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_1_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_1_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_1_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_11
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 =
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_2_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_2_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_2_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_12
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 =
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_3_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_3_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_3_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_13
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 =
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_4_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_4_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_4_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_14
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 =
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_5_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_5_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_5_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_15
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 =
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_6_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_6_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_6_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_16
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 =
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_7_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_7_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_7_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_17
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 =
	     fabric_xactors_from_masters_1_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_8_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_8_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_8_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ;

  // rule RL_fabric_rl_wr_xaction_no_such_slave_2
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[75] &&
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     !fabric_v_f_wr_sjs_2_rv[4] &&
	     !fabric_v_f_wr_err_user_2_rv[10] &&
	     (fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385) &&
	     !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2825 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_18
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 =
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_0_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_0_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_0_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_19
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 =
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_1_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_1_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_1_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_20
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 =
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_2_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_2_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_2_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_21
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 =
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_3_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_3_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_3_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_22
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 =
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_4_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_4_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_4_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_23
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 =
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_5_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_5_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_5_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_24
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 =
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_6_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_6_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_6_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_25
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 =
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_7_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_7_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_7_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ;

  // rule RL_fabric_rl_wr_xaction_master_to_slave_data_26
  assign CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 =
	     fabric_xactors_from_masters_2_f_wr_data$port1__read[77] &&
	     fabric_v_f_wr_mis_8_rv$port1__read[2] &&
	     !fabric_xactors_to_slaves_8_wr_data_reg[77] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_mis_8_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 &&
	     !WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_0_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_0_rv[2] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2898 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_1
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_1_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_1_rv[2] &&
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2912 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_2
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_2_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_2_rv[2] &&
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2924 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_3
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_3_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_3_rv[2] &&
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2936 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_4
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_4_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_4_rv[2] &&
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2948 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_5
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_5_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_5_rv[2] &&
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2960 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_6
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_6_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_6_rv[2] &&
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2972 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_7
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_7_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_7_rv[2] &&
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2984 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_8
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     !fabric_xactors_to_slaves_8_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_8_rv[2] &&
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2996 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_9
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_0_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_0_rv[2] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3059 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_10
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_1_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_1_rv[2] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3067 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_11
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_2_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_2_rv[2] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3073 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_12
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_3_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_3_rv[2] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3079 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_13
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_4_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_4_rv[2] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3085 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_14
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_5_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_5_rv[2] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3091 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_15
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_6_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_6_rv[2] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3097 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_16
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_7_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_7_rv[2] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3103 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_17
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_8_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_8_rv[2] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3109 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_18
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_0_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_0_rv[2] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3172 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_19
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_1_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_1_rv[2] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3180 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_20
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_2_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_2_rv[2] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3186 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_21
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_3_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_3_rv[2] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3192 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_22
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_4_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_4_rv[2] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3198 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_23
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_5_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_5_rv[2] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3204 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_24
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_6_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_6_rv[2] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3210 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_25
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_7_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_7_rv[2] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3216 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ;

  // rule RL_fabric_rl_rd_xaction_master_to_slave_26
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_xactors_to_slaves_8_rd_req_reg[75] &&
	     !fabric_v_f_rd_mis_8_rv[2] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3222 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 &&
	     !WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ;

  // rule RL_fabric_rl_rd_xaction_no_such_slave
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_0_rv[4] &&
	     !fabric_v_f_rd_err_user_0_rv[10] &&
	     (IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 ||
	      !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849) &&
	     !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d3251 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave ;

  // rule RL_fabric_rl_rd_xaction_no_such_slave_1
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_1_rv[4] &&
	     !fabric_v_f_rd_err_user_1_rv[10] &&
	     (IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 ||
	      !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010) &&
	     !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3284 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 ;

  // rule RL_fabric_rl_rd_xaction_no_such_slave_2
  assign CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[75] &&
	     !fabric_v_f_rd_sjs_2_rv[4] &&
	     !fabric_v_f_rd_err_user_2_rv[10] &&
	     (IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 ||
	      !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123) &&
	     !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3317 ;
  assign WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master =
	     fabric_v_f_wr_mis_0_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_0_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_0_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_1
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 =
	     fabric_v_f_wr_mis_1_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_1_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_1_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_2
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 =
	     fabric_v_f_wr_mis_2_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_2_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_2_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_3
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 =
	     fabric_v_f_wr_mis_3_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_3_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_3_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_4
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 =
	     fabric_v_f_wr_mis_4_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_4_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_4_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_5
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 =
	     fabric_v_f_wr_mis_5_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_5_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_5_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_6
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 =
	     fabric_v_f_wr_mis_6_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_6_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_6_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_7
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 =
	     fabric_v_f_wr_mis_7_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_7_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_7_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_8
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 =
	     fabric_v_f_wr_mis_8_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_8_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_8_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_9
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 =
	     fabric_v_f_wr_mis_0_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_0_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_0_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_10
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 =
	     fabric_v_f_wr_mis_1_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_1_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_1_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_11
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 =
	     fabric_v_f_wr_mis_2_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_2_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_2_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_12
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 =
	     fabric_v_f_wr_mis_3_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_3_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_3_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_13
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 =
	     fabric_v_f_wr_mis_4_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_4_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_4_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_14
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 =
	     fabric_v_f_wr_mis_5_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_5_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_5_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_15
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 =
	     fabric_v_f_wr_mis_6_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_6_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_6_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_16
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 =
	     fabric_v_f_wr_mis_7_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_7_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_7_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_17
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 =
	     fabric_v_f_wr_mis_8_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_8_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_8_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_18
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 =
	     fabric_v_f_wr_mis_0_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_0_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_0_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_19
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 =
	     fabric_v_f_wr_mis_1_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_1_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_1_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_20
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 =
	     fabric_v_f_wr_mis_2_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_2_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_2_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_21
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 =
	     fabric_v_f_wr_mis_3_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_3_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_3_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_22
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 =
	     fabric_v_f_wr_mis_4_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_4_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_4_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_23
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 =
	     fabric_v_f_wr_mis_5_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_5_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_5_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_24
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 =
	     fabric_v_f_wr_mis_6_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_6_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_6_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_25
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 =
	     fabric_v_f_wr_mis_7_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_7_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_7_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ;

  // rule RL_fabric_rl_wr_resp_slave_to_master_26
  assign CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 =
	     fabric_v_f_wr_mis_8_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_8_f_wr_resp$port1__read[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_mis_8_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ;

  // rule RL_fabric_rl_wr_resp_err_to_master
  assign CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master =
	     fabric_v_f_wr_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_wr_err_user_0_rv$port1__read[10] &&
	     !fabric_xactors_from_masters_0_f_wr_resp[16] &&
	     fabric_v_f_wr_sjs_0_rv$port1__read[3:0] == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master ;

  // rule RL_rl_wr_response_channel
  assign CAN_FIRE_RL_rl_wr_response_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel = 1'd1 ;

  // rule RL_fabric_rl_wr_resp_err_to_master_1
  assign CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 =
	     fabric_v_f_wr_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_wr_err_user_1_rv$port1__read[10] &&
	     !fabric_xactors_from_masters_1_f_wr_resp[16] &&
	     fabric_v_f_wr_sjs_1_rv$port1__read[3:0] == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 ;

  // rule RL_rl_wr_response_channel_1
  assign CAN_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;

  // rule RL_fabric_rl_wr_resp_err_to_master_2
  assign CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 =
	     fabric_v_f_wr_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_wr_err_user_2_rv$port1__read[10] &&
	     !fabric_xactors_from_masters_2_f_wr_resp[16] &&
	     fabric_v_f_wr_sjs_2_rv$port1__read[3:0] == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 ;

  // rule RL_rl_wr_response_channel_2
  assign CAN_FIRE_RL_rl_wr_response_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_2 = 1'd1 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master =
	     fabric_v_f_rd_mis_0_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_0_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_1
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 =
	     fabric_v_f_rd_mis_1_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_1_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_2
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 =
	     fabric_v_f_rd_mis_2_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_2_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_3
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 =
	     fabric_v_f_rd_mis_3_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_3_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_4
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 =
	     fabric_v_f_rd_mis_4_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_4_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_5
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 =
	     fabric_v_f_rd_mis_5_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_5_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_6
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 =
	     fabric_v_f_rd_mis_6_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_6_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_7
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 =
	     fabric_v_f_rd_mis_7_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_7_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_8
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 =
	     fabric_v_f_rd_mis_8_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_8_rv$port1__read[1:0] == 2'd0 &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_9
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 =
	     fabric_v_f_rd_mis_0_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_0_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_10
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 =
	     fabric_v_f_rd_mis_1_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_1_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_11
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 =
	     fabric_v_f_rd_mis_2_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_2_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_12
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 =
	     fabric_v_f_rd_mis_3_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_3_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_13
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 =
	     fabric_v_f_rd_mis_4_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_4_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_14
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 =
	     fabric_v_f_rd_mis_5_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_5_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_15
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 =
	     fabric_v_f_rd_mis_6_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_6_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_16
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 =
	     fabric_v_f_rd_mis_7_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_7_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_17
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 =
	     fabric_v_f_rd_mis_8_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_8_rv$port1__read[1:0] == 2'd1 &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_18
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 =
	     fabric_v_f_rd_mis_0_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_0_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd0 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_19
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 =
	     fabric_v_f_rd_mis_1_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_1_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd1 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_20
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 =
	     fabric_v_f_rd_mis_2_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_2_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd2 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_21
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 =
	     fabric_v_f_rd_mis_3_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_3_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd3 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_22
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 =
	     fabric_v_f_rd_mis_4_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_4_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd4 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_23
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 =
	     fabric_v_f_rd_mis_5_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_5_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd5 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_24
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 =
	     fabric_v_f_rd_mis_6_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_6_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd6 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_25
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 =
	     fabric_v_f_rd_mis_7_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_7_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd7 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ;

  // rule RL_fabric_rl_rd_resp_slave_to_master_26
  assign CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 =
	     fabric_v_f_rd_mis_8_rv$port1__read[2] &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[81] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_mis_8_rv$port1__read[1:0] == 2'd2 &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd8 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ;

  // rule RL_fabric_rl_rd_resp_err_to_master
  assign CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master =
	     fabric_v_f_rd_sjs_0_rv$port1__read[4] &&
	     fabric_v_f_rd_err_user_0_rv$port1__read[10] &&
	     !fabric_xactors_from_masters_0_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_0_rv$port1__read[3:0] == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master ;

  // rule RL_rl_rd_data_channel
  assign CAN_FIRE_RL_rl_rd_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel = 1'd1 ;

  // rule RL_fabric_rl_rd_resp_err_to_master_1
  assign CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 =
	     fabric_v_f_rd_sjs_1_rv$port1__read[4] &&
	     fabric_v_f_rd_err_user_1_rv$port1__read[10] &&
	     !fabric_xactors_from_masters_1_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_1_rv$port1__read[3:0] == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 ;

  // rule RL_rl_rd_data_channel_1
  assign CAN_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;

  // rule RL_fabric_rl_rd_resp_err_to_master_2
  assign CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 =
	     fabric_v_f_rd_sjs_2_rv$port1__read[4] &&
	     fabric_v_f_rd_err_user_2_rv$port1__read[10] &&
	     !fabric_xactors_from_masters_2_f_rd_data[81] &&
	     fabric_v_f_rd_sjs_2_rv$port1__read[3:0] == 4'd9 ;
  assign WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 ;

  // rule RL_rl_rd_data_channel_2
  assign CAN_FIRE_RL_rl_rd_data_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_2 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_0_generate_read_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_read_request =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[75] &&
	     !fabric_xactors_to_slaves_0_f_rd_addr[75] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_0_generate_read_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_read_request ;

  // rule RL_rl_rd_addr_channel_4
  assign CAN_FIRE_RL_rl_rd_addr_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_4 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_0_generate_write_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[75] &&
	     fabric_xactors_to_slaves_0_wr_data_reg$port1__read[77] &&
	     !fabric_xactors_to_slaves_0_f_wr_addr[75] &&
	     !fabric_xactors_to_slaves_0_f_wr_data[77] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request ;

  // rule RL_rl_wr_addr_channel_4
  assign CAN_FIRE_RL_rl_wr_addr_channel_4 =
	     main_memory_s_xactor_f_wr_addr$FULL_N ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_4 =
	     main_memory_s_xactor_f_wr_addr$FULL_N ;

  // rule RL_rl_wr_data_channel_4
  assign CAN_FIRE_RL_rl_wr_data_channel_4 =
	     main_memory_s_xactor_f_wr_data$FULL_N ;
  assign WILL_FIRE_RL_rl_wr_data_channel_4 =
	     main_memory_s_xactor_f_wr_data$FULL_N ;

  // rule RL_fabric_xactors_to_slaves_1_generate_read_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_read_request =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[75] &&
	     !fabric_xactors_to_slaves_1_f_rd_addr[75] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_1_generate_read_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_read_request ;

  // rule RL_rl_rd_addr_channel_9
  assign CAN_FIRE_RL_rl_rd_addr_channel_9 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_9 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_1_generate_write_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[75] &&
	     fabric_xactors_to_slaves_1_wr_data_reg$port1__read[77] &&
	     !fabric_xactors_to_slaves_1_f_wr_addr[75] &&
	     !fabric_xactors_to_slaves_1_f_wr_data[77] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request ;

  // rule RL_rl_wr_addr_channel_9
  assign CAN_FIRE_RL_rl_wr_addr_channel_9 = bootrom$RDY_axi_slave_m_awvalid ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_9 = bootrom$RDY_axi_slave_m_awvalid ;

  // rule RL_rl_wr_data_channel_9
  assign CAN_FIRE_RL_rl_wr_data_channel_9 = bootrom$RDY_axi_slave_m_wvalid ;
  assign WILL_FIRE_RL_rl_wr_data_channel_9 = bootrom$RDY_axi_slave_m_wvalid ;

  // rule RL_fabric_xactors_to_slaves_2_generate_read_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_read_request =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[75] &&
	     !fabric_xactors_to_slaves_2_f_rd_addr[75] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_2_generate_read_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_read_request ;

  // rule RL_rl_rd_addr_channel_5
  assign CAN_FIRE_RL_rl_rd_addr_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_5 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_2_generate_write_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[75] &&
	     fabric_xactors_to_slaves_2_wr_data_reg$port1__read[77] &&
	     !fabric_xactors_to_slaves_2_f_wr_addr[75] &&
	     !fabric_xactors_to_slaves_2_f_wr_data[77] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request ;

  // rule RL_rl_wr_addr_channel_5
  assign CAN_FIRE_RL_rl_wr_addr_channel_5 =
	     uart0$RDY_slave_axi_uart_m_awvalid ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_5 =
	     uart0$RDY_slave_axi_uart_m_awvalid ;

  // rule RL_rl_wr_data_channel_5
  assign CAN_FIRE_RL_rl_wr_data_channel_5 =
	     uart0$RDY_slave_axi_uart_m_wvalid ;
  assign WILL_FIRE_RL_rl_wr_data_channel_5 =
	     uart0$RDY_slave_axi_uart_m_wvalid ;

  // rule RL_fabric_xactors_to_slaves_3_generate_read_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_read_request =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[75] &&
	     !fabric_xactors_to_slaves_3_f_rd_addr[75] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_3_generate_read_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_read_request ;

  // rule RL_rl_rd_addr_channel_6
  assign CAN_FIRE_RL_rl_rd_addr_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_6 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_3_generate_write_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[75] &&
	     fabric_xactors_to_slaves_3_wr_data_reg$port1__read[77] &&
	     !fabric_xactors_to_slaves_3_f_wr_addr[75] &&
	     !fabric_xactors_to_slaves_3_f_wr_data[77] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request ;

  // rule RL_rl_wr_addr_channel_6
  assign CAN_FIRE_RL_rl_wr_addr_channel_6 =
	     uart1$RDY_slave_axi_uart_m_awvalid ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_6 =
	     uart1$RDY_slave_axi_uart_m_awvalid ;

  // rule RL_rl_wr_data_channel_6
  assign CAN_FIRE_RL_rl_wr_data_channel_6 =
	     uart1$RDY_slave_axi_uart_m_wvalid ;
  assign WILL_FIRE_RL_rl_wr_data_channel_6 =
	     uart1$RDY_slave_axi_uart_m_wvalid ;

  // rule RL_fabric_xactors_to_slaves_4_generate_read_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_read_request =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[75] &&
	     !fabric_xactors_to_slaves_4_f_rd_addr[75] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_4_generate_read_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_read_request ;

  // rule RL_rl_rd_addr_channel_3
  assign CAN_FIRE_RL_rl_rd_addr_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_3 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_4_generate_write_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[75] &&
	     fabric_xactors_to_slaves_4_wr_data_reg$port1__read[77] &&
	     !fabric_xactors_to_slaves_4_f_wr_addr[75] &&
	     !fabric_xactors_to_slaves_4_f_wr_data[77] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request ;

  // rule RL_rl_wr_addr_channel_3
  assign CAN_FIRE_RL_rl_wr_addr_channel_3 = core$RDY_debug_slave_m_awvalid ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_3 = core$RDY_debug_slave_m_awvalid ;

  // rule RL_rl_wr_data_channel_3
  assign CAN_FIRE_RL_rl_wr_data_channel_3 = core$RDY_debug_slave_m_wvalid ;
  assign WILL_FIRE_RL_rl_wr_data_channel_3 = core$RDY_debug_slave_m_wvalid ;

  // rule RL_fabric_xactors_to_slaves_5_generate_read_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_read_request =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[75] &&
	     !fabric_xactors_to_slaves_5_f_rd_addr[75] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_5_generate_read_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_read_request ;

  // rule RL_rl_rd_addr_channel_7
  assign CAN_FIRE_RL_rl_rd_addr_channel_7 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_7 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_5_generate_write_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[75] &&
	     fabric_xactors_to_slaves_5_wr_data_reg$port1__read[77] &&
	     !fabric_xactors_to_slaves_5_f_wr_addr[75] &&
	     !fabric_xactors_to_slaves_5_f_wr_data[77] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request ;

  // rule RL_rl_wr_addr_channel_7
  assign CAN_FIRE_RL_rl_wr_addr_channel_7 =
	     plic$RDY_axi4_slave_plic_m_awvalid ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_7 =
	     plic$RDY_axi4_slave_plic_m_awvalid ;

  // rule RL_rl_wr_data_channel_7
  assign CAN_FIRE_RL_rl_wr_data_channel_7 =
	     plic$RDY_axi4_slave_plic_m_wvalid ;
  assign WILL_FIRE_RL_rl_wr_data_channel_7 =
	     plic$RDY_axi4_slave_plic_m_wvalid ;

  // rule RL_fabric_xactors_to_slaves_6_generate_read_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_read_request =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[75] &&
	     !fabric_xactors_to_slaves_6_f_rd_addr[75] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_6_generate_read_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_read_request ;

  // rule RL_rl_rd_addr_channel_8
  assign CAN_FIRE_RL_rl_rd_addr_channel_8 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_8 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_6_generate_write_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[75] &&
	     fabric_xactors_to_slaves_6_wr_data_reg$port1__read[77] &&
	     !fabric_xactors_to_slaves_6_f_wr_addr[75] &&
	     !fabric_xactors_to_slaves_6_f_wr_data[77] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request ;

  // rule RL_rl_wr_addr_channel_8
  assign CAN_FIRE_RL_rl_wr_addr_channel_8 = gpio$RDY_axi_slave_m_awvalid ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_8 = gpio$RDY_axi_slave_m_awvalid ;

  // rule RL_rl_wr_data_channel_8
  assign CAN_FIRE_RL_rl_wr_data_channel_8 = gpio$RDY_axi_slave_m_wvalid ;
  assign WILL_FIRE_RL_rl_wr_data_channel_8 = gpio$RDY_axi_slave_m_wvalid ;

  // rule RL_fabric_xactors_to_slaves_7_generate_read_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_read_request =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[75] &&
	     !fabric_xactors_to_slaves_7_f_rd_addr[75] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_7_generate_read_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_read_request ;

  // rule RL_rl_rd_addr_channel_10
  assign CAN_FIRE_RL_rl_rd_addr_channel_10 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_10 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_7_generate_write_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[75] &&
	     fabric_xactors_to_slaves_7_wr_data_reg$port1__read[77] &&
	     !fabric_xactors_to_slaves_7_f_wr_addr[75] &&
	     !fabric_xactors_to_slaves_7_f_wr_data[77] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request ;

  // rule RL_rl_wr_addr_channel_10
  assign CAN_FIRE_RL_rl_wr_addr_channel_10 = tcm$RDY_axi_slave_m_awvalid ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_10 = tcm$RDY_axi_slave_m_awvalid ;

  // rule RL_rl_wr_data_channel_10
  assign CAN_FIRE_RL_rl_wr_data_channel_10 = tcm$RDY_axi_slave_m_wvalid ;
  assign WILL_FIRE_RL_rl_wr_data_channel_10 = tcm$RDY_axi_slave_m_wvalid ;

  // rule RL_fabric_xactors_to_slaves_8_generate_read_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_read_request =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[75] &&
	     !fabric_xactors_to_slaves_8_f_rd_addr[75] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_8_generate_read_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_read_request ;

  // rule RL_rl_rd_addr_channel_11
  assign CAN_FIRE_RL_rl_rd_addr_channel_11 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_11 = 1'd1 ;

  // rule RL_fabric_xactors_to_slaves_8_generate_write_request
  assign CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[75] &&
	     fabric_xactors_to_slaves_8_wr_data_reg$port1__read[77] &&
	     !fabric_xactors_to_slaves_8_f_wr_addr[75] &&
	     !fabric_xactors_to_slaves_8_f_wr_data[77] ;
  assign WILL_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request ;

  // rule RL_rl_wr_addr_channel_11
  assign CAN_FIRE_RL_rl_wr_addr_channel_11 = clint$RDY_axi4_slave_m_awvalid ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_11 = clint$RDY_axi4_slave_m_awvalid ;

  // rule RL_rl_wr_data_channel_11
  assign CAN_FIRE_RL_rl_wr_data_channel_11 = clint$RDY_axi4_slave_m_wvalid ;
  assign WILL_FIRE_RL_rl_wr_data_channel_11 = clint$RDY_axi4_slave_m_wvalid ;

  // inputs to muxes for submodule ports
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_5 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_6 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_7 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_8 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_9 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_5 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_6 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_7 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_8 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_9 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_4 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_5 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_6 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_7 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_8 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[14] ;
  assign MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_9 =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[14] ;
  assign MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;
  assign MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 ;
  assign MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 ;
  assign MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ;
  assign MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 ;
  assign MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 ;
  assign MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ;
  assign MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 ;
  assign MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 ;
  assign MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ;
  assign MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 ;
  assign MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 ;
  assign MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ;
  assign MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 ;
  assign MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 ;
  assign MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ;
  assign MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 ;
  assign MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 ;
  assign MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ;
  assign MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 ;
  assign MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 ;
  assign MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ;
  assign MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 ;
  assign MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 ;
  assign MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ;
  assign MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_2 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 ;
  assign MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_3 =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 ;
  assign MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1 =
	     { 1'd0, 4'b1010 /* unspecified value */  } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_7_f_rd_data$port1__read[80:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_2 =
	     { 1'd1,
	       fabric_xactors_to_slaves_1_f_rd_data$port1__read[80:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_3 =
	     { 1'd1,
	       fabric_xactors_to_slaves_0_f_rd_data$port1__read[80:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_4 =
	     { 1'd1,
	       fabric_xactors_to_slaves_2_f_rd_data$port1__read[80:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_5 =
	     { 1'd1,
	       fabric_xactors_to_slaves_3_f_rd_data$port1__read[80:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_6 =
	     { 1'd1,
	       fabric_xactors_to_slaves_4_f_rd_data$port1__read[80:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_7 =
	     { 1'd1,
	       fabric_xactors_to_slaves_5_f_rd_data$port1__read[80:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_8 =
	     { 1'd1,
	       fabric_xactors_to_slaves_6_f_rd_data$port1__read[80:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_9 =
	     { 1'd1,
	       fabric_xactors_to_slaves_8_f_rd_data$port1__read[80:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_10 =
	     { 68'hE0000000000000001,
	       fabric_v_f_rd_err_user_0_rv$port1__read[9:0],
	       4'd0 } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_4_f_wr_resp$port1__read[15:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_2 =
	     { 1'd1,
	       fabric_xactors_to_slaves_2_f_wr_resp$port1__read[15:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_3 =
	     { 1'd1,
	       fabric_xactors_to_slaves_0_f_wr_resp$port1__read[15:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_4 =
	     { 1'd1,
	       fabric_xactors_to_slaves_1_f_wr_resp$port1__read[15:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_5 =
	     { 1'd1,
	       fabric_xactors_to_slaves_3_f_wr_resp$port1__read[15:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_6 =
	     { 1'd1,
	       fabric_xactors_to_slaves_5_f_wr_resp$port1__read[15:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_7 =
	     { 1'd1,
	       fabric_xactors_to_slaves_6_f_wr_resp$port1__read[15:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_8 =
	     { 1'd1,
	       fabric_xactors_to_slaves_7_f_wr_resp$port1__read[15:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_9 =
	     { 1'd1,
	       fabric_xactors_to_slaves_8_f_wr_resp$port1__read[15:0] } ;
  assign MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_10 =
	     { 3'd7, fabric_v_f_wr_err_user_0_rv$port1__read[9:0], 4'd0 } ;
  assign MUX_fabric_xactors_from_masters_1_f_rd_data$port0__write_1__VAL_10 =
	     { 68'hE0000000000000001,
	       fabric_v_f_rd_err_user_1_rv$port1__read[9:0],
	       4'd1 } ;
  assign MUX_fabric_xactors_from_masters_1_f_wr_resp$port0__write_1__VAL_10 =
	     { 3'd7, fabric_v_f_wr_err_user_1_rv$port1__read[9:0], 4'd1 } ;
  assign MUX_fabric_xactors_from_masters_2_f_rd_data$port0__write_1__VAL_10 =
	     { 68'hE0000000000000001,
	       fabric_v_f_rd_err_user_2_rv$port1__read[9:0],
	       4'd2 } ;
  assign MUX_fabric_xactors_from_masters_2_f_wr_resp$port0__write_1__VAL_10 =
	     { 3'd7, fabric_v_f_wr_err_user_2_rv$port1__read[9:0], 4'd2 } ;
  assign MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 =
	     { 1'd1,
	       fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:0] } ;
  assign MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 =
	     { 1'd1,
	       fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:0] } ;
  assign MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3 =
	     { 1'd1,
	       fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:0] } ;
  assign MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 =
	     { 1'd1,
	       fabric_xactors_from_masters_0_f_wr_data$port1__read[76:0] } ;
  assign MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 =
	     { 1'd1,
	       fabric_xactors_from_masters_1_f_wr_data$port1__read[76:0] } ;
  assign MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3 =
	     { 1'd1,
	       fabric_xactors_from_masters_2_f_wr_data$port1__read[76:0] } ;
  assign MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 =
	     { 1'd1,
	       fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:0] } ;
  assign MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 =
	     { 1'd1,
	       fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:0] } ;
  assign MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3 =
	     { 1'd1,
	       fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:0] } ;

  // inlined wires
  assign main_memory_rg_state$port1__read =
	     !CAN_FIRE_RL_main_memory_rl_rd_response && main_memory_rg_state ;
  assign main_memory_rg_state$port2__read =
	     CAN_FIRE_RL_main_memory_rl_rd_request ||
	     main_memory_rg_state$port1__read ;
  assign fabric_xactors_from_masters_0_f_wr_addr$EN_port0__write =
	     core$dmem_master_awvalid &&
	     !fabric_xactors_from_masters_0_f_wr_addr[75] ;
  assign fabric_xactors_from_masters_0_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       core$dmem_master_awaddr,
	       core$dmem_master_awprot,
	       core$dmem_master_awuser,
	       core$dmem_master_awlen,
	       core$dmem_master_awsize,
	       core$dmem_master_awburst,
	       core$dmem_master_awlock,
	       core$dmem_master_awcache,
	       core$dmem_master_awqos,
	       core$dmem_master_awregion,
	       core$dmem_master_awid } ;
  assign fabric_xactors_from_masters_0_f_wr_addr$port1__read =
	     fabric_xactors_from_masters_0_f_wr_addr$EN_port0__write ?
	       fabric_xactors_from_masters_0_f_wr_addr$port0__write_1 :
	       fabric_xactors_from_masters_0_f_wr_addr ;
  assign fabric_xactors_from_masters_0_f_wr_addr$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;
  assign fabric_xactors_from_masters_0_f_wr_addr$port2__read =
	     fabric_xactors_from_masters_0_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_from_masters_0_f_wr_addr$port1__read ;
  assign fabric_xactors_from_masters_0_f_wr_data$EN_port0__write =
	     core$dmem_master_wvalid &&
	     !fabric_xactors_from_masters_0_f_wr_data[77] ;
  assign fabric_xactors_from_masters_0_f_wr_data$port0__write_1 =
	     { 1'd1,
	       core$dmem_master_wdata,
	       core$dmem_master_wstrb,
	       core$dmem_master_wid,
	       core$dmem_master_wlast } ;
  assign fabric_xactors_from_masters_0_f_wr_data$port1__read =
	     fabric_xactors_from_masters_0_f_wr_data$EN_port0__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port0__write_1 :
	       fabric_xactors_from_masters_0_f_wr_data ;
  assign fabric_xactors_from_masters_0_f_wr_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ;
  assign fabric_xactors_from_masters_0_f_wr_data$port1__write_1 =
	     { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  } ;
  assign fabric_xactors_from_masters_0_f_wr_data$port2__read =
	     fabric_xactors_from_masters_0_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_from_masters_0_f_wr_data$port1__read ;
  assign fabric_xactors_from_masters_0_f_wr_resp$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master ;
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_3 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_4 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_5 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_6 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_7 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_8 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_9 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_10)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_3;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_4;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_5;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_6;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_7;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_8;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_9;
      WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master:
	  fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_10;
      default: fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 =
		   17'b01010101010101010 /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_0_f_wr_resp$port1__read =
	     fabric_xactors_from_masters_0_f_wr_resp$EN_port0__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port0__write_1 :
	       fabric_xactors_from_masters_0_f_wr_resp ;
  assign fabric_xactors_from_masters_0_f_wr_resp$EN_port1__write =
	     core$dmem_master_bready &&
	     fabric_xactors_from_masters_0_f_wr_resp$port1__read[16] ;
  assign fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 =
	     { 1'd0, 16'b1010101010101010 /* unspecified value */  } ;
  assign fabric_xactors_from_masters_0_f_wr_resp$port2__read =
	     fabric_xactors_from_masters_0_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_from_masters_0_f_wr_resp$port1__read ;
  assign fabric_xactors_from_masters_0_f_rd_addr$EN_port0__write =
	     core$dmem_master_arvalid &&
	     !fabric_xactors_from_masters_0_f_rd_addr[75] ;
  assign fabric_xactors_from_masters_0_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       core$dmem_master_araddr,
	       core$dmem_master_arprot,
	       core$dmem_master_aruser,
	       core$dmem_master_arlen,
	       core$dmem_master_arsize,
	       core$dmem_master_arburst,
	       core$dmem_master_arlock,
	       core$dmem_master_arcache,
	       core$dmem_master_arqos,
	       core$dmem_master_arregion,
	       core$dmem_master_arid } ;
  assign fabric_xactors_from_masters_0_f_rd_addr$port1__read =
	     fabric_xactors_from_masters_0_f_rd_addr$EN_port0__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port0__write_1 :
	       fabric_xactors_from_masters_0_f_rd_addr ;
  assign fabric_xactors_from_masters_0_f_rd_addr$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ;
  assign fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 =
	     { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  } ;
  assign fabric_xactors_from_masters_0_f_rd_addr$port2__read =
	     fabric_xactors_from_masters_0_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_from_masters_0_f_rd_addr$port1__read ;
  assign fabric_xactors_from_masters_0_f_rd_data$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master ;
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_3 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_4 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_5 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_6 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_7 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_8 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_9 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_10)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_3;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_4;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_5;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_6;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_7;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_8;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_9;
      WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master:
	  fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_10;
      default: fabric_xactors_from_masters_0_f_rd_data$port0__write_1 =
		   82'h2AAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_0_f_rd_data$port1__read =
	     fabric_xactors_from_masters_0_f_rd_data$EN_port0__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port0__write_1 :
	       fabric_xactors_from_masters_0_f_rd_data ;
  assign fabric_xactors_from_masters_0_f_rd_data$EN_port1__write =
	     core$dmem_master_rready &&
	     fabric_xactors_from_masters_0_f_rd_data$port1__read[81] ;
  assign fabric_xactors_from_masters_0_f_rd_data$port1__write_1 =
	     { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  } ;
  assign fabric_xactors_from_masters_0_f_rd_data$port2__read =
	     fabric_xactors_from_masters_0_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_from_masters_0_f_rd_data$port1__read ;
  assign fabric_xactors_from_masters_1_f_wr_addr$EN_port0__write =
	     core$imem_master_awvalid &&
	     !fabric_xactors_from_masters_1_f_wr_addr[75] ;
  assign fabric_xactors_from_masters_1_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       core$imem_master_awaddr,
	       core$imem_master_awprot,
	       core$imem_master_awuser,
	       core$imem_master_awlen,
	       core$imem_master_awsize,
	       core$imem_master_awburst,
	       core$imem_master_awlock,
	       core$imem_master_awcache,
	       core$imem_master_awqos,
	       core$imem_master_awregion,
	       core$imem_master_awid } ;
  assign fabric_xactors_from_masters_1_f_wr_addr$port1__read =
	     fabric_xactors_from_masters_1_f_wr_addr$EN_port0__write ?
	       fabric_xactors_from_masters_1_f_wr_addr$port0__write_1 :
	       fabric_xactors_from_masters_1_f_wr_addr ;
  assign fabric_xactors_from_masters_1_f_wr_addr$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 ;
  assign fabric_xactors_from_masters_1_f_wr_addr$port2__read =
	     fabric_xactors_from_masters_1_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_from_masters_1_f_wr_addr$port1__read ;
  assign fabric_xactors_from_masters_1_f_wr_data$EN_port0__write =
	     core$imem_master_wvalid &&
	     !fabric_xactors_from_masters_1_f_wr_data[77] ;
  assign fabric_xactors_from_masters_1_f_wr_data$port0__write_1 =
	     { 1'd1,
	       core$imem_master_wdata,
	       core$imem_master_wstrb,
	       core$imem_master_wid,
	       core$imem_master_wlast } ;
  assign fabric_xactors_from_masters_1_f_wr_data$port1__read =
	     fabric_xactors_from_masters_1_f_wr_data$EN_port0__write ?
	       fabric_xactors_from_masters_1_f_wr_data$port0__write_1 :
	       fabric_xactors_from_masters_1_f_wr_data ;
  assign fabric_xactors_from_masters_1_f_wr_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 ;
  assign fabric_xactors_from_masters_1_f_wr_data$port2__read =
	     fabric_xactors_from_masters_1_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_from_masters_1_f_wr_data$port1__read ;
  assign fabric_xactors_from_masters_1_f_wr_resp$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_3 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_4 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_5 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_6 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_7 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_8 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_9 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 or
	  MUX_fabric_xactors_from_masters_1_f_wr_resp$port0__write_1__VAL_10)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_3;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_4;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_5;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_6;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_7;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_8;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_9;
      WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1:
	  fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_1_f_wr_resp$port0__write_1__VAL_10;
      default: fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 =
		   17'b01010101010101010 /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_1_f_wr_resp$port1__read =
	     fabric_xactors_from_masters_1_f_wr_resp$EN_port0__write ?
	       fabric_xactors_from_masters_1_f_wr_resp$port0__write_1 :
	       fabric_xactors_from_masters_1_f_wr_resp ;
  assign fabric_xactors_from_masters_1_f_wr_resp$EN_port1__write =
	     core$imem_master_bready &&
	     fabric_xactors_from_masters_1_f_wr_resp$port1__read[16] ;
  assign fabric_xactors_from_masters_1_f_wr_resp$port2__read =
	     fabric_xactors_from_masters_1_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_from_masters_1_f_wr_resp$port1__read ;
  assign fabric_xactors_from_masters_1_f_rd_addr$EN_port0__write =
	     core$imem_master_arvalid &&
	     !fabric_xactors_from_masters_1_f_rd_addr[75] ;
  assign fabric_xactors_from_masters_1_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       core$imem_master_araddr,
	       core$imem_master_arprot,
	       core$imem_master_aruser,
	       core$imem_master_arlen,
	       core$imem_master_arsize,
	       core$imem_master_arburst,
	       core$imem_master_arlock,
	       core$imem_master_arcache,
	       core$imem_master_arqos,
	       core$imem_master_arregion,
	       core$imem_master_arid } ;
  assign fabric_xactors_from_masters_1_f_rd_addr$port1__read =
	     fabric_xactors_from_masters_1_f_rd_addr$EN_port0__write ?
	       fabric_xactors_from_masters_1_f_rd_addr$port0__write_1 :
	       fabric_xactors_from_masters_1_f_rd_addr ;
  assign fabric_xactors_from_masters_1_f_rd_addr$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ;
  assign fabric_xactors_from_masters_1_f_rd_addr$port2__read =
	     fabric_xactors_from_masters_1_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_from_masters_1_f_rd_addr$port1__read ;
  assign fabric_xactors_from_masters_1_f_rd_data$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_3 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_4 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_5 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_6 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_7 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_8 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_9 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 or
	  MUX_fabric_xactors_from_masters_1_f_rd_data$port0__write_1__VAL_10)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_3;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_4;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_5;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_6;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_7;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_8;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_9;
      WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1:
	  fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_1_f_rd_data$port0__write_1__VAL_10;
      default: fabric_xactors_from_masters_1_f_rd_data$port0__write_1 =
		   82'h2AAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_1_f_rd_data$port1__read =
	     fabric_xactors_from_masters_1_f_rd_data$EN_port0__write ?
	       fabric_xactors_from_masters_1_f_rd_data$port0__write_1 :
	       fabric_xactors_from_masters_1_f_rd_data ;
  assign fabric_xactors_from_masters_1_f_rd_data$EN_port1__write =
	     core$imem_master_rready &&
	     fabric_xactors_from_masters_1_f_rd_data$port1__read[81] ;
  assign fabric_xactors_from_masters_1_f_rd_data$port2__read =
	     fabric_xactors_from_masters_1_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_from_masters_1_f_rd_data$port1__read ;
  assign fabric_xactors_from_masters_2_f_wr_addr$EN_port0__write =
	     core$debug_master_awvalid &&
	     !fabric_xactors_from_masters_2_f_wr_addr[75] ;
  assign fabric_xactors_from_masters_2_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       core$debug_master_awaddr,
	       core$debug_master_awprot,
	       core$debug_master_awuser,
	       core$debug_master_awlen,
	       core$debug_master_awsize,
	       core$debug_master_awburst,
	       core$debug_master_awlock,
	       core$debug_master_awcache,
	       core$debug_master_awqos,
	       core$debug_master_awregion,
	       core$debug_master_awid } ;
  assign fabric_xactors_from_masters_2_f_wr_addr$port1__read =
	     fabric_xactors_from_masters_2_f_wr_addr$EN_port0__write ?
	       fabric_xactors_from_masters_2_f_wr_addr$port0__write_1 :
	       fabric_xactors_from_masters_2_f_wr_addr ;
  assign fabric_xactors_from_masters_2_f_wr_addr$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 ;
  assign fabric_xactors_from_masters_2_f_wr_addr$port2__read =
	     fabric_xactors_from_masters_2_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_from_masters_2_f_wr_addr$port1__read ;
  assign fabric_xactors_from_masters_2_f_wr_data$EN_port0__write =
	     core$debug_master_wvalid &&
	     !fabric_xactors_from_masters_2_f_wr_data[77] ;
  assign fabric_xactors_from_masters_2_f_wr_data$port0__write_1 =
	     { 1'd1,
	       core$debug_master_wdata,
	       core$debug_master_wstrb,
	       core$debug_master_wid,
	       core$debug_master_wlast } ;
  assign fabric_xactors_from_masters_2_f_wr_data$port1__read =
	     fabric_xactors_from_masters_2_f_wr_data$EN_port0__write ?
	       fabric_xactors_from_masters_2_f_wr_data$port0__write_1 :
	       fabric_xactors_from_masters_2_f_wr_data ;
  assign fabric_xactors_from_masters_2_f_wr_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 ;
  assign fabric_xactors_from_masters_2_f_wr_data$port2__read =
	     fabric_xactors_from_masters_2_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_from_masters_2_f_wr_data$port1__read ;
  assign fabric_xactors_from_masters_2_f_wr_resp$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_3 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_4 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_5 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_6 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_7 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_8 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 or
	  MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_9 or
	  WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 or
	  MUX_fabric_xactors_from_masters_2_f_wr_resp$port0__write_1__VAL_10)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_3;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_4;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_5;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_6;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_7;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_8;
      WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_wr_resp$port0__write_1__VAL_9;
      WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2:
	  fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
	      MUX_fabric_xactors_from_masters_2_f_wr_resp$port0__write_1__VAL_10;
      default: fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 =
		   17'b01010101010101010 /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_2_f_wr_resp$port1__read =
	     fabric_xactors_from_masters_2_f_wr_resp$EN_port0__write ?
	       fabric_xactors_from_masters_2_f_wr_resp$port0__write_1 :
	       fabric_xactors_from_masters_2_f_wr_resp ;
  assign fabric_xactors_from_masters_2_f_wr_resp$EN_port1__write =
	     core$debug_master_bready &&
	     fabric_xactors_from_masters_2_f_wr_resp$port1__read[16] ;
  assign fabric_xactors_from_masters_2_f_wr_resp$port2__read =
	     fabric_xactors_from_masters_2_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_from_masters_2_f_wr_resp$port1__read ;
  assign fabric_xactors_from_masters_2_f_rd_addr$EN_port0__write =
	     core$debug_master_arvalid &&
	     !fabric_xactors_from_masters_2_f_rd_addr[75] ;
  assign fabric_xactors_from_masters_2_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       core$debug_master_araddr,
	       core$debug_master_arprot,
	       core$debug_master_aruser,
	       core$debug_master_arlen,
	       core$debug_master_arsize,
	       core$debug_master_arburst,
	       core$debug_master_arlock,
	       core$debug_master_arcache,
	       core$debug_master_arqos,
	       core$debug_master_arregion,
	       core$debug_master_arid } ;
  assign fabric_xactors_from_masters_2_f_rd_addr$port1__read =
	     fabric_xactors_from_masters_2_f_rd_addr$EN_port0__write ?
	       fabric_xactors_from_masters_2_f_rd_addr$port0__write_1 :
	       fabric_xactors_from_masters_2_f_rd_addr ;
  assign fabric_xactors_from_masters_2_f_rd_addr$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ;
  assign fabric_xactors_from_masters_2_f_rd_addr$port2__read =
	     fabric_xactors_from_masters_2_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_from_masters_2_f_rd_addr$port1__read ;
  assign fabric_xactors_from_masters_2_f_rd_data$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_3 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_4 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_5 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_6 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_7 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_8 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 or
	  MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_9 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 or
	  MUX_fabric_xactors_from_masters_2_f_rd_data$port0__write_1__VAL_10)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_3;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_4;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_5;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_6;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_7;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_8;
      WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_0_f_rd_data$port0__write_1__VAL_9;
      WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2:
	  fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
	      MUX_fabric_xactors_from_masters_2_f_rd_data$port0__write_1__VAL_10;
      default: fabric_xactors_from_masters_2_f_rd_data$port0__write_1 =
		   82'h2AAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_from_masters_2_f_rd_data$port1__read =
	     fabric_xactors_from_masters_2_f_rd_data$EN_port0__write ?
	       fabric_xactors_from_masters_2_f_rd_data$port0__write_1 :
	       fabric_xactors_from_masters_2_f_rd_data ;
  assign fabric_xactors_from_masters_2_f_rd_data$EN_port1__write =
	     core$debug_master_rready &&
	     fabric_xactors_from_masters_2_f_rd_data$port1__read[81] ;
  assign fabric_xactors_from_masters_2_f_rd_data$port2__read =
	     fabric_xactors_from_masters_2_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_from_masters_2_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_0_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_0_f_wr_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request ?
	       fabric_xactors_to_slaves_0_f_wr_addr$port0__write_1 :
	       fabric_xactors_to_slaves_0_f_wr_addr ;
  assign fabric_xactors_to_slaves_0_f_wr_addr$EN_port1__write =
	     main_memory_s_xactor_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_addr$port1__read[75] ;
  assign fabric_xactors_to_slaves_0_f_wr_addr$port2__read =
	     fabric_xactors_to_slaves_0_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_0_f_wr_addr$port1__read ;
  assign fabric_xactors_to_slaves_0_f_wr_data$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_0_wr_data_reg$port1__read[76:0] } ;
  assign fabric_xactors_to_slaves_0_f_wr_data$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request ?
	       fabric_xactors_to_slaves_0_f_wr_data$port0__write_1 :
	       fabric_xactors_to_slaves_0_f_wr_data ;
  assign fabric_xactors_to_slaves_0_f_wr_data$EN_port1__write =
	     main_memory_s_xactor_f_wr_data$FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data$port1__read[77] ;
  assign fabric_xactors_to_slaves_0_f_wr_data$port2__read =
	     fabric_xactors_to_slaves_0_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_0_f_wr_data$port1__read ;
  assign fabric_xactors_to_slaves_0_f_wr_resp$EN_port0__write =
	     main_memory_s_xactor_f_wr_resp$EMPTY_N &&
	     !fabric_xactors_to_slaves_0_f_wr_resp[16] ;
  assign fabric_xactors_to_slaves_0_f_wr_resp$port0__write_1 =
	     { 1'd1, main_memory_s_xactor_f_wr_resp$D_OUT } ;
  assign fabric_xactors_to_slaves_0_f_wr_resp$port1__read =
	     fabric_xactors_to_slaves_0_f_wr_resp$EN_port0__write ?
	       fabric_xactors_to_slaves_0_f_wr_resp$port0__write_1 :
	       fabric_xactors_to_slaves_0_f_wr_resp ;
  assign fabric_xactors_to_slaves_0_f_wr_resp$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_xactors_to_slaves_0_f_wr_resp$port2__read =
	     fabric_xactors_to_slaves_0_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_to_slaves_0_f_wr_resp$port1__read ;
  assign fabric_xactors_to_slaves_0_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_0_f_rd_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_read_request ?
	       fabric_xactors_to_slaves_0_f_rd_addr$port0__write_1 :
	       fabric_xactors_to_slaves_0_f_rd_addr ;
  assign fabric_xactors_to_slaves_0_f_rd_addr$EN_port1__write =
	     fabric_xactors_to_slaves_0_f_rd_addr$port1__read[75] &&
	     main_memory_s_xactor_f_rd_addr$FULL_N ;
  assign fabric_xactors_to_slaves_0_f_rd_addr$port2__read =
	     fabric_xactors_to_slaves_0_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_0_f_rd_addr$port1__read ;
  assign fabric_xactors_to_slaves_0_f_rd_data$EN_port0__write =
	     main_memory_s_xactor_f_rd_data$EMPTY_N &&
	     !fabric_xactors_to_slaves_0_f_rd_data[81] ;
  assign fabric_xactors_to_slaves_0_f_rd_data$port0__write_1 =
	     { 1'd1, main_memory_s_xactor_f_rd_data$D_OUT } ;
  assign fabric_xactors_to_slaves_0_f_rd_data$port1__read =
	     fabric_xactors_to_slaves_0_f_rd_data$EN_port0__write ?
	       fabric_xactors_to_slaves_0_f_rd_data$port0__write_1 :
	       fabric_xactors_to_slaves_0_f_rd_data ;
  assign fabric_xactors_to_slaves_0_f_rd_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign fabric_xactors_to_slaves_0_f_rd_data$port2__read =
	     fabric_xactors_to_slaves_0_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_to_slaves_0_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_0_rd_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18:
	  fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_rd_req_reg$port1__read =
	     fabric_xactors_to_slaves_0_rd_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_0_rd_req_reg ;
  assign fabric_xactors_to_slaves_0_rd_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_0_rd_req_reg_port1__r_ETC___d148,
	       araddr__h31194,
	       fabric_xactors_to_slaves_0_rd_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_0_rd_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_read_request ?
	       fabric_xactors_to_slaves_0_rd_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_0_rd_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_0_wr_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr:
	  fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9:
	  fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18:
	  fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_wr_req_reg$port1__read =
	     fabric_xactors_to_slaves_0_wr_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_0_wr_req_reg ;
  assign fabric_xactors_to_slaves_0_wr_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_0_wr_req_reg_port1__r_ETC___d257,
	       info_awaddr__h33131,
	       fabric_xactors_to_slaves_0_wr_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_0_wr_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request ?
	       fabric_xactors_to_slaves_0_wr_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_0_wr_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_0_wr_data_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 ;
  always@(MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_1:
	  fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1;
      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_2:
	  fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2;
      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__SEL_3:
	  fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1 =
		   78'h2AAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_0_wr_data_reg$port1__read =
	     fabric_xactors_to_slaves_0_wr_data_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1 :
	       fabric_xactors_to_slaves_0_wr_data_reg ;
  assign fabric_xactors_to_slaves_0_wr_data_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_0_wr_data_reg$port1__read ;
  assign fabric_xactors_to_slaves_1_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_1_f_wr_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request ?
	       fabric_xactors_to_slaves_1_f_wr_addr$port0__write_1 :
	       fabric_xactors_to_slaves_1_f_wr_addr ;
  assign fabric_xactors_to_slaves_1_f_wr_addr$EN_port1__write =
	     bootrom$RDY_axi_slave_m_awvalid &&
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[75] &&
	     bootrom$axi_slave_awready ;
  assign fabric_xactors_to_slaves_1_f_wr_addr$port2__read =
	     fabric_xactors_to_slaves_1_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_1_f_wr_addr$port1__read ;
  assign fabric_xactors_to_slaves_1_f_wr_data$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_1_wr_data_reg$port1__read[76:0] } ;
  assign fabric_xactors_to_slaves_1_f_wr_data$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request ?
	       fabric_xactors_to_slaves_1_f_wr_data$port0__write_1 :
	       fabric_xactors_to_slaves_1_f_wr_data ;
  assign fabric_xactors_to_slaves_1_f_wr_data$EN_port1__write =
	     bootrom$RDY_axi_slave_m_wvalid &&
	     fabric_xactors_to_slaves_1_f_wr_data$port1__read[77] &&
	     bootrom$axi_slave_wready ;
  assign fabric_xactors_to_slaves_1_f_wr_data$port2__read =
	     fabric_xactors_to_slaves_1_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_1_f_wr_data$port1__read ;
  assign fabric_xactors_to_slaves_1_f_wr_resp$EN_port0__write =
	     bootrom$axi_slave_bvalid &&
	     !fabric_xactors_to_slaves_1_f_wr_resp[16] ;
  assign fabric_xactors_to_slaves_1_f_wr_resp$port0__write_1 =
	     { 1'd1,
	       bootrom$axi_slave_bresp,
	       bootrom$axi_slave_buser,
	       bootrom$axi_slave_bid } ;
  assign fabric_xactors_to_slaves_1_f_wr_resp$port1__read =
	     fabric_xactors_to_slaves_1_f_wr_resp$EN_port0__write ?
	       fabric_xactors_to_slaves_1_f_wr_resp$port0__write_1 :
	       fabric_xactors_to_slaves_1_f_wr_resp ;
  assign fabric_xactors_to_slaves_1_f_wr_resp$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;
  assign fabric_xactors_to_slaves_1_f_wr_resp$port2__read =
	     fabric_xactors_to_slaves_1_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_to_slaves_1_f_wr_resp$port1__read ;
  assign fabric_xactors_to_slaves_1_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_1_f_rd_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_read_request ?
	       fabric_xactors_to_slaves_1_f_rd_addr$port0__write_1 :
	       fabric_xactors_to_slaves_1_f_rd_addr ;
  assign fabric_xactors_to_slaves_1_f_rd_addr$EN_port1__write =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[75] &&
	     bootrom$axi_slave_arready ;
  assign fabric_xactors_to_slaves_1_f_rd_addr$port2__read =
	     fabric_xactors_to_slaves_1_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_1_f_rd_addr$port1__read ;
  assign fabric_xactors_to_slaves_1_f_rd_data$EN_port0__write =
	     bootrom$axi_slave_rvalid &&
	     !fabric_xactors_to_slaves_1_f_rd_data[81] ;
  assign fabric_xactors_to_slaves_1_f_rd_data$port0__write_1 =
	     { 1'd1,
	       bootrom$axi_slave_rresp,
	       bootrom$axi_slave_rdata,
	       bootrom$axi_slave_rlast,
	       bootrom$axi_slave_ruser,
	       bootrom$axi_slave_rid } ;
  assign fabric_xactors_to_slaves_1_f_rd_data$port1__read =
	     fabric_xactors_to_slaves_1_f_rd_data$EN_port0__write ?
	       fabric_xactors_to_slaves_1_f_rd_data$port0__write_1 :
	       fabric_xactors_to_slaves_1_f_rd_data ;
  assign fabric_xactors_to_slaves_1_f_rd_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;
  assign fabric_xactors_to_slaves_1_f_rd_data$port2__read =
	     fabric_xactors_to_slaves_1_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_to_slaves_1_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_1_rd_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_xactors_to_slaves_1_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_xactors_to_slaves_1_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19:
	  fabric_xactors_to_slaves_1_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_1_rd_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_rd_req_reg$port1__read =
	     fabric_xactors_to_slaves_1_rd_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_1_rd_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_1_rd_req_reg ;
  assign fabric_xactors_to_slaves_1_rd_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_1_rd_req_reg_port1__r_ETC___d358,
	       araddr__h35688,
	       fabric_xactors_to_slaves_1_rd_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_1_rd_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_read_request ?
	       fabric_xactors_to_slaves_1_rd_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_1_rd_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_1_wr_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1:
	  fabric_xactors_to_slaves_1_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10:
	  fabric_xactors_to_slaves_1_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19:
	  fabric_xactors_to_slaves_1_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_1_wr_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_wr_req_reg$port1__read =
	     fabric_xactors_to_slaves_1_wr_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_1_wr_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_1_wr_req_reg ;
  assign fabric_xactors_to_slaves_1_wr_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_1_wr_req_reg_port1__r_ETC___d467,
	       info_awaddr__h37596,
	       fabric_xactors_to_slaves_1_wr_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_1_wr_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request ?
	       fabric_xactors_to_slaves_1_wr_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_1_wr_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_1_wr_data_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 ;
  always@(MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 or
	  MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 or
	  MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_1:
	  fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1;
      MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_2:
	  fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2;
      MUX_fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1__SEL_3:
	  fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1 =
		   78'h2AAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_1_wr_data_reg$port1__read =
	     fabric_xactors_to_slaves_1_wr_data_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_1_wr_data_reg$port0__write_1 :
	       fabric_xactors_to_slaves_1_wr_data_reg ;
  assign fabric_xactors_to_slaves_1_wr_data_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_1_wr_data_reg$port1__read ;
  assign fabric_xactors_to_slaves_2_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_2_f_wr_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request ?
	       fabric_xactors_to_slaves_2_f_wr_addr$port0__write_1 :
	       fabric_xactors_to_slaves_2_f_wr_addr ;
  assign fabric_xactors_to_slaves_2_f_wr_addr$EN_port1__write =
	     uart0$RDY_slave_axi_uart_m_awvalid &&
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[75] &&
	     uart0$slave_axi_uart_awready ;
  assign fabric_xactors_to_slaves_2_f_wr_addr$port2__read =
	     fabric_xactors_to_slaves_2_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_2_f_wr_addr$port1__read ;
  assign fabric_xactors_to_slaves_2_f_wr_data$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_2_wr_data_reg$port1__read[76:0] } ;
  assign fabric_xactors_to_slaves_2_f_wr_data$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request ?
	       fabric_xactors_to_slaves_2_f_wr_data$port0__write_1 :
	       fabric_xactors_to_slaves_2_f_wr_data ;
  assign fabric_xactors_to_slaves_2_f_wr_data$EN_port1__write =
	     uart0$RDY_slave_axi_uart_m_wvalid &&
	     fabric_xactors_to_slaves_2_f_wr_data$port1__read[77] &&
	     uart0$slave_axi_uart_wready ;
  assign fabric_xactors_to_slaves_2_f_wr_data$port2__read =
	     fabric_xactors_to_slaves_2_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_2_f_wr_data$port1__read ;
  assign fabric_xactors_to_slaves_2_f_wr_resp$EN_port0__write =
	     uart0$slave_axi_uart_bvalid &&
	     !fabric_xactors_to_slaves_2_f_wr_resp[16] ;
  assign fabric_xactors_to_slaves_2_f_wr_resp$port0__write_1 =
	     { 1'd1,
	       uart0$slave_axi_uart_bresp,
	       uart0$slave_axi_uart_buser,
	       uart0$slave_axi_uart_bid } ;
  assign fabric_xactors_to_slaves_2_f_wr_resp$port1__read =
	     fabric_xactors_to_slaves_2_f_wr_resp$EN_port0__write ?
	       fabric_xactors_to_slaves_2_f_wr_resp$port0__write_1 :
	       fabric_xactors_to_slaves_2_f_wr_resp ;
  assign fabric_xactors_to_slaves_2_f_wr_resp$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;
  assign fabric_xactors_to_slaves_2_f_wr_resp$port2__read =
	     fabric_xactors_to_slaves_2_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_to_slaves_2_f_wr_resp$port1__read ;
  assign fabric_xactors_to_slaves_2_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_2_f_rd_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_read_request ?
	       fabric_xactors_to_slaves_2_f_rd_addr$port0__write_1 :
	       fabric_xactors_to_slaves_2_f_rd_addr ;
  assign fabric_xactors_to_slaves_2_f_rd_addr$EN_port1__write =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[75] &&
	     uart0$slave_axi_uart_arready ;
  assign fabric_xactors_to_slaves_2_f_rd_addr$port2__read =
	     fabric_xactors_to_slaves_2_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_2_f_rd_addr$port1__read ;
  assign fabric_xactors_to_slaves_2_f_rd_data$EN_port0__write =
	     uart0$slave_axi_uart_rvalid &&
	     !fabric_xactors_to_slaves_2_f_rd_data[81] ;
  assign fabric_xactors_to_slaves_2_f_rd_data$port0__write_1 =
	     { 1'd1,
	       uart0$slave_axi_uart_rresp,
	       uart0$slave_axi_uart_rdata,
	       uart0$slave_axi_uart_rlast,
	       uart0$slave_axi_uart_ruser,
	       uart0$slave_axi_uart_rid } ;
  assign fabric_xactors_to_slaves_2_f_rd_data$port1__read =
	     fabric_xactors_to_slaves_2_f_rd_data$EN_port0__write ?
	       fabric_xactors_to_slaves_2_f_rd_data$port0__write_1 :
	       fabric_xactors_to_slaves_2_f_rd_data ;
  assign fabric_xactors_to_slaves_2_f_rd_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;
  assign fabric_xactors_to_slaves_2_f_rd_data$port2__read =
	     fabric_xactors_to_slaves_2_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_to_slaves_2_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_2_rd_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_xactors_to_slaves_2_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_xactors_to_slaves_2_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20:
	  fabric_xactors_to_slaves_2_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_2_rd_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_rd_req_reg$port1__read =
	     fabric_xactors_to_slaves_2_rd_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_2_rd_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_2_rd_req_reg ;
  assign fabric_xactors_to_slaves_2_rd_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_2_rd_req_reg_port1__r_ETC___d567,
	       araddr__h40153,
	       fabric_xactors_to_slaves_2_rd_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_2_rd_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_read_request ?
	       fabric_xactors_to_slaves_2_rd_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_2_rd_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_2_wr_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2:
	  fabric_xactors_to_slaves_2_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11:
	  fabric_xactors_to_slaves_2_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20:
	  fabric_xactors_to_slaves_2_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_2_wr_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_wr_req_reg$port1__read =
	     fabric_xactors_to_slaves_2_wr_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_2_wr_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_2_wr_req_reg ;
  assign fabric_xactors_to_slaves_2_wr_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_2_wr_req_reg_port1__r_ETC___d676,
	       info_awaddr__h42061,
	       fabric_xactors_to_slaves_2_wr_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_2_wr_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request ?
	       fabric_xactors_to_slaves_2_wr_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_2_wr_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_2_wr_data_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 ;
  always@(MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 or
	  MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 or
	  MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_1:
	  fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1;
      MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_2:
	  fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2;
      MUX_fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1__SEL_3:
	  fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1 =
		   78'h2AAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_2_wr_data_reg$port1__read =
	     fabric_xactors_to_slaves_2_wr_data_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_2_wr_data_reg$port0__write_1 :
	       fabric_xactors_to_slaves_2_wr_data_reg ;
  assign fabric_xactors_to_slaves_2_wr_data_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_2_wr_data_reg$port1__read ;
  assign fabric_xactors_to_slaves_3_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_3_f_wr_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request ?
	       fabric_xactors_to_slaves_3_f_wr_addr$port0__write_1 :
	       fabric_xactors_to_slaves_3_f_wr_addr ;
  assign fabric_xactors_to_slaves_3_f_wr_addr$EN_port1__write =
	     uart1$RDY_slave_axi_uart_m_awvalid &&
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[75] &&
	     uart1$slave_axi_uart_awready ;
  assign fabric_xactors_to_slaves_3_f_wr_addr$port2__read =
	     fabric_xactors_to_slaves_3_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_3_f_wr_addr$port1__read ;
  assign fabric_xactors_to_slaves_3_f_wr_data$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_3_wr_data_reg$port1__read[76:0] } ;
  assign fabric_xactors_to_slaves_3_f_wr_data$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request ?
	       fabric_xactors_to_slaves_3_f_wr_data$port0__write_1 :
	       fabric_xactors_to_slaves_3_f_wr_data ;
  assign fabric_xactors_to_slaves_3_f_wr_data$EN_port1__write =
	     uart1$RDY_slave_axi_uart_m_wvalid &&
	     fabric_xactors_to_slaves_3_f_wr_data$port1__read[77] &&
	     uart1$slave_axi_uart_wready ;
  assign fabric_xactors_to_slaves_3_f_wr_data$port2__read =
	     fabric_xactors_to_slaves_3_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_3_f_wr_data$port1__read ;
  assign fabric_xactors_to_slaves_3_f_wr_resp$EN_port0__write =
	     uart1$slave_axi_uart_bvalid &&
	     !fabric_xactors_to_slaves_3_f_wr_resp[16] ;
  assign fabric_xactors_to_slaves_3_f_wr_resp$port0__write_1 =
	     { 1'd1,
	       uart1$slave_axi_uart_bresp,
	       uart1$slave_axi_uart_buser,
	       uart1$slave_axi_uart_bid } ;
  assign fabric_xactors_to_slaves_3_f_wr_resp$port1__read =
	     fabric_xactors_to_slaves_3_f_wr_resp$EN_port0__write ?
	       fabric_xactors_to_slaves_3_f_wr_resp$port0__write_1 :
	       fabric_xactors_to_slaves_3_f_wr_resp ;
  assign fabric_xactors_to_slaves_3_f_wr_resp$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;
  assign fabric_xactors_to_slaves_3_f_wr_resp$port2__read =
	     fabric_xactors_to_slaves_3_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_to_slaves_3_f_wr_resp$port1__read ;
  assign fabric_xactors_to_slaves_3_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_3_f_rd_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_read_request ?
	       fabric_xactors_to_slaves_3_f_rd_addr$port0__write_1 :
	       fabric_xactors_to_slaves_3_f_rd_addr ;
  assign fabric_xactors_to_slaves_3_f_rd_addr$EN_port1__write =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[75] &&
	     uart1$slave_axi_uart_arready ;
  assign fabric_xactors_to_slaves_3_f_rd_addr$port2__read =
	     fabric_xactors_to_slaves_3_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_3_f_rd_addr$port1__read ;
  assign fabric_xactors_to_slaves_3_f_rd_data$EN_port0__write =
	     uart1$slave_axi_uart_rvalid &&
	     !fabric_xactors_to_slaves_3_f_rd_data[81] ;
  assign fabric_xactors_to_slaves_3_f_rd_data$port0__write_1 =
	     { 1'd1,
	       uart1$slave_axi_uart_rresp,
	       uart1$slave_axi_uart_rdata,
	       uart1$slave_axi_uart_rlast,
	       uart1$slave_axi_uart_ruser,
	       uart1$slave_axi_uart_rid } ;
  assign fabric_xactors_to_slaves_3_f_rd_data$port1__read =
	     fabric_xactors_to_slaves_3_f_rd_data$EN_port0__write ?
	       fabric_xactors_to_slaves_3_f_rd_data$port0__write_1 :
	       fabric_xactors_to_slaves_3_f_rd_data ;
  assign fabric_xactors_to_slaves_3_f_rd_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;
  assign fabric_xactors_to_slaves_3_f_rd_data$port2__read =
	     fabric_xactors_to_slaves_3_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_to_slaves_3_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_3_rd_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_xactors_to_slaves_3_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3:
	  fabric_xactors_to_slaves_3_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21:
	  fabric_xactors_to_slaves_3_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_3_rd_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_3_rd_req_reg$port1__read =
	     fabric_xactors_to_slaves_3_rd_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_3_rd_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_3_rd_req_reg ;
  assign fabric_xactors_to_slaves_3_rd_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_3_rd_req_reg_port1__r_ETC___d776,
	       araddr__h44618,
	       fabric_xactors_to_slaves_3_rd_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_3_rd_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_read_request ?
	       fabric_xactors_to_slaves_3_rd_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_3_rd_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_3_wr_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3:
	  fabric_xactors_to_slaves_3_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12:
	  fabric_xactors_to_slaves_3_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21:
	  fabric_xactors_to_slaves_3_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_3_wr_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_3_wr_req_reg$port1__read =
	     fabric_xactors_to_slaves_3_wr_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_3_wr_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_3_wr_req_reg ;
  assign fabric_xactors_to_slaves_3_wr_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_3_wr_req_reg_port1__r_ETC___d885,
	       info_awaddr__h46526,
	       fabric_xactors_to_slaves_3_wr_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_3_wr_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request ?
	       fabric_xactors_to_slaves_3_wr_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_3_wr_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_3_wr_data_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 ;
  always@(MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 or
	  MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 or
	  MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_1:
	  fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1;
      MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_2:
	  fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2;
      MUX_fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1__SEL_3:
	  fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1 =
		   78'h2AAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_3_wr_data_reg$port1__read =
	     fabric_xactors_to_slaves_3_wr_data_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_3_wr_data_reg$port0__write_1 :
	       fabric_xactors_to_slaves_3_wr_data_reg ;
  assign fabric_xactors_to_slaves_3_wr_data_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_3_wr_data_reg$port1__read ;
  assign fabric_xactors_to_slaves_4_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_4_f_wr_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request ?
	       fabric_xactors_to_slaves_4_f_wr_addr$port0__write_1 :
	       fabric_xactors_to_slaves_4_f_wr_addr ;
  assign fabric_xactors_to_slaves_4_f_wr_addr$EN_port1__write =
	     core$RDY_debug_slave_m_awvalid &&
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[75] &&
	     core$debug_slave_awready ;
  assign fabric_xactors_to_slaves_4_f_wr_addr$port2__read =
	     fabric_xactors_to_slaves_4_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_4_f_wr_addr$port1__read ;
  assign fabric_xactors_to_slaves_4_f_wr_data$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_4_wr_data_reg$port1__read[76:0] } ;
  assign fabric_xactors_to_slaves_4_f_wr_data$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request ?
	       fabric_xactors_to_slaves_4_f_wr_data$port0__write_1 :
	       fabric_xactors_to_slaves_4_f_wr_data ;
  assign fabric_xactors_to_slaves_4_f_wr_data$EN_port1__write =
	     core$RDY_debug_slave_m_wvalid &&
	     fabric_xactors_to_slaves_4_f_wr_data$port1__read[77] &&
	     core$debug_slave_wready ;
  assign fabric_xactors_to_slaves_4_f_wr_data$port2__read =
	     fabric_xactors_to_slaves_4_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_4_f_wr_data$port1__read ;
  assign fabric_xactors_to_slaves_4_f_wr_resp$EN_port0__write =
	     core$debug_slave_bvalid &&
	     !fabric_xactors_to_slaves_4_f_wr_resp[16] ;
  assign fabric_xactors_to_slaves_4_f_wr_resp$port0__write_1 =
	     { 1'd1,
	       core$debug_slave_bresp,
	       core$debug_slave_buser,
	       core$debug_slave_bid } ;
  assign fabric_xactors_to_slaves_4_f_wr_resp$port1__read =
	     fabric_xactors_to_slaves_4_f_wr_resp$EN_port0__write ?
	       fabric_xactors_to_slaves_4_f_wr_resp$port0__write_1 :
	       fabric_xactors_to_slaves_4_f_wr_resp ;
  assign fabric_xactors_to_slaves_4_f_wr_resp$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;
  assign fabric_xactors_to_slaves_4_f_wr_resp$port2__read =
	     fabric_xactors_to_slaves_4_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_to_slaves_4_f_wr_resp$port1__read ;
  assign fabric_xactors_to_slaves_4_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_4_f_rd_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_read_request ?
	       fabric_xactors_to_slaves_4_f_rd_addr$port0__write_1 :
	       fabric_xactors_to_slaves_4_f_rd_addr ;
  assign fabric_xactors_to_slaves_4_f_rd_addr$EN_port1__write =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[75] &&
	     core$debug_slave_arready ;
  assign fabric_xactors_to_slaves_4_f_rd_addr$port2__read =
	     fabric_xactors_to_slaves_4_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_4_f_rd_addr$port1__read ;
  assign fabric_xactors_to_slaves_4_f_rd_data$EN_port0__write =
	     core$debug_slave_rvalid &&
	     !fabric_xactors_to_slaves_4_f_rd_data[81] ;
  assign fabric_xactors_to_slaves_4_f_rd_data$port0__write_1 =
	     { 1'd1,
	       core$debug_slave_rresp,
	       core$debug_slave_rdata,
	       core$debug_slave_rlast,
	       core$debug_slave_ruser,
	       core$debug_slave_rid } ;
  assign fabric_xactors_to_slaves_4_f_rd_data$port1__read =
	     fabric_xactors_to_slaves_4_f_rd_data$EN_port0__write ?
	       fabric_xactors_to_slaves_4_f_rd_data$port0__write_1 :
	       fabric_xactors_to_slaves_4_f_rd_data ;
  assign fabric_xactors_to_slaves_4_f_rd_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;
  assign fabric_xactors_to_slaves_4_f_rd_data$port2__read =
	     fabric_xactors_to_slaves_4_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_to_slaves_4_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_4_rd_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13:
	  fabric_xactors_to_slaves_4_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_xactors_to_slaves_4_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22:
	  fabric_xactors_to_slaves_4_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_4_rd_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_rd_req_reg$port1__read =
	     fabric_xactors_to_slaves_4_rd_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_4_rd_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_4_rd_req_reg ;
  assign fabric_xactors_to_slaves_4_rd_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_4_rd_req_reg_port1__r_ETC___d985,
	       araddr__h49083,
	       fabric_xactors_to_slaves_4_rd_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_4_rd_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_read_request ?
	       fabric_xactors_to_slaves_4_rd_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_4_rd_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_4_wr_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4:
	  fabric_xactors_to_slaves_4_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13:
	  fabric_xactors_to_slaves_4_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22:
	  fabric_xactors_to_slaves_4_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_4_wr_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_wr_req_reg$port1__read =
	     fabric_xactors_to_slaves_4_wr_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_4_wr_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_4_wr_req_reg ;
  assign fabric_xactors_to_slaves_4_wr_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_4_wr_req_reg_port1__r_ETC___d1094,
	       info_awaddr__h50991,
	       fabric_xactors_to_slaves_4_wr_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_4_wr_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request ?
	       fabric_xactors_to_slaves_4_wr_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_4_wr_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_4_wr_data_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 ;
  always@(MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 or
	  MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 or
	  MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_1:
	  fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1;
      MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_2:
	  fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2;
      MUX_fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1__SEL_3:
	  fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1 =
		   78'h2AAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_4_wr_data_reg$port1__read =
	     fabric_xactors_to_slaves_4_wr_data_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_4_wr_data_reg$port0__write_1 :
	       fabric_xactors_to_slaves_4_wr_data_reg ;
  assign fabric_xactors_to_slaves_4_wr_data_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_4_wr_data_reg$port1__read ;
  assign fabric_xactors_to_slaves_5_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_5_f_wr_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request ?
	       fabric_xactors_to_slaves_5_f_wr_addr$port0__write_1 :
	       fabric_xactors_to_slaves_5_f_wr_addr ;
  assign fabric_xactors_to_slaves_5_f_wr_addr$EN_port1__write =
	     plic$RDY_axi4_slave_plic_m_awvalid &&
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[75] &&
	     plic$axi4_slave_plic_awready ;
  assign fabric_xactors_to_slaves_5_f_wr_addr$port2__read =
	     fabric_xactors_to_slaves_5_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_5_f_wr_addr$port1__read ;
  assign fabric_xactors_to_slaves_5_f_wr_data$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_5_wr_data_reg$port1__read[76:0] } ;
  assign fabric_xactors_to_slaves_5_f_wr_data$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request ?
	       fabric_xactors_to_slaves_5_f_wr_data$port0__write_1 :
	       fabric_xactors_to_slaves_5_f_wr_data ;
  assign fabric_xactors_to_slaves_5_f_wr_data$EN_port1__write =
	     plic$RDY_axi4_slave_plic_m_wvalid &&
	     fabric_xactors_to_slaves_5_f_wr_data$port1__read[77] &&
	     plic$axi4_slave_plic_wready ;
  assign fabric_xactors_to_slaves_5_f_wr_data$port2__read =
	     fabric_xactors_to_slaves_5_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_5_f_wr_data$port1__read ;
  assign fabric_xactors_to_slaves_5_f_wr_resp$EN_port0__write =
	     plic$axi4_slave_plic_bvalid &&
	     !fabric_xactors_to_slaves_5_f_wr_resp[16] ;
  assign fabric_xactors_to_slaves_5_f_wr_resp$port0__write_1 =
	     { 1'd1,
	       plic$axi4_slave_plic_bresp,
	       plic$axi4_slave_plic_buser,
	       plic$axi4_slave_plic_bid } ;
  assign fabric_xactors_to_slaves_5_f_wr_resp$port1__read =
	     fabric_xactors_to_slaves_5_f_wr_resp$EN_port0__write ?
	       fabric_xactors_to_slaves_5_f_wr_resp$port0__write_1 :
	       fabric_xactors_to_slaves_5_f_wr_resp ;
  assign fabric_xactors_to_slaves_5_f_wr_resp$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;
  assign fabric_xactors_to_slaves_5_f_wr_resp$port2__read =
	     fabric_xactors_to_slaves_5_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_to_slaves_5_f_wr_resp$port1__read ;
  assign fabric_xactors_to_slaves_5_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_5_f_rd_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_read_request ?
	       fabric_xactors_to_slaves_5_f_rd_addr$port0__write_1 :
	       fabric_xactors_to_slaves_5_f_rd_addr ;
  assign fabric_xactors_to_slaves_5_f_rd_addr$EN_port1__write =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[75] &&
	     plic$axi4_slave_plic_arready ;
  assign fabric_xactors_to_slaves_5_f_rd_addr$port2__read =
	     fabric_xactors_to_slaves_5_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_5_f_rd_addr$port1__read ;
  assign fabric_xactors_to_slaves_5_f_rd_data$EN_port0__write =
	     plic$axi4_slave_plic_rvalid &&
	     !fabric_xactors_to_slaves_5_f_rd_data[81] ;
  assign fabric_xactors_to_slaves_5_f_rd_data$port0__write_1 =
	     { 1'd1,
	       plic$axi4_slave_plic_rresp,
	       plic$axi4_slave_plic_rdata,
	       plic$axi4_slave_plic_rlast,
	       plic$axi4_slave_plic_ruser,
	       plic$axi4_slave_plic_rid } ;
  assign fabric_xactors_to_slaves_5_f_rd_data$port1__read =
	     fabric_xactors_to_slaves_5_f_rd_data$EN_port0__write ?
	       fabric_xactors_to_slaves_5_f_rd_data$port0__write_1 :
	       fabric_xactors_to_slaves_5_f_rd_data ;
  assign fabric_xactors_to_slaves_5_f_rd_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;
  assign fabric_xactors_to_slaves_5_f_rd_data$port2__read =
	     fabric_xactors_to_slaves_5_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_to_slaves_5_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_5_rd_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_xactors_to_slaves_5_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_xactors_to_slaves_5_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23:
	  fabric_xactors_to_slaves_5_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_5_rd_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_5_rd_req_reg$port1__read =
	     fabric_xactors_to_slaves_5_rd_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_5_rd_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_5_rd_req_reg ;
  assign fabric_xactors_to_slaves_5_rd_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_5_rd_req_reg_port1__r_ETC___d1194,
	       araddr__h53548,
	       fabric_xactors_to_slaves_5_rd_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_5_rd_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_read_request ?
	       fabric_xactors_to_slaves_5_rd_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_5_rd_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_5_wr_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5:
	  fabric_xactors_to_slaves_5_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14:
	  fabric_xactors_to_slaves_5_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23:
	  fabric_xactors_to_slaves_5_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_5_wr_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_5_wr_req_reg$port1__read =
	     fabric_xactors_to_slaves_5_wr_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_5_wr_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_5_wr_req_reg ;
  assign fabric_xactors_to_slaves_5_wr_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_5_wr_req_reg_port1__r_ETC___d1303,
	       info_awaddr__h55456,
	       fabric_xactors_to_slaves_5_wr_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_5_wr_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request ?
	       fabric_xactors_to_slaves_5_wr_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_5_wr_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_5_wr_data_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 ;
  always@(MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 or
	  MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 or
	  MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_1:
	  fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1;
      MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_2:
	  fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2;
      MUX_fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1__SEL_3:
	  fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1 =
		   78'h2AAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_5_wr_data_reg$port1__read =
	     fabric_xactors_to_slaves_5_wr_data_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_5_wr_data_reg$port0__write_1 :
	       fabric_xactors_to_slaves_5_wr_data_reg ;
  assign fabric_xactors_to_slaves_5_wr_data_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_5_wr_data_reg$port1__read ;
  assign fabric_xactors_to_slaves_6_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_6_f_wr_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request ?
	       fabric_xactors_to_slaves_6_f_wr_addr$port0__write_1 :
	       fabric_xactors_to_slaves_6_f_wr_addr ;
  assign fabric_xactors_to_slaves_6_f_wr_addr$EN_port1__write =
	     gpio$RDY_axi_slave_m_awvalid &&
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[75] &&
	     gpio$axi_slave_awready ;
  assign fabric_xactors_to_slaves_6_f_wr_addr$port2__read =
	     fabric_xactors_to_slaves_6_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_6_f_wr_addr$port1__read ;
  assign fabric_xactors_to_slaves_6_f_wr_data$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_6_wr_data_reg$port1__read[76:0] } ;
  assign fabric_xactors_to_slaves_6_f_wr_data$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request ?
	       fabric_xactors_to_slaves_6_f_wr_data$port0__write_1 :
	       fabric_xactors_to_slaves_6_f_wr_data ;
  assign fabric_xactors_to_slaves_6_f_wr_data$EN_port1__write =
	     gpio$RDY_axi_slave_m_wvalid &&
	     fabric_xactors_to_slaves_6_f_wr_data$port1__read[77] &&
	     gpio$axi_slave_wready ;
  assign fabric_xactors_to_slaves_6_f_wr_data$port2__read =
	     fabric_xactors_to_slaves_6_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_6_f_wr_data$port1__read ;
  assign fabric_xactors_to_slaves_6_f_wr_resp$EN_port0__write =
	     gpio$axi_slave_bvalid &&
	     !fabric_xactors_to_slaves_6_f_wr_resp[16] ;
  assign fabric_xactors_to_slaves_6_f_wr_resp$port0__write_1 =
	     { 1'd1,
	       gpio$axi_slave_bresp,
	       gpio$axi_slave_buser,
	       gpio$axi_slave_bid } ;
  assign fabric_xactors_to_slaves_6_f_wr_resp$port1__read =
	     fabric_xactors_to_slaves_6_f_wr_resp$EN_port0__write ?
	       fabric_xactors_to_slaves_6_f_wr_resp$port0__write_1 :
	       fabric_xactors_to_slaves_6_f_wr_resp ;
  assign fabric_xactors_to_slaves_6_f_wr_resp$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;
  assign fabric_xactors_to_slaves_6_f_wr_resp$port2__read =
	     fabric_xactors_to_slaves_6_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_to_slaves_6_f_wr_resp$port1__read ;
  assign fabric_xactors_to_slaves_6_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_6_f_rd_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_read_request ?
	       fabric_xactors_to_slaves_6_f_rd_addr$port0__write_1 :
	       fabric_xactors_to_slaves_6_f_rd_addr ;
  assign fabric_xactors_to_slaves_6_f_rd_addr$EN_port1__write =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[75] &&
	     gpio$axi_slave_arready ;
  assign fabric_xactors_to_slaves_6_f_rd_addr$port2__read =
	     fabric_xactors_to_slaves_6_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_6_f_rd_addr$port1__read ;
  assign fabric_xactors_to_slaves_6_f_rd_data$EN_port0__write =
	     gpio$axi_slave_rvalid &&
	     !fabric_xactors_to_slaves_6_f_rd_data[81] ;
  assign fabric_xactors_to_slaves_6_f_rd_data$port0__write_1 =
	     { 1'd1,
	       gpio$axi_slave_rresp,
	       gpio$axi_slave_rdata,
	       gpio$axi_slave_rlast,
	       gpio$axi_slave_ruser,
	       gpio$axi_slave_rid } ;
  assign fabric_xactors_to_slaves_6_f_rd_data$port1__read =
	     fabric_xactors_to_slaves_6_f_rd_data$EN_port0__write ?
	       fabric_xactors_to_slaves_6_f_rd_data$port0__write_1 :
	       fabric_xactors_to_slaves_6_f_rd_data ;
  assign fabric_xactors_to_slaves_6_f_rd_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;
  assign fabric_xactors_to_slaves_6_f_rd_data$port2__read =
	     fabric_xactors_to_slaves_6_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_to_slaves_6_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_6_rd_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15:
	  fabric_xactors_to_slaves_6_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_xactors_to_slaves_6_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24:
	  fabric_xactors_to_slaves_6_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_6_rd_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_6_rd_req_reg$port1__read =
	     fabric_xactors_to_slaves_6_rd_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_6_rd_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_6_rd_req_reg ;
  assign fabric_xactors_to_slaves_6_rd_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_6_rd_req_reg_port1__r_ETC___d1403,
	       araddr__h58013,
	       fabric_xactors_to_slaves_6_rd_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_6_rd_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_read_request ?
	       fabric_xactors_to_slaves_6_rd_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_6_rd_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_6_wr_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6:
	  fabric_xactors_to_slaves_6_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15:
	  fabric_xactors_to_slaves_6_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24:
	  fabric_xactors_to_slaves_6_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_6_wr_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_6_wr_req_reg$port1__read =
	     fabric_xactors_to_slaves_6_wr_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_6_wr_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_6_wr_req_reg ;
  assign fabric_xactors_to_slaves_6_wr_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_6_wr_req_reg_port1__r_ETC___d1512,
	       info_awaddr__h59921,
	       fabric_xactors_to_slaves_6_wr_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_6_wr_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request ?
	       fabric_xactors_to_slaves_6_wr_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_6_wr_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_6_wr_data_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 ;
  always@(MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 or
	  MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 or
	  MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_1:
	  fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1;
      MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_2:
	  fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2;
      MUX_fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1__SEL_3:
	  fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1 =
		   78'h2AAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_6_wr_data_reg$port1__read =
	     fabric_xactors_to_slaves_6_wr_data_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_6_wr_data_reg$port0__write_1 :
	       fabric_xactors_to_slaves_6_wr_data_reg ;
  assign fabric_xactors_to_slaves_6_wr_data_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_6_wr_data_reg$port1__read ;
  assign fabric_xactors_to_slaves_7_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_7_f_wr_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request ?
	       fabric_xactors_to_slaves_7_f_wr_addr$port0__write_1 :
	       fabric_xactors_to_slaves_7_f_wr_addr ;
  assign fabric_xactors_to_slaves_7_f_wr_addr$EN_port1__write =
	     tcm$RDY_axi_slave_m_awvalid &&
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[75] &&
	     tcm$axi_slave_awready ;
  assign fabric_xactors_to_slaves_7_f_wr_addr$port2__read =
	     fabric_xactors_to_slaves_7_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_7_f_wr_addr$port1__read ;
  assign fabric_xactors_to_slaves_7_f_wr_data$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_7_wr_data_reg$port1__read[76:0] } ;
  assign fabric_xactors_to_slaves_7_f_wr_data$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request ?
	       fabric_xactors_to_slaves_7_f_wr_data$port0__write_1 :
	       fabric_xactors_to_slaves_7_f_wr_data ;
  assign fabric_xactors_to_slaves_7_f_wr_data$EN_port1__write =
	     tcm$RDY_axi_slave_m_wvalid &&
	     fabric_xactors_to_slaves_7_f_wr_data$port1__read[77] &&
	     tcm$axi_slave_wready ;
  assign fabric_xactors_to_slaves_7_f_wr_data$port2__read =
	     fabric_xactors_to_slaves_7_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_7_f_wr_data$port1__read ;
  assign fabric_xactors_to_slaves_7_f_wr_resp$EN_port0__write =
	     tcm$axi_slave_bvalid &&
	     !fabric_xactors_to_slaves_7_f_wr_resp[16] ;
  assign fabric_xactors_to_slaves_7_f_wr_resp$port0__write_1 =
	     { 1'd1,
	       tcm$axi_slave_bresp,
	       tcm$axi_slave_buser,
	       tcm$axi_slave_bid } ;
  assign fabric_xactors_to_slaves_7_f_wr_resp$port1__read =
	     fabric_xactors_to_slaves_7_f_wr_resp$EN_port0__write ?
	       fabric_xactors_to_slaves_7_f_wr_resp$port0__write_1 :
	       fabric_xactors_to_slaves_7_f_wr_resp ;
  assign fabric_xactors_to_slaves_7_f_wr_resp$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ;
  assign fabric_xactors_to_slaves_7_f_wr_resp$port2__read =
	     fabric_xactors_to_slaves_7_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_to_slaves_7_f_wr_resp$port1__read ;
  assign fabric_xactors_to_slaves_7_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_7_f_rd_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_read_request ?
	       fabric_xactors_to_slaves_7_f_rd_addr$port0__write_1 :
	       fabric_xactors_to_slaves_7_f_rd_addr ;
  assign fabric_xactors_to_slaves_7_f_rd_addr$EN_port1__write =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[75] &&
	     tcm$axi_slave_arready ;
  assign fabric_xactors_to_slaves_7_f_rd_addr$port2__read =
	     fabric_xactors_to_slaves_7_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_7_f_rd_addr$port1__read ;
  assign fabric_xactors_to_slaves_7_f_rd_data$EN_port0__write =
	     tcm$axi_slave_rvalid &&
	     !fabric_xactors_to_slaves_7_f_rd_data[81] ;
  assign fabric_xactors_to_slaves_7_f_rd_data$port0__write_1 =
	     { 1'd1,
	       tcm$axi_slave_rresp,
	       tcm$axi_slave_rdata,
	       tcm$axi_slave_rlast,
	       tcm$axi_slave_ruser,
	       tcm$axi_slave_rid } ;
  assign fabric_xactors_to_slaves_7_f_rd_data$port1__read =
	     fabric_xactors_to_slaves_7_f_rd_data$EN_port0__write ?
	       fabric_xactors_to_slaves_7_f_rd_data$port0__write_1 :
	       fabric_xactors_to_slaves_7_f_rd_data ;
  assign fabric_xactors_to_slaves_7_f_rd_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ;
  assign fabric_xactors_to_slaves_7_f_rd_data$port2__read =
	     fabric_xactors_to_slaves_7_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_to_slaves_7_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_7_rd_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16:
	  fabric_xactors_to_slaves_7_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_xactors_to_slaves_7_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25:
	  fabric_xactors_to_slaves_7_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_7_rd_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_7_rd_req_reg$port1__read =
	     fabric_xactors_to_slaves_7_rd_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_7_rd_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_7_rd_req_reg ;
  assign fabric_xactors_to_slaves_7_rd_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_7_rd_req_reg_port1__r_ETC___d1612,
	       araddr__h62478,
	       fabric_xactors_to_slaves_7_rd_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_7_rd_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_read_request ?
	       fabric_xactors_to_slaves_7_rd_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_7_rd_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_7_wr_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7:
	  fabric_xactors_to_slaves_7_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16:
	  fabric_xactors_to_slaves_7_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25:
	  fabric_xactors_to_slaves_7_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_7_wr_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_7_wr_req_reg$port1__read =
	     fabric_xactors_to_slaves_7_wr_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_7_wr_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_7_wr_req_reg ;
  assign fabric_xactors_to_slaves_7_wr_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_7_wr_req_reg_port1__r_ETC___d1721,
	       info_awaddr__h64386,
	       fabric_xactors_to_slaves_7_wr_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_7_wr_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request ?
	       fabric_xactors_to_slaves_7_wr_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_7_wr_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_7_wr_data_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 ;
  always@(MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 or
	  MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 or
	  MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_1:
	  fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1;
      MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_2:
	  fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2;
      MUX_fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1__SEL_3:
	  fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1 =
		   78'h2AAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_7_wr_data_reg$port1__read =
	     fabric_xactors_to_slaves_7_wr_data_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_7_wr_data_reg$port0__write_1 :
	       fabric_xactors_to_slaves_7_wr_data_reg ;
  assign fabric_xactors_to_slaves_7_wr_data_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_7_wr_data_reg$port1__read ;
  assign fabric_xactors_to_slaves_8_f_wr_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_8_f_wr_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request ?
	       fabric_xactors_to_slaves_8_f_wr_addr$port0__write_1 :
	       fabric_xactors_to_slaves_8_f_wr_addr ;
  assign fabric_xactors_to_slaves_8_f_wr_addr$EN_port1__write =
	     clint$RDY_axi4_slave_m_awvalid &&
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[75] &&
	     clint$axi4_slave_awready ;
  assign fabric_xactors_to_slaves_8_f_wr_addr$port2__read =
	     fabric_xactors_to_slaves_8_f_wr_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_8_f_wr_addr$port1__read ;
  assign fabric_xactors_to_slaves_8_f_wr_data$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_8_wr_data_reg$port1__read[76:0] } ;
  assign fabric_xactors_to_slaves_8_f_wr_data$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request ?
	       fabric_xactors_to_slaves_8_f_wr_data$port0__write_1 :
	       fabric_xactors_to_slaves_8_f_wr_data ;
  assign fabric_xactors_to_slaves_8_f_wr_data$EN_port1__write =
	     clint$RDY_axi4_slave_m_wvalid &&
	     fabric_xactors_to_slaves_8_f_wr_data$port1__read[77] &&
	     clint$axi4_slave_wready ;
  assign fabric_xactors_to_slaves_8_f_wr_data$port2__read =
	     fabric_xactors_to_slaves_8_f_wr_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_8_f_wr_data$port1__read ;
  assign fabric_xactors_to_slaves_8_f_wr_resp$EN_port0__write =
	     clint$axi4_slave_bvalid &&
	     !fabric_xactors_to_slaves_8_f_wr_resp[16] ;
  assign fabric_xactors_to_slaves_8_f_wr_resp$port0__write_1 =
	     { 1'd1,
	       clint$axi4_slave_bresp,
	       clint$axi4_slave_buser,
	       clint$axi4_slave_bid } ;
  assign fabric_xactors_to_slaves_8_f_wr_resp$port1__read =
	     fabric_xactors_to_slaves_8_f_wr_resp$EN_port0__write ?
	       fabric_xactors_to_slaves_8_f_wr_resp$port0__write_1 :
	       fabric_xactors_to_slaves_8_f_wr_resp ;
  assign fabric_xactors_to_slaves_8_f_wr_resp$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ;
  assign fabric_xactors_to_slaves_8_f_wr_resp$port2__read =
	     fabric_xactors_to_slaves_8_f_wr_resp$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_wr_resp$port1__write_1 :
	       fabric_xactors_to_slaves_8_f_wr_resp$port1__read ;
  assign fabric_xactors_to_slaves_8_f_rd_addr$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:0] } ;
  assign fabric_xactors_to_slaves_8_f_rd_addr$port1__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_read_request ?
	       fabric_xactors_to_slaves_8_f_rd_addr$port0__write_1 :
	       fabric_xactors_to_slaves_8_f_rd_addr ;
  assign fabric_xactors_to_slaves_8_f_rd_addr$EN_port1__write =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[75] &&
	     clint$axi4_slave_arready ;
  assign fabric_xactors_to_slaves_8_f_rd_addr$port2__read =
	     fabric_xactors_to_slaves_8_f_rd_addr$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_addr$port1__write_1 :
	       fabric_xactors_to_slaves_8_f_rd_addr$port1__read ;
  assign fabric_xactors_to_slaves_8_f_rd_data$EN_port0__write =
	     clint$axi4_slave_rvalid &&
	     !fabric_xactors_to_slaves_8_f_rd_data[81] ;
  assign fabric_xactors_to_slaves_8_f_rd_data$port0__write_1 =
	     { 1'd1,
	       clint$axi4_slave_rresp,
	       clint$axi4_slave_rdata,
	       clint$axi4_slave_rlast,
	       clint$axi4_slave_ruser,
	       clint$axi4_slave_rid } ;
  assign fabric_xactors_to_slaves_8_f_rd_data$port1__read =
	     fabric_xactors_to_slaves_8_f_rd_data$EN_port0__write ?
	       fabric_xactors_to_slaves_8_f_rd_data$port0__write_1 :
	       fabric_xactors_to_slaves_8_f_rd_data ;
  assign fabric_xactors_to_slaves_8_f_rd_data$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ;
  assign fabric_xactors_to_slaves_8_f_rd_data$port2__read =
	     fabric_xactors_to_slaves_8_f_rd_data$EN_port1__write ?
	       fabric_xactors_from_masters_0_f_rd_data$port1__write_1 :
	       fabric_xactors_to_slaves_8_f_rd_data$port1__read ;
  assign fabric_xactors_to_slaves_8_rd_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 or
	  MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17:
	  fabric_xactors_to_slaves_8_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_xactors_to_slaves_8_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26:
	  fabric_xactors_to_slaves_8_rd_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_rd_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_8_rd_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_8_rd_req_reg$port1__read =
	     fabric_xactors_to_slaves_8_rd_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_8_rd_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_8_rd_req_reg ;
  assign fabric_xactors_to_slaves_8_rd_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_8_rd_req_reg_port1__r_ETC___d1821,
	       araddr__h66943,
	       fabric_xactors_to_slaves_8_rd_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_8_rd_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_read_request ?
	       fabric_xactors_to_slaves_8_rd_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_8_rd_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_8_wr_req_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 or
	  MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8:
	  fabric_xactors_to_slaves_8_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17:
	  fabric_xactors_to_slaves_8_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_2;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26:
	  fabric_xactors_to_slaves_8_wr_req_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_req_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_8_wr_req_reg$port0__write_1 =
		   76'hAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_8_wr_req_reg$port1__read =
	     fabric_xactors_to_slaves_8_wr_req_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_8_wr_req_reg$port0__write_1 :
	       fabric_xactors_to_slaves_8_wr_req_reg ;
  assign fabric_xactors_to_slaves_8_wr_req_reg$port1__write_1 =
	     { !fabric_xactors_to_slaves_8_wr_req_reg_port1__r_ETC___d1930,
	       info_awaddr__h68851,
	       fabric_xactors_to_slaves_8_wr_req_reg$port1__read[42:0] } ;
  assign fabric_xactors_to_slaves_8_wr_req_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request ?
	       fabric_xactors_to_slaves_8_wr_req_reg$port1__write_1 :
	       fabric_xactors_to_slaves_8_wr_req_reg$port1__read ;
  assign fabric_xactors_to_slaves_8_wr_data_reg$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_data_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 ;
  always@(MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_1 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1 or
	  MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_2 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2 or
	  MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_3 or
	  MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_1:
	  fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_1;
      MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_2:
	  fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_2;
      MUX_fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1__SEL_3:
	  fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1 =
	      MUX_fabric_xactors_to_slaves_0_wr_data_reg$port0__write_1__VAL_3;
      default: fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1 =
		   78'h2AAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign fabric_xactors_to_slaves_8_wr_data_reg$port1__read =
	     fabric_xactors_to_slaves_8_wr_data_reg$EN_port0__write ?
	       fabric_xactors_to_slaves_8_wr_data_reg$port0__write_1 :
	       fabric_xactors_to_slaves_8_wr_data_reg ;
  assign fabric_xactors_to_slaves_8_wr_data_reg$port2__read =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request ?
	       fabric_xactors_from_masters_0_f_wr_data$port1__write_1 :
	       fabric_xactors_to_slaves_8_wr_data_reg$port1__read ;
  assign fabric_v_f_wr_sjs_0_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd16;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd17;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd18;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd19;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd20;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd21;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd22;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd23;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd24;
      WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave:
	  fabric_v_f_wr_sjs_0_rv$port0__write_1 = 5'd25;
      default: fabric_v_f_wr_sjs_0_rv$port0__write_1 =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_0_rv$port1__read =
	     fabric_v_f_wr_sjs_0_rv$EN_port0__write ?
	       fabric_v_f_wr_sjs_0_rv$port0__write_1 :
	       fabric_v_f_wr_sjs_0_rv ;
  assign fabric_v_f_wr_sjs_0_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_v_f_wr_sjs_0_rv$port2__read =
	     fabric_v_f_wr_sjs_0_rv$EN_port1__write ?
	       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1 :
	       fabric_v_f_wr_sjs_0_rv$port1__read ;
  assign fabric_v_f_wr_sjs_1_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd16;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd17;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd18;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd19;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd20;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd21;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd22;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd23;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd24;
      WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1:
	  fabric_v_f_wr_sjs_1_rv$port0__write_1 = 5'd25;
      default: fabric_v_f_wr_sjs_1_rv$port0__write_1 =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_1_rv$port1__read =
	     fabric_v_f_wr_sjs_1_rv$EN_port0__write ?
	       fabric_v_f_wr_sjs_1_rv$port0__write_1 :
	       fabric_v_f_wr_sjs_1_rv ;
  assign fabric_v_f_wr_sjs_1_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ;
  assign fabric_v_f_wr_sjs_1_rv$port2__read =
	     fabric_v_f_wr_sjs_1_rv$EN_port1__write ?
	       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1 :
	       fabric_v_f_wr_sjs_1_rv$port1__read ;
  assign fabric_v_f_wr_sjs_2_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd16;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd17;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd18;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd19;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd20;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd21;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd22;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd23;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd24;
      WILL_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2:
	  fabric_v_f_wr_sjs_2_rv$port0__write_1 = 5'd25;
      default: fabric_v_f_wr_sjs_2_rv$port0__write_1 =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_sjs_2_rv$port1__read =
	     fabric_v_f_wr_sjs_2_rv$EN_port0__write ?
	       fabric_v_f_wr_sjs_2_rv$port0__write_1 :
	       fabric_v_f_wr_sjs_2_rv ;
  assign fabric_v_f_wr_sjs_2_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ;
  assign fabric_v_f_wr_sjs_2_rv$port2__read =
	     fabric_v_f_wr_sjs_2_rv$EN_port1__write ?
	       MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1 :
	       fabric_v_f_wr_sjs_2_rv$port1__read ;
  assign fabric_v_f_wr_err_user_0_rv$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_from_masters_0_f_wr_addr$port1__read[39:30] } ;
  assign fabric_v_f_wr_err_user_0_rv$port1__read =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave ?
	       fabric_v_f_wr_err_user_0_rv$port0__write_1 :
	       fabric_v_f_wr_err_user_0_rv ;
  assign fabric_v_f_wr_err_user_0_rv$port2__read =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master ?
	       fabric_v_f_rd_err_user_0_rv$port1__write_1 :
	       fabric_v_f_wr_err_user_0_rv$port1__read ;
  assign fabric_v_f_wr_err_user_1_rv$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_from_masters_1_f_wr_addr$port1__read[39:30] } ;
  assign fabric_v_f_wr_err_user_1_rv$port1__read =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_1 ?
	       fabric_v_f_wr_err_user_1_rv$port0__write_1 :
	       fabric_v_f_wr_err_user_1_rv ;
  assign fabric_v_f_wr_err_user_1_rv$port2__read =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_1 ?
	       fabric_v_f_rd_err_user_0_rv$port1__write_1 :
	       fabric_v_f_wr_err_user_1_rv$port1__read ;
  assign fabric_v_f_wr_err_user_2_rv$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_from_masters_2_f_wr_addr$port1__read[39:30] } ;
  assign fabric_v_f_wr_err_user_2_rv$port1__read =
	     CAN_FIRE_RL_fabric_rl_wr_xaction_no_such_slave_2 ?
	       fabric_v_f_wr_err_user_2_rv$port0__write_1 :
	       fabric_v_f_wr_err_user_2_rv ;
  assign fabric_v_f_wr_err_user_2_rv$port2__read =
	     CAN_FIRE_RL_fabric_rl_wr_resp_err_to_master_2 ?
	       fabric_v_f_rd_err_user_0_rv$port1__write_1 :
	       fabric_v_f_wr_err_user_2_rv$port1__read ;
  assign fabric_v_f_wr_mis_0_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr:
	  fabric_v_f_wr_mis_0_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_9:
	  fabric_v_f_wr_mis_0_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_18:
	  fabric_v_f_wr_mis_0_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_wr_mis_0_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_0_rv$port1__read =
	     fabric_v_f_wr_mis_0_rv$EN_port0__write ?
	       fabric_v_f_wr_mis_0_rv$port0__write_1 :
	       fabric_v_f_wr_mis_0_rv ;
  assign fabric_v_f_wr_mis_0_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master ;
  assign fabric_v_f_wr_mis_0_rv$port2__read =
	     fabric_v_f_wr_mis_0_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_wr_mis_0_rv$port1__read ;
  assign fabric_v_f_wr_mis_1_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_1:
	  fabric_v_f_wr_mis_1_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_10:
	  fabric_v_f_wr_mis_1_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_19:
	  fabric_v_f_wr_mis_1_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_wr_mis_1_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_1_rv$port1__read =
	     fabric_v_f_wr_mis_1_rv$EN_port0__write ?
	       fabric_v_f_wr_mis_1_rv$port0__write_1 :
	       fabric_v_f_wr_mis_1_rv ;
  assign fabric_v_f_wr_mis_1_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_1 ;
  assign fabric_v_f_wr_mis_1_rv$port2__read =
	     fabric_v_f_wr_mis_1_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_wr_mis_1_rv$port1__read ;
  assign fabric_v_f_wr_mis_2_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_2:
	  fabric_v_f_wr_mis_2_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_11:
	  fabric_v_f_wr_mis_2_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_20:
	  fabric_v_f_wr_mis_2_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_wr_mis_2_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_2_rv$port1__read =
	     fabric_v_f_wr_mis_2_rv$EN_port0__write ?
	       fabric_v_f_wr_mis_2_rv$port0__write_1 :
	       fabric_v_f_wr_mis_2_rv ;
  assign fabric_v_f_wr_mis_2_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_2 ;
  assign fabric_v_f_wr_mis_2_rv$port2__read =
	     fabric_v_f_wr_mis_2_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_wr_mis_2_rv$port1__read ;
  assign fabric_v_f_wr_mis_3_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_3:
	  fabric_v_f_wr_mis_3_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_12:
	  fabric_v_f_wr_mis_3_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_21:
	  fabric_v_f_wr_mis_3_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_wr_mis_3_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_3_rv$port1__read =
	     fabric_v_f_wr_mis_3_rv$EN_port0__write ?
	       fabric_v_f_wr_mis_3_rv$port0__write_1 :
	       fabric_v_f_wr_mis_3_rv ;
  assign fabric_v_f_wr_mis_3_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_3 ;
  assign fabric_v_f_wr_mis_3_rv$port2__read =
	     fabric_v_f_wr_mis_3_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_wr_mis_3_rv$port1__read ;
  assign fabric_v_f_wr_mis_4_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_4:
	  fabric_v_f_wr_mis_4_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_13:
	  fabric_v_f_wr_mis_4_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_22:
	  fabric_v_f_wr_mis_4_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_wr_mis_4_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_4_rv$port1__read =
	     fabric_v_f_wr_mis_4_rv$EN_port0__write ?
	       fabric_v_f_wr_mis_4_rv$port0__write_1 :
	       fabric_v_f_wr_mis_4_rv ;
  assign fabric_v_f_wr_mis_4_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_4 ;
  assign fabric_v_f_wr_mis_4_rv$port2__read =
	     fabric_v_f_wr_mis_4_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_wr_mis_4_rv$port1__read ;
  assign fabric_v_f_wr_mis_5_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_5:
	  fabric_v_f_wr_mis_5_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_14:
	  fabric_v_f_wr_mis_5_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_23:
	  fabric_v_f_wr_mis_5_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_wr_mis_5_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_5_rv$port1__read =
	     fabric_v_f_wr_mis_5_rv$EN_port0__write ?
	       fabric_v_f_wr_mis_5_rv$port0__write_1 :
	       fabric_v_f_wr_mis_5_rv ;
  assign fabric_v_f_wr_mis_5_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_5 ;
  assign fabric_v_f_wr_mis_5_rv$port2__read =
	     fabric_v_f_wr_mis_5_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_wr_mis_5_rv$port1__read ;
  assign fabric_v_f_wr_mis_6_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_6:
	  fabric_v_f_wr_mis_6_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_15:
	  fabric_v_f_wr_mis_6_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_24:
	  fabric_v_f_wr_mis_6_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_wr_mis_6_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_6_rv$port1__read =
	     fabric_v_f_wr_mis_6_rv$EN_port0__write ?
	       fabric_v_f_wr_mis_6_rv$port0__write_1 :
	       fabric_v_f_wr_mis_6_rv ;
  assign fabric_v_f_wr_mis_6_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_6 ;
  assign fabric_v_f_wr_mis_6_rv$port2__read =
	     fabric_v_f_wr_mis_6_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_wr_mis_6_rv$port1__read ;
  assign fabric_v_f_wr_mis_7_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_7:
	  fabric_v_f_wr_mis_7_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_16:
	  fabric_v_f_wr_mis_7_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_25:
	  fabric_v_f_wr_mis_7_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_wr_mis_7_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_7_rv$port1__read =
	     fabric_v_f_wr_mis_7_rv$EN_port0__write ?
	       fabric_v_f_wr_mis_7_rv$port0__write_1 :
	       fabric_v_f_wr_mis_7_rv ;
  assign fabric_v_f_wr_mis_7_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_7 ;
  assign fabric_v_f_wr_mis_7_rv$port2__read =
	     fabric_v_f_wr_mis_7_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_wr_mis_7_rv$port1__read ;
  assign fabric_v_f_wr_mis_8_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26 ;
  always@(WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17 or
	  WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_8:
	  fabric_v_f_wr_mis_8_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_17:
	  fabric_v_f_wr_mis_8_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_wr_xaction_master_to_slave_addr_26:
	  fabric_v_f_wr_mis_8_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_wr_mis_8_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_wr_mis_8_rv$port1__read =
	     fabric_v_f_wr_mis_8_rv$EN_port0__write ?
	       fabric_v_f_wr_mis_8_rv$port0__write_1 :
	       fabric_v_f_wr_mis_8_rv ;
  assign fabric_v_f_wr_mis_8_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_wr_resp_slave_to_master_8 ;
  assign fabric_v_f_wr_mis_8_rv$port2__read =
	     fabric_v_f_wr_mis_8_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_wr_mis_8_rv$port1__read ;
  assign fabric_v_f_rd_sjs_0_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd16;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd17;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd18;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd19;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd20;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd21;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd22;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd23;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd24;
      WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave:
	  fabric_v_f_rd_sjs_0_rv$port0__write_1 = 5'd25;
      default: fabric_v_f_rd_sjs_0_rv$port0__write_1 =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_0_rv$port1__read =
	     fabric_v_f_rd_sjs_0_rv$EN_port0__write ?
	       fabric_v_f_rd_sjs_0_rv$port0__write_1 :
	       fabric_v_f_rd_sjs_0_rv ;
  assign fabric_v_f_rd_sjs_0_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master ;
  always@(MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_1 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_2 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_3 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_4 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_5 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_6 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_7 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_8 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_9 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_1:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_2:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_3:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_4:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_5:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_6:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_7:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_8:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__SEL_9:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master:
	  fabric_v_f_rd_sjs_0_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      default: fabric_v_f_rd_sjs_0_rv$port1__write_1 =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_0_rv$port2__read =
	     fabric_v_f_rd_sjs_0_rv$EN_port1__write ?
	       fabric_v_f_rd_sjs_0_rv$port1__write_1 :
	       fabric_v_f_rd_sjs_0_rv$port1__read ;
  assign fabric_v_f_rd_sjs_1_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd16;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd17;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd18;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd19;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd20;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd21;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd22;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd23;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd24;
      WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1:
	  fabric_v_f_rd_sjs_1_rv$port0__write_1 = 5'd25;
      default: fabric_v_f_rd_sjs_1_rv$port0__write_1 =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_1_rv$port1__read =
	     fabric_v_f_rd_sjs_1_rv$EN_port0__write ?
	       fabric_v_f_rd_sjs_1_rv$port0__write_1 :
	       fabric_v_f_rd_sjs_1_rv ;
  assign fabric_v_f_rd_sjs_1_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 ;
  always@(MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_1 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1 or
	  MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_2 or
	  MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_3 or
	  MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_4 or
	  MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_5 or
	  MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_6 or
	  MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_7 or
	  MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_8 or
	  MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_9 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_1:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_2:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_3:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_4:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_5:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_6:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_7:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_8:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_1_rv$port1__write_1__SEL_9:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_1:
	  fabric_v_f_rd_sjs_1_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      default: fabric_v_f_rd_sjs_1_rv$port1__write_1 =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_1_rv$port2__read =
	     fabric_v_f_rd_sjs_1_rv$EN_port1__write ?
	       fabric_v_f_rd_sjs_1_rv$port1__write_1 :
	       fabric_v_f_rd_sjs_1_rv$port1__read ;
  assign fabric_v_f_rd_sjs_2_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd16;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd17;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd18;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd19;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd20;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd21;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd22;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd23;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd24;
      WILL_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2:
	  fabric_v_f_rd_sjs_2_rv$port0__write_1 = 5'd25;
      default: fabric_v_f_rd_sjs_2_rv$port0__write_1 =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_2_rv$port1__read =
	     fabric_v_f_rd_sjs_2_rv$EN_port0__write ?
	       fabric_v_f_rd_sjs_2_rv$port0__write_1 :
	       fabric_v_f_rd_sjs_2_rv ;
  assign fabric_v_f_rd_sjs_2_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[14] ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 ;
  always@(MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_1 or
	  MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1 or
	  MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_2 or
	  MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_3 or
	  MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_4 or
	  MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_5 or
	  MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_6 or
	  MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_7 or
	  MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_8 or
	  MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_9 or
	  WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_1:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_2:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_3:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_4:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_5:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_6:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_7:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_8:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      MUX_fabric_v_f_rd_sjs_2_rv$port1__write_1__SEL_9:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      WILL_FIRE_RL_fabric_rl_rd_resp_err_to_master_2:
	  fabric_v_f_rd_sjs_2_rv$port1__write_1 =
	      MUX_fabric_v_f_rd_sjs_0_rv$port1__write_1__VAL_1;
      default: fabric_v_f_rd_sjs_2_rv$port1__write_1 =
		   5'b01010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_sjs_2_rv$port2__read =
	     fabric_v_f_rd_sjs_2_rv$EN_port1__write ?
	       fabric_v_f_rd_sjs_2_rv$port1__write_1 :
	       fabric_v_f_rd_sjs_2_rv$port1__read ;
  assign fabric_v_f_rd_err_user_0_rv$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_from_masters_0_f_rd_addr$port1__read[39:30] } ;
  assign fabric_v_f_rd_err_user_0_rv$port1__read =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave ?
	       fabric_v_f_rd_err_user_0_rv$port0__write_1 :
	       fabric_v_f_rd_err_user_0_rv ;
  assign fabric_v_f_rd_err_user_0_rv$port1__write_1 =
	     { 1'd0, 10'b1010101010 /* unspecified value */  } ;
  assign fabric_v_f_rd_err_user_0_rv$port2__read =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master ?
	       fabric_v_f_rd_err_user_0_rv$port1__write_1 :
	       fabric_v_f_rd_err_user_0_rv$port1__read ;
  assign fabric_v_f_rd_err_user_1_rv$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_from_masters_1_f_rd_addr$port1__read[39:30] } ;
  assign fabric_v_f_rd_err_user_1_rv$port1__read =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_1 ?
	       fabric_v_f_rd_err_user_1_rv$port0__write_1 :
	       fabric_v_f_rd_err_user_1_rv ;
  assign fabric_v_f_rd_err_user_1_rv$port2__read =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_1 ?
	       fabric_v_f_rd_err_user_0_rv$port1__write_1 :
	       fabric_v_f_rd_err_user_1_rv$port1__read ;
  assign fabric_v_f_rd_err_user_2_rv$port0__write_1 =
	     { 1'd1,
	       fabric_xactors_from_masters_2_f_rd_addr$port1__read[39:30] } ;
  assign fabric_v_f_rd_err_user_2_rv$port1__read =
	     CAN_FIRE_RL_fabric_rl_rd_xaction_no_such_slave_2 ?
	       fabric_v_f_rd_err_user_2_rv$port0__write_1 :
	       fabric_v_f_rd_err_user_2_rv ;
  assign fabric_v_f_rd_err_user_2_rv$port2__read =
	     CAN_FIRE_RL_fabric_rl_rd_resp_err_to_master_2 ?
	       fabric_v_f_rd_err_user_0_rv$port1__write_1 :
	       fabric_v_f_rd_err_user_2_rv$port1__read ;
  assign fabric_v_f_rd_mis_0_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave:
	  fabric_v_f_rd_mis_0_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9:
	  fabric_v_f_rd_mis_0_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18:
	  fabric_v_f_rd_mis_0_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_rd_mis_0_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_0_rv$port1__read =
	     fabric_v_f_rd_mis_0_rv$EN_port0__write ?
	       fabric_v_f_rd_mis_0_rv$port0__write_1 :
	       fabric_v_f_rd_mis_0_rv ;
  assign fabric_v_f_rd_mis_0_rv$EN_port1__write =
	     _dor1fabric_v_f_rd_mis_0_rv$EN_port1__write &&
	     fabric_xactors_to_slaves_0_f_rd_data$port1__read[14] ;
  assign fabric_v_f_rd_mis_0_rv$port1__write_1 =
	     { 1'd0, 2'b10 /* unspecified value */  } ;
  assign fabric_v_f_rd_mis_0_rv$port2__read =
	     fabric_v_f_rd_mis_0_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_rd_mis_0_rv$port1__read ;
  assign fabric_v_f_rd_mis_1_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1:
	  fabric_v_f_rd_mis_1_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_10:
	  fabric_v_f_rd_mis_1_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19:
	  fabric_v_f_rd_mis_1_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_rd_mis_1_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_1_rv$port1__read =
	     fabric_v_f_rd_mis_1_rv$EN_port0__write ?
	       fabric_v_f_rd_mis_1_rv$port0__write_1 :
	       fabric_v_f_rd_mis_1_rv ;
  assign fabric_v_f_rd_mis_1_rv$EN_port1__write =
	     _dor1fabric_v_f_rd_mis_1_rv$EN_port1__write &&
	     fabric_xactors_to_slaves_1_f_rd_data$port1__read[14] ;
  assign fabric_v_f_rd_mis_1_rv$port2__read =
	     fabric_v_f_rd_mis_1_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_rd_mis_1_rv$port1__read ;
  assign fabric_v_f_rd_mis_2_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2:
	  fabric_v_f_rd_mis_2_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_11:
	  fabric_v_f_rd_mis_2_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20:
	  fabric_v_f_rd_mis_2_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_rd_mis_2_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_2_rv$port1__read =
	     fabric_v_f_rd_mis_2_rv$EN_port0__write ?
	       fabric_v_f_rd_mis_2_rv$port0__write_1 :
	       fabric_v_f_rd_mis_2_rv ;
  assign fabric_v_f_rd_mis_2_rv$EN_port1__write =
	     _dor1fabric_v_f_rd_mis_2_rv$EN_port1__write &&
	     fabric_xactors_to_slaves_2_f_rd_data$port1__read[14] ;
  assign fabric_v_f_rd_mis_2_rv$port2__read =
	     fabric_v_f_rd_mis_2_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_rd_mis_2_rv$port1__read ;
  assign fabric_v_f_rd_mis_3_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3:
	  fabric_v_f_rd_mis_3_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12:
	  fabric_v_f_rd_mis_3_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21:
	  fabric_v_f_rd_mis_3_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_rd_mis_3_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_3_rv$port1__read =
	     fabric_v_f_rd_mis_3_rv$EN_port0__write ?
	       fabric_v_f_rd_mis_3_rv$port0__write_1 :
	       fabric_v_f_rd_mis_3_rv ;
  assign fabric_v_f_rd_mis_3_rv$EN_port1__write =
	     _dor1fabric_v_f_rd_mis_3_rv$EN_port1__write &&
	     fabric_xactors_to_slaves_3_f_rd_data$port1__read[14] ;
  assign fabric_v_f_rd_mis_3_rv$port2__read =
	     fabric_v_f_rd_mis_3_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_rd_mis_3_rv$port1__read ;
  assign fabric_v_f_rd_mis_4_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4:
	  fabric_v_f_rd_mis_4_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13:
	  fabric_v_f_rd_mis_4_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22:
	  fabric_v_f_rd_mis_4_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_rd_mis_4_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_4_rv$port1__read =
	     fabric_v_f_rd_mis_4_rv$EN_port0__write ?
	       fabric_v_f_rd_mis_4_rv$port0__write_1 :
	       fabric_v_f_rd_mis_4_rv ;
  assign fabric_v_f_rd_mis_4_rv$EN_port1__write =
	     _dor1fabric_v_f_rd_mis_4_rv$EN_port1__write &&
	     fabric_xactors_to_slaves_4_f_rd_data$port1__read[14] ;
  assign fabric_v_f_rd_mis_4_rv$port2__read =
	     fabric_v_f_rd_mis_4_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_rd_mis_4_rv$port1__read ;
  assign fabric_v_f_rd_mis_5_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5:
	  fabric_v_f_rd_mis_5_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14:
	  fabric_v_f_rd_mis_5_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23:
	  fabric_v_f_rd_mis_5_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_rd_mis_5_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_5_rv$port1__read =
	     fabric_v_f_rd_mis_5_rv$EN_port0__write ?
	       fabric_v_f_rd_mis_5_rv$port0__write_1 :
	       fabric_v_f_rd_mis_5_rv ;
  assign fabric_v_f_rd_mis_5_rv$EN_port1__write =
	     _dor1fabric_v_f_rd_mis_5_rv$EN_port1__write &&
	     fabric_xactors_to_slaves_5_f_rd_data$port1__read[14] ;
  assign fabric_v_f_rd_mis_5_rv$port2__read =
	     fabric_v_f_rd_mis_5_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_rd_mis_5_rv$port1__read ;
  assign fabric_v_f_rd_mis_6_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6:
	  fabric_v_f_rd_mis_6_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15:
	  fabric_v_f_rd_mis_6_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_24:
	  fabric_v_f_rd_mis_6_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_rd_mis_6_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_6_rv$port1__read =
	     fabric_v_f_rd_mis_6_rv$EN_port0__write ?
	       fabric_v_f_rd_mis_6_rv$port0__write_1 :
	       fabric_v_f_rd_mis_6_rv ;
  assign fabric_v_f_rd_mis_6_rv$EN_port1__write =
	     _dor1fabric_v_f_rd_mis_6_rv$EN_port1__write &&
	     fabric_xactors_to_slaves_6_f_rd_data$port1__read[14] ;
  assign fabric_v_f_rd_mis_6_rv$port2__read =
	     fabric_v_f_rd_mis_6_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_rd_mis_6_rv$port1__read ;
  assign fabric_v_f_rd_mis_7_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7:
	  fabric_v_f_rd_mis_7_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16:
	  fabric_v_f_rd_mis_7_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_25:
	  fabric_v_f_rd_mis_7_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_rd_mis_7_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_7_rv$port1__read =
	     fabric_v_f_rd_mis_7_rv$EN_port0__write ?
	       fabric_v_f_rd_mis_7_rv$port0__write_1 :
	       fabric_v_f_rd_mis_7_rv ;
  assign fabric_v_f_rd_mis_7_rv$EN_port1__write =
	     _dor1fabric_v_f_rd_mis_7_rv$EN_port1__write &&
	     fabric_xactors_to_slaves_7_f_rd_data$port1__read[14] ;
  assign fabric_v_f_rd_mis_7_rv$port2__read =
	     fabric_v_f_rd_mis_7_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_rd_mis_7_rv$port1__read ;
  assign fabric_v_f_rd_mis_8_rv$EN_port0__write =
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26 ;
  always@(WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17 or
	  WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8:
	  fabric_v_f_rd_mis_8_rv$port0__write_1 = 3'd4;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17:
	  fabric_v_f_rd_mis_8_rv$port0__write_1 = 3'd5;
      WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26:
	  fabric_v_f_rd_mis_8_rv$port0__write_1 = 3'd6;
      default: fabric_v_f_rd_mis_8_rv$port0__write_1 =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign fabric_v_f_rd_mis_8_rv$port1__read =
	     fabric_v_f_rd_mis_8_rv$EN_port0__write ?
	       fabric_v_f_rd_mis_8_rv$port0__write_1 :
	       fabric_v_f_rd_mis_8_rv ;
  assign fabric_v_f_rd_mis_8_rv$EN_port1__write =
	     _dor1fabric_v_f_rd_mis_8_rv$EN_port1__write &&
	     fabric_xactors_to_slaves_8_f_rd_data$port1__read[14] ;
  assign fabric_v_f_rd_mis_8_rv$port2__read =
	     fabric_v_f_rd_mis_8_rv$EN_port1__write ?
	       fabric_v_f_rd_mis_0_rv$port1__write_1 :
	       fabric_v_f_rd_mis_8_rv$port1__read ;

  // register count
  assign count$D_IN = count + 16'd1 ;
  assign count$EN = CAN_FIRE_RL_init ;

  // register fabric_cfg_verbosity
  assign fabric_cfg_verbosity$D_IN = 4'h0 ;
  assign fabric_cfg_verbosity$EN = 1'b0 ;

  // register fabric_v_f_rd_err_user_0_rv
  assign fabric_v_f_rd_err_user_0_rv$D_IN =
	     fabric_v_f_rd_err_user_0_rv$port2__read ;
  assign fabric_v_f_rd_err_user_0_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_err_user_1_rv
  assign fabric_v_f_rd_err_user_1_rv$D_IN =
	     fabric_v_f_rd_err_user_1_rv$port2__read ;
  assign fabric_v_f_rd_err_user_1_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_err_user_2_rv
  assign fabric_v_f_rd_err_user_2_rv$D_IN =
	     fabric_v_f_rd_err_user_2_rv$port2__read ;
  assign fabric_v_f_rd_err_user_2_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_mis_0_rv
  assign fabric_v_f_rd_mis_0_rv$D_IN = fabric_v_f_rd_mis_0_rv$port2__read ;
  assign fabric_v_f_rd_mis_0_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_mis_1_rv
  assign fabric_v_f_rd_mis_1_rv$D_IN = fabric_v_f_rd_mis_1_rv$port2__read ;
  assign fabric_v_f_rd_mis_1_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_mis_2_rv
  assign fabric_v_f_rd_mis_2_rv$D_IN = fabric_v_f_rd_mis_2_rv$port2__read ;
  assign fabric_v_f_rd_mis_2_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_mis_3_rv
  assign fabric_v_f_rd_mis_3_rv$D_IN = fabric_v_f_rd_mis_3_rv$port2__read ;
  assign fabric_v_f_rd_mis_3_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_mis_4_rv
  assign fabric_v_f_rd_mis_4_rv$D_IN = fabric_v_f_rd_mis_4_rv$port2__read ;
  assign fabric_v_f_rd_mis_4_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_mis_5_rv
  assign fabric_v_f_rd_mis_5_rv$D_IN = fabric_v_f_rd_mis_5_rv$port2__read ;
  assign fabric_v_f_rd_mis_5_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_mis_6_rv
  assign fabric_v_f_rd_mis_6_rv$D_IN = fabric_v_f_rd_mis_6_rv$port2__read ;
  assign fabric_v_f_rd_mis_6_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_mis_7_rv
  assign fabric_v_f_rd_mis_7_rv$D_IN = fabric_v_f_rd_mis_7_rv$port2__read ;
  assign fabric_v_f_rd_mis_7_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_mis_8_rv
  assign fabric_v_f_rd_mis_8_rv$D_IN = fabric_v_f_rd_mis_8_rv$port2__read ;
  assign fabric_v_f_rd_mis_8_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_sjs_0_rv
  assign fabric_v_f_rd_sjs_0_rv$D_IN = fabric_v_f_rd_sjs_0_rv$port2__read ;
  assign fabric_v_f_rd_sjs_0_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_sjs_1_rv
  assign fabric_v_f_rd_sjs_1_rv$D_IN = fabric_v_f_rd_sjs_1_rv$port2__read ;
  assign fabric_v_f_rd_sjs_1_rv$EN = 1'b1 ;

  // register fabric_v_f_rd_sjs_2_rv
  assign fabric_v_f_rd_sjs_2_rv$D_IN = fabric_v_f_rd_sjs_2_rv$port2__read ;
  assign fabric_v_f_rd_sjs_2_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_err_user_0_rv
  assign fabric_v_f_wr_err_user_0_rv$D_IN =
	     fabric_v_f_wr_err_user_0_rv$port2__read ;
  assign fabric_v_f_wr_err_user_0_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_err_user_1_rv
  assign fabric_v_f_wr_err_user_1_rv$D_IN =
	     fabric_v_f_wr_err_user_1_rv$port2__read ;
  assign fabric_v_f_wr_err_user_1_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_err_user_2_rv
  assign fabric_v_f_wr_err_user_2_rv$D_IN =
	     fabric_v_f_wr_err_user_2_rv$port2__read ;
  assign fabric_v_f_wr_err_user_2_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_mis_0_rv
  assign fabric_v_f_wr_mis_0_rv$D_IN = fabric_v_f_wr_mis_0_rv$port2__read ;
  assign fabric_v_f_wr_mis_0_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_mis_1_rv
  assign fabric_v_f_wr_mis_1_rv$D_IN = fabric_v_f_wr_mis_1_rv$port2__read ;
  assign fabric_v_f_wr_mis_1_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_mis_2_rv
  assign fabric_v_f_wr_mis_2_rv$D_IN = fabric_v_f_wr_mis_2_rv$port2__read ;
  assign fabric_v_f_wr_mis_2_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_mis_3_rv
  assign fabric_v_f_wr_mis_3_rv$D_IN = fabric_v_f_wr_mis_3_rv$port2__read ;
  assign fabric_v_f_wr_mis_3_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_mis_4_rv
  assign fabric_v_f_wr_mis_4_rv$D_IN = fabric_v_f_wr_mis_4_rv$port2__read ;
  assign fabric_v_f_wr_mis_4_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_mis_5_rv
  assign fabric_v_f_wr_mis_5_rv$D_IN = fabric_v_f_wr_mis_5_rv$port2__read ;
  assign fabric_v_f_wr_mis_5_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_mis_6_rv
  assign fabric_v_f_wr_mis_6_rv$D_IN = fabric_v_f_wr_mis_6_rv$port2__read ;
  assign fabric_v_f_wr_mis_6_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_mis_7_rv
  assign fabric_v_f_wr_mis_7_rv$D_IN = fabric_v_f_wr_mis_7_rv$port2__read ;
  assign fabric_v_f_wr_mis_7_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_mis_8_rv
  assign fabric_v_f_wr_mis_8_rv$D_IN = fabric_v_f_wr_mis_8_rv$port2__read ;
  assign fabric_v_f_wr_mis_8_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_sjs_0_rv
  assign fabric_v_f_wr_sjs_0_rv$D_IN = fabric_v_f_wr_sjs_0_rv$port2__read ;
  assign fabric_v_f_wr_sjs_0_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_sjs_1_rv
  assign fabric_v_f_wr_sjs_1_rv$D_IN = fabric_v_f_wr_sjs_1_rv$port2__read ;
  assign fabric_v_f_wr_sjs_1_rv$EN = 1'b1 ;

  // register fabric_v_f_wr_sjs_2_rv
  assign fabric_v_f_wr_sjs_2_rv$D_IN = fabric_v_f_wr_sjs_2_rv$port2__read ;
  assign fabric_v_f_wr_sjs_2_rv$EN = 1'b1 ;

  // register fabric_xactors_from_masters_0_f_rd_addr
  assign fabric_xactors_from_masters_0_f_rd_addr$D_IN =
	     fabric_xactors_from_masters_0_f_rd_addr$port2__read ;
  assign fabric_xactors_from_masters_0_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_from_masters_0_f_rd_data
  assign fabric_xactors_from_masters_0_f_rd_data$D_IN =
	     fabric_xactors_from_masters_0_f_rd_data$port2__read ;
  assign fabric_xactors_from_masters_0_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_from_masters_0_f_wr_addr
  assign fabric_xactors_from_masters_0_f_wr_addr$D_IN =
	     fabric_xactors_from_masters_0_f_wr_addr$port2__read ;
  assign fabric_xactors_from_masters_0_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_from_masters_0_f_wr_data
  assign fabric_xactors_from_masters_0_f_wr_data$D_IN =
	     fabric_xactors_from_masters_0_f_wr_data$port2__read ;
  assign fabric_xactors_from_masters_0_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_from_masters_0_f_wr_resp
  assign fabric_xactors_from_masters_0_f_wr_resp$D_IN =
	     fabric_xactors_from_masters_0_f_wr_resp$port2__read ;
  assign fabric_xactors_from_masters_0_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_from_masters_1_f_rd_addr
  assign fabric_xactors_from_masters_1_f_rd_addr$D_IN =
	     fabric_xactors_from_masters_1_f_rd_addr$port2__read ;
  assign fabric_xactors_from_masters_1_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_from_masters_1_f_rd_data
  assign fabric_xactors_from_masters_1_f_rd_data$D_IN =
	     fabric_xactors_from_masters_1_f_rd_data$port2__read ;
  assign fabric_xactors_from_masters_1_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_from_masters_1_f_wr_addr
  assign fabric_xactors_from_masters_1_f_wr_addr$D_IN =
	     fabric_xactors_from_masters_1_f_wr_addr$port2__read ;
  assign fabric_xactors_from_masters_1_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_from_masters_1_f_wr_data
  assign fabric_xactors_from_masters_1_f_wr_data$D_IN =
	     fabric_xactors_from_masters_1_f_wr_data$port2__read ;
  assign fabric_xactors_from_masters_1_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_from_masters_1_f_wr_resp
  assign fabric_xactors_from_masters_1_f_wr_resp$D_IN =
	     fabric_xactors_from_masters_1_f_wr_resp$port2__read ;
  assign fabric_xactors_from_masters_1_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_from_masters_2_f_rd_addr
  assign fabric_xactors_from_masters_2_f_rd_addr$D_IN =
	     fabric_xactors_from_masters_2_f_rd_addr$port2__read ;
  assign fabric_xactors_from_masters_2_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_from_masters_2_f_rd_data
  assign fabric_xactors_from_masters_2_f_rd_data$D_IN =
	     fabric_xactors_from_masters_2_f_rd_data$port2__read ;
  assign fabric_xactors_from_masters_2_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_from_masters_2_f_wr_addr
  assign fabric_xactors_from_masters_2_f_wr_addr$D_IN =
	     fabric_xactors_from_masters_2_f_wr_addr$port2__read ;
  assign fabric_xactors_from_masters_2_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_from_masters_2_f_wr_data
  assign fabric_xactors_from_masters_2_f_wr_data$D_IN =
	     fabric_xactors_from_masters_2_f_wr_data$port2__read ;
  assign fabric_xactors_from_masters_2_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_from_masters_2_f_wr_resp
  assign fabric_xactors_from_masters_2_f_wr_resp$D_IN =
	     fabric_xactors_from_masters_2_f_wr_resp$port2__read ;
  assign fabric_xactors_from_masters_2_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_0_f_rd_addr
  assign fabric_xactors_to_slaves_0_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_0_f_rd_addr$port2__read ;
  assign fabric_xactors_to_slaves_0_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_0_f_rd_data
  assign fabric_xactors_to_slaves_0_f_rd_data$D_IN =
	     fabric_xactors_to_slaves_0_f_rd_data$port2__read ;
  assign fabric_xactors_to_slaves_0_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_0_f_wr_addr
  assign fabric_xactors_to_slaves_0_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_0_f_wr_addr$port2__read ;
  assign fabric_xactors_to_slaves_0_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_0_f_wr_data
  assign fabric_xactors_to_slaves_0_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_0_f_wr_data$port2__read ;
  assign fabric_xactors_to_slaves_0_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_0_f_wr_resp
  assign fabric_xactors_to_slaves_0_f_wr_resp$D_IN =
	     fabric_xactors_to_slaves_0_f_wr_resp$port2__read ;
  assign fabric_xactors_to_slaves_0_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_0_rd_req_reg
  assign fabric_xactors_to_slaves_0_rd_req_reg$D_IN =
	     fabric_xactors_to_slaves_0_rd_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_0_rd_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_0_rg_read_burst_cycle
  assign fabric_xactors_to_slaves_0_rg_read_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_0_rd_req_reg_port1__r_ETC___d148 ?
	       8'd0 :
	       x__h31137 ;
  assign fabric_xactors_to_slaves_0_rg_read_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_read_request ;

  // register fabric_xactors_to_slaves_0_rg_write_burst_cycle
  assign fabric_xactors_to_slaves_0_rg_write_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_0_wr_req_reg_port1__r_ETC___d257 ?
	       8'd0 :
	       x__h33081 ;
  assign fabric_xactors_to_slaves_0_rg_write_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_0_generate_write_request ;

  // register fabric_xactors_to_slaves_0_wr_data_reg
  assign fabric_xactors_to_slaves_0_wr_data_reg$D_IN =
	     fabric_xactors_to_slaves_0_wr_data_reg$port2__read ;
  assign fabric_xactors_to_slaves_0_wr_data_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_0_wr_req_reg
  assign fabric_xactors_to_slaves_0_wr_req_reg$D_IN =
	     fabric_xactors_to_slaves_0_wr_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_0_wr_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_1_f_rd_addr
  assign fabric_xactors_to_slaves_1_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_1_f_rd_addr$port2__read ;
  assign fabric_xactors_to_slaves_1_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_1_f_rd_data
  assign fabric_xactors_to_slaves_1_f_rd_data$D_IN =
	     fabric_xactors_to_slaves_1_f_rd_data$port2__read ;
  assign fabric_xactors_to_slaves_1_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_1_f_wr_addr
  assign fabric_xactors_to_slaves_1_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_1_f_wr_addr$port2__read ;
  assign fabric_xactors_to_slaves_1_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_1_f_wr_data
  assign fabric_xactors_to_slaves_1_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_1_f_wr_data$port2__read ;
  assign fabric_xactors_to_slaves_1_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_1_f_wr_resp
  assign fabric_xactors_to_slaves_1_f_wr_resp$D_IN =
	     fabric_xactors_to_slaves_1_f_wr_resp$port2__read ;
  assign fabric_xactors_to_slaves_1_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_1_rd_req_reg
  assign fabric_xactors_to_slaves_1_rd_req_reg$D_IN =
	     fabric_xactors_to_slaves_1_rd_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_1_rd_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_1_rg_read_burst_cycle
  assign fabric_xactors_to_slaves_1_rg_read_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_1_rd_req_reg_port1__r_ETC___d358 ?
	       8'd0 :
	       x__h35646 ;
  assign fabric_xactors_to_slaves_1_rg_read_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_read_request ;

  // register fabric_xactors_to_slaves_1_rg_write_burst_cycle
  assign fabric_xactors_to_slaves_1_rg_write_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_1_wr_req_reg_port1__r_ETC___d467 ?
	       8'd0 :
	       x__h37546 ;
  assign fabric_xactors_to_slaves_1_rg_write_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_1_generate_write_request ;

  // register fabric_xactors_to_slaves_1_wr_data_reg
  assign fabric_xactors_to_slaves_1_wr_data_reg$D_IN =
	     fabric_xactors_to_slaves_1_wr_data_reg$port2__read ;
  assign fabric_xactors_to_slaves_1_wr_data_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_1_wr_req_reg
  assign fabric_xactors_to_slaves_1_wr_req_reg$D_IN =
	     fabric_xactors_to_slaves_1_wr_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_1_wr_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_2_f_rd_addr
  assign fabric_xactors_to_slaves_2_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_2_f_rd_addr$port2__read ;
  assign fabric_xactors_to_slaves_2_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_2_f_rd_data
  assign fabric_xactors_to_slaves_2_f_rd_data$D_IN =
	     fabric_xactors_to_slaves_2_f_rd_data$port2__read ;
  assign fabric_xactors_to_slaves_2_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_2_f_wr_addr
  assign fabric_xactors_to_slaves_2_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_2_f_wr_addr$port2__read ;
  assign fabric_xactors_to_slaves_2_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_2_f_wr_data
  assign fabric_xactors_to_slaves_2_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_2_f_wr_data$port2__read ;
  assign fabric_xactors_to_slaves_2_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_2_f_wr_resp
  assign fabric_xactors_to_slaves_2_f_wr_resp$D_IN =
	     fabric_xactors_to_slaves_2_f_wr_resp$port2__read ;
  assign fabric_xactors_to_slaves_2_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_2_rd_req_reg
  assign fabric_xactors_to_slaves_2_rd_req_reg$D_IN =
	     fabric_xactors_to_slaves_2_rd_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_2_rd_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_2_rg_read_burst_cycle
  assign fabric_xactors_to_slaves_2_rg_read_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_2_rd_req_reg_port1__r_ETC___d567 ?
	       8'd0 :
	       x__h40111 ;
  assign fabric_xactors_to_slaves_2_rg_read_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_read_request ;

  // register fabric_xactors_to_slaves_2_rg_write_burst_cycle
  assign fabric_xactors_to_slaves_2_rg_write_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_2_wr_req_reg_port1__r_ETC___d676 ?
	       8'd0 :
	       x__h42011 ;
  assign fabric_xactors_to_slaves_2_rg_write_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_2_generate_write_request ;

  // register fabric_xactors_to_slaves_2_wr_data_reg
  assign fabric_xactors_to_slaves_2_wr_data_reg$D_IN =
	     fabric_xactors_to_slaves_2_wr_data_reg$port2__read ;
  assign fabric_xactors_to_slaves_2_wr_data_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_2_wr_req_reg
  assign fabric_xactors_to_slaves_2_wr_req_reg$D_IN =
	     fabric_xactors_to_slaves_2_wr_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_2_wr_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_3_f_rd_addr
  assign fabric_xactors_to_slaves_3_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_3_f_rd_addr$port2__read ;
  assign fabric_xactors_to_slaves_3_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_3_f_rd_data
  assign fabric_xactors_to_slaves_3_f_rd_data$D_IN =
	     fabric_xactors_to_slaves_3_f_rd_data$port2__read ;
  assign fabric_xactors_to_slaves_3_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_3_f_wr_addr
  assign fabric_xactors_to_slaves_3_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_3_f_wr_addr$port2__read ;
  assign fabric_xactors_to_slaves_3_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_3_f_wr_data
  assign fabric_xactors_to_slaves_3_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_3_f_wr_data$port2__read ;
  assign fabric_xactors_to_slaves_3_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_3_f_wr_resp
  assign fabric_xactors_to_slaves_3_f_wr_resp$D_IN =
	     fabric_xactors_to_slaves_3_f_wr_resp$port2__read ;
  assign fabric_xactors_to_slaves_3_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_3_rd_req_reg
  assign fabric_xactors_to_slaves_3_rd_req_reg$D_IN =
	     fabric_xactors_to_slaves_3_rd_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_3_rd_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_3_rg_read_burst_cycle
  assign fabric_xactors_to_slaves_3_rg_read_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_3_rd_req_reg_port1__r_ETC___d776 ?
	       8'd0 :
	       x__h44576 ;
  assign fabric_xactors_to_slaves_3_rg_read_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_read_request ;

  // register fabric_xactors_to_slaves_3_rg_write_burst_cycle
  assign fabric_xactors_to_slaves_3_rg_write_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_3_wr_req_reg_port1__r_ETC___d885 ?
	       8'd0 :
	       x__h46476 ;
  assign fabric_xactors_to_slaves_3_rg_write_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_3_generate_write_request ;

  // register fabric_xactors_to_slaves_3_wr_data_reg
  assign fabric_xactors_to_slaves_3_wr_data_reg$D_IN =
	     fabric_xactors_to_slaves_3_wr_data_reg$port2__read ;
  assign fabric_xactors_to_slaves_3_wr_data_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_3_wr_req_reg
  assign fabric_xactors_to_slaves_3_wr_req_reg$D_IN =
	     fabric_xactors_to_slaves_3_wr_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_3_wr_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_4_f_rd_addr
  assign fabric_xactors_to_slaves_4_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_4_f_rd_addr$port2__read ;
  assign fabric_xactors_to_slaves_4_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_4_f_rd_data
  assign fabric_xactors_to_slaves_4_f_rd_data$D_IN =
	     fabric_xactors_to_slaves_4_f_rd_data$port2__read ;
  assign fabric_xactors_to_slaves_4_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_4_f_wr_addr
  assign fabric_xactors_to_slaves_4_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_4_f_wr_addr$port2__read ;
  assign fabric_xactors_to_slaves_4_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_4_f_wr_data
  assign fabric_xactors_to_slaves_4_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_4_f_wr_data$port2__read ;
  assign fabric_xactors_to_slaves_4_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_4_f_wr_resp
  assign fabric_xactors_to_slaves_4_f_wr_resp$D_IN =
	     fabric_xactors_to_slaves_4_f_wr_resp$port2__read ;
  assign fabric_xactors_to_slaves_4_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_4_rd_req_reg
  assign fabric_xactors_to_slaves_4_rd_req_reg$D_IN =
	     fabric_xactors_to_slaves_4_rd_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_4_rd_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_4_rg_read_burst_cycle
  assign fabric_xactors_to_slaves_4_rg_read_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_4_rd_req_reg_port1__r_ETC___d985 ?
	       8'd0 :
	       x__h49041 ;
  assign fabric_xactors_to_slaves_4_rg_read_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_read_request ;

  // register fabric_xactors_to_slaves_4_rg_write_burst_cycle
  assign fabric_xactors_to_slaves_4_rg_write_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_4_wr_req_reg_port1__r_ETC___d1094 ?
	       8'd0 :
	       x__h50941 ;
  assign fabric_xactors_to_slaves_4_rg_write_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_4_generate_write_request ;

  // register fabric_xactors_to_slaves_4_wr_data_reg
  assign fabric_xactors_to_slaves_4_wr_data_reg$D_IN =
	     fabric_xactors_to_slaves_4_wr_data_reg$port2__read ;
  assign fabric_xactors_to_slaves_4_wr_data_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_4_wr_req_reg
  assign fabric_xactors_to_slaves_4_wr_req_reg$D_IN =
	     fabric_xactors_to_slaves_4_wr_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_4_wr_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_5_f_rd_addr
  assign fabric_xactors_to_slaves_5_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_5_f_rd_addr$port2__read ;
  assign fabric_xactors_to_slaves_5_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_5_f_rd_data
  assign fabric_xactors_to_slaves_5_f_rd_data$D_IN =
	     fabric_xactors_to_slaves_5_f_rd_data$port2__read ;
  assign fabric_xactors_to_slaves_5_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_5_f_wr_addr
  assign fabric_xactors_to_slaves_5_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_5_f_wr_addr$port2__read ;
  assign fabric_xactors_to_slaves_5_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_5_f_wr_data
  assign fabric_xactors_to_slaves_5_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_5_f_wr_data$port2__read ;
  assign fabric_xactors_to_slaves_5_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_5_f_wr_resp
  assign fabric_xactors_to_slaves_5_f_wr_resp$D_IN =
	     fabric_xactors_to_slaves_5_f_wr_resp$port2__read ;
  assign fabric_xactors_to_slaves_5_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_5_rd_req_reg
  assign fabric_xactors_to_slaves_5_rd_req_reg$D_IN =
	     fabric_xactors_to_slaves_5_rd_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_5_rd_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_5_rg_read_burst_cycle
  assign fabric_xactors_to_slaves_5_rg_read_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_5_rd_req_reg_port1__r_ETC___d1194 ?
	       8'd0 :
	       x__h53506 ;
  assign fabric_xactors_to_slaves_5_rg_read_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_read_request ;

  // register fabric_xactors_to_slaves_5_rg_write_burst_cycle
  assign fabric_xactors_to_slaves_5_rg_write_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_5_wr_req_reg_port1__r_ETC___d1303 ?
	       8'd0 :
	       x__h55406 ;
  assign fabric_xactors_to_slaves_5_rg_write_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_5_generate_write_request ;

  // register fabric_xactors_to_slaves_5_wr_data_reg
  assign fabric_xactors_to_slaves_5_wr_data_reg$D_IN =
	     fabric_xactors_to_slaves_5_wr_data_reg$port2__read ;
  assign fabric_xactors_to_slaves_5_wr_data_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_5_wr_req_reg
  assign fabric_xactors_to_slaves_5_wr_req_reg$D_IN =
	     fabric_xactors_to_slaves_5_wr_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_5_wr_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_6_f_rd_addr
  assign fabric_xactors_to_slaves_6_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_6_f_rd_addr$port2__read ;
  assign fabric_xactors_to_slaves_6_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_6_f_rd_data
  assign fabric_xactors_to_slaves_6_f_rd_data$D_IN =
	     fabric_xactors_to_slaves_6_f_rd_data$port2__read ;
  assign fabric_xactors_to_slaves_6_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_6_f_wr_addr
  assign fabric_xactors_to_slaves_6_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_6_f_wr_addr$port2__read ;
  assign fabric_xactors_to_slaves_6_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_6_f_wr_data
  assign fabric_xactors_to_slaves_6_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_6_f_wr_data$port2__read ;
  assign fabric_xactors_to_slaves_6_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_6_f_wr_resp
  assign fabric_xactors_to_slaves_6_f_wr_resp$D_IN =
	     fabric_xactors_to_slaves_6_f_wr_resp$port2__read ;
  assign fabric_xactors_to_slaves_6_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_6_rd_req_reg
  assign fabric_xactors_to_slaves_6_rd_req_reg$D_IN =
	     fabric_xactors_to_slaves_6_rd_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_6_rd_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_6_rg_read_burst_cycle
  assign fabric_xactors_to_slaves_6_rg_read_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_6_rd_req_reg_port1__r_ETC___d1403 ?
	       8'd0 :
	       x__h57971 ;
  assign fabric_xactors_to_slaves_6_rg_read_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_read_request ;

  // register fabric_xactors_to_slaves_6_rg_write_burst_cycle
  assign fabric_xactors_to_slaves_6_rg_write_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_6_wr_req_reg_port1__r_ETC___d1512 ?
	       8'd0 :
	       x__h59871 ;
  assign fabric_xactors_to_slaves_6_rg_write_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_6_generate_write_request ;

  // register fabric_xactors_to_slaves_6_wr_data_reg
  assign fabric_xactors_to_slaves_6_wr_data_reg$D_IN =
	     fabric_xactors_to_slaves_6_wr_data_reg$port2__read ;
  assign fabric_xactors_to_slaves_6_wr_data_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_6_wr_req_reg
  assign fabric_xactors_to_slaves_6_wr_req_reg$D_IN =
	     fabric_xactors_to_slaves_6_wr_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_6_wr_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_7_f_rd_addr
  assign fabric_xactors_to_slaves_7_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_7_f_rd_addr$port2__read ;
  assign fabric_xactors_to_slaves_7_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_7_f_rd_data
  assign fabric_xactors_to_slaves_7_f_rd_data$D_IN =
	     fabric_xactors_to_slaves_7_f_rd_data$port2__read ;
  assign fabric_xactors_to_slaves_7_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_7_f_wr_addr
  assign fabric_xactors_to_slaves_7_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_7_f_wr_addr$port2__read ;
  assign fabric_xactors_to_slaves_7_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_7_f_wr_data
  assign fabric_xactors_to_slaves_7_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_7_f_wr_data$port2__read ;
  assign fabric_xactors_to_slaves_7_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_7_f_wr_resp
  assign fabric_xactors_to_slaves_7_f_wr_resp$D_IN =
	     fabric_xactors_to_slaves_7_f_wr_resp$port2__read ;
  assign fabric_xactors_to_slaves_7_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_7_rd_req_reg
  assign fabric_xactors_to_slaves_7_rd_req_reg$D_IN =
	     fabric_xactors_to_slaves_7_rd_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_7_rd_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_7_rg_read_burst_cycle
  assign fabric_xactors_to_slaves_7_rg_read_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_7_rd_req_reg_port1__r_ETC___d1612 ?
	       8'd0 :
	       x__h62436 ;
  assign fabric_xactors_to_slaves_7_rg_read_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_read_request ;

  // register fabric_xactors_to_slaves_7_rg_write_burst_cycle
  assign fabric_xactors_to_slaves_7_rg_write_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_7_wr_req_reg_port1__r_ETC___d1721 ?
	       8'd0 :
	       x__h64336 ;
  assign fabric_xactors_to_slaves_7_rg_write_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_7_generate_write_request ;

  // register fabric_xactors_to_slaves_7_wr_data_reg
  assign fabric_xactors_to_slaves_7_wr_data_reg$D_IN =
	     fabric_xactors_to_slaves_7_wr_data_reg$port2__read ;
  assign fabric_xactors_to_slaves_7_wr_data_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_7_wr_req_reg
  assign fabric_xactors_to_slaves_7_wr_req_reg$D_IN =
	     fabric_xactors_to_slaves_7_wr_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_7_wr_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_8_f_rd_addr
  assign fabric_xactors_to_slaves_8_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_8_f_rd_addr$port2__read ;
  assign fabric_xactors_to_slaves_8_f_rd_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_8_f_rd_data
  assign fabric_xactors_to_slaves_8_f_rd_data$D_IN =
	     fabric_xactors_to_slaves_8_f_rd_data$port2__read ;
  assign fabric_xactors_to_slaves_8_f_rd_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_8_f_wr_addr
  assign fabric_xactors_to_slaves_8_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_8_f_wr_addr$port2__read ;
  assign fabric_xactors_to_slaves_8_f_wr_addr$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_8_f_wr_data
  assign fabric_xactors_to_slaves_8_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_8_f_wr_data$port2__read ;
  assign fabric_xactors_to_slaves_8_f_wr_data$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_8_f_wr_resp
  assign fabric_xactors_to_slaves_8_f_wr_resp$D_IN =
	     fabric_xactors_to_slaves_8_f_wr_resp$port2__read ;
  assign fabric_xactors_to_slaves_8_f_wr_resp$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_8_rd_req_reg
  assign fabric_xactors_to_slaves_8_rd_req_reg$D_IN =
	     fabric_xactors_to_slaves_8_rd_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_8_rd_req_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_8_rg_read_burst_cycle
  assign fabric_xactors_to_slaves_8_rg_read_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_8_rd_req_reg_port1__r_ETC___d1821 ?
	       8'd0 :
	       x__h66901 ;
  assign fabric_xactors_to_slaves_8_rg_read_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_read_request ;

  // register fabric_xactors_to_slaves_8_rg_write_burst_cycle
  assign fabric_xactors_to_slaves_8_rg_write_burst_cycle$D_IN =
	     fabric_xactors_to_slaves_8_wr_req_reg_port1__r_ETC___d1930 ?
	       8'd0 :
	       x__h68801 ;
  assign fabric_xactors_to_slaves_8_rg_write_burst_cycle$EN =
	     CAN_FIRE_RL_fabric_xactors_to_slaves_8_generate_write_request ;

  // register fabric_xactors_to_slaves_8_wr_data_reg
  assign fabric_xactors_to_slaves_8_wr_data_reg$D_IN =
	     fabric_xactors_to_slaves_8_wr_data_reg$port2__read ;
  assign fabric_xactors_to_slaves_8_wr_data_reg$EN = 1'b1 ;

  // register fabric_xactors_to_slaves_8_wr_req_reg
  assign fabric_xactors_to_slaves_8_wr_req_reg$D_IN =
	     fabric_xactors_to_slaves_8_wr_req_reg$port2__read ;
  assign fabric_xactors_to_slaves_8_wr_req_reg$EN = 1'b1 ;

  // register main_memory_rg_address
  assign main_memory_rg_address$D_IN =
	     main_memory_s_xactor_f_rd_addr$D_OUT[74:43] ;
  assign main_memory_rg_address$EN = CAN_FIRE_RL_main_memory_rl_rd_request ;

  // register main_memory_rg_id
  assign main_memory_rg_id$D_IN = main_memory_s_xactor_f_rd_addr$D_OUT[3:0] ;
  assign main_memory_rg_id$EN = CAN_FIRE_RL_main_memory_rl_rd_request ;

  // register main_memory_rg_readburst_counter
  assign main_memory_rg_readburst_counter$D_IN =
	     main_memory_rg_readburst_counter_30_EQ_main_me_ETC___d132 ?
	       8'd0 :
	       x__h15889 ;
  assign main_memory_rg_readburst_counter$EN =
	     CAN_FIRE_RL_main_memory_rl_rd_response ;

  // register main_memory_rg_readburst_value
  assign main_memory_rg_readburst_value$D_IN =
	     main_memory_s_xactor_f_rd_addr$D_OUT[29:22] ;
  assign main_memory_rg_readburst_value$EN =
	     CAN_FIRE_RL_main_memory_rl_rd_request ;

  // register main_memory_rg_state
  assign main_memory_rg_state$D_IN = main_memory_rg_state$port2__read ;
  assign main_memory_rg_state$EN = 1'b1 ;

  // register main_memory_rg_transfer_size
  assign main_memory_rg_transfer_size$D_IN =
	     main_memory_s_xactor_f_rd_addr$D_OUT[21:19] ;
  assign main_memory_rg_transfer_size$EN =
	     CAN_FIRE_RL_main_memory_rl_rd_request ;

  // register main_memory_rg_writeburst_counter
  assign main_memory_rg_writeburst_counter$D_IN =
	     main_memory_rg_writeburst_counter_6_EQ_main_me_ETC___d18 ?
	       8'd0 :
	       x__h3913 ;
  assign main_memory_rg_writeburst_counter$EN =
	     CAN_FIRE_RL_main_memory_rl_wr_respond ;

  // submodule bootrom
  assign bootrom$axi_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[74:43] ;
  assign bootrom$axi_slave_m_arvalid_arburst =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[18:17] ;
  assign bootrom$axi_slave_m_arvalid_arcache =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[15:12] ;
  assign bootrom$axi_slave_m_arvalid_arid =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[3:0] ;
  assign bootrom$axi_slave_m_arvalid_arlen =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[29:22] ;
  assign bootrom$axi_slave_m_arvalid_arlock =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[16] ;
  assign bootrom$axi_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[42:40] ;
  assign bootrom$axi_slave_m_arvalid_arqos =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[11:8] ;
  assign bootrom$axi_slave_m_arvalid_arregion =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[7:4] ;
  assign bootrom$axi_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[21:19] ;
  assign bootrom$axi_slave_m_arvalid_aruser =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[39:30] ;
  assign bootrom$axi_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_1_f_rd_addr$port1__read[75] ;
  assign bootrom$axi_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[74:43] ;
  assign bootrom$axi_slave_m_awvalid_awburst =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[18:17] ;
  assign bootrom$axi_slave_m_awvalid_awcache =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[15:12] ;
  assign bootrom$axi_slave_m_awvalid_awid =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[3:0] ;
  assign bootrom$axi_slave_m_awvalid_awlen =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[29:22] ;
  assign bootrom$axi_slave_m_awvalid_awlock =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[16] ;
  assign bootrom$axi_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[42:40] ;
  assign bootrom$axi_slave_m_awvalid_awqos =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[11:8] ;
  assign bootrom$axi_slave_m_awvalid_awregion =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[7:4] ;
  assign bootrom$axi_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[21:19] ;
  assign bootrom$axi_slave_m_awvalid_awuser =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[39:30] ;
  assign bootrom$axi_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_1_f_wr_addr$port1__read[75] ;
  assign bootrom$axi_slave_m_bready_bready =
	     !fabric_xactors_to_slaves_1_f_wr_resp[16] ;
  assign bootrom$axi_slave_m_rready_rready =
	     !fabric_xactors_to_slaves_1_f_rd_data[81] ;
  assign bootrom$axi_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_1_f_wr_data$port1__read[76:13] ;
  assign bootrom$axi_slave_m_wvalid_wid =
	     fabric_xactors_to_slaves_1_f_wr_data$port1__read[4:1] ;
  assign bootrom$axi_slave_m_wvalid_wlast =
	     fabric_xactors_to_slaves_1_f_wr_data$port1__read[0] ;
  assign bootrom$axi_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_1_f_wr_data$port1__read[12:5] ;
  assign bootrom$axi_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_1_f_wr_data$port1__read[77] ;
  assign bootrom$EN_axi_slave_m_awvalid = bootrom$RDY_axi_slave_m_awvalid ;
  assign bootrom$EN_axi_slave_m_wvalid = bootrom$RDY_axi_slave_m_wvalid ;

  // submodule clint
  assign clint$axi4_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[74:43] ;
  assign clint$axi4_slave_m_arvalid_arburst =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[18:17] ;
  assign clint$axi4_slave_m_arvalid_arcache =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[15:12] ;
  assign clint$axi4_slave_m_arvalid_arid =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[3:0] ;
  assign clint$axi4_slave_m_arvalid_arlen =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[29:22] ;
  assign clint$axi4_slave_m_arvalid_arlock =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[16] ;
  assign clint$axi4_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[42:40] ;
  assign clint$axi4_slave_m_arvalid_arqos =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[11:8] ;
  assign clint$axi4_slave_m_arvalid_arregion =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[7:4] ;
  assign clint$axi4_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[21:19] ;
  assign clint$axi4_slave_m_arvalid_aruser =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[39:30] ;
  assign clint$axi4_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_8_f_rd_addr$port1__read[75] ;
  assign clint$axi4_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[74:43] ;
  assign clint$axi4_slave_m_awvalid_awburst =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[18:17] ;
  assign clint$axi4_slave_m_awvalid_awcache =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[15:12] ;
  assign clint$axi4_slave_m_awvalid_awid =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[3:0] ;
  assign clint$axi4_slave_m_awvalid_awlen =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[29:22] ;
  assign clint$axi4_slave_m_awvalid_awlock =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[16] ;
  assign clint$axi4_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[42:40] ;
  assign clint$axi4_slave_m_awvalid_awqos =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[11:8] ;
  assign clint$axi4_slave_m_awvalid_awregion =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[7:4] ;
  assign clint$axi4_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[21:19] ;
  assign clint$axi4_slave_m_awvalid_awuser =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[39:30] ;
  assign clint$axi4_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_8_f_wr_addr$port1__read[75] ;
  assign clint$axi4_slave_m_bready_bready =
	     !fabric_xactors_to_slaves_8_f_wr_resp[16] ;
  assign clint$axi4_slave_m_rready_rready =
	     !fabric_xactors_to_slaves_8_f_rd_data[81] ;
  assign clint$axi4_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_8_f_wr_data$port1__read[76:13] ;
  assign clint$axi4_slave_m_wvalid_wid =
	     fabric_xactors_to_slaves_8_f_wr_data$port1__read[4:1] ;
  assign clint$axi4_slave_m_wvalid_wlast =
	     fabric_xactors_to_slaves_8_f_wr_data$port1__read[0] ;
  assign clint$axi4_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_8_f_wr_data$port1__read[12:5] ;
  assign clint$axi4_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_8_f_wr_data$port1__read[77] ;
  assign clint$EN_axi4_slave_m_awvalid = clint$RDY_axi4_slave_m_awvalid ;
  assign clint$EN_axi4_slave_m_wvalid = clint$RDY_axi4_slave_m_wvalid ;

  // submodule core
  assign core$boot_sequence_bootseq = boot_sequence_bootseq ;
  assign core$clint_msip_intrpt = clint$msip_int ;
  assign core$clint_mtime_c_mtime = clint$mtime ;
  assign core$clint_mtip_intrpt = clint$mtip_int ;
  assign core$debug_master_m_arready_arready =
	     !fabric_xactors_from_masters_2_f_rd_addr[75] ;
  assign core$debug_master_m_awready_awready =
	     !fabric_xactors_from_masters_2_f_wr_addr[75] ;
  assign core$debug_master_m_bvalid_bid =
	     fabric_xactors_from_masters_2_f_wr_resp$port1__read[3:0] ;
  assign core$debug_master_m_bvalid_bresp =
	     fabric_xactors_from_masters_2_f_wr_resp$port1__read[15:14] ;
  assign core$debug_master_m_bvalid_buser =
	     fabric_xactors_from_masters_2_f_wr_resp$port1__read[13:4] ;
  assign core$debug_master_m_bvalid_bvalid =
	     fabric_xactors_from_masters_2_f_wr_resp$port1__read[16] ;
  assign core$debug_master_m_rvalid_rdata =
	     fabric_xactors_from_masters_2_f_rd_data$port1__read[78:15] ;
  assign core$debug_master_m_rvalid_rid =
	     fabric_xactors_from_masters_2_f_rd_data$port1__read[3:0] ;
  assign core$debug_master_m_rvalid_rlast =
	     fabric_xactors_from_masters_2_f_rd_data$port1__read[14] ;
  assign core$debug_master_m_rvalid_rresp =
	     fabric_xactors_from_masters_2_f_rd_data$port1__read[80:79] ;
  assign core$debug_master_m_rvalid_ruser =
	     fabric_xactors_from_masters_2_f_rd_data$port1__read[13:4] ;
  assign core$debug_master_m_rvalid_rvalid =
	     fabric_xactors_from_masters_2_f_rd_data$port1__read[81] ;
  assign core$debug_master_m_wready_wready =
	     !fabric_xactors_from_masters_2_f_wr_data[77] ;
  assign core$debug_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[74:43] ;
  assign core$debug_slave_m_arvalid_arburst =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[18:17] ;
  assign core$debug_slave_m_arvalid_arcache =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[15:12] ;
  assign core$debug_slave_m_arvalid_arid =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[3:0] ;
  assign core$debug_slave_m_arvalid_arlen =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[29:22] ;
  assign core$debug_slave_m_arvalid_arlock =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[16] ;
  assign core$debug_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[42:40] ;
  assign core$debug_slave_m_arvalid_arqos =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[11:8] ;
  assign core$debug_slave_m_arvalid_arregion =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[7:4] ;
  assign core$debug_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[21:19] ;
  assign core$debug_slave_m_arvalid_aruser =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[39:30] ;
  assign core$debug_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_4_f_rd_addr$port1__read[75] ;
  assign core$debug_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[74:43] ;
  assign core$debug_slave_m_awvalid_awburst =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[18:17] ;
  assign core$debug_slave_m_awvalid_awcache =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[15:12] ;
  assign core$debug_slave_m_awvalid_awid =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[3:0] ;
  assign core$debug_slave_m_awvalid_awlen =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[29:22] ;
  assign core$debug_slave_m_awvalid_awlock =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[16] ;
  assign core$debug_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[42:40] ;
  assign core$debug_slave_m_awvalid_awqos =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[11:8] ;
  assign core$debug_slave_m_awvalid_awregion =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[7:4] ;
  assign core$debug_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[21:19] ;
  assign core$debug_slave_m_awvalid_awuser =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[39:30] ;
  assign core$debug_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_4_f_wr_addr$port1__read[75] ;
  assign core$debug_slave_m_bready_bready =
	     !fabric_xactors_to_slaves_4_f_wr_resp[16] ;
  assign core$debug_slave_m_rready_rready =
	     !fabric_xactors_to_slaves_4_f_rd_data[81] ;
  assign core$debug_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_4_f_wr_data$port1__read[76:13] ;
  assign core$debug_slave_m_wvalid_wid =
	     fabric_xactors_to_slaves_4_f_wr_data$port1__read[4:1] ;
  assign core$debug_slave_m_wvalid_wlast =
	     fabric_xactors_to_slaves_4_f_wr_data$port1__read[0] ;
  assign core$debug_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_4_f_wr_data$port1__read[12:5] ;
  assign core$debug_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_4_f_wr_data$port1__read[77] ;
  assign core$dmem_master_m_arready_arready =
	     !fabric_xactors_from_masters_0_f_rd_addr[75] ;
  assign core$dmem_master_m_awready_awready =
	     !fabric_xactors_from_masters_0_f_wr_addr[75] ;
  assign core$dmem_master_m_bvalid_bid =
	     fabric_xactors_from_masters_0_f_wr_resp$port1__read[3:0] ;
  assign core$dmem_master_m_bvalid_bresp =
	     fabric_xactors_from_masters_0_f_wr_resp$port1__read[15:14] ;
  assign core$dmem_master_m_bvalid_buser =
	     fabric_xactors_from_masters_0_f_wr_resp$port1__read[13:4] ;
  assign core$dmem_master_m_bvalid_bvalid =
	     fabric_xactors_from_masters_0_f_wr_resp$port1__read[16] ;
  assign core$dmem_master_m_rvalid_rdata =
	     fabric_xactors_from_masters_0_f_rd_data$port1__read[78:15] ;
  assign core$dmem_master_m_rvalid_rid =
	     fabric_xactors_from_masters_0_f_rd_data$port1__read[3:0] ;
  assign core$dmem_master_m_rvalid_rlast =
	     fabric_xactors_from_masters_0_f_rd_data$port1__read[14] ;
  assign core$dmem_master_m_rvalid_rresp =
	     fabric_xactors_from_masters_0_f_rd_data$port1__read[80:79] ;
  assign core$dmem_master_m_rvalid_ruser =
	     fabric_xactors_from_masters_0_f_rd_data$port1__read[13:4] ;
  assign core$dmem_master_m_rvalid_rvalid =
	     fabric_xactors_from_masters_0_f_rd_data$port1__read[81] ;
  assign core$dmem_master_m_wready_wready =
	     !fabric_xactors_from_masters_0_f_wr_data[77] ;
  assign core$imem_master_m_arready_arready =
	     !fabric_xactors_from_masters_1_f_rd_addr[75] ;
  assign core$imem_master_m_awready_awready =
	     !fabric_xactors_from_masters_1_f_wr_addr[75] ;
  assign core$imem_master_m_bvalid_bid =
	     fabric_xactors_from_masters_1_f_wr_resp$port1__read[3:0] ;
  assign core$imem_master_m_bvalid_bresp =
	     fabric_xactors_from_masters_1_f_wr_resp$port1__read[15:14] ;
  assign core$imem_master_m_bvalid_buser =
	     fabric_xactors_from_masters_1_f_wr_resp$port1__read[13:4] ;
  assign core$imem_master_m_bvalid_bvalid =
	     fabric_xactors_from_masters_1_f_wr_resp$port1__read[16] ;
  assign core$imem_master_m_rvalid_rdata =
	     fabric_xactors_from_masters_1_f_rd_data$port1__read[78:15] ;
  assign core$imem_master_m_rvalid_rid =
	     fabric_xactors_from_masters_1_f_rd_data$port1__read[3:0] ;
  assign core$imem_master_m_rvalid_rlast =
	     fabric_xactors_from_masters_1_f_rd_data$port1__read[14] ;
  assign core$imem_master_m_rvalid_rresp =
	     fabric_xactors_from_masters_1_f_rd_data$port1__read[80:79] ;
  assign core$imem_master_m_rvalid_ruser =
	     fabric_xactors_from_masters_1_f_rd_data$port1__read[13:4] ;
  assign core$imem_master_m_rvalid_rvalid =
	     fabric_xactors_from_masters_1_f_rd_data$port1__read[81] ;
  assign core$imem_master_m_wready_wready =
	     !fabric_xactors_from_masters_1_f_wr_data[77] ;
  assign core$request_from_dtm_requestfrmDTM = sync_request_to_dm$dD_OUT ;
  assign core$set_external_interrupt_i = plic$intrpt_note ;
  assign core$EN_set_external_interrupt = core$RDY_set_external_interrupt ;
  assign core$EN_request_from_dtm = CAN_FIRE_RL_read_synced_request_to_dm ;
  assign core$EN_response_to_dtm =
	     CAN_FIRE_RL_connect_debug_response_to_syncfifo ;
  assign core$EN_debug_slave_m_awvalid = core$RDY_debug_slave_m_awvalid ;
  assign core$EN_debug_slave_m_wvalid = core$RDY_debug_slave_m_wvalid ;
  assign core$EN_clint_msip = 1'd1 ;
  assign core$EN_clint_mtip = 1'd1 ;
  assign core$EN_clint_mtime = 1'd1 ;

  // submodule ff_gateway_queue_0
  assign ff_gateway_queue_0$D_IN = 1'b0 ;
  assign ff_gateway_queue_0$ENQ = 1'b0 ;
  assign ff_gateway_queue_0$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue &&
	     plic$intrpt_completion == 6'd0 ;
  assign ff_gateway_queue_0$CLR = 1'b0 ;

  // submodule ff_gateway_queue_1
  assign ff_gateway_queue_1$D_IN = 1'd0 ;
  assign ff_gateway_queue_1$ENQ = ff_gateway_queue_1$FULL_N ;
  assign ff_gateway_queue_1$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_1 &&
	     plic$intrpt_completion == 6'd1 ;
  assign ff_gateway_queue_1$CLR = 1'b0 ;

  // submodule ff_gateway_queue_10
  assign ff_gateway_queue_10$D_IN = 1'd0 ;
  assign ff_gateway_queue_10$ENQ = ff_gateway_queue_10$FULL_N ;
  assign ff_gateway_queue_10$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_10 &&
	     plic$intrpt_completion == 6'd10 ;
  assign ff_gateway_queue_10$CLR = 1'b0 ;

  // submodule ff_gateway_queue_11
  assign ff_gateway_queue_11$D_IN = 1'd0 ;
  assign ff_gateway_queue_11$ENQ = ff_gateway_queue_11$FULL_N ;
  assign ff_gateway_queue_11$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_11 &&
	     plic$intrpt_completion == 6'd11 ;
  assign ff_gateway_queue_11$CLR = 1'b0 ;

  // submodule ff_gateway_queue_12
  assign ff_gateway_queue_12$D_IN = 1'd0 ;
  assign ff_gateway_queue_12$ENQ = ff_gateway_queue_12$FULL_N ;
  assign ff_gateway_queue_12$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_12 &&
	     plic$intrpt_completion == 6'd12 ;
  assign ff_gateway_queue_12$CLR = 1'b0 ;

  // submodule ff_gateway_queue_13
  assign ff_gateway_queue_13$D_IN = 1'd0 ;
  assign ff_gateway_queue_13$ENQ = ff_gateway_queue_13$FULL_N ;
  assign ff_gateway_queue_13$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_13 &&
	     plic$intrpt_completion == 6'd13 ;
  assign ff_gateway_queue_13$CLR = 1'b0 ;

  // submodule ff_gateway_queue_14
  assign ff_gateway_queue_14$D_IN = 1'd0 ;
  assign ff_gateway_queue_14$ENQ = ff_gateway_queue_14$FULL_N ;
  assign ff_gateway_queue_14$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_14 &&
	     plic$intrpt_completion == 6'd14 ;
  assign ff_gateway_queue_14$CLR = 1'b0 ;

  // submodule ff_gateway_queue_15
  assign ff_gateway_queue_15$D_IN = 1'd0 ;
  assign ff_gateway_queue_15$ENQ = ff_gateway_queue_15$FULL_N ;
  assign ff_gateway_queue_15$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_15 &&
	     plic$intrpt_completion == 6'd15 ;
  assign ff_gateway_queue_15$CLR = 1'b0 ;

  // submodule ff_gateway_queue_16
  assign ff_gateway_queue_16$D_IN = 1'd0 ;
  assign ff_gateway_queue_16$ENQ = ff_gateway_queue_16$FULL_N ;
  assign ff_gateway_queue_16$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_16 &&
	     plic$intrpt_completion == 6'd16 ;
  assign ff_gateway_queue_16$CLR = 1'b0 ;

  // submodule ff_gateway_queue_17
  assign ff_gateway_queue_17$D_IN = 1'd0 ;
  assign ff_gateway_queue_17$ENQ = ff_gateway_queue_17$FULL_N ;
  assign ff_gateway_queue_17$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_17 &&
	     plic$intrpt_completion == 6'd17 ;
  assign ff_gateway_queue_17$CLR = 1'b0 ;

  // submodule ff_gateway_queue_18
  assign ff_gateway_queue_18$D_IN = 1'd0 ;
  assign ff_gateway_queue_18$ENQ = ff_gateway_queue_18$FULL_N ;
  assign ff_gateway_queue_18$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_18 &&
	     plic$intrpt_completion == 6'd18 ;
  assign ff_gateway_queue_18$CLR = 1'b0 ;

  // submodule ff_gateway_queue_19
  assign ff_gateway_queue_19$D_IN = 1'd0 ;
  assign ff_gateway_queue_19$ENQ = ff_gateway_queue_19$FULL_N ;
  assign ff_gateway_queue_19$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_19 &&
	     plic$intrpt_completion == 6'd19 ;
  assign ff_gateway_queue_19$CLR = 1'b0 ;

  // submodule ff_gateway_queue_2
  assign ff_gateway_queue_2$D_IN = 1'd0 ;
  assign ff_gateway_queue_2$ENQ = ff_gateway_queue_2$FULL_N ;
  assign ff_gateway_queue_2$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_2 &&
	     plic$intrpt_completion == 6'd2 ;
  assign ff_gateway_queue_2$CLR = 1'b0 ;

  // submodule ff_gateway_queue_20
  assign ff_gateway_queue_20$D_IN = 1'd0 ;
  assign ff_gateway_queue_20$ENQ = ff_gateway_queue_20$FULL_N ;
  assign ff_gateway_queue_20$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_20 &&
	     plic$intrpt_completion == 6'd20 ;
  assign ff_gateway_queue_20$CLR = 1'b0 ;

  // submodule ff_gateway_queue_21
  assign ff_gateway_queue_21$D_IN = 1'd0 ;
  assign ff_gateway_queue_21$ENQ = ff_gateway_queue_21$FULL_N ;
  assign ff_gateway_queue_21$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_21 &&
	     plic$intrpt_completion == 6'd21 ;
  assign ff_gateway_queue_21$CLR = 1'b0 ;

  // submodule ff_gateway_queue_22
  assign ff_gateway_queue_22$D_IN = 1'd0 ;
  assign ff_gateway_queue_22$ENQ = ff_gateway_queue_22$FULL_N ;
  assign ff_gateway_queue_22$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_22 &&
	     plic$intrpt_completion == 6'd22 ;
  assign ff_gateway_queue_22$CLR = 1'b0 ;

  // submodule ff_gateway_queue_23
  assign ff_gateway_queue_23$D_IN = 1'd0 ;
  assign ff_gateway_queue_23$ENQ = ff_gateway_queue_23$FULL_N ;
  assign ff_gateway_queue_23$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_23 &&
	     plic$intrpt_completion == 6'd23 ;
  assign ff_gateway_queue_23$CLR = 1'b0 ;

  // submodule ff_gateway_queue_24
  assign ff_gateway_queue_24$D_IN = 1'd0 ;
  assign ff_gateway_queue_24$ENQ = ff_gateway_queue_24$FULL_N ;
  assign ff_gateway_queue_24$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_24 &&
	     plic$intrpt_completion == 6'd24 ;
  assign ff_gateway_queue_24$CLR = 1'b0 ;

  // submodule ff_gateway_queue_25
  assign ff_gateway_queue_25$D_IN = 1'd0 ;
  assign ff_gateway_queue_25$ENQ = ff_gateway_queue_25$FULL_N ;
  assign ff_gateway_queue_25$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_25 &&
	     plic$intrpt_completion == 6'd25 ;
  assign ff_gateway_queue_25$CLR = 1'b0 ;

  // submodule ff_gateway_queue_26
  assign ff_gateway_queue_26$D_IN = 1'b0 ;
  assign ff_gateway_queue_26$ENQ = 1'b0 ;
  assign ff_gateway_queue_26$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_26 &&
	     plic$intrpt_completion == 6'd26 ;
  assign ff_gateway_queue_26$CLR = 1'b0 ;

  // submodule ff_gateway_queue_27
  assign ff_gateway_queue_27$D_IN = 1'd1 ;
  assign ff_gateway_queue_27$ENQ = ff_gateway_queue_27$FULL_N && uart0$irq ;
  assign ff_gateway_queue_27$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_27 &&
	     plic$intrpt_completion == 6'd27 ;
  assign ff_gateway_queue_27$CLR = 1'b0 ;

  // submodule ff_gateway_queue_28
  assign ff_gateway_queue_28$D_IN = 1'd1 ;
  assign ff_gateway_queue_28$ENQ =
	     ff_gateway_queue_28$FULL_N && gpio$to_plic_0__read ;
  assign ff_gateway_queue_28$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_28 &&
	     plic$intrpt_completion == 6'd28 ;
  assign ff_gateway_queue_28$CLR = 1'b0 ;

  // submodule ff_gateway_queue_29
  assign ff_gateway_queue_29$D_IN = 1'd1 ;
  assign ff_gateway_queue_29$ENQ =
	     ff_gateway_queue_29$FULL_N && gpio$to_plic_1__read ;
  assign ff_gateway_queue_29$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_29 &&
	     plic$intrpt_completion == 6'd29 ;
  assign ff_gateway_queue_29$CLR = 1'b0 ;

  // submodule ff_gateway_queue_3
  assign ff_gateway_queue_3$D_IN = 1'd0 ;
  assign ff_gateway_queue_3$ENQ = ff_gateway_queue_3$FULL_N ;
  assign ff_gateway_queue_3$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_3 &&
	     plic$intrpt_completion == 6'd3 ;
  assign ff_gateway_queue_3$CLR = 1'b0 ;

  // submodule ff_gateway_queue_30
  assign ff_gateway_queue_30$D_IN = 1'd1 ;
  assign ff_gateway_queue_30$ENQ =
	     ff_gateway_queue_30$FULL_N && gpio$to_plic_2__read ;
  assign ff_gateway_queue_30$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_30 &&
	     plic$intrpt_completion == 6'd30 ;
  assign ff_gateway_queue_30$CLR = 1'b0 ;

  // submodule ff_gateway_queue_31
  assign ff_gateway_queue_31$D_IN = 1'd1 ;
  assign ff_gateway_queue_31$ENQ =
	     ff_gateway_queue_31$FULL_N && gpio$to_plic_3__read ;
  assign ff_gateway_queue_31$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_31 &&
	     plic$intrpt_completion == 6'd31 ;
  assign ff_gateway_queue_31$CLR = 1'b0 ;

  // submodule ff_gateway_queue_32
  assign ff_gateway_queue_32$D_IN = 1'd1 ;
  assign ff_gateway_queue_32$ENQ =
	     ff_gateway_queue_32$FULL_N && gpio$to_plic_4__read ;
  assign ff_gateway_queue_32$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_32 &&
	     plic$intrpt_completion == 6'd32 ;
  assign ff_gateway_queue_32$CLR = 1'b0 ;

  // submodule ff_gateway_queue_33
  assign ff_gateway_queue_33$D_IN = 1'd1 ;
  assign ff_gateway_queue_33$ENQ =
	     ff_gateway_queue_33$FULL_N && gpio$to_plic_5__read ;
  assign ff_gateway_queue_33$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_33 &&
	     plic$intrpt_completion == 6'd33 ;
  assign ff_gateway_queue_33$CLR = 1'b0 ;

  // submodule ff_gateway_queue_34
  assign ff_gateway_queue_34$D_IN = 1'd1 ;
  assign ff_gateway_queue_34$ENQ =
	     ff_gateway_queue_34$FULL_N && gpio$to_plic_6__read ;
  assign ff_gateway_queue_34$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_34 &&
	     plic$intrpt_completion == 6'd34 ;
  assign ff_gateway_queue_34$CLR = 1'b0 ;

  // submodule ff_gateway_queue_35
  assign ff_gateway_queue_35$D_IN = 1'd1 ;
  assign ff_gateway_queue_35$ENQ =
	     ff_gateway_queue_35$FULL_N && gpio$to_plic_7__read ;
  assign ff_gateway_queue_35$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_35 &&
	     plic$intrpt_completion == 6'd35 ;
  assign ff_gateway_queue_35$CLR = 1'b0 ;

  // submodule ff_gateway_queue_36
  assign ff_gateway_queue_36$D_IN = 1'd1 ;
  assign ff_gateway_queue_36$ENQ =
	     ff_gateway_queue_36$FULL_N && gpio$to_plic_8__read ;
  assign ff_gateway_queue_36$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_36 &&
	     plic$intrpt_completion == 6'd36 ;
  assign ff_gateway_queue_36$CLR = 1'b0 ;

  // submodule ff_gateway_queue_37
  assign ff_gateway_queue_37$D_IN = 1'd1 ;
  assign ff_gateway_queue_37$ENQ =
	     ff_gateway_queue_37$FULL_N && gpio$to_plic_9__read ;
  assign ff_gateway_queue_37$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_37 &&
	     plic$intrpt_completion == 6'd37 ;
  assign ff_gateway_queue_37$CLR = 1'b0 ;

  // submodule ff_gateway_queue_38
  assign ff_gateway_queue_38$D_IN = 1'd1 ;
  assign ff_gateway_queue_38$ENQ =
	     ff_gateway_queue_38$FULL_N && gpio$to_plic_10__read ;
  assign ff_gateway_queue_38$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_38 &&
	     plic$intrpt_completion == 6'd38 ;
  assign ff_gateway_queue_38$CLR = 1'b0 ;

  // submodule ff_gateway_queue_39
  assign ff_gateway_queue_39$D_IN = 1'd1 ;
  assign ff_gateway_queue_39$ENQ =
	     ff_gateway_queue_39$FULL_N && gpio$to_plic_11__read ;
  assign ff_gateway_queue_39$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_39 &&
	     plic$intrpt_completion == 6'd39 ;
  assign ff_gateway_queue_39$CLR = 1'b0 ;

  // submodule ff_gateway_queue_4
  assign ff_gateway_queue_4$D_IN = 1'd0 ;
  assign ff_gateway_queue_4$ENQ = ff_gateway_queue_4$FULL_N ;
  assign ff_gateway_queue_4$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_4 &&
	     plic$intrpt_completion == 6'd4 ;
  assign ff_gateway_queue_4$CLR = 1'b0 ;

  // submodule ff_gateway_queue_40
  assign ff_gateway_queue_40$D_IN = 1'd1 ;
  assign ff_gateway_queue_40$ENQ =
	     ff_gateway_queue_40$FULL_N && gpio$to_plic_12__read ;
  assign ff_gateway_queue_40$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_40 &&
	     plic$intrpt_completion == 6'd40 ;
  assign ff_gateway_queue_40$CLR = 1'b0 ;

  // submodule ff_gateway_queue_41
  assign ff_gateway_queue_41$D_IN = 1'd1 ;
  assign ff_gateway_queue_41$ENQ =
	     ff_gateway_queue_41$FULL_N && gpio$to_plic_13__read ;
  assign ff_gateway_queue_41$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_41 &&
	     plic$intrpt_completion == 6'd41 ;
  assign ff_gateway_queue_41$CLR = 1'b0 ;

  // submodule ff_gateway_queue_42
  assign ff_gateway_queue_42$D_IN = 1'd1 ;
  assign ff_gateway_queue_42$ENQ =
	     ff_gateway_queue_42$FULL_N && gpio$to_plic_14__read ;
  assign ff_gateway_queue_42$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_42 &&
	     plic$intrpt_completion == 6'd42 ;
  assign ff_gateway_queue_42$CLR = 1'b0 ;

  // submodule ff_gateway_queue_43
  assign ff_gateway_queue_43$D_IN = 1'd1 ;
  assign ff_gateway_queue_43$ENQ =
	     ff_gateway_queue_43$FULL_N && gpio$to_plic_15__read ;
  assign ff_gateway_queue_43$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_43 &&
	     plic$intrpt_completion == 6'd43 ;
  assign ff_gateway_queue_43$CLR = 1'b0 ;

  // submodule ff_gateway_queue_44
  assign ff_gateway_queue_44$D_IN = 1'd1 ;
  assign ff_gateway_queue_44$ENQ =
	     ff_gateway_queue_44$FULL_N && gpio$to_plic_16__read ;
  assign ff_gateway_queue_44$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_44 &&
	     plic$intrpt_completion == 6'd44 ;
  assign ff_gateway_queue_44$CLR = 1'b0 ;

  // submodule ff_gateway_queue_45
  assign ff_gateway_queue_45$D_IN = 1'd1 ;
  assign ff_gateway_queue_45$ENQ =
	     ff_gateway_queue_45$FULL_N && gpio$to_plic_17__read ;
  assign ff_gateway_queue_45$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_45 &&
	     plic$intrpt_completion == 6'd45 ;
  assign ff_gateway_queue_45$CLR = 1'b0 ;

  // submodule ff_gateway_queue_46
  assign ff_gateway_queue_46$D_IN = 1'd1 ;
  assign ff_gateway_queue_46$ENQ =
	     ff_gateway_queue_46$FULL_N && gpio$to_plic_18__read ;
  assign ff_gateway_queue_46$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_46 &&
	     plic$intrpt_completion == 6'd46 ;
  assign ff_gateway_queue_46$CLR = 1'b0 ;

  // submodule ff_gateway_queue_47
  assign ff_gateway_queue_47$D_IN = 1'd1 ;
  assign ff_gateway_queue_47$ENQ =
	     ff_gateway_queue_47$FULL_N && gpio$to_plic_19__read ;
  assign ff_gateway_queue_47$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_47 &&
	     plic$intrpt_completion == 6'd47 ;
  assign ff_gateway_queue_47$CLR = 1'b0 ;

  // submodule ff_gateway_queue_48
  assign ff_gateway_queue_48$D_IN = 1'd1 ;
  assign ff_gateway_queue_48$ENQ =
	     ff_gateway_queue_48$FULL_N && gpio$to_plic_20__read ;
  assign ff_gateway_queue_48$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_48 &&
	     plic$intrpt_completion == 6'd48 ;
  assign ff_gateway_queue_48$CLR = 1'b0 ;

  // submodule ff_gateway_queue_49
  assign ff_gateway_queue_49$D_IN = 1'd1 ;
  assign ff_gateway_queue_49$ENQ =
	     ff_gateway_queue_49$FULL_N && gpio$to_plic_21__read ;
  assign ff_gateway_queue_49$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_49 &&
	     plic$intrpt_completion == 6'd49 ;
  assign ff_gateway_queue_49$CLR = 1'b0 ;

  // submodule ff_gateway_queue_5
  assign ff_gateway_queue_5$D_IN = 1'd0 ;
  assign ff_gateway_queue_5$ENQ = ff_gateway_queue_5$FULL_N ;
  assign ff_gateway_queue_5$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_5 &&
	     plic$intrpt_completion == 6'd5 ;
  assign ff_gateway_queue_5$CLR = 1'b0 ;

  // submodule ff_gateway_queue_50
  assign ff_gateway_queue_50$D_IN = 1'd1 ;
  assign ff_gateway_queue_50$ENQ =
	     ff_gateway_queue_50$FULL_N && gpio$to_plic_22__read ;
  assign ff_gateway_queue_50$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_50 &&
	     plic$intrpt_completion == 6'd50 ;
  assign ff_gateway_queue_50$CLR = 1'b0 ;

  // submodule ff_gateway_queue_51
  assign ff_gateway_queue_51$D_IN = 1'd1 ;
  assign ff_gateway_queue_51$ENQ =
	     ff_gateway_queue_51$FULL_N && gpio$to_plic_23__read ;
  assign ff_gateway_queue_51$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_51 &&
	     plic$intrpt_completion == 6'd51 ;
  assign ff_gateway_queue_51$CLR = 1'b0 ;

  // submodule ff_gateway_queue_52
  assign ff_gateway_queue_52$D_IN = 1'd1 ;
  assign ff_gateway_queue_52$ENQ =
	     ff_gateway_queue_52$FULL_N && gpio$to_plic_24__read ;
  assign ff_gateway_queue_52$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_52 &&
	     plic$intrpt_completion == 6'd52 ;
  assign ff_gateway_queue_52$CLR = 1'b0 ;

  // submodule ff_gateway_queue_53
  assign ff_gateway_queue_53$D_IN = 1'd1 ;
  assign ff_gateway_queue_53$ENQ =
	     ff_gateway_queue_53$FULL_N && gpio$to_plic_25__read ;
  assign ff_gateway_queue_53$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_53 &&
	     plic$intrpt_completion == 6'd53 ;
  assign ff_gateway_queue_53$CLR = 1'b0 ;

  // submodule ff_gateway_queue_54
  assign ff_gateway_queue_54$D_IN = 1'd1 ;
  assign ff_gateway_queue_54$ENQ =
	     ff_gateway_queue_54$FULL_N && gpio$to_plic_26__read ;
  assign ff_gateway_queue_54$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_54 &&
	     plic$intrpt_completion == 6'd54 ;
  assign ff_gateway_queue_54$CLR = 1'b0 ;

  // submodule ff_gateway_queue_55
  assign ff_gateway_queue_55$D_IN = 1'd1 ;
  assign ff_gateway_queue_55$ENQ =
	     ff_gateway_queue_55$FULL_N && gpio$to_plic_27__read ;
  assign ff_gateway_queue_55$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_55 &&
	     plic$intrpt_completion == 6'd55 ;
  assign ff_gateway_queue_55$CLR = 1'b0 ;

  // submodule ff_gateway_queue_56
  assign ff_gateway_queue_56$D_IN = 1'd1 ;
  assign ff_gateway_queue_56$ENQ =
	     ff_gateway_queue_56$FULL_N && gpio$to_plic_28__read ;
  assign ff_gateway_queue_56$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_56 &&
	     plic$intrpt_completion == 6'd56 ;
  assign ff_gateway_queue_56$CLR = 1'b0 ;

  // submodule ff_gateway_queue_57
  assign ff_gateway_queue_57$D_IN = 1'd1 ;
  assign ff_gateway_queue_57$ENQ =
	     ff_gateway_queue_57$FULL_N && gpio$to_plic_29__read ;
  assign ff_gateway_queue_57$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_57 &&
	     plic$intrpt_completion == 6'd57 ;
  assign ff_gateway_queue_57$CLR = 1'b0 ;

  // submodule ff_gateway_queue_58
  assign ff_gateway_queue_58$D_IN = 1'd1 ;
  assign ff_gateway_queue_58$ENQ =
	     ff_gateway_queue_58$FULL_N && gpio$to_plic_30__read ;
  assign ff_gateway_queue_58$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_58 &&
	     plic$intrpt_completion == 6'd58 ;
  assign ff_gateway_queue_58$CLR = 1'b0 ;

  // submodule ff_gateway_queue_59
  assign ff_gateway_queue_59$D_IN = 1'd1 ;
  assign ff_gateway_queue_59$ENQ =
	     ff_gateway_queue_59$FULL_N && gpio$to_plic_31__read ;
  assign ff_gateway_queue_59$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_59 &&
	     plic$intrpt_completion == 6'd59 ;
  assign ff_gateway_queue_59$CLR = 1'b0 ;

  // submodule ff_gateway_queue_6
  assign ff_gateway_queue_6$D_IN = 1'd0 ;
  assign ff_gateway_queue_6$ENQ = ff_gateway_queue_6$FULL_N ;
  assign ff_gateway_queue_6$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_6 &&
	     plic$intrpt_completion == 6'd6 ;
  assign ff_gateway_queue_6$CLR = 1'b0 ;

  // submodule ff_gateway_queue_60
  assign ff_gateway_queue_60$D_IN = 1'b0 ;
  assign ff_gateway_queue_60$ENQ = 1'b0 ;
  assign ff_gateway_queue_60$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_60 &&
	     plic$intrpt_completion == 6'd60 ;
  assign ff_gateway_queue_60$CLR = 1'b0 ;

  // submodule ff_gateway_queue_61
  assign ff_gateway_queue_61$D_IN = 1'b0 ;
  assign ff_gateway_queue_61$ENQ = 1'b0 ;
  assign ff_gateway_queue_61$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_61 &&
	     plic$intrpt_completion == 6'd61 ;
  assign ff_gateway_queue_61$CLR = 1'b0 ;

  // submodule ff_gateway_queue_62
  assign ff_gateway_queue_62$D_IN = 1'b0 ;
  assign ff_gateway_queue_62$ENQ = 1'b0 ;
  assign ff_gateway_queue_62$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_62 &&
	     plic$intrpt_completion == 6'd62 ;
  assign ff_gateway_queue_62$CLR = 1'b0 ;

  // submodule ff_gateway_queue_63
  assign ff_gateway_queue_63$D_IN = 1'b0 ;
  assign ff_gateway_queue_63$ENQ = 1'b0 ;
  assign ff_gateway_queue_63$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_63 &&
	     plic$intrpt_completion == 6'd63 ;
  assign ff_gateway_queue_63$CLR = 1'b0 ;

  // submodule ff_gateway_queue_7
  assign ff_gateway_queue_7$D_IN = 1'd0 ;
  assign ff_gateway_queue_7$ENQ = ff_gateway_queue_7$FULL_N ;
  assign ff_gateway_queue_7$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_7 &&
	     plic$intrpt_completion == 6'd7 ;
  assign ff_gateway_queue_7$CLR = 1'b0 ;

  // submodule ff_gateway_queue_8
  assign ff_gateway_queue_8$D_IN = 1'd0 ;
  assign ff_gateway_queue_8$ENQ = ff_gateway_queue_8$FULL_N ;
  assign ff_gateway_queue_8$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_8 &&
	     plic$intrpt_completion == 6'd8 ;
  assign ff_gateway_queue_8$CLR = 1'b0 ;

  // submodule ff_gateway_queue_9
  assign ff_gateway_queue_9$D_IN = 1'd0 ;
  assign ff_gateway_queue_9$ENQ = ff_gateway_queue_9$FULL_N ;
  assign ff_gateway_queue_9$DEQ =
	     WILL_FIRE_RL_deq_gateway_queue_9 &&
	     plic$intrpt_completion == 6'd9 ;
  assign ff_gateway_queue_9$CLR = 1'b0 ;

  // submodule gpio
  assign gpio$axi_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[74:43] ;
  assign gpio$axi_slave_m_arvalid_arburst =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[18:17] ;
  assign gpio$axi_slave_m_arvalid_arcache =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[15:12] ;
  assign gpio$axi_slave_m_arvalid_arid =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[3:0] ;
  assign gpio$axi_slave_m_arvalid_arlen =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[29:22] ;
  assign gpio$axi_slave_m_arvalid_arlock =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[16] ;
  assign gpio$axi_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[42:40] ;
  assign gpio$axi_slave_m_arvalid_arqos =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[11:8] ;
  assign gpio$axi_slave_m_arvalid_arregion =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[7:4] ;
  assign gpio$axi_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[21:19] ;
  assign gpio$axi_slave_m_arvalid_aruser =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[39:30] ;
  assign gpio$axi_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_6_f_rd_addr$port1__read[75] ;
  assign gpio$axi_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[74:43] ;
  assign gpio$axi_slave_m_awvalid_awburst =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[18:17] ;
  assign gpio$axi_slave_m_awvalid_awcache =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[15:12] ;
  assign gpio$axi_slave_m_awvalid_awid =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[3:0] ;
  assign gpio$axi_slave_m_awvalid_awlen =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[29:22] ;
  assign gpio$axi_slave_m_awvalid_awlock =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[16] ;
  assign gpio$axi_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[42:40] ;
  assign gpio$axi_slave_m_awvalid_awqos =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[11:8] ;
  assign gpio$axi_slave_m_awvalid_awregion =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[7:4] ;
  assign gpio$axi_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[21:19] ;
  assign gpio$axi_slave_m_awvalid_awuser =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[39:30] ;
  assign gpio$axi_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_6_f_wr_addr$port1__read[75] ;
  assign gpio$axi_slave_m_bready_bready =
	     !fabric_xactors_to_slaves_6_f_wr_resp[16] ;
  assign gpio$axi_slave_m_rready_rready =
	     !fabric_xactors_to_slaves_6_f_rd_data[81] ;
  assign gpio$axi_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_6_f_wr_data$port1__read[76:13] ;
  assign gpio$axi_slave_m_wvalid_wid =
	     fabric_xactors_to_slaves_6_f_wr_data$port1__read[4:1] ;
  assign gpio$axi_slave_m_wvalid_wlast =
	     fabric_xactors_to_slaves_6_f_wr_data$port1__read[0] ;
  assign gpio$axi_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_6_f_wr_data$port1__read[12:5] ;
  assign gpio$axi_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_6_f_wr_data$port1__read[77] ;
  assign gpio$gpio_in_inp = gpio_in_inp ;
  assign gpio$to_plic_0__write_1 = 1'b0 ;
  assign gpio$to_plic_10__write_1 = 1'b0 ;
  assign gpio$to_plic_11__write_1 = 1'b0 ;
  assign gpio$to_plic_12__write_1 = 1'b0 ;
  assign gpio$to_plic_13__write_1 = 1'b0 ;
  assign gpio$to_plic_14__write_1 = 1'b0 ;
  assign gpio$to_plic_15__write_1 = 1'b0 ;
  assign gpio$to_plic_16__write_1 = 1'b0 ;
  assign gpio$to_plic_17__write_1 = 1'b0 ;
  assign gpio$to_plic_18__write_1 = 1'b0 ;
  assign gpio$to_plic_19__write_1 = 1'b0 ;
  assign gpio$to_plic_1__write_1 = 1'b0 ;
  assign gpio$to_plic_20__write_1 = 1'b0 ;
  assign gpio$to_plic_21__write_1 = 1'b0 ;
  assign gpio$to_plic_22__write_1 = 1'b0 ;
  assign gpio$to_plic_23__write_1 = 1'b0 ;
  assign gpio$to_plic_24__write_1 = 1'b0 ;
  assign gpio$to_plic_25__write_1 = 1'b0 ;
  assign gpio$to_plic_26__write_1 = 1'b0 ;
  assign gpio$to_plic_27__write_1 = 1'b0 ;
  assign gpio$to_plic_28__write_1 = 1'b0 ;
  assign gpio$to_plic_29__write_1 = 1'b0 ;
  assign gpio$to_plic_2__write_1 = 1'b0 ;
  assign gpio$to_plic_30__write_1 = 1'b0 ;
  assign gpio$to_plic_31__write_1 = 1'b0 ;
  assign gpio$to_plic_3__write_1 = 1'b0 ;
  assign gpio$to_plic_4__write_1 = 1'b0 ;
  assign gpio$to_plic_5__write_1 = 1'b0 ;
  assign gpio$to_plic_6__write_1 = 1'b0 ;
  assign gpio$to_plic_7__write_1 = 1'b0 ;
  assign gpio$to_plic_8__write_1 = 1'b0 ;
  assign gpio$to_plic_9__write_1 = 1'b0 ;
  assign gpio$EN_to_plic_0__write = 1'b0 ;
  assign gpio$EN_to_plic_1__write = 1'b0 ;
  assign gpio$EN_to_plic_2__write = 1'b0 ;
  assign gpio$EN_to_plic_3__write = 1'b0 ;
  assign gpio$EN_to_plic_4__write = 1'b0 ;
  assign gpio$EN_to_plic_5__write = 1'b0 ;
  assign gpio$EN_to_plic_6__write = 1'b0 ;
  assign gpio$EN_to_plic_7__write = 1'b0 ;
  assign gpio$EN_to_plic_8__write = 1'b0 ;
  assign gpio$EN_to_plic_9__write = 1'b0 ;
  assign gpio$EN_to_plic_10__write = 1'b0 ;
  assign gpio$EN_to_plic_11__write = 1'b0 ;
  assign gpio$EN_to_plic_12__write = 1'b0 ;
  assign gpio$EN_to_plic_13__write = 1'b0 ;
  assign gpio$EN_to_plic_14__write = 1'b0 ;
  assign gpio$EN_to_plic_15__write = 1'b0 ;
  assign gpio$EN_to_plic_16__write = 1'b0 ;
  assign gpio$EN_to_plic_17__write = 1'b0 ;
  assign gpio$EN_to_plic_18__write = 1'b0 ;
  assign gpio$EN_to_plic_19__write = 1'b0 ;
  assign gpio$EN_to_plic_20__write = 1'b0 ;
  assign gpio$EN_to_plic_21__write = 1'b0 ;
  assign gpio$EN_to_plic_22__write = 1'b0 ;
  assign gpio$EN_to_plic_23__write = 1'b0 ;
  assign gpio$EN_to_plic_24__write = 1'b0 ;
  assign gpio$EN_to_plic_25__write = 1'b0 ;
  assign gpio$EN_to_plic_26__write = 1'b0 ;
  assign gpio$EN_to_plic_27__write = 1'b0 ;
  assign gpio$EN_to_plic_28__write = 1'b0 ;
  assign gpio$EN_to_plic_29__write = 1'b0 ;
  assign gpio$EN_to_plic_30__write = 1'b0 ;
  assign gpio$EN_to_plic_31__write = 1'b0 ;
  assign gpio$EN_axi_slave_m_awvalid = gpio$RDY_axi_slave_m_awvalid ;
  assign gpio$EN_axi_slave_m_wvalid = gpio$RDY_axi_slave_m_wvalid ;

  // submodule main_memory_dmemLSB
  assign main_memory_dmemLSB$ADDRA =
	     { 1'd0,
	       main_memory_s_xactor_f_rd_addrD_OUT_BITS_74_T_ETC__q21[21:3] } ;
  assign main_memory_dmemLSB$ADDRB =
	     { 1'd0,
	       main_memory_s_xactor_f_wr_addrD_OUT_BITS_74_T_ETC__q22[21:3] } ;
  assign main_memory_dmemLSB$DIA = 32'hAAAAAAAA /* unspecified value */  ;
  assign main_memory_dmemLSB$DIB =
	     main_memory_s_xactor_f_wr_data$D_OUT[44:13] ;
  assign main_memory_dmemLSB$WEA = 4'd0 ;
  assign main_memory_dmemLSB$WEB = main_memory_s_xactor_f_wr_data$D_OUT[8:5] ;
  assign main_memory_dmemLSB$ENA = CAN_FIRE_RL_main_memory_rl_rd_request ;
  assign main_memory_dmemLSB$ENB = CAN_FIRE_RL_main_memory_rl_wr_respond ;

  // submodule main_memory_dmemMSB
  assign main_memory_dmemMSB$ADDRA =
	     { 1'd0,
	       main_memory_s_xactor_f_rd_addrD_OUT_BITS_74_T_ETC__q21[21:3] } ;
  assign main_memory_dmemMSB$ADDRB =
	     { 1'd0,
	       main_memory_s_xactor_f_wr_addrD_OUT_BITS_74_T_ETC__q22[21:3] } ;
  assign main_memory_dmemMSB$DIA = 32'hAAAAAAAA /* unspecified value */  ;
  assign main_memory_dmemMSB$DIB =
	     main_memory_s_xactor_f_wr_data$D_OUT[76:45] ;
  assign main_memory_dmemMSB$WEA = 4'd0 ;
  assign main_memory_dmemMSB$WEB =
	     main_memory_s_xactor_f_wr_data$D_OUT[12:9] ;
  assign main_memory_dmemMSB$ENA = CAN_FIRE_RL_main_memory_rl_rd_request ;
  assign main_memory_dmemMSB$ENB = CAN_FIRE_RL_main_memory_rl_wr_respond ;

  // submodule main_memory_s_xactor_f_rd_addr
  assign main_memory_s_xactor_f_rd_addr$D_IN =
	     fabric_xactors_to_slaves_0_f_rd_addr$port1__read[74:0] ;
  assign main_memory_s_xactor_f_rd_addr$ENQ =
	     fabric_xactors_to_slaves_0_f_rd_addr$port1__read[75] &&
	     main_memory_s_xactor_f_rd_addr$FULL_N ;
  assign main_memory_s_xactor_f_rd_addr$DEQ =
	     CAN_FIRE_RL_main_memory_rl_rd_request ;
  assign main_memory_s_xactor_f_rd_addr$CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_rd_data
  assign main_memory_s_xactor_f_rd_data$D_IN =
	     { 2'd0,
	       _theResult_____1_rdata__h4678,
	       main_memory_rg_readburst_counter_30_EQ_main_me_ETC___d132,
	       10'd0,
	       main_memory_rg_id } ;
  assign main_memory_s_xactor_f_rd_data$ENQ =
	     CAN_FIRE_RL_main_memory_rl_rd_response ;
  assign main_memory_s_xactor_f_rd_data$DEQ =
	     !fabric_xactors_to_slaves_0_f_rd_data[81] &&
	     main_memory_s_xactor_f_rd_data$EMPTY_N ;
  assign main_memory_s_xactor_f_rd_data$CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_wr_addr
  assign main_memory_s_xactor_f_wr_addr$D_IN =
	     fabric_xactors_to_slaves_0_f_wr_addr$port1__read[74:0] ;
  assign main_memory_s_xactor_f_wr_addr$ENQ =
	     main_memory_s_xactor_f_wr_addr$FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_addr$port1__read[75] ;
  assign main_memory_s_xactor_f_wr_addr$DEQ =
	     CAN_FIRE_RL_main_memory_rl_wr_respond ;
  assign main_memory_s_xactor_f_wr_addr$CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_wr_data
  assign main_memory_s_xactor_f_wr_data$D_IN =
	     fabric_xactors_to_slaves_0_f_wr_data$port1__read[76:0] ;
  assign main_memory_s_xactor_f_wr_data$ENQ =
	     main_memory_s_xactor_f_wr_data$FULL_N &&
	     fabric_xactors_to_slaves_0_f_wr_data$port1__read[77] ;
  assign main_memory_s_xactor_f_wr_data$DEQ =
	     CAN_FIRE_RL_main_memory_rl_wr_respond ;
  assign main_memory_s_xactor_f_wr_data$CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_wr_resp
  assign main_memory_s_xactor_f_wr_resp$D_IN =
	     { 2'd0,
	       main_memory_s_xactor_f_wr_addr$D_OUT[39:30],
	       main_memory_s_xactor_f_wr_addr$D_OUT[3:0] } ;
  assign main_memory_s_xactor_f_wr_resp$ENQ =
	     WILL_FIRE_RL_main_memory_rl_wr_respond &&
	     main_memory_rg_writeburst_counter_6_EQ_main_me_ETC___d18 ;
  assign main_memory_s_xactor_f_wr_resp$DEQ =
	     !fabric_xactors_to_slaves_0_f_wr_resp[16] &&
	     main_memory_s_xactor_f_wr_resp$EMPTY_N ;
  assign main_memory_s_xactor_f_wr_resp$CLR = 1'b0 ;

  // submodule plic
  assign plic$axi4_slave_plic_m_arvalid_araddr =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[74:43] ;
  assign plic$axi4_slave_plic_m_arvalid_arburst =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[18:17] ;
  assign plic$axi4_slave_plic_m_arvalid_arcache =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[15:12] ;
  assign plic$axi4_slave_plic_m_arvalid_arid =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[3:0] ;
  assign plic$axi4_slave_plic_m_arvalid_arlen =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[29:22] ;
  assign plic$axi4_slave_plic_m_arvalid_arlock =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[16] ;
  assign plic$axi4_slave_plic_m_arvalid_arprot =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[42:40] ;
  assign plic$axi4_slave_plic_m_arvalid_arqos =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[11:8] ;
  assign plic$axi4_slave_plic_m_arvalid_arregion =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[7:4] ;
  assign plic$axi4_slave_plic_m_arvalid_arsize =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[21:19] ;
  assign plic$axi4_slave_plic_m_arvalid_aruser =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[39:30] ;
  assign plic$axi4_slave_plic_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_5_f_rd_addr$port1__read[75] ;
  assign plic$axi4_slave_plic_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[74:43] ;
  assign plic$axi4_slave_plic_m_awvalid_awburst =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[18:17] ;
  assign plic$axi4_slave_plic_m_awvalid_awcache =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[15:12] ;
  assign plic$axi4_slave_plic_m_awvalid_awid =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[3:0] ;
  assign plic$axi4_slave_plic_m_awvalid_awlen =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[29:22] ;
  assign plic$axi4_slave_plic_m_awvalid_awlock =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[16] ;
  assign plic$axi4_slave_plic_m_awvalid_awprot =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[42:40] ;
  assign plic$axi4_slave_plic_m_awvalid_awqos =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[11:8] ;
  assign plic$axi4_slave_plic_m_awvalid_awregion =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[7:4] ;
  assign plic$axi4_slave_plic_m_awvalid_awsize =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[21:19] ;
  assign plic$axi4_slave_plic_m_awvalid_awuser =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[39:30] ;
  assign plic$axi4_slave_plic_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_5_f_wr_addr$port1__read[75] ;
  assign plic$axi4_slave_plic_m_bready_bready =
	     !fabric_xactors_to_slaves_5_f_wr_resp[16] ;
  assign plic$axi4_slave_plic_m_rready_rready =
	     !fabric_xactors_to_slaves_5_f_rd_data[81] ;
  assign plic$axi4_slave_plic_m_wvalid_wdata =
	     fabric_xactors_to_slaves_5_f_wr_data$port1__read[76:13] ;
  assign plic$axi4_slave_plic_m_wvalid_wid =
	     fabric_xactors_to_slaves_5_f_wr_data$port1__read[4:1] ;
  assign plic$axi4_slave_plic_m_wvalid_wlast =
	     fabric_xactors_to_slaves_5_f_wr_data$port1__read[0] ;
  assign plic$axi4_slave_plic_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_5_f_wr_data$port1__read[12:5] ;
  assign plic$axi4_slave_plic_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_5_f_wr_data$port1__read[77] ;
  assign plic$ifc_external_irq_0_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_10_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_11_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_12_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_13_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_14_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_15_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_16_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_17_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_18_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_19_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_1_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_20_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_21_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_22_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_23_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_24_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_25_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_26_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_27_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_28_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_29_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_2_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_30_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_31_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_32_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_33_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_34_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_35_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_36_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_37_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_38_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_39_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_3_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_40_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_41_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_42_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_43_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_44_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_45_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_46_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_47_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_48_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_49_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_4_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_50_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_51_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_52_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_53_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_54_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_55_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_56_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_57_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_58_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_59_irq_frm_gateway_ir = 1'd1 ;
  assign plic$ifc_external_irq_5_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_60_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_61_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_62_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_63_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_6_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_7_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_8_irq_frm_gateway_ir = 1'b0 ;
  assign plic$ifc_external_irq_9_irq_frm_gateway_ir = 1'b0 ;
  assign plic$EN_axi4_slave_plic_m_awvalid =
	     plic$RDY_axi4_slave_plic_m_awvalid ;
  assign plic$EN_axi4_slave_plic_m_wvalid =
	     plic$RDY_axi4_slave_plic_m_wvalid ;
  assign plic$EN_ifc_external_irq_0_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_1_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_2_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_3_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_4_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_5_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_6_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_7_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_8_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_9_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_10_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_11_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_12_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_13_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_14_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_15_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_16_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_17_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_18_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_19_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_20_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_21_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_22_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_23_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_24_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_25_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_26_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_27_irq_frm_gateway =
	     ff_gateway_queue_27$FULL_N && uart0$irq ;
  assign plic$EN_ifc_external_irq_28_irq_frm_gateway =
	     ff_gateway_queue_28$FULL_N && gpio$to_plic_0__read ;
  assign plic$EN_ifc_external_irq_29_irq_frm_gateway =
	     ff_gateway_queue_29$FULL_N && gpio$to_plic_1__read ;
  assign plic$EN_ifc_external_irq_30_irq_frm_gateway =
	     ff_gateway_queue_30$FULL_N && gpio$to_plic_2__read ;
  assign plic$EN_ifc_external_irq_31_irq_frm_gateway =
	     ff_gateway_queue_31$FULL_N && gpio$to_plic_3__read ;
  assign plic$EN_ifc_external_irq_32_irq_frm_gateway =
	     ff_gateway_queue_32$FULL_N && gpio$to_plic_4__read ;
  assign plic$EN_ifc_external_irq_33_irq_frm_gateway =
	     ff_gateway_queue_33$FULL_N && gpio$to_plic_5__read ;
  assign plic$EN_ifc_external_irq_34_irq_frm_gateway =
	     ff_gateway_queue_34$FULL_N && gpio$to_plic_6__read ;
  assign plic$EN_ifc_external_irq_35_irq_frm_gateway =
	     ff_gateway_queue_35$FULL_N && gpio$to_plic_7__read ;
  assign plic$EN_ifc_external_irq_36_irq_frm_gateway =
	     ff_gateway_queue_36$FULL_N && gpio$to_plic_8__read ;
  assign plic$EN_ifc_external_irq_37_irq_frm_gateway =
	     ff_gateway_queue_37$FULL_N && gpio$to_plic_9__read ;
  assign plic$EN_ifc_external_irq_38_irq_frm_gateway =
	     ff_gateway_queue_38$FULL_N && gpio$to_plic_10__read ;
  assign plic$EN_ifc_external_irq_39_irq_frm_gateway =
	     ff_gateway_queue_39$FULL_N && gpio$to_plic_11__read ;
  assign plic$EN_ifc_external_irq_40_irq_frm_gateway =
	     ff_gateway_queue_40$FULL_N && gpio$to_plic_12__read ;
  assign plic$EN_ifc_external_irq_41_irq_frm_gateway =
	     ff_gateway_queue_41$FULL_N && gpio$to_plic_13__read ;
  assign plic$EN_ifc_external_irq_42_irq_frm_gateway =
	     ff_gateway_queue_42$FULL_N && gpio$to_plic_14__read ;
  assign plic$EN_ifc_external_irq_43_irq_frm_gateway =
	     ff_gateway_queue_43$FULL_N && gpio$to_plic_15__read ;
  assign plic$EN_ifc_external_irq_44_irq_frm_gateway =
	     ff_gateway_queue_44$FULL_N && gpio$to_plic_16__read ;
  assign plic$EN_ifc_external_irq_45_irq_frm_gateway =
	     ff_gateway_queue_45$FULL_N && gpio$to_plic_17__read ;
  assign plic$EN_ifc_external_irq_46_irq_frm_gateway =
	     ff_gateway_queue_46$FULL_N && gpio$to_plic_18__read ;
  assign plic$EN_ifc_external_irq_47_irq_frm_gateway =
	     ff_gateway_queue_47$FULL_N && gpio$to_plic_19__read ;
  assign plic$EN_ifc_external_irq_48_irq_frm_gateway =
	     ff_gateway_queue_48$FULL_N && gpio$to_plic_20__read ;
  assign plic$EN_ifc_external_irq_49_irq_frm_gateway =
	     ff_gateway_queue_49$FULL_N && gpio$to_plic_21__read ;
  assign plic$EN_ifc_external_irq_50_irq_frm_gateway =
	     ff_gateway_queue_50$FULL_N && gpio$to_plic_22__read ;
  assign plic$EN_ifc_external_irq_51_irq_frm_gateway =
	     ff_gateway_queue_51$FULL_N && gpio$to_plic_23__read ;
  assign plic$EN_ifc_external_irq_52_irq_frm_gateway =
	     ff_gateway_queue_52$FULL_N && gpio$to_plic_24__read ;
  assign plic$EN_ifc_external_irq_53_irq_frm_gateway =
	     ff_gateway_queue_53$FULL_N && gpio$to_plic_25__read ;
  assign plic$EN_ifc_external_irq_54_irq_frm_gateway =
	     ff_gateway_queue_54$FULL_N && gpio$to_plic_26__read ;
  assign plic$EN_ifc_external_irq_55_irq_frm_gateway =
	     ff_gateway_queue_55$FULL_N && gpio$to_plic_27__read ;
  assign plic$EN_ifc_external_irq_56_irq_frm_gateway =
	     ff_gateway_queue_56$FULL_N && gpio$to_plic_28__read ;
  assign plic$EN_ifc_external_irq_57_irq_frm_gateway =
	     ff_gateway_queue_57$FULL_N && gpio$to_plic_29__read ;
  assign plic$EN_ifc_external_irq_58_irq_frm_gateway =
	     ff_gateway_queue_58$FULL_N && gpio$to_plic_30__read ;
  assign plic$EN_ifc_external_irq_59_irq_frm_gateway =
	     ff_gateway_queue_59$FULL_N && gpio$to_plic_31__read ;
  assign plic$EN_ifc_external_irq_60_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_61_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_62_irq_frm_gateway = 1'b0 ;
  assign plic$EN_ifc_external_irq_63_irq_frm_gateway = 1'b0 ;
  assign plic$EN_intrpt_note = core$RDY_set_external_interrupt ;
  assign plic$EN_intrpt_completion = plic$RDY_intrpt_completion ;

  // submodule sync_request_to_dm
  assign sync_request_to_dm$sD_IN = tap$request_to_dm ;
  assign sync_request_to_dm$sENQ =
	     CAN_FIRE_RL_connect_tap_request_to_syncfifo ;
  assign sync_request_to_dm$dDEQ = CAN_FIRE_RL_read_synced_request_to_dm ;

  // submodule sync_response_from_dm
  assign sync_response_from_dm$sD_IN = core$response_to_dtm ;
  assign sync_response_from_dm$sENQ =
	     CAN_FIRE_RL_connect_debug_response_to_syncfifo ;
  assign sync_response_from_dm$dDEQ =
	     CAN_FIRE_RL_read_synced_response_from_dm ;

  // submodule tap
  assign tap$bs_chain_i_bs_chain = bs_chain_i_bs_chain ;
  assign tap$debug_tdi_i_debug_tdi = 1'b0 ;
  assign tap$response_from_dm_responsedm = sync_response_from_dm$dD_OUT ;
  assign tap$scan_out_1_i_scan_out_1 = 1'b0 ;
  assign tap$scan_out_2_i_scan_out_2 = 1'b0 ;
  assign tap$scan_out_3_i_scan_out_3 = 1'b0 ;
  assign tap$scan_out_4_i_scan_out_4 = 1'b0 ;
  assign tap$scan_out_5_i_scan_out_5 = 1'b0 ;
  assign tap$tdi_i_tdi = tdi_i_tdi ;
  assign tap$tms_i_tms = tms_i_tms ;
  assign tap$EN_debug_tdi_i = 1'b0 ;
  assign tap$EN_response_from_dm = CAN_FIRE_RL_read_synced_response_from_dm ;
  assign tap$EN_request_to_dm = CAN_FIRE_RL_connect_tap_request_to_syncfifo ;

  // submodule tcm
  assign tcm$axi_slave_m_arvalid_araddr =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[74:43] ;
  assign tcm$axi_slave_m_arvalid_arburst =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[18:17] ;
  assign tcm$axi_slave_m_arvalid_arcache =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[15:12] ;
  assign tcm$axi_slave_m_arvalid_arid =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[3:0] ;
  assign tcm$axi_slave_m_arvalid_arlen =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[29:22] ;
  assign tcm$axi_slave_m_arvalid_arlock =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[16] ;
  assign tcm$axi_slave_m_arvalid_arprot =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[42:40] ;
  assign tcm$axi_slave_m_arvalid_arqos =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[11:8] ;
  assign tcm$axi_slave_m_arvalid_arregion =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[7:4] ;
  assign tcm$axi_slave_m_arvalid_arsize =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[21:19] ;
  assign tcm$axi_slave_m_arvalid_aruser =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[39:30] ;
  assign tcm$axi_slave_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_7_f_rd_addr$port1__read[75] ;
  assign tcm$axi_slave_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[74:43] ;
  assign tcm$axi_slave_m_awvalid_awburst =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[18:17] ;
  assign tcm$axi_slave_m_awvalid_awcache =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[15:12] ;
  assign tcm$axi_slave_m_awvalid_awid =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[3:0] ;
  assign tcm$axi_slave_m_awvalid_awlen =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[29:22] ;
  assign tcm$axi_slave_m_awvalid_awlock =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[16] ;
  assign tcm$axi_slave_m_awvalid_awprot =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[42:40] ;
  assign tcm$axi_slave_m_awvalid_awqos =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[11:8] ;
  assign tcm$axi_slave_m_awvalid_awregion =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[7:4] ;
  assign tcm$axi_slave_m_awvalid_awsize =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[21:19] ;
  assign tcm$axi_slave_m_awvalid_awuser =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[39:30] ;
  assign tcm$axi_slave_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_7_f_wr_addr$port1__read[75] ;
  assign tcm$axi_slave_m_bready_bready =
	     !fabric_xactors_to_slaves_7_f_wr_resp[16] ;
  assign tcm$axi_slave_m_rready_rready =
	     !fabric_xactors_to_slaves_7_f_rd_data[81] ;
  assign tcm$axi_slave_m_wvalid_wdata =
	     fabric_xactors_to_slaves_7_f_wr_data$port1__read[76:13] ;
  assign tcm$axi_slave_m_wvalid_wid =
	     fabric_xactors_to_slaves_7_f_wr_data$port1__read[4:1] ;
  assign tcm$axi_slave_m_wvalid_wlast =
	     fabric_xactors_to_slaves_7_f_wr_data$port1__read[0] ;
  assign tcm$axi_slave_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_7_f_wr_data$port1__read[12:5] ;
  assign tcm$axi_slave_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_7_f_wr_data$port1__read[77] ;
  assign tcm$EN_axi_slave_m_awvalid = tcm$RDY_axi_slave_m_awvalid ;
  assign tcm$EN_axi_slave_m_wvalid = tcm$RDY_axi_slave_m_wvalid ;

  // submodule uart0
  assign uart0$coe_rs232_modem_input_cts = uart0_coe_modem_input_cts ;
  assign uart0$coe_rs232_modem_input_dcd = uart0_coe_modem_input_dcd ;
  assign uart0$coe_rs232_modem_input_dsr = uart0_coe_modem_input_dsr ;
  assign uart0$coe_rs232_modem_input_ri = uart0_coe_modem_input_ri ;
  assign uart0$coe_rs232_modem_input_srx = uart0_coe_modem_input_srx ;
  assign uart0$slave_axi_uart_m_arvalid_araddr =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[74:43] ;
  assign uart0$slave_axi_uart_m_arvalid_arburst =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[18:17] ;
  assign uart0$slave_axi_uart_m_arvalid_arcache =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[15:12] ;
  assign uart0$slave_axi_uart_m_arvalid_arid =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[3:0] ;
  assign uart0$slave_axi_uart_m_arvalid_arlen =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[29:22] ;
  assign uart0$slave_axi_uart_m_arvalid_arlock =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[16] ;
  assign uart0$slave_axi_uart_m_arvalid_arprot =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[42:40] ;
  assign uart0$slave_axi_uart_m_arvalid_arqos =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[11:8] ;
  assign uart0$slave_axi_uart_m_arvalid_arregion =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[7:4] ;
  assign uart0$slave_axi_uart_m_arvalid_arsize =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[21:19] ;
  assign uart0$slave_axi_uart_m_arvalid_aruser =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[39:30] ;
  assign uart0$slave_axi_uart_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_2_f_rd_addr$port1__read[75] ;
  assign uart0$slave_axi_uart_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[74:43] ;
  assign uart0$slave_axi_uart_m_awvalid_awburst =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[18:17] ;
  assign uart0$slave_axi_uart_m_awvalid_awcache =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[15:12] ;
  assign uart0$slave_axi_uart_m_awvalid_awid =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[3:0] ;
  assign uart0$slave_axi_uart_m_awvalid_awlen =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[29:22] ;
  assign uart0$slave_axi_uart_m_awvalid_awlock =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[16] ;
  assign uart0$slave_axi_uart_m_awvalid_awprot =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[42:40] ;
  assign uart0$slave_axi_uart_m_awvalid_awqos =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[11:8] ;
  assign uart0$slave_axi_uart_m_awvalid_awregion =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[7:4] ;
  assign uart0$slave_axi_uart_m_awvalid_awsize =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[21:19] ;
  assign uart0$slave_axi_uart_m_awvalid_awuser =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[39:30] ;
  assign uart0$slave_axi_uart_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_2_f_wr_addr$port1__read[75] ;
  assign uart0$slave_axi_uart_m_bready_bready =
	     !fabric_xactors_to_slaves_2_f_wr_resp[16] ;
  assign uart0$slave_axi_uart_m_rready_rready =
	     !fabric_xactors_to_slaves_2_f_rd_data[81] ;
  assign uart0$slave_axi_uart_m_wvalid_wdata =
	     fabric_xactors_to_slaves_2_f_wr_data$port1__read[76:13] ;
  assign uart0$slave_axi_uart_m_wvalid_wid =
	     fabric_xactors_to_slaves_2_f_wr_data$port1__read[4:1] ;
  assign uart0$slave_axi_uart_m_wvalid_wlast =
	     fabric_xactors_to_slaves_2_f_wr_data$port1__read[0] ;
  assign uart0$slave_axi_uart_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_2_f_wr_data$port1__read[12:5] ;
  assign uart0$slave_axi_uart_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_2_f_wr_data$port1__read[77] ;
  assign uart0$EN_slave_axi_uart_m_awvalid =
	     uart0$RDY_slave_axi_uart_m_awvalid ;
  assign uart0$EN_slave_axi_uart_m_wvalid =
	     uart0$RDY_slave_axi_uart_m_wvalid ;

  // submodule uart1
  assign uart1$coe_rs232_SIN = uart1_coe_SIN ;
  assign uart1$slave_axi_uart_m_arvalid_araddr =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[74:43] ;
  assign uart1$slave_axi_uart_m_arvalid_arburst =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[18:17] ;
  assign uart1$slave_axi_uart_m_arvalid_arcache =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[15:12] ;
  assign uart1$slave_axi_uart_m_arvalid_arid =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[3:0] ;
  assign uart1$slave_axi_uart_m_arvalid_arlen =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[29:22] ;
  assign uart1$slave_axi_uart_m_arvalid_arlock =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[16] ;
  assign uart1$slave_axi_uart_m_arvalid_arprot =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[42:40] ;
  assign uart1$slave_axi_uart_m_arvalid_arqos =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[11:8] ;
  assign uart1$slave_axi_uart_m_arvalid_arregion =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[7:4] ;
  assign uart1$slave_axi_uart_m_arvalid_arsize =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[21:19] ;
  assign uart1$slave_axi_uart_m_arvalid_aruser =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[39:30] ;
  assign uart1$slave_axi_uart_m_arvalid_arvalid =
	     fabric_xactors_to_slaves_3_f_rd_addr$port1__read[75] ;
  assign uart1$slave_axi_uart_m_awvalid_awaddr =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[74:43] ;
  assign uart1$slave_axi_uart_m_awvalid_awburst =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[18:17] ;
  assign uart1$slave_axi_uart_m_awvalid_awcache =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[15:12] ;
  assign uart1$slave_axi_uart_m_awvalid_awid =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[3:0] ;
  assign uart1$slave_axi_uart_m_awvalid_awlen =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[29:22] ;
  assign uart1$slave_axi_uart_m_awvalid_awlock =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[16] ;
  assign uart1$slave_axi_uart_m_awvalid_awprot =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[42:40] ;
  assign uart1$slave_axi_uart_m_awvalid_awqos =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[11:8] ;
  assign uart1$slave_axi_uart_m_awvalid_awregion =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[7:4] ;
  assign uart1$slave_axi_uart_m_awvalid_awsize =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[21:19] ;
  assign uart1$slave_axi_uart_m_awvalid_awuser =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[39:30] ;
  assign uart1$slave_axi_uart_m_awvalid_awvalid =
	     fabric_xactors_to_slaves_3_f_wr_addr$port1__read[75] ;
  assign uart1$slave_axi_uart_m_bready_bready =
	     !fabric_xactors_to_slaves_3_f_wr_resp[16] ;
  assign uart1$slave_axi_uart_m_rready_rready =
	     !fabric_xactors_to_slaves_3_f_rd_data[81] ;
  assign uart1$slave_axi_uart_m_wvalid_wdata =
	     fabric_xactors_to_slaves_3_f_wr_data$port1__read[76:13] ;
  assign uart1$slave_axi_uart_m_wvalid_wid =
	     fabric_xactors_to_slaves_3_f_wr_data$port1__read[4:1] ;
  assign uart1$slave_axi_uart_m_wvalid_wlast =
	     fabric_xactors_to_slaves_3_f_wr_data$port1__read[0] ;
  assign uart1$slave_axi_uart_m_wvalid_wstrb =
	     fabric_xactors_to_slaves_3_f_wr_data$port1__read[12:5] ;
  assign uart1$slave_axi_uart_m_wvalid_wvalid =
	     fabric_xactors_to_slaves_3_f_wr_data$port1__read[77] ;
  assign uart1$EN_slave_axi_uart_m_awvalid =
	     uart1$RDY_slave_axi_uart_m_awvalid ;
  assign uart1$EN_slave_axi_uart_m_wvalid =
	     uart1$RDY_slave_axi_uart_m_wvalid ;

  // remaining internal signals
  assign IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2890 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2868 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2870) ?
	       4'd6 :
	       ((!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2872 &&
		 IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2874) ?
		  4'd7 :
		  4'd8) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2892 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2860 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2862) ?
	       4'd3 :
	       ((!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2864 &&
		 IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2866) ?
		  4'd5 :
		  IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2890) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2894 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2852 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2854) ?
	       4'd1 :
	       ((!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2856 &&
		 IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2858) ?
		  4'd2 :
		  IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2892) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849) ?
	       4'd0 :
	       (IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ?
		  4'd4 :
		  IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2894) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3051 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3029 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3031) ?
	       4'd6 :
	       ((!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3033 &&
		 IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3035) ?
		  4'd7 :
		  4'd8) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3053 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3021 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3023) ?
	       4'd3 :
	       ((!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3025 &&
		 IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3027) ?
		  4'd5 :
		  IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3051) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3055 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3013 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3015) ?
	       4'd1 :
	       ((!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3017 &&
		 IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3019) ?
		  4'd2 :
		  IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3053) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010) ?
	       4'd0 :
	       (IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ?
		  4'd4 :
		  IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3055) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3164 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3142 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3144) ?
	       4'd6 :
	       ((!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3146 &&
		 IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3148) ?
		  4'd7 :
		  4'd8) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3166 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3134 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3136) ?
	       4'd3 :
	       ((!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3138 &&
		 IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3140) ?
		  4'd5 :
		  IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3164) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3168 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3126 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3128) ?
	       4'd1 :
	       ((!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3130 &&
		 IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3132) ?
		  4'd2 :
		  IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3166) ;
  assign IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123) ?
	       4'd0 :
	       (IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ?
		  4'd4 :
		  IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3168) ;
  assign IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2085 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2063 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2065) ?
	       4'd6 :
	       ((!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2067 &&
		 fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2069) ?
		  4'd7 :
		  4'd8) ;
  assign IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2087 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2055 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2057) ?
	       4'd3 :
	       ((!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2059 &&
		 fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2061) ?
		  4'd5 :
		  IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2085) ;
  assign IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2089 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2047 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2049) ?
	       4'd1 :
	       ((!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2051 &&
		 fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2053) ?
		  4'd2 :
		  IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2087) ;
  assign IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044) ?
	       4'd0 :
	       (fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ?
		  4'd4 :
		  IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2089) ;
  assign IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2292 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2270 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2272) ?
	       4'd6 :
	       ((!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2274 &&
		 fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2276) ?
		  4'd7 :
		  4'd8) ;
  assign IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2294 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2262 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2264) ?
	       4'd3 :
	       ((!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2266 &&
		 fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2268) ?
		  4'd5 :
		  IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2292) ;
  assign IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2296 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2254 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2256) ?
	       4'd1 :
	       ((!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2258 &&
		 fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2260) ?
		  4'd2 :
		  IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2294) ;
  assign IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251) ?
	       4'd0 :
	       (fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ?
		  4'd4 :
		  IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2296) ;
  assign IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2426 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2404 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2406) ?
	       4'd6 :
	       ((!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2408 &&
		 fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2410) ?
		  4'd7 :
		  4'd8) ;
  assign IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2428 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2396 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2398) ?
	       4'd3 :
	       ((!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2400 &&
		 fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2402) ?
		  4'd5 :
		  IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2426) ;
  assign IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2430 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2388 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2390) ?
	       4'd1 :
	       ((!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2392 &&
		 fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2394) ?
		  4'd2 :
		  IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2428) ;
  assign IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385) ?
	       4'd0 :
	       (fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ?
		  4'd4 :
		  IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2430) ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <
	     32'h80000000 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <=
	     32'h8FFFFFFF ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <=
	     32'h000000FF ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2852 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <
	     32'h00001000 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2854 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <=
	     32'h00010FFF ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2856 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <
	     32'h00011200 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2858 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <=
	     32'h000112FF ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2860 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <
	     32'h00011300 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2862 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <=
	     32'h000113FF ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2864 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <
	     32'h0C000000 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2866 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <=
	     32'h10000000 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2868 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <
	     32'h00011100 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2870 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <=
	     32'h000111FF ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2872 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <
	     32'h00020000 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2874 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <=
	     32'h00060000 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2876 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <
	     32'h02000000 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2878 =
	     fabric_xactors_from_masters_0_f_rd_addr$port1__read[74:43] <=
	     32'h020BFFFF ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d3247 =
	     (IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2868 ||
	      !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2870) &&
	     (IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2872 ||
	      !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2874) &&
	     (IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2876 ||
	      !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2878) ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d3249 =
	     (IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2860 ||
	      !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2862) &&
	     (IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2864 ||
	      !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2866) &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d3247 ;
  assign IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d3251 =
	     (IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2852 ||
	      !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2854) &&
	     (IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2856 ||
	      !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2858) &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d3249 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <
	     32'h80000000 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <=
	     32'h8FFFFFFF ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <=
	     32'h000000FF ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3013 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <
	     32'h00001000 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3015 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <=
	     32'h00010FFF ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3017 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <
	     32'h00011200 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3019 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <=
	     32'h000112FF ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3021 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <
	     32'h00011300 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3023 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <=
	     32'h000113FF ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3025 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <
	     32'h0C000000 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3027 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <=
	     32'h10000000 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3029 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <
	     32'h00011100 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3031 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <=
	     32'h000111FF ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3033 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <
	     32'h00020000 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3035 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <=
	     32'h00060000 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3037 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <
	     32'h02000000 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3039 =
	     fabric_xactors_from_masters_1_f_rd_addr$port1__read[74:43] <=
	     32'h020BFFFF ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3280 =
	     (IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3029 ||
	      !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3031) &&
	     (IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3033 ||
	      !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3035) &&
	     (IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3037 ||
	      !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3039) ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3282 =
	     (IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3021 ||
	      !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3023) &&
	     (IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3025 ||
	      !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3027) &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3280 ;
  assign IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3284 =
	     (IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3013 ||
	      !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3015) &&
	     (IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3017 ||
	      !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3019) &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3282 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <
	     32'h80000000 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <=
	     32'h8FFFFFFF ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <=
	     32'h000000FF ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3126 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <
	     32'h00001000 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3128 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <=
	     32'h00010FFF ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3130 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <
	     32'h00011200 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3132 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <=
	     32'h000112FF ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3134 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <
	     32'h00011300 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3136 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <=
	     32'h000113FF ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3138 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <
	     32'h0C000000 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3140 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <=
	     32'h10000000 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3142 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <
	     32'h00011100 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3144 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <=
	     32'h000111FF ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3146 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <
	     32'h00020000 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3148 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <=
	     32'h00060000 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3150 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <
	     32'h02000000 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3152 =
	     fabric_xactors_from_masters_2_f_rd_addr$port1__read[74:43] <=
	     32'h020BFFFF ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3313 =
	     (IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3142 ||
	      !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3144) &&
	     (IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3146 ||
	      !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3148) &&
	     (IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3150 ||
	      !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3152) ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3315 =
	     (IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3134 ||
	      !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3136) &&
	     (IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3138 ||
	      !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3140) &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3313 ;
  assign IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3317 =
	     (IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3126 ||
	      !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3128) &&
	     (IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3130 ||
	      !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3132) &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3315 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2881 =
	     !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2868 &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2870 ||
	     !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2872 &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2874 ||
	     !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2876 &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2878 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2883 =
	     !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2860 &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2862 ||
	     !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2864 &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2866 ||
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2881 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885 =
	     !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2852 &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2854 ||
	     !IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2856 &&
	     IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2858 ||
	     NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2883 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2898 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 ||
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ||
	      NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885) &&
	     IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 ==
	     4'd0 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2912 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 ||
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ||
	      NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885) &&
	     IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 ==
	     4'd1 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2924 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 ||
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ||
	      NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885) &&
	     IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 ==
	     4'd2 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2936 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 ||
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ||
	      NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885) &&
	     IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 ==
	     4'd3 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2948 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 ||
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ||
	      NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885) &&
	     IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 ==
	     4'd4 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2960 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 ||
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ||
	      NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885) &&
	     IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 ==
	     4'd5 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2972 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 ||
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ||
	      NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885) &&
	     IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 ==
	     4'd6 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2984 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 ||
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ||
	      NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885) &&
	     IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 ==
	     4'd7 ;
  assign NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2996 =
	     (!IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2847 &&
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2849 ||
	      IF_fabric_xactors_from_masters_0_f_rd_addr_por_ETC___d2851 ||
	      NOT_IF_fabric_xactors_from_masters_0_f_rd_addr_ETC___d2885) &&
	     IF_NOT_IF_fabric_xactors_from_masters_0_f_rd_a_ETC___d2896 ==
	     4'd8 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3042 =
	     !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3029 &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3031 ||
	     !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3033 &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3035 ||
	     !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3037 &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3039 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3044 =
	     !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3021 &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3023 ||
	     !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3025 &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3027 ||
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3042 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046 =
	     !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3013 &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3015 ||
	     !IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3017 &&
	     IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3019 ||
	     NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3044 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3059 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 ||
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ||
	      NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046) &&
	     IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 ==
	     4'd0 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3067 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 ||
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ||
	      NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046) &&
	     IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 ==
	     4'd1 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3073 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 ||
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ||
	      NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046) &&
	     IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 ==
	     4'd2 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3079 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 ||
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ||
	      NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046) &&
	     IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 ==
	     4'd3 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3085 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 ||
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ||
	      NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046) &&
	     IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 ==
	     4'd4 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3091 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 ||
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ||
	      NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046) &&
	     IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 ==
	     4'd5 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3097 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 ||
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ||
	      NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046) &&
	     IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 ==
	     4'd6 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3103 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 ||
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ||
	      NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046) &&
	     IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 ==
	     4'd7 ;
  assign NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3109 =
	     (!IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3008 &&
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3010 ||
	      IF_fabric_xactors_from_masters_1_f_rd_addr_por_ETC___d3012 ||
	      NOT_IF_fabric_xactors_from_masters_1_f_rd_addr_ETC___d3046) &&
	     IF_NOT_IF_fabric_xactors_from_masters_1_f_rd_a_ETC___d3057 ==
	     4'd8 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3155 =
	     !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3142 &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3144 ||
	     !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3146 &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3148 ||
	     !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3150 &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3152 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3157 =
	     !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3134 &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3136 ||
	     !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3138 &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3140 ||
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3155 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159 =
	     !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3126 &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3128 ||
	     !IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3130 &&
	     IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3132 ||
	     NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3157 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3172 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 ||
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ||
	      NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159) &&
	     IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 ==
	     4'd0 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3180 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 ||
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ||
	      NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159) &&
	     IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 ==
	     4'd1 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3186 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 ||
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ||
	      NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159) &&
	     IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 ==
	     4'd2 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3192 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 ||
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ||
	      NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159) &&
	     IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 ==
	     4'd3 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3198 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 ||
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ||
	      NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159) &&
	     IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 ==
	     4'd4 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3204 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 ||
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ||
	      NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159) &&
	     IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 ==
	     4'd5 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3210 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 ||
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ||
	      NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159) &&
	     IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 ==
	     4'd6 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3216 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 ||
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ||
	      NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159) &&
	     IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 ==
	     4'd7 ;
  assign NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3222 =
	     (!IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3121 &&
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3123 ||
	      IF_fabric_xactors_from_masters_2_f_rd_addr_por_ETC___d3125 ||
	      NOT_IF_fabric_xactors_from_masters_2_f_rd_addr_ETC___d3159) &&
	     IF_NOT_IF_fabric_xactors_from_masters_2_f_rd_a_ETC___d3170 ==
	     4'd8 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2076 =
	     !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2063 &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2065 ||
	     !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2067 &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2069 ||
	     !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2071 &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2073 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2078 =
	     !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2055 &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2057 ||
	     !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2059 &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2061 ||
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2076 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080 =
	     !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2047 &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2049 ||
	     !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2051 &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2053 ||
	     NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2078 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2093 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 ||
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ||
	      NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080) &&
	     IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 ==
	     4'd0 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2115 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 ||
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ||
	      NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080) &&
	     IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 ==
	     4'd1 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2132 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 ||
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ||
	      NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080) &&
	     IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 ==
	     4'd2 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2149 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 ||
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ||
	      NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080) &&
	     IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 ==
	     4'd3 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2166 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 ||
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ||
	      NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080) &&
	     IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 ==
	     4'd4 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2183 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 ||
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ||
	      NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080) &&
	     IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 ==
	     4'd5 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2200 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 ||
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ||
	      NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080) &&
	     IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 ==
	     4'd6 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2217 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 ||
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ||
	      NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080) &&
	     IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 ==
	     4'd7 ;
  assign NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2234 =
	     (!fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 &&
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 ||
	      fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 ||
	      NOT_fabric_xactors_from_masters_0_f_wr_addr_po_ETC___d2080) &&
	     IF_NOT_fabric_xactors_from_masters_0_f_wr_addr_ETC___d2091 ==
	     4'd8 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2283 =
	     !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2270 &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2272 ||
	     !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2274 &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2276 ||
	     !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2278 &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2280 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2285 =
	     !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2262 &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2264 ||
	     !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2266 &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2268 ||
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2283 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287 =
	     !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2254 &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2256 ||
	     !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2258 &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2260 ||
	     NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2285 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2300 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 ||
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ||
	      NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287) &&
	     IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 ==
	     4'd0 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2312 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 ||
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ||
	      NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287) &&
	     IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 ==
	     4'd1 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2320 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 ||
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ||
	      NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287) &&
	     IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 ==
	     4'd2 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2328 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 ||
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ||
	      NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287) &&
	     IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 ==
	     4'd3 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2336 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 ||
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ||
	      NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287) &&
	     IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 ==
	     4'd4 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2344 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 ||
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ||
	      NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287) &&
	     IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 ==
	     4'd5 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2352 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 ||
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ||
	      NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287) &&
	     IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 ==
	     4'd6 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2360 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 ||
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ||
	      NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287) &&
	     IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 ==
	     4'd7 ;
  assign NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2368 =
	     (!fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 &&
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 ||
	      fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 ||
	      NOT_fabric_xactors_from_masters_1_f_wr_addr_po_ETC___d2287) &&
	     IF_NOT_fabric_xactors_from_masters_1_f_wr_addr_ETC___d2298 ==
	     4'd8 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2417 =
	     !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2404 &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2406 ||
	     !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2408 &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2410 ||
	     !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2412 &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2414 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2419 =
	     !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2396 &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2398 ||
	     !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2400 &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2402 ||
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2417 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421 =
	     !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2388 &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2390 ||
	     !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2392 &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2394 ||
	     NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2419 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2434 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 ||
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ||
	      NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421) &&
	     IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 ==
	     4'd0 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2446 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 ||
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ||
	      NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421) &&
	     IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 ==
	     4'd1 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2454 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 ||
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ||
	      NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421) &&
	     IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 ==
	     4'd2 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2462 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 ||
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ||
	      NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421) &&
	     IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 ==
	     4'd3 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2470 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 ||
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ||
	      NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421) &&
	     IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 ==
	     4'd4 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2478 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 ||
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ||
	      NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421) &&
	     IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 ==
	     4'd5 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2486 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 ||
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ||
	      NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421) &&
	     IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 ==
	     4'd6 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2494 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 ||
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ||
	      NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421) &&
	     IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 ==
	     4'd7 ;
  assign NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2502 =
	     (!fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 &&
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 ||
	      fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 ||
	      NOT_fabric_xactors_from_masters_2_f_wr_addr_po_ETC___d2421) &&
	     IF_NOT_fabric_xactors_from_masters_2_f_wr_addr_ETC___d2432 ==
	     4'd8 ;
  assign _0b1_SL_fabric_xactors_to_slaves_0_rd_req_reg_p_ETC___d155 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_0_wr_req_reg_p_ETC___d264 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_1_rd_req_reg_p_ETC___d365 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_1_wr_req_reg_p_ETC___d474 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_2_rd_req_reg_p_ETC___d574 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_2_wr_req_reg_p_ETC___d683 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_3_rd_req_reg_p_ETC___d783 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_3_wr_req_reg_p_ETC___d892 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_4_rd_req_reg_p_ETC___d992 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_4_wr_req_reg_p_ETC___d1101 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_5_rd_req_reg_p_ETC___d1201 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_5_wr_req_reg_p_ETC___d1310 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_6_rd_req_reg_p_ETC___d1410 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_6_wr_req_reg_p_ETC___d1519 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_7_rd_req_reg_p_ETC___d1619 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_7_wr_req_reg_p_ETC___d1728 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_8_rd_req_reg_p_ETC___d1828 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[21:19] ;
  assign _0b1_SL_fabric_xactors_to_slaves_8_wr_req_reg_p_ETC___d1937 =
	     32'b00000000000000000000000000000001 <<
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[21:19] ;
  assign _dor1fabric_v_f_rd_mis_0_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_18 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_9 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master ;
  assign _dor1fabric_v_f_rd_mis_1_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_19 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_10 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_1 ;
  assign _dor1fabric_v_f_rd_mis_2_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_20 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_11 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_2 ;
  assign _dor1fabric_v_f_rd_mis_3_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_21 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_12 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_3 ;
  assign _dor1fabric_v_f_rd_mis_4_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_22 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_13 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_4 ;
  assign _dor1fabric_v_f_rd_mis_5_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_23 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_14 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_5 ;
  assign _dor1fabric_v_f_rd_mis_6_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_24 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_15 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_6 ;
  assign _dor1fabric_v_f_rd_mis_7_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_25 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_16 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_7 ;
  assign _dor1fabric_v_f_rd_mis_8_rv$EN_port1__write =
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_26 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_17 ||
	     WILL_FIRE_RL_fabric_rl_rd_resp_slave_to_master_8 ;
  assign _theResult____h4319 =
	     (data0__h4318 == 64'hAAAAAAAAAAAAAAAA) ? 64'd0 : data0__h4318 ;
  assign data0__h4318 = { main_memory_dmemMSB$DOA, main_memory_dmemLSB$DOA } ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2042 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2044 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2046 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <=
	     32'h000000FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2047 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2049 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2051 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <
	     32'h00011200 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2053 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <=
	     32'h000112FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2055 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2057 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <=
	     32'h000113FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2059 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <
	     32'h0C000000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2061 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <=
	     32'h10000000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2063 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <
	     32'h00011100 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2065 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <=
	     32'h000111FF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2067 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2069 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <=
	     32'h00060000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2071 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2073 =
	     fabric_xactors_from_masters_0_f_wr_addr$port1__read[74:43] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2753 =
	     (fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2063 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2065) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2067 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2069) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2071 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2073) ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2755 =
	     (fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2055 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2057) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2059 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2061) &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2753 ;
  assign fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2757 =
	     (fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2047 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2049) &&
	     (fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2051 ||
	      !fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2053) &&
	     fabric_xactors_from_masters_0_f_wr_addr_port1__ETC___d2755 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2249 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2251 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2253 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <=
	     32'h000000FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2254 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2256 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2258 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <
	     32'h00011200 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2260 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <=
	     32'h000112FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2262 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2264 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <=
	     32'h000113FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2266 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <
	     32'h0C000000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2268 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <=
	     32'h10000000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2270 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <
	     32'h00011100 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2272 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <=
	     32'h000111FF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2274 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2276 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <=
	     32'h00060000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2278 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2280 =
	     fabric_xactors_from_masters_1_f_wr_addr$port1__read[74:43] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2787 =
	     (fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2270 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2272) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2274 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2276) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2278 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2280) ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2789 =
	     (fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2262 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2264) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2266 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2268) &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2787 ;
  assign fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2791 =
	     (fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2254 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2256) &&
	     (fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2258 ||
	      !fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2260) &&
	     fabric_xactors_from_masters_1_f_wr_addr_port1__ETC___d2789 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2383 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <
	     32'h80000000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2385 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <=
	     32'h8FFFFFFF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2387 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <=
	     32'h000000FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2388 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <
	     32'h00001000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2390 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <=
	     32'h00010FFF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2392 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <
	     32'h00011200 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2394 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <=
	     32'h000112FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2396 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <
	     32'h00011300 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2398 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <=
	     32'h000113FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2400 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <
	     32'h0C000000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2402 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <=
	     32'h10000000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2404 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <
	     32'h00011100 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2406 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <=
	     32'h000111FF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2408 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <
	     32'h00020000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2410 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <=
	     32'h00060000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2412 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <
	     32'h02000000 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2414 =
	     fabric_xactors_from_masters_2_f_wr_addr$port1__read[74:43] <=
	     32'h020BFFFF ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2821 =
	     (fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2404 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2406) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2408 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2410) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2412 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2414) ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2823 =
	     (fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2396 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2398) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2400 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2402) &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2821 ;
  assign fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2825 =
	     (fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2388 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2390) &&
	     (fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2392 ||
	      !fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2394) &&
	     fabric_xactors_from_masters_2_f_wr_addr_port1__ETC___d2823 ;
  assign fabric_xactors_to_slaves_0_rd_req_reg_port1__r_ETC___d148 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_0_rg_read_burst_cycle ;
  assign fabric_xactors_to_slaves_0_rd_req_regport1__r_ETC__q3 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_0_wr_req_reg_port1__r_ETC___d257 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_0_rg_write_burst_cycle ;
  assign fabric_xactors_to_slaves_0_wr_req_regport1__r_ETC__q4 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_1_rd_req_reg_port1__r_ETC___d358 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_1_rg_read_burst_cycle ;
  assign fabric_xactors_to_slaves_1_rd_req_regport1__r_ETC__q5 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_1_wr_req_reg_port1__r_ETC___d467 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_1_rg_write_burst_cycle ;
  assign fabric_xactors_to_slaves_1_wr_req_regport1__r_ETC__q6 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_2_rd_req_reg_port1__r_ETC___d567 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_2_rg_read_burst_cycle ;
  assign fabric_xactors_to_slaves_2_rd_req_regport1__r_ETC__q7 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_2_wr_req_reg_port1__r_ETC___d676 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_2_rg_write_burst_cycle ;
  assign fabric_xactors_to_slaves_2_wr_req_regport1__r_ETC__q8 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_3_rd_req_reg_port1__r_ETC___d776 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_3_rg_read_burst_cycle ;
  assign fabric_xactors_to_slaves_3_rd_req_regport1__r_ETC__q9 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_3_wr_req_reg_port1__r_ETC___d885 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_3_rg_write_burst_cycle ;
  assign fabric_xactors_to_slaves_3_wr_req_regport1__r_ETC__q10 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_4_rd_req_reg_port1__r_ETC___d985 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_4_rg_read_burst_cycle ;
  assign fabric_xactors_to_slaves_4_rd_req_regport1__r_ETC__q11 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_4_wr_req_reg_port1__r_ETC___d1094 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_4_rg_write_burst_cycle ;
  assign fabric_xactors_to_slaves_4_wr_req_regport1__r_ETC__q12 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_5_rd_req_reg_port1__r_ETC___d1194 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_5_rg_read_burst_cycle ;
  assign fabric_xactors_to_slaves_5_rd_req_regport1__r_ETC__q13 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_5_wr_req_reg_port1__r_ETC___d1303 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_5_rg_write_burst_cycle ;
  assign fabric_xactors_to_slaves_5_wr_req_regport1__r_ETC__q14 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_6_rd_req_reg_port1__r_ETC___d1403 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_6_rg_read_burst_cycle ;
  assign fabric_xactors_to_slaves_6_rd_req_regport1__r_ETC__q15 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_6_wr_req_reg_port1__r_ETC___d1512 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_6_rg_write_burst_cycle ;
  assign fabric_xactors_to_slaves_6_wr_req_regport1__r_ETC__q16 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_7_rd_req_reg_port1__r_ETC___d1612 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_7_rg_read_burst_cycle ;
  assign fabric_xactors_to_slaves_7_rd_req_regport1__r_ETC__q17 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_7_wr_req_reg_port1__r_ETC___d1721 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_7_rg_write_burst_cycle ;
  assign fabric_xactors_to_slaves_7_wr_req_regport1__r_ETC__q18 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_8_rd_req_reg_port1__r_ETC___d1821 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_8_rg_read_burst_cycle ;
  assign fabric_xactors_to_slaves_8_rd_req_regport1__r_ETC__q19 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:43] ;
  assign fabric_xactors_to_slaves_8_wr_req_reg_port1__r_ETC___d1930 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[29:22] ==
	     fabric_xactors_to_slaves_8_rg_write_burst_cycle ;
  assign fabric_xactors_to_slaves_8_wr_req_regport1__r_ETC__q20 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:43] ;
  assign main_memory_rg_readburst_counter_30_EQ_main_me_ETC___d132 =
	     main_memory_rg_readburst_counter ==
	     main_memory_rg_readburst_value ;
  assign main_memory_rg_writeburst_counter_6_EQ_main_me_ETC___d18 =
	     main_memory_rg_writeburst_counter ==
	     main_memory_s_xactor_f_wr_addr$D_OUT[29:22] ;
  assign main_memory_s_xactor_f_rd_addrD_OUT_BITS_74_T_ETC__q21 =
	     main_memory_s_xactor_f_rd_addr$D_OUT[74:43] - 32'h80000000 ;
  assign main_memory_s_xactor_f_wr_addrD_OUT_BITS_74_T_ETC__q22 =
	     main_memory_s_xactor_f_wr_addr$D_OUT[74:43] - 32'h80000000 ;
  assign result__h31260 =
	     (~fabric_xactors_to_slaves_0_rd_req_regport1__r_ETC__q3[fabric_xactors_to_slaves_0_rd_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_0_rd_req_reg_p_ETC___d155 :
	       fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:43] &
	       y__h31312 ;
  assign result__h33197 =
	     (~fabric_xactors_to_slaves_0_wr_req_regport1__r_ETC__q4[fabric_xactors_to_slaves_0_wr_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_0_wr_req_reg_p_ETC___d264 :
	       fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:43] &
	       y__h33249 ;
  assign result__h35754 =
	     (~fabric_xactors_to_slaves_1_rd_req_regport1__r_ETC__q5[fabric_xactors_to_slaves_1_rd_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_1_rd_req_reg_p_ETC___d365 :
	       fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:43] &
	       y__h35806 ;
  assign result__h37662 =
	     (~fabric_xactors_to_slaves_1_wr_req_regport1__r_ETC__q6[fabric_xactors_to_slaves_1_wr_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_1_wr_req_reg_p_ETC___d474 :
	       fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:43] &
	       y__h37714 ;
  assign result__h40219 =
	     (~fabric_xactors_to_slaves_2_rd_req_regport1__r_ETC__q7[fabric_xactors_to_slaves_2_rd_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_2_rd_req_reg_p_ETC___d574 :
	       fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:43] &
	       y__h40271 ;
  assign result__h42127 =
	     (~fabric_xactors_to_slaves_2_wr_req_regport1__r_ETC__q8[fabric_xactors_to_slaves_2_wr_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_2_wr_req_reg_p_ETC___d683 :
	       fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:43] &
	       y__h42179 ;
  assign result__h44684 =
	     (~fabric_xactors_to_slaves_3_rd_req_regport1__r_ETC__q9[fabric_xactors_to_slaves_3_rd_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_3_rd_req_reg_p_ETC___d783 :
	       fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:43] &
	       y__h44736 ;
  assign result__h46592 =
	     (~fabric_xactors_to_slaves_3_wr_req_regport1__r_ETC__q10[fabric_xactors_to_slaves_3_wr_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_3_wr_req_reg_p_ETC___d892 :
	       fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:43] &
	       y__h46644 ;
  assign result__h49149 =
	     (~fabric_xactors_to_slaves_4_rd_req_regport1__r_ETC__q11[fabric_xactors_to_slaves_4_rd_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_4_rd_req_reg_p_ETC___d992 :
	       fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:43] &
	       y__h49201 ;
  assign result__h51057 =
	     (~fabric_xactors_to_slaves_4_wr_req_regport1__r_ETC__q12[fabric_xactors_to_slaves_4_wr_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_4_wr_req_reg_p_ETC___d1101 :
	       fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:43] &
	       y__h51109 ;
  assign result__h53614 =
	     (~fabric_xactors_to_slaves_5_rd_req_regport1__r_ETC__q13[fabric_xactors_to_slaves_5_rd_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_5_rd_req_reg_p_ETC___d1201 :
	       fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:43] &
	       y__h53666 ;
  assign result__h55522 =
	     (~fabric_xactors_to_slaves_5_wr_req_regport1__r_ETC__q14[fabric_xactors_to_slaves_5_wr_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_5_wr_req_reg_p_ETC___d1310 :
	       fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:43] &
	       y__h55574 ;
  assign result__h58079 =
	     (~fabric_xactors_to_slaves_6_rd_req_regport1__r_ETC__q15[fabric_xactors_to_slaves_6_rd_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_6_rd_req_reg_p_ETC___d1410 :
	       fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:43] &
	       y__h58131 ;
  assign result__h59987 =
	     (~fabric_xactors_to_slaves_6_wr_req_regport1__r_ETC__q16[fabric_xactors_to_slaves_6_wr_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_6_wr_req_reg_p_ETC___d1519 :
	       fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:43] &
	       y__h60039 ;
  assign result__h62544 =
	     (~fabric_xactors_to_slaves_7_rd_req_regport1__r_ETC__q17[fabric_xactors_to_slaves_7_rd_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_7_rd_req_reg_p_ETC___d1619 :
	       fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:43] &
	       y__h62596 ;
  assign result__h64452 =
	     (~fabric_xactors_to_slaves_7_wr_req_regport1__r_ETC__q18[fabric_xactors_to_slaves_7_wr_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_7_wr_req_reg_p_ETC___d1728 :
	       fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:43] &
	       y__h64504 ;
  assign result__h67009 =
	     (~fabric_xactors_to_slaves_8_rd_req_regport1__r_ETC__q19[fabric_xactors_to_slaves_8_rd_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_8_rd_req_reg_p_ETC___d1828 :
	       fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:43] &
	       y__h67061 ;
  assign result__h68917 =
	     (~fabric_xactors_to_slaves_8_wr_req_regport1__r_ETC__q20[fabric_xactors_to_slaves_8_wr_req_reg$port1__read[21:19]]) ?
	       fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:43] |
	       _0b1_SL_fabric_xactors_to_slaves_8_wr_req_reg_p_ETC___d1937 :
	       fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:43] &
	       y__h68969 ;
  assign spliced_bits__h31319 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h31389 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h31461 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h31533 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h31613 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h31683 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h31755 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h31827 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h31907 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h31977 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h32049 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h32121 =
	     fabric_xactors_to_slaves_0_rd_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h33256 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h33326 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h33398 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h33470 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h33550 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h33620 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h33692 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h33764 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h33844 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h33914 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h33986 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h34058 =
	     fabric_xactors_to_slaves_0_wr_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h35813 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h35883 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h35955 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h36027 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h36107 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h36177 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h36249 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h36321 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h36401 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h36471 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h36543 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h36615 =
	     fabric_xactors_to_slaves_1_rd_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h37721 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h37791 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h37863 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h37935 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h38015 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h38085 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h38157 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h38229 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h38309 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h38379 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h38451 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h38523 =
	     fabric_xactors_to_slaves_1_wr_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h40278 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h40348 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h40420 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h40492 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h40572 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h40642 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h40714 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h40786 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h40866 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h40936 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h41008 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h41080 =
	     fabric_xactors_to_slaves_2_rd_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h42186 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h42256 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h42328 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h42400 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h42480 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h42550 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h42622 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h42694 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h42774 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h42844 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h42916 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h42988 =
	     fabric_xactors_to_slaves_2_wr_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h44743 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h44813 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h44885 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h44957 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h45037 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h45107 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h45179 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h45251 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h45331 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h45401 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h45473 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h45545 =
	     fabric_xactors_to_slaves_3_rd_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h46651 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h46721 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h46793 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h46865 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h46945 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h47015 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h47087 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h47159 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h47239 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h47309 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h47381 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h47453 =
	     fabric_xactors_to_slaves_3_wr_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h49208 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h49278 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h49350 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h49422 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h49502 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h49572 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h49644 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h49716 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h49796 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h49866 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h49938 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h50010 =
	     fabric_xactors_to_slaves_4_rd_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h51116 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h51186 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h51258 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h51330 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h51410 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h51480 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h51552 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h51624 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h51704 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h51774 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h51846 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h51918 =
	     fabric_xactors_to_slaves_4_wr_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h53673 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h53743 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h53815 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h53887 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h53967 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h54037 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h54109 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h54181 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h54261 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h54331 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h54403 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h54475 =
	     fabric_xactors_to_slaves_5_rd_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h55581 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h55651 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h55723 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h55795 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h55875 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h55945 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h56017 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h56089 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h56169 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h56239 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h56311 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h56383 =
	     fabric_xactors_to_slaves_5_wr_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h58138 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h58208 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h58280 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h58352 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h58432 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h58502 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h58574 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h58646 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h58726 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h58796 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h58868 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h58940 =
	     fabric_xactors_to_slaves_6_rd_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h60046 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h60116 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h60188 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h60260 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h60340 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h60410 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h60482 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h60554 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h60634 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h60704 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h60776 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h60848 =
	     fabric_xactors_to_slaves_6_wr_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h62603 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h62673 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h62745 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h62817 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h62897 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h62967 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h63039 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h63111 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h63191 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h63261 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h63333 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h63405 =
	     fabric_xactors_to_slaves_7_rd_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h64511 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h64581 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h64653 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h64725 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h64805 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h64875 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h64947 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h65019 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h65099 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h65169 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h65241 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h65313 =
	     fabric_xactors_to_slaves_7_wr_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h67068 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h67138 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h67210 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h67282 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h67362 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h67432 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h67504 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h67576 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h67656 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h67726 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h67798 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h67870 =
	     fabric_xactors_to_slaves_8_rd_req_reg$port1__read[49:46] + 4'd1 ;
  assign spliced_bits__h68976 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[44:43] + 2'd1 ;
  assign spliced_bits__h69046 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[45:44] + 2'd1 ;
  assign spliced_bits__h69118 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[46:45] + 2'd1 ;
  assign spliced_bits__h69190 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[47:46] + 2'd1 ;
  assign spliced_bits__h69270 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[45:43] + 3'd1 ;
  assign spliced_bits__h69340 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[46:44] + 3'd1 ;
  assign spliced_bits__h69412 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[47:45] + 3'd1 ;
  assign spliced_bits__h69484 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[48:46] + 3'd1 ;
  assign spliced_bits__h69564 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[46:43] + 4'd1 ;
  assign spliced_bits__h69634 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[47:44] + 4'd1 ;
  assign spliced_bits__h69706 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[48:45] + 4'd1 ;
  assign spliced_bits__h69778 =
	     fabric_xactors_to_slaves_8_wr_req_reg$port1__read[49:46] + 4'd1 ;
  assign x__h15889 = main_memory_rg_readburst_counter + 8'd1 ;
  assign x__h31137 = fabric_xactors_to_slaves_0_rg_read_burst_cycle + 8'd1 ;
  assign x__h33081 = fabric_xactors_to_slaves_0_rg_write_burst_cycle + 8'd1 ;
  assign x__h35646 = fabric_xactors_to_slaves_1_rg_read_burst_cycle + 8'd1 ;
  assign x__h37546 = fabric_xactors_to_slaves_1_rg_write_burst_cycle + 8'd1 ;
  assign x__h3913 = main_memory_rg_writeburst_counter + 8'd1 ;
  assign x__h40111 = fabric_xactors_to_slaves_2_rg_read_burst_cycle + 8'd1 ;
  assign x__h42011 = fabric_xactors_to_slaves_2_rg_write_burst_cycle + 8'd1 ;
  assign x__h44576 = fabric_xactors_to_slaves_3_rg_read_burst_cycle + 8'd1 ;
  assign x__h46476 = fabric_xactors_to_slaves_3_rg_write_burst_cycle + 8'd1 ;
  assign x__h49041 = fabric_xactors_to_slaves_4_rg_read_burst_cycle + 8'd1 ;
  assign x__h50941 = fabric_xactors_to_slaves_4_rg_write_burst_cycle + 8'd1 ;
  assign x__h53506 = fabric_xactors_to_slaves_5_rg_read_burst_cycle + 8'd1 ;
  assign x__h55406 = fabric_xactors_to_slaves_5_rg_write_burst_cycle + 8'd1 ;
  assign x__h57971 = fabric_xactors_to_slaves_6_rg_read_burst_cycle + 8'd1 ;
  assign x__h59871 = fabric_xactors_to_slaves_6_rg_write_burst_cycle + 8'd1 ;
  assign x__h62436 = fabric_xactors_to_slaves_7_rg_read_burst_cycle + 8'd1 ;
  assign x__h64336 = fabric_xactors_to_slaves_7_rg_write_burst_cycle + 8'd1 ;
  assign x__h66901 = fabric_xactors_to_slaves_8_rg_read_burst_cycle + 8'd1 ;
  assign x__h68801 = fabric_xactors_to_slaves_8_rg_write_burst_cycle + 8'd1 ;
  assign y__h31312 =
	     ~_0b1_SL_fabric_xactors_to_slaves_0_rd_req_reg_p_ETC___d155 ;
  assign y__h33249 =
	     ~_0b1_SL_fabric_xactors_to_slaves_0_wr_req_reg_p_ETC___d264 ;
  assign y__h35806 =
	     ~_0b1_SL_fabric_xactors_to_slaves_1_rd_req_reg_p_ETC___d365 ;
  assign y__h37714 =
	     ~_0b1_SL_fabric_xactors_to_slaves_1_wr_req_reg_p_ETC___d474 ;
  assign y__h40271 =
	     ~_0b1_SL_fabric_xactors_to_slaves_2_rd_req_reg_p_ETC___d574 ;
  assign y__h42179 =
	     ~_0b1_SL_fabric_xactors_to_slaves_2_wr_req_reg_p_ETC___d683 ;
  assign y__h44736 =
	     ~_0b1_SL_fabric_xactors_to_slaves_3_rd_req_reg_p_ETC___d783 ;
  assign y__h46644 =
	     ~_0b1_SL_fabric_xactors_to_slaves_3_wr_req_reg_p_ETC___d892 ;
  assign y__h49201 =
	     ~_0b1_SL_fabric_xactors_to_slaves_4_rd_req_reg_p_ETC___d992 ;
  assign y__h51109 =
	     ~_0b1_SL_fabric_xactors_to_slaves_4_wr_req_reg_p_ETC___d1101 ;
  assign y__h53666 =
	     ~_0b1_SL_fabric_xactors_to_slaves_5_rd_req_reg_p_ETC___d1201 ;
  assign y__h55574 =
	     ~_0b1_SL_fabric_xactors_to_slaves_5_wr_req_reg_p_ETC___d1310 ;
  assign y__h58131 =
	     ~_0b1_SL_fabric_xactors_to_slaves_6_rd_req_reg_p_ETC___d1410 ;
  assign y__h60039 =
	     ~_0b1_SL_fabric_xactors_to_slaves_6_wr_req_reg_p_ETC___d1519 ;
  assign y__h62596 =
	     ~_0b1_SL_fabric_xactors_to_slaves_7_rd_req_reg_p_ETC___d1619 ;
  assign y__h64504 =
	     ~_0b1_SL_fabric_xactors_to_slaves_7_wr_req_reg_p_ETC___d1728 ;
  assign y__h67061 =
	     ~_0b1_SL_fabric_xactors_to_slaves_8_rd_req_reg_p_ETC___d1828 ;
  assign y__h68969 =
	     ~_0b1_SL_fabric_xactors_to_slaves_8_wr_req_reg_p_ETC___d1937 ;
  always@(main_memory_rg_address or _theResult____h4319)
  begin
    case (main_memory_rg_address[2:0])
      3'd0:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1 =
	      {8{_theResult____h4319[7:0]}};
      3'd1:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1 =
	      {8{_theResult____h4319[15:8]}};
      3'd2:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1 =
	      {8{_theResult____h4319[23:16]}};
      3'd3:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1 =
	      {8{_theResult____h4319[31:24]}};
      3'd4:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1 =
	      {8{_theResult____h4319[39:32]}};
      3'd5:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1 =
	      {8{_theResult____h4319[47:40]}};
      3'd6:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1 =
	      {8{_theResult____h4319[55:48]}};
      3'd7:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1 =
	      {8{_theResult____h4319[63:56]}};
    endcase
  end
  always@(main_memory_rg_address or _theResult____h4319)
  begin
    case (main_memory_rg_address[2:0])
      3'd0:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q2 =
	      {4{_theResult____h4319[15:0]}};
      3'd2:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q2 =
	      {4{_theResult____h4319[31:16]}};
      3'd4:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q2 =
	      {4{_theResult____h4319[47:32]}};
      3'd6:
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q2 =
	      {4{_theResult____h4319[63:48]}};
      default: CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q2 =
		   _theResult____h4319;
    endcase
  end
  always@(main_memory_rg_transfer_size or
	  _theResult____h4319 or
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1 or
	  CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q2 or
	  main_memory_rg_address)
  begin
    case (main_memory_rg_transfer_size)
      3'd0:
	  _theResult_____1_rdata__h4678 =
	      CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q1;
      3'd1:
	  _theResult_____1_rdata__h4678 =
	      CASE_main_memory_rg_address_BITS_2_TO_0_0_theR_ETC__q2;
      3'd2:
	  _theResult_____1_rdata__h4678 =
	      (main_memory_rg_address[2:0] == 3'd0) ?
		{2{_theResult____h4319[31:0]}} :
		{2{_theResult____h4319[63:32]}};
      default: _theResult_____1_rdata__h4678 = _theResult____h4319;
    endcase
  end
  always@(fabric_xactors_to_slaves_0_rd_req_reg$port1__read or
	  spliced_bits__h31319 or
	  spliced_bits__h31389 or
	  spliced_bits__h31461 or spliced_bits__h31533)
  begin
    case (fabric_xactors_to_slaves_0_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d190 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:45],
		spliced_bits__h31319 };
      3'd1:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d190 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:46],
		spliced_bits__h31389,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d190 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:47],
		spliced_bits__h31461,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d190 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:48],
		spliced_bits__h31533,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d190 =
		   fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_0_rd_req_reg$port1__read or
	  spliced_bits__h31613 or
	  spliced_bits__h31683 or
	  spliced_bits__h31755 or spliced_bits__h31827)
  begin
    case (fabric_xactors_to_slaves_0_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d207 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:46],
		spliced_bits__h31613 };
      3'd1:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d207 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:47],
		spliced_bits__h31683,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d207 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:48],
		spliced_bits__h31755,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d207 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:49],
		spliced_bits__h31827,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d207 =
		   fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_0_rd_req_reg$port1__read or
	  spliced_bits__h31907 or
	  spliced_bits__h31977 or
	  spliced_bits__h32049 or spliced_bits__h32121)
  begin
    case (fabric_xactors_to_slaves_0_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d225 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:47],
		spliced_bits__h31907 };
      3'd1:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d225 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:48],
		spliced_bits__h31977,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d225 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:49],
		spliced_bits__h32049,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d225 =
	      { fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:50],
		spliced_bits__h32121,
		fabric_xactors_to_slaves_0_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d225 =
		   fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_0_rd_req_reg$port1__read or
	  result__h31260 or
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d190 or
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d207 or
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d225)
  begin
    case (fabric_xactors_to_slaves_0_rd_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d229 =
	      result__h31260;
      8'd3:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d229 =
	      IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d190;
      8'd7:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d229 =
	      IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d207;
      8'd15:
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d229 =
	      IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d225;
      default: IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d229 =
		   fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_0_rd_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d229 or
	  _0b1_SL_fabric_xactors_to_slaves_0_rd_req_reg_p_ETC___d155)
  begin
    case (fabric_xactors_to_slaves_0_rd_req_reg$port1__read[18:17])
      2'd0:
	  araddr__h31194 =
	      fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:43];
      2'd1:
	  araddr__h31194 =
	      fabric_xactors_to_slaves_0_rd_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_0_rd_req_reg_p_ETC___d155;
      default: araddr__h31194 =
		   IF_fabric_xactors_to_slaves_0_rd_req_reg_port1_ETC___d229;
    endcase
  end
  always@(fabric_xactors_to_slaves_0_wr_req_reg$port1__read or
	  spliced_bits__h33256 or
	  spliced_bits__h33326 or
	  spliced_bits__h33398 or spliced_bits__h33470)
  begin
    case (fabric_xactors_to_slaves_0_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d299 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:45],
		spliced_bits__h33256 };
      3'd1:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d299 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:46],
		spliced_bits__h33326,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d299 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:47],
		spliced_bits__h33398,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d299 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:48],
		spliced_bits__h33470,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d299 =
		   fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_0_wr_req_reg$port1__read or
	  spliced_bits__h33550 or
	  spliced_bits__h33620 or
	  spliced_bits__h33692 or spliced_bits__h33764)
  begin
    case (fabric_xactors_to_slaves_0_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d316 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:46],
		spliced_bits__h33550 };
      3'd1:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d316 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:47],
		spliced_bits__h33620,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d316 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:48],
		spliced_bits__h33692,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d316 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:49],
		spliced_bits__h33764,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d316 =
		   fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_0_wr_req_reg$port1__read or
	  spliced_bits__h33844 or
	  spliced_bits__h33914 or
	  spliced_bits__h33986 or spliced_bits__h34058)
  begin
    case (fabric_xactors_to_slaves_0_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d334 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:47],
		spliced_bits__h33844 };
      3'd1:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d334 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:48],
		spliced_bits__h33914,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d334 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:49],
		spliced_bits__h33986,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d334 =
	      { fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:50],
		spliced_bits__h34058,
		fabric_xactors_to_slaves_0_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d334 =
		   fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_0_wr_req_reg$port1__read or
	  result__h33197 or
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d299 or
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d316 or
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d334)
  begin
    case (fabric_xactors_to_slaves_0_wr_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d338 =
	      result__h33197;
      8'd3:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d338 =
	      IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d299;
      8'd7:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d338 =
	      IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d316;
      8'd15:
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d338 =
	      IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d334;
      default: IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d338 =
		   fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_0_wr_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d338 or
	  _0b1_SL_fabric_xactors_to_slaves_0_wr_req_reg_p_ETC___d264)
  begin
    case (fabric_xactors_to_slaves_0_wr_req_reg$port1__read[18:17])
      2'd0:
	  info_awaddr__h33131 =
	      fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:43];
      2'd1:
	  info_awaddr__h33131 =
	      fabric_xactors_to_slaves_0_wr_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_0_wr_req_reg_p_ETC___d264;
      default: info_awaddr__h33131 =
		   IF_fabric_xactors_to_slaves_0_wr_req_reg_port1_ETC___d338;
    endcase
  end
  always@(fabric_xactors_to_slaves_1_rd_req_reg$port1__read or
	  spliced_bits__h35813 or
	  spliced_bits__h35883 or
	  spliced_bits__h35955 or spliced_bits__h36027)
  begin
    case (fabric_xactors_to_slaves_1_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d400 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:45],
		spliced_bits__h35813 };
      3'd1:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d400 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:46],
		spliced_bits__h35883,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d400 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:47],
		spliced_bits__h35955,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d400 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:48],
		spliced_bits__h36027,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d400 =
		   fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_1_rd_req_reg$port1__read or
	  spliced_bits__h36107 or
	  spliced_bits__h36177 or
	  spliced_bits__h36249 or spliced_bits__h36321)
  begin
    case (fabric_xactors_to_slaves_1_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d417 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:46],
		spliced_bits__h36107 };
      3'd1:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d417 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:47],
		spliced_bits__h36177,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d417 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:48],
		spliced_bits__h36249,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d417 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:49],
		spliced_bits__h36321,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d417 =
		   fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_1_rd_req_reg$port1__read or
	  spliced_bits__h36401 or
	  spliced_bits__h36471 or
	  spliced_bits__h36543 or spliced_bits__h36615)
  begin
    case (fabric_xactors_to_slaves_1_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d435 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:47],
		spliced_bits__h36401 };
      3'd1:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d435 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:48],
		spliced_bits__h36471,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d435 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:49],
		spliced_bits__h36543,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d435 =
	      { fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:50],
		spliced_bits__h36615,
		fabric_xactors_to_slaves_1_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d435 =
		   fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_1_rd_req_reg$port1__read or
	  result__h35754 or
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d400 or
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d417 or
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d435)
  begin
    case (fabric_xactors_to_slaves_1_rd_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d439 =
	      result__h35754;
      8'd3:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d439 =
	      IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d400;
      8'd7:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d439 =
	      IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d417;
      8'd15:
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d439 =
	      IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d435;
      default: IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d439 =
		   fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_1_rd_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d439 or
	  _0b1_SL_fabric_xactors_to_slaves_1_rd_req_reg_p_ETC___d365)
  begin
    case (fabric_xactors_to_slaves_1_rd_req_reg$port1__read[18:17])
      2'd0:
	  araddr__h35688 =
	      fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:43];
      2'd1:
	  araddr__h35688 =
	      fabric_xactors_to_slaves_1_rd_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_1_rd_req_reg_p_ETC___d365;
      default: araddr__h35688 =
		   IF_fabric_xactors_to_slaves_1_rd_req_reg_port1_ETC___d439;
    endcase
  end
  always@(fabric_xactors_to_slaves_1_wr_req_reg$port1__read or
	  spliced_bits__h37721 or
	  spliced_bits__h37791 or
	  spliced_bits__h37863 or spliced_bits__h37935)
  begin
    case (fabric_xactors_to_slaves_1_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d509 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:45],
		spliced_bits__h37721 };
      3'd1:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d509 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:46],
		spliced_bits__h37791,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d509 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:47],
		spliced_bits__h37863,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d509 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:48],
		spliced_bits__h37935,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d509 =
		   fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_1_wr_req_reg$port1__read or
	  spliced_bits__h38015 or
	  spliced_bits__h38085 or
	  spliced_bits__h38157 or spliced_bits__h38229)
  begin
    case (fabric_xactors_to_slaves_1_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d526 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:46],
		spliced_bits__h38015 };
      3'd1:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d526 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:47],
		spliced_bits__h38085,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d526 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:48],
		spliced_bits__h38157,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d526 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:49],
		spliced_bits__h38229,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d526 =
		   fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_1_wr_req_reg$port1__read or
	  spliced_bits__h38309 or
	  spliced_bits__h38379 or
	  spliced_bits__h38451 or spliced_bits__h38523)
  begin
    case (fabric_xactors_to_slaves_1_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d544 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:47],
		spliced_bits__h38309 };
      3'd1:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d544 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:48],
		spliced_bits__h38379,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d544 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:49],
		spliced_bits__h38451,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d544 =
	      { fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:50],
		spliced_bits__h38523,
		fabric_xactors_to_slaves_1_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d544 =
		   fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_1_wr_req_reg$port1__read or
	  result__h37662 or
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d509 or
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d526 or
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d544)
  begin
    case (fabric_xactors_to_slaves_1_wr_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d548 =
	      result__h37662;
      8'd3:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d548 =
	      IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d509;
      8'd7:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d548 =
	      IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d526;
      8'd15:
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d548 =
	      IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d544;
      default: IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d548 =
		   fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_1_wr_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d548 or
	  _0b1_SL_fabric_xactors_to_slaves_1_wr_req_reg_p_ETC___d474)
  begin
    case (fabric_xactors_to_slaves_1_wr_req_reg$port1__read[18:17])
      2'd0:
	  info_awaddr__h37596 =
	      fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:43];
      2'd1:
	  info_awaddr__h37596 =
	      fabric_xactors_to_slaves_1_wr_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_1_wr_req_reg_p_ETC___d474;
      default: info_awaddr__h37596 =
		   IF_fabric_xactors_to_slaves_1_wr_req_reg_port1_ETC___d548;
    endcase
  end
  always@(fabric_xactors_to_slaves_2_rd_req_reg$port1__read or
	  spliced_bits__h40278 or
	  spliced_bits__h40348 or
	  spliced_bits__h40420 or spliced_bits__h40492)
  begin
    case (fabric_xactors_to_slaves_2_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d609 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:45],
		spliced_bits__h40278 };
      3'd1:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d609 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:46],
		spliced_bits__h40348,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d609 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:47],
		spliced_bits__h40420,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d609 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:48],
		spliced_bits__h40492,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d609 =
		   fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_2_rd_req_reg$port1__read or
	  spliced_bits__h40572 or
	  spliced_bits__h40642 or
	  spliced_bits__h40714 or spliced_bits__h40786)
  begin
    case (fabric_xactors_to_slaves_2_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d626 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:46],
		spliced_bits__h40572 };
      3'd1:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d626 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:47],
		spliced_bits__h40642,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d626 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:48],
		spliced_bits__h40714,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d626 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:49],
		spliced_bits__h40786,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d626 =
		   fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_2_rd_req_reg$port1__read or
	  spliced_bits__h40866 or
	  spliced_bits__h40936 or
	  spliced_bits__h41008 or spliced_bits__h41080)
  begin
    case (fabric_xactors_to_slaves_2_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d644 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:47],
		spliced_bits__h40866 };
      3'd1:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d644 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:48],
		spliced_bits__h40936,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d644 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:49],
		spliced_bits__h41008,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d644 =
	      { fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:50],
		spliced_bits__h41080,
		fabric_xactors_to_slaves_2_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d644 =
		   fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_2_rd_req_reg$port1__read or
	  result__h40219 or
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d609 or
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d626 or
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d644)
  begin
    case (fabric_xactors_to_slaves_2_rd_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d648 =
	      result__h40219;
      8'd3:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d648 =
	      IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d609;
      8'd7:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d648 =
	      IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d626;
      8'd15:
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d648 =
	      IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d644;
      default: IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d648 =
		   fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_2_rd_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d648 or
	  _0b1_SL_fabric_xactors_to_slaves_2_rd_req_reg_p_ETC___d574)
  begin
    case (fabric_xactors_to_slaves_2_rd_req_reg$port1__read[18:17])
      2'd0:
	  araddr__h40153 =
	      fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:43];
      2'd1:
	  araddr__h40153 =
	      fabric_xactors_to_slaves_2_rd_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_2_rd_req_reg_p_ETC___d574;
      default: araddr__h40153 =
		   IF_fabric_xactors_to_slaves_2_rd_req_reg_port1_ETC___d648;
    endcase
  end
  always@(fabric_xactors_to_slaves_2_wr_req_reg$port1__read or
	  spliced_bits__h42186 or
	  spliced_bits__h42256 or
	  spliced_bits__h42328 or spliced_bits__h42400)
  begin
    case (fabric_xactors_to_slaves_2_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d718 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:45],
		spliced_bits__h42186 };
      3'd1:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d718 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:46],
		spliced_bits__h42256,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d718 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:47],
		spliced_bits__h42328,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d718 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:48],
		spliced_bits__h42400,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d718 =
		   fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_2_wr_req_reg$port1__read or
	  spliced_bits__h42480 or
	  spliced_bits__h42550 or
	  spliced_bits__h42622 or spliced_bits__h42694)
  begin
    case (fabric_xactors_to_slaves_2_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d735 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:46],
		spliced_bits__h42480 };
      3'd1:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d735 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:47],
		spliced_bits__h42550,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d735 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:48],
		spliced_bits__h42622,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d735 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:49],
		spliced_bits__h42694,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d735 =
		   fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_2_wr_req_reg$port1__read or
	  spliced_bits__h42774 or
	  spliced_bits__h42844 or
	  spliced_bits__h42916 or spliced_bits__h42988)
  begin
    case (fabric_xactors_to_slaves_2_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d753 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:47],
		spliced_bits__h42774 };
      3'd1:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d753 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:48],
		spliced_bits__h42844,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d753 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:49],
		spliced_bits__h42916,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d753 =
	      { fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:50],
		spliced_bits__h42988,
		fabric_xactors_to_slaves_2_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d753 =
		   fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_2_wr_req_reg$port1__read or
	  result__h42127 or
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d718 or
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d735 or
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d753)
  begin
    case (fabric_xactors_to_slaves_2_wr_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d757 =
	      result__h42127;
      8'd3:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d757 =
	      IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d718;
      8'd7:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d757 =
	      IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d735;
      8'd15:
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d757 =
	      IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d753;
      default: IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d757 =
		   fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_2_wr_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d757 or
	  _0b1_SL_fabric_xactors_to_slaves_2_wr_req_reg_p_ETC___d683)
  begin
    case (fabric_xactors_to_slaves_2_wr_req_reg$port1__read[18:17])
      2'd0:
	  info_awaddr__h42061 =
	      fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:43];
      2'd1:
	  info_awaddr__h42061 =
	      fabric_xactors_to_slaves_2_wr_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_2_wr_req_reg_p_ETC___d683;
      default: info_awaddr__h42061 =
		   IF_fabric_xactors_to_slaves_2_wr_req_reg_port1_ETC___d757;
    endcase
  end
  always@(fabric_xactors_to_slaves_3_rd_req_reg$port1__read or
	  spliced_bits__h44743 or
	  spliced_bits__h44813 or
	  spliced_bits__h44885 or spliced_bits__h44957)
  begin
    case (fabric_xactors_to_slaves_3_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d818 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:45],
		spliced_bits__h44743 };
      3'd1:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d818 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:46],
		spliced_bits__h44813,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d818 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:47],
		spliced_bits__h44885,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d818 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:48],
		spliced_bits__h44957,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d818 =
		   fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_3_rd_req_reg$port1__read or
	  spliced_bits__h45331 or
	  spliced_bits__h45401 or
	  spliced_bits__h45473 or spliced_bits__h45545)
  begin
    case (fabric_xactors_to_slaves_3_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d853 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:47],
		spliced_bits__h45331 };
      3'd1:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d853 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:48],
		spliced_bits__h45401,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d853 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:49],
		spliced_bits__h45473,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d853 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:50],
		spliced_bits__h45545,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d853 =
		   fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_3_rd_req_reg$port1__read or
	  spliced_bits__h45037 or
	  spliced_bits__h45107 or
	  spliced_bits__h45179 or spliced_bits__h45251)
  begin
    case (fabric_xactors_to_slaves_3_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d835 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:46],
		spliced_bits__h45037 };
      3'd1:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d835 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:47],
		spliced_bits__h45107,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d835 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:48],
		spliced_bits__h45179,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d835 =
	      { fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:49],
		spliced_bits__h45251,
		fabric_xactors_to_slaves_3_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d835 =
		   fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_3_rd_req_reg$port1__read or
	  result__h44684 or
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d818 or
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d835 or
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d853)
  begin
    case (fabric_xactors_to_slaves_3_rd_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d857 =
	      result__h44684;
      8'd3:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d857 =
	      IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d818;
      8'd7:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d857 =
	      IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d835;
      8'd15:
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d857 =
	      IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d853;
      default: IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d857 =
		   fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_3_rd_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d857 or
	  _0b1_SL_fabric_xactors_to_slaves_3_rd_req_reg_p_ETC___d783)
  begin
    case (fabric_xactors_to_slaves_3_rd_req_reg$port1__read[18:17])
      2'd0:
	  araddr__h44618 =
	      fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:43];
      2'd1:
	  araddr__h44618 =
	      fabric_xactors_to_slaves_3_rd_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_3_rd_req_reg_p_ETC___d783;
      default: araddr__h44618 =
		   IF_fabric_xactors_to_slaves_3_rd_req_reg_port1_ETC___d857;
    endcase
  end
  always@(fabric_xactors_to_slaves_3_wr_req_reg$port1__read or
	  spliced_bits__h46651 or
	  spliced_bits__h46721 or
	  spliced_bits__h46793 or spliced_bits__h46865)
  begin
    case (fabric_xactors_to_slaves_3_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d927 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:45],
		spliced_bits__h46651 };
      3'd1:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d927 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:46],
		spliced_bits__h46721,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d927 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:47],
		spliced_bits__h46793,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d927 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:48],
		spliced_bits__h46865,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d927 =
		   fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_3_wr_req_reg$port1__read or
	  spliced_bits__h46945 or
	  spliced_bits__h47015 or
	  spliced_bits__h47087 or spliced_bits__h47159)
  begin
    case (fabric_xactors_to_slaves_3_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d944 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:46],
		spliced_bits__h46945 };
      3'd1:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d944 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:47],
		spliced_bits__h47015,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d944 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:48],
		spliced_bits__h47087,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d944 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:49],
		spliced_bits__h47159,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d944 =
		   fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_3_wr_req_reg$port1__read or
	  spliced_bits__h47239 or
	  spliced_bits__h47309 or
	  spliced_bits__h47381 or spliced_bits__h47453)
  begin
    case (fabric_xactors_to_slaves_3_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d962 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:47],
		spliced_bits__h47239 };
      3'd1:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d962 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:48],
		spliced_bits__h47309,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d962 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:49],
		spliced_bits__h47381,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d962 =
	      { fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:50],
		spliced_bits__h47453,
		fabric_xactors_to_slaves_3_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d962 =
		   fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_3_wr_req_reg$port1__read or
	  result__h46592 or
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d927 or
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d944 or
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d962)
  begin
    case (fabric_xactors_to_slaves_3_wr_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d966 =
	      result__h46592;
      8'd3:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d966 =
	      IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d927;
      8'd7:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d966 =
	      IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d944;
      8'd15:
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d966 =
	      IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d962;
      default: IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d966 =
		   fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_3_wr_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d966 or
	  _0b1_SL_fabric_xactors_to_slaves_3_wr_req_reg_p_ETC___d892)
  begin
    case (fabric_xactors_to_slaves_3_wr_req_reg$port1__read[18:17])
      2'd0:
	  info_awaddr__h46526 =
	      fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:43];
      2'd1:
	  info_awaddr__h46526 =
	      fabric_xactors_to_slaves_3_wr_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_3_wr_req_reg_p_ETC___d892;
      default: info_awaddr__h46526 =
		   IF_fabric_xactors_to_slaves_3_wr_req_reg_port1_ETC___d966;
    endcase
  end
  always@(fabric_xactors_to_slaves_4_rd_req_reg$port1__read or
	  spliced_bits__h49208 or
	  spliced_bits__h49278 or
	  spliced_bits__h49350 or spliced_bits__h49422)
  begin
    case (fabric_xactors_to_slaves_4_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1027 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:45],
		spliced_bits__h49208 };
      3'd1:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1027 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:46],
		spliced_bits__h49278,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1027 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:47],
		spliced_bits__h49350,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1027 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:48],
		spliced_bits__h49422,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1027 =
		   fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_4_rd_req_reg$port1__read or
	  spliced_bits__h49502 or
	  spliced_bits__h49572 or
	  spliced_bits__h49644 or spliced_bits__h49716)
  begin
    case (fabric_xactors_to_slaves_4_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1044 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:46],
		spliced_bits__h49502 };
      3'd1:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1044 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:47],
		spliced_bits__h49572,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1044 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:48],
		spliced_bits__h49644,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1044 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:49],
		spliced_bits__h49716,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1044 =
		   fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_4_rd_req_reg$port1__read or
	  spliced_bits__h49796 or
	  spliced_bits__h49866 or
	  spliced_bits__h49938 or spliced_bits__h50010)
  begin
    case (fabric_xactors_to_slaves_4_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1062 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:47],
		spliced_bits__h49796 };
      3'd1:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1062 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:48],
		spliced_bits__h49866,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1062 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:49],
		spliced_bits__h49938,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1062 =
	      { fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:50],
		spliced_bits__h50010,
		fabric_xactors_to_slaves_4_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1062 =
		   fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_4_rd_req_reg$port1__read or
	  result__h49149 or
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1027 or
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1044 or
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1062)
  begin
    case (fabric_xactors_to_slaves_4_rd_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1066 =
	      result__h49149;
      8'd3:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1066 =
	      IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1027;
      8'd7:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1066 =
	      IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1044;
      8'd15:
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1066 =
	      IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1062;
      default: IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1066 =
		   fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_4_rd_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1066 or
	  _0b1_SL_fabric_xactors_to_slaves_4_rd_req_reg_p_ETC___d992)
  begin
    case (fabric_xactors_to_slaves_4_rd_req_reg$port1__read[18:17])
      2'd0:
	  araddr__h49083 =
	      fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:43];
      2'd1:
	  araddr__h49083 =
	      fabric_xactors_to_slaves_4_rd_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_4_rd_req_reg_p_ETC___d992;
      default: araddr__h49083 =
		   IF_fabric_xactors_to_slaves_4_rd_req_reg_port1_ETC___d1066;
    endcase
  end
  always@(fabric_xactors_to_slaves_4_wr_req_reg$port1__read or
	  spliced_bits__h51116 or
	  spliced_bits__h51186 or
	  spliced_bits__h51258 or spliced_bits__h51330)
  begin
    case (fabric_xactors_to_slaves_4_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1136 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:45],
		spliced_bits__h51116 };
      3'd1:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1136 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:46],
		spliced_bits__h51186,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1136 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:47],
		spliced_bits__h51258,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1136 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:48],
		spliced_bits__h51330,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1136 =
		   fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_4_wr_req_reg$port1__read or
	  spliced_bits__h51410 or
	  spliced_bits__h51480 or
	  spliced_bits__h51552 or spliced_bits__h51624)
  begin
    case (fabric_xactors_to_slaves_4_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1153 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:46],
		spliced_bits__h51410 };
      3'd1:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1153 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:47],
		spliced_bits__h51480,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1153 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:48],
		spliced_bits__h51552,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1153 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:49],
		spliced_bits__h51624,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1153 =
		   fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_4_wr_req_reg$port1__read or
	  spliced_bits__h51704 or
	  spliced_bits__h51774 or
	  spliced_bits__h51846 or spliced_bits__h51918)
  begin
    case (fabric_xactors_to_slaves_4_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1171 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:47],
		spliced_bits__h51704 };
      3'd1:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1171 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:48],
		spliced_bits__h51774,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1171 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:49],
		spliced_bits__h51846,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1171 =
	      { fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:50],
		spliced_bits__h51918,
		fabric_xactors_to_slaves_4_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1171 =
		   fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_4_wr_req_reg$port1__read or
	  result__h51057 or
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1136 or
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1153 or
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1171)
  begin
    case (fabric_xactors_to_slaves_4_wr_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1175 =
	      result__h51057;
      8'd3:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1175 =
	      IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1136;
      8'd7:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1175 =
	      IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1153;
      8'd15:
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1175 =
	      IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1171;
      default: IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1175 =
		   fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_4_wr_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1175 or
	  _0b1_SL_fabric_xactors_to_slaves_4_wr_req_reg_p_ETC___d1101)
  begin
    case (fabric_xactors_to_slaves_4_wr_req_reg$port1__read[18:17])
      2'd0:
	  info_awaddr__h50991 =
	      fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:43];
      2'd1:
	  info_awaddr__h50991 =
	      fabric_xactors_to_slaves_4_wr_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_4_wr_req_reg_p_ETC___d1101;
      default: info_awaddr__h50991 =
		   IF_fabric_xactors_to_slaves_4_wr_req_reg_port1_ETC___d1175;
    endcase
  end
  always@(fabric_xactors_to_slaves_5_rd_req_reg$port1__read or
	  spliced_bits__h53673 or
	  spliced_bits__h53743 or
	  spliced_bits__h53815 or spliced_bits__h53887)
  begin
    case (fabric_xactors_to_slaves_5_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1236 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:45],
		spliced_bits__h53673 };
      3'd1:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1236 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:46],
		spliced_bits__h53743,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1236 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:47],
		spliced_bits__h53815,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1236 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:48],
		spliced_bits__h53887,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1236 =
		   fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_5_rd_req_reg$port1__read or
	  spliced_bits__h53967 or
	  spliced_bits__h54037 or
	  spliced_bits__h54109 or spliced_bits__h54181)
  begin
    case (fabric_xactors_to_slaves_5_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1253 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:46],
		spliced_bits__h53967 };
      3'd1:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1253 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:47],
		spliced_bits__h54037,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1253 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:48],
		spliced_bits__h54109,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1253 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:49],
		spliced_bits__h54181,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1253 =
		   fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_5_rd_req_reg$port1__read or
	  spliced_bits__h54261 or
	  spliced_bits__h54331 or
	  spliced_bits__h54403 or spliced_bits__h54475)
  begin
    case (fabric_xactors_to_slaves_5_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1271 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:47],
		spliced_bits__h54261 };
      3'd1:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1271 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:48],
		spliced_bits__h54331,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1271 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:49],
		spliced_bits__h54403,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1271 =
	      { fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:50],
		spliced_bits__h54475,
		fabric_xactors_to_slaves_5_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1271 =
		   fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_5_rd_req_reg$port1__read or
	  result__h53614 or
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1236 or
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1253 or
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1271)
  begin
    case (fabric_xactors_to_slaves_5_rd_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1275 =
	      result__h53614;
      8'd3:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1275 =
	      IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1236;
      8'd7:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1275 =
	      IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1253;
      8'd15:
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1275 =
	      IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1271;
      default: IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1275 =
		   fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_5_rd_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1275 or
	  _0b1_SL_fabric_xactors_to_slaves_5_rd_req_reg_p_ETC___d1201)
  begin
    case (fabric_xactors_to_slaves_5_rd_req_reg$port1__read[18:17])
      2'd0:
	  araddr__h53548 =
	      fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:43];
      2'd1:
	  araddr__h53548 =
	      fabric_xactors_to_slaves_5_rd_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_5_rd_req_reg_p_ETC___d1201;
      default: araddr__h53548 =
		   IF_fabric_xactors_to_slaves_5_rd_req_reg_port1_ETC___d1275;
    endcase
  end
  always@(fabric_xactors_to_slaves_5_wr_req_reg$port1__read or
	  spliced_bits__h55581 or
	  spliced_bits__h55651 or
	  spliced_bits__h55723 or spliced_bits__h55795)
  begin
    case (fabric_xactors_to_slaves_5_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1345 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:45],
		spliced_bits__h55581 };
      3'd1:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1345 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:46],
		spliced_bits__h55651,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1345 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:47],
		spliced_bits__h55723,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1345 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:48],
		spliced_bits__h55795,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1345 =
		   fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_5_wr_req_reg$port1__read or
	  spliced_bits__h55875 or
	  spliced_bits__h55945 or
	  spliced_bits__h56017 or spliced_bits__h56089)
  begin
    case (fabric_xactors_to_slaves_5_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1362 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:46],
		spliced_bits__h55875 };
      3'd1:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1362 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:47],
		spliced_bits__h55945,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1362 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:48],
		spliced_bits__h56017,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1362 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:49],
		spliced_bits__h56089,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1362 =
		   fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_5_wr_req_reg$port1__read or
	  spliced_bits__h56169 or
	  spliced_bits__h56239 or
	  spliced_bits__h56311 or spliced_bits__h56383)
  begin
    case (fabric_xactors_to_slaves_5_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1380 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:47],
		spliced_bits__h56169 };
      3'd1:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1380 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:48],
		spliced_bits__h56239,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1380 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:49],
		spliced_bits__h56311,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1380 =
	      { fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:50],
		spliced_bits__h56383,
		fabric_xactors_to_slaves_5_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1380 =
		   fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_5_wr_req_reg$port1__read or
	  result__h55522 or
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1345 or
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1362 or
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1380)
  begin
    case (fabric_xactors_to_slaves_5_wr_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1384 =
	      result__h55522;
      8'd3:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1384 =
	      IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1345;
      8'd7:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1384 =
	      IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1362;
      8'd15:
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1384 =
	      IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1380;
      default: IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1384 =
		   fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_5_wr_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1384 or
	  _0b1_SL_fabric_xactors_to_slaves_5_wr_req_reg_p_ETC___d1310)
  begin
    case (fabric_xactors_to_slaves_5_wr_req_reg$port1__read[18:17])
      2'd0:
	  info_awaddr__h55456 =
	      fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:43];
      2'd1:
	  info_awaddr__h55456 =
	      fabric_xactors_to_slaves_5_wr_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_5_wr_req_reg_p_ETC___d1310;
      default: info_awaddr__h55456 =
		   IF_fabric_xactors_to_slaves_5_wr_req_reg_port1_ETC___d1384;
    endcase
  end
  always@(fabric_xactors_to_slaves_6_rd_req_reg$port1__read or
	  spliced_bits__h58138 or
	  spliced_bits__h58208 or
	  spliced_bits__h58280 or spliced_bits__h58352)
  begin
    case (fabric_xactors_to_slaves_6_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1445 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:45],
		spliced_bits__h58138 };
      3'd1:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1445 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:46],
		spliced_bits__h58208,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1445 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:47],
		spliced_bits__h58280,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1445 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:48],
		spliced_bits__h58352,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1445 =
		   fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_6_rd_req_reg$port1__read or
	  spliced_bits__h58432 or
	  spliced_bits__h58502 or
	  spliced_bits__h58574 or spliced_bits__h58646)
  begin
    case (fabric_xactors_to_slaves_6_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1462 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:46],
		spliced_bits__h58432 };
      3'd1:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1462 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:47],
		spliced_bits__h58502,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1462 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:48],
		spliced_bits__h58574,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1462 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:49],
		spliced_bits__h58646,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1462 =
		   fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_6_rd_req_reg$port1__read or
	  spliced_bits__h58726 or
	  spliced_bits__h58796 or
	  spliced_bits__h58868 or spliced_bits__h58940)
  begin
    case (fabric_xactors_to_slaves_6_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1480 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:47],
		spliced_bits__h58726 };
      3'd1:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1480 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:48],
		spliced_bits__h58796,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1480 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:49],
		spliced_bits__h58868,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1480 =
	      { fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:50],
		spliced_bits__h58940,
		fabric_xactors_to_slaves_6_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1480 =
		   fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_6_rd_req_reg$port1__read or
	  result__h58079 or
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1445 or
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1462 or
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1480)
  begin
    case (fabric_xactors_to_slaves_6_rd_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1484 =
	      result__h58079;
      8'd3:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1484 =
	      IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1445;
      8'd7:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1484 =
	      IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1462;
      8'd15:
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1484 =
	      IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1480;
      default: IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1484 =
		   fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_6_rd_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1484 or
	  _0b1_SL_fabric_xactors_to_slaves_6_rd_req_reg_p_ETC___d1410)
  begin
    case (fabric_xactors_to_slaves_6_rd_req_reg$port1__read[18:17])
      2'd0:
	  araddr__h58013 =
	      fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:43];
      2'd1:
	  araddr__h58013 =
	      fabric_xactors_to_slaves_6_rd_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_6_rd_req_reg_p_ETC___d1410;
      default: araddr__h58013 =
		   IF_fabric_xactors_to_slaves_6_rd_req_reg_port1_ETC___d1484;
    endcase
  end
  always@(fabric_xactors_to_slaves_6_wr_req_reg$port1__read or
	  spliced_bits__h60046 or
	  spliced_bits__h60116 or
	  spliced_bits__h60188 or spliced_bits__h60260)
  begin
    case (fabric_xactors_to_slaves_6_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1554 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:45],
		spliced_bits__h60046 };
      3'd1:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1554 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:46],
		spliced_bits__h60116,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1554 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:47],
		spliced_bits__h60188,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1554 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:48],
		spliced_bits__h60260,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1554 =
		   fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_6_wr_req_reg$port1__read or
	  spliced_bits__h60340 or
	  spliced_bits__h60410 or
	  spliced_bits__h60482 or spliced_bits__h60554)
  begin
    case (fabric_xactors_to_slaves_6_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1571 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:46],
		spliced_bits__h60340 };
      3'd1:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1571 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:47],
		spliced_bits__h60410,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1571 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:48],
		spliced_bits__h60482,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1571 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:49],
		spliced_bits__h60554,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1571 =
		   fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_6_wr_req_reg$port1__read or
	  spliced_bits__h60634 or
	  spliced_bits__h60704 or
	  spliced_bits__h60776 or spliced_bits__h60848)
  begin
    case (fabric_xactors_to_slaves_6_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1589 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:47],
		spliced_bits__h60634 };
      3'd1:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1589 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:48],
		spliced_bits__h60704,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1589 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:49],
		spliced_bits__h60776,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1589 =
	      { fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:50],
		spliced_bits__h60848,
		fabric_xactors_to_slaves_6_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1589 =
		   fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_6_wr_req_reg$port1__read or
	  result__h59987 or
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1554 or
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1571 or
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1589)
  begin
    case (fabric_xactors_to_slaves_6_wr_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1593 =
	      result__h59987;
      8'd3:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1593 =
	      IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1554;
      8'd7:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1593 =
	      IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1571;
      8'd15:
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1593 =
	      IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1589;
      default: IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1593 =
		   fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_6_wr_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1593 or
	  _0b1_SL_fabric_xactors_to_slaves_6_wr_req_reg_p_ETC___d1519)
  begin
    case (fabric_xactors_to_slaves_6_wr_req_reg$port1__read[18:17])
      2'd0:
	  info_awaddr__h59921 =
	      fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:43];
      2'd1:
	  info_awaddr__h59921 =
	      fabric_xactors_to_slaves_6_wr_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_6_wr_req_reg_p_ETC___d1519;
      default: info_awaddr__h59921 =
		   IF_fabric_xactors_to_slaves_6_wr_req_reg_port1_ETC___d1593;
    endcase
  end
  always@(fabric_xactors_to_slaves_7_rd_req_reg$port1__read or
	  spliced_bits__h62603 or
	  spliced_bits__h62673 or
	  spliced_bits__h62745 or spliced_bits__h62817)
  begin
    case (fabric_xactors_to_slaves_7_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1654 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:45],
		spliced_bits__h62603 };
      3'd1:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1654 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:46],
		spliced_bits__h62673,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1654 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:47],
		spliced_bits__h62745,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1654 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:48],
		spliced_bits__h62817,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1654 =
		   fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_7_rd_req_reg$port1__read or
	  spliced_bits__h62897 or
	  spliced_bits__h62967 or
	  spliced_bits__h63039 or spliced_bits__h63111)
  begin
    case (fabric_xactors_to_slaves_7_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1671 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:46],
		spliced_bits__h62897 };
      3'd1:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1671 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:47],
		spliced_bits__h62967,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1671 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:48],
		spliced_bits__h63039,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1671 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:49],
		spliced_bits__h63111,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1671 =
		   fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_7_rd_req_reg$port1__read or
	  spliced_bits__h63191 or
	  spliced_bits__h63261 or
	  spliced_bits__h63333 or spliced_bits__h63405)
  begin
    case (fabric_xactors_to_slaves_7_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1689 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:47],
		spliced_bits__h63191 };
      3'd1:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1689 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:48],
		spliced_bits__h63261,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1689 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:49],
		spliced_bits__h63333,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1689 =
	      { fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:50],
		spliced_bits__h63405,
		fabric_xactors_to_slaves_7_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1689 =
		   fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_7_rd_req_reg$port1__read or
	  result__h62544 or
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1654 or
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1671 or
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1689)
  begin
    case (fabric_xactors_to_slaves_7_rd_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1693 =
	      result__h62544;
      8'd3:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1693 =
	      IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1654;
      8'd7:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1693 =
	      IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1671;
      8'd15:
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1693 =
	      IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1689;
      default: IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1693 =
		   fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_7_rd_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1693 or
	  _0b1_SL_fabric_xactors_to_slaves_7_rd_req_reg_p_ETC___d1619)
  begin
    case (fabric_xactors_to_slaves_7_rd_req_reg$port1__read[18:17])
      2'd0:
	  araddr__h62478 =
	      fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:43];
      2'd1:
	  araddr__h62478 =
	      fabric_xactors_to_slaves_7_rd_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_7_rd_req_reg_p_ETC___d1619;
      default: araddr__h62478 =
		   IF_fabric_xactors_to_slaves_7_rd_req_reg_port1_ETC___d1693;
    endcase
  end
  always@(fabric_xactors_to_slaves_7_wr_req_reg$port1__read or
	  spliced_bits__h64511 or
	  spliced_bits__h64581 or
	  spliced_bits__h64653 or spliced_bits__h64725)
  begin
    case (fabric_xactors_to_slaves_7_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1763 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:45],
		spliced_bits__h64511 };
      3'd1:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1763 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:46],
		spliced_bits__h64581,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1763 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:47],
		spliced_bits__h64653,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1763 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:48],
		spliced_bits__h64725,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1763 =
		   fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_7_wr_req_reg$port1__read or
	  spliced_bits__h64805 or
	  spliced_bits__h64875 or
	  spliced_bits__h64947 or spliced_bits__h65019)
  begin
    case (fabric_xactors_to_slaves_7_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1780 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:46],
		spliced_bits__h64805 };
      3'd1:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1780 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:47],
		spliced_bits__h64875,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1780 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:48],
		spliced_bits__h64947,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1780 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:49],
		spliced_bits__h65019,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1780 =
		   fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_7_wr_req_reg$port1__read or
	  spliced_bits__h65099 or
	  spliced_bits__h65169 or
	  spliced_bits__h65241 or spliced_bits__h65313)
  begin
    case (fabric_xactors_to_slaves_7_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1798 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:47],
		spliced_bits__h65099 };
      3'd1:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1798 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:48],
		spliced_bits__h65169,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1798 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:49],
		spliced_bits__h65241,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1798 =
	      { fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:50],
		spliced_bits__h65313,
		fabric_xactors_to_slaves_7_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1798 =
		   fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_7_wr_req_reg$port1__read or
	  result__h64452 or
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1763 or
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1780 or
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1798)
  begin
    case (fabric_xactors_to_slaves_7_wr_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1802 =
	      result__h64452;
      8'd3:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1802 =
	      IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1763;
      8'd7:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1802 =
	      IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1780;
      8'd15:
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1802 =
	      IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1798;
      default: IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1802 =
		   fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_7_wr_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1802 or
	  _0b1_SL_fabric_xactors_to_slaves_7_wr_req_reg_p_ETC___d1728)
  begin
    case (fabric_xactors_to_slaves_7_wr_req_reg$port1__read[18:17])
      2'd0:
	  info_awaddr__h64386 =
	      fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:43];
      2'd1:
	  info_awaddr__h64386 =
	      fabric_xactors_to_slaves_7_wr_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_7_wr_req_reg_p_ETC___d1728;
      default: info_awaddr__h64386 =
		   IF_fabric_xactors_to_slaves_7_wr_req_reg_port1_ETC___d1802;
    endcase
  end
  always@(fabric_xactors_to_slaves_8_rd_req_reg$port1__read or
	  spliced_bits__h67068 or
	  spliced_bits__h67138 or
	  spliced_bits__h67210 or spliced_bits__h67282)
  begin
    case (fabric_xactors_to_slaves_8_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1863 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:45],
		spliced_bits__h67068 };
      3'd1:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1863 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:46],
		spliced_bits__h67138,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1863 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:47],
		spliced_bits__h67210,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1863 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:48],
		spliced_bits__h67282,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1863 =
		   fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_8_rd_req_reg$port1__read or
	  spliced_bits__h67362 or
	  spliced_bits__h67432 or
	  spliced_bits__h67504 or spliced_bits__h67576)
  begin
    case (fabric_xactors_to_slaves_8_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1880 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:46],
		spliced_bits__h67362 };
      3'd1:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1880 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:47],
		spliced_bits__h67432,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1880 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:48],
		spliced_bits__h67504,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1880 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:49],
		spliced_bits__h67576,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1880 =
		   fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_8_rd_req_reg$port1__read or
	  spliced_bits__h67656 or
	  spliced_bits__h67726 or
	  spliced_bits__h67798 or spliced_bits__h67870)
  begin
    case (fabric_xactors_to_slaves_8_rd_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1898 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:47],
		spliced_bits__h67656 };
      3'd1:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1898 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:48],
		spliced_bits__h67726,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1898 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:49],
		spliced_bits__h67798,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1898 =
	      { fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:50],
		spliced_bits__h67870,
		fabric_xactors_to_slaves_8_rd_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1898 =
		   fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_8_rd_req_reg$port1__read or
	  result__h67009 or
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1863 or
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1880 or
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1898)
  begin
    case (fabric_xactors_to_slaves_8_rd_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1902 =
	      result__h67009;
      8'd3:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1902 =
	      IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1863;
      8'd7:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1902 =
	      IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1880;
      8'd15:
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1902 =
	      IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1898;
      default: IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1902 =
		   fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_8_rd_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1902 or
	  _0b1_SL_fabric_xactors_to_slaves_8_rd_req_reg_p_ETC___d1828)
  begin
    case (fabric_xactors_to_slaves_8_rd_req_reg$port1__read[18:17])
      2'd0:
	  araddr__h66943 =
	      fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:43];
      2'd1:
	  araddr__h66943 =
	      fabric_xactors_to_slaves_8_rd_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_8_rd_req_reg_p_ETC___d1828;
      default: araddr__h66943 =
		   IF_fabric_xactors_to_slaves_8_rd_req_reg_port1_ETC___d1902;
    endcase
  end
  always@(fabric_xactors_to_slaves_8_wr_req_reg$port1__read or
	  spliced_bits__h68976 or
	  spliced_bits__h69046 or
	  spliced_bits__h69118 or spliced_bits__h69190)
  begin
    case (fabric_xactors_to_slaves_8_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1972 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:45],
		spliced_bits__h68976 };
      3'd1:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1972 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:46],
		spliced_bits__h69046,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1972 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:47],
		spliced_bits__h69118,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1972 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:48],
		spliced_bits__h69190,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1972 =
		   fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_8_wr_req_reg$port1__read or
	  spliced_bits__h69270 or
	  spliced_bits__h69340 or
	  spliced_bits__h69412 or spliced_bits__h69484)
  begin
    case (fabric_xactors_to_slaves_8_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1989 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:46],
		spliced_bits__h69270 };
      3'd1:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1989 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:47],
		spliced_bits__h69340,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1989 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:48],
		spliced_bits__h69412,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1989 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:49],
		spliced_bits__h69484,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1989 =
		   fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_8_wr_req_reg$port1__read or
	  spliced_bits__h69564 or
	  spliced_bits__h69634 or
	  spliced_bits__h69706 or spliced_bits__h69778)
  begin
    case (fabric_xactors_to_slaves_8_wr_req_reg$port1__read[21:19])
      3'd0:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2007 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:47],
		spliced_bits__h69564 };
      3'd1:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2007 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:48],
		spliced_bits__h69634,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read[43] };
      3'd2:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2007 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:49],
		spliced_bits__h69706,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read[44:43] };
      3'd3:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2007 =
	      { fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:50],
		spliced_bits__h69778,
		fabric_xactors_to_slaves_8_wr_req_reg$port1__read[45:43] };
      default: IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2007 =
		   fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_8_wr_req_reg$port1__read or
	  result__h68917 or
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1972 or
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1989 or
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2007)
  begin
    case (fabric_xactors_to_slaves_8_wr_req_reg$port1__read[29:22])
      8'd1:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2011 =
	      result__h68917;
      8'd3:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2011 =
	      IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1972;
      8'd7:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2011 =
	      IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d1989;
      8'd15:
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2011 =
	      IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2007;
      default: IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2011 =
		   fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:43];
    endcase
  end
  always@(fabric_xactors_to_slaves_8_wr_req_reg$port1__read or
	  IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2011 or
	  _0b1_SL_fabric_xactors_to_slaves_8_wr_req_reg_p_ETC___d1937)
  begin
    case (fabric_xactors_to_slaves_8_wr_req_reg$port1__read[18:17])
      2'd0:
	  info_awaddr__h68851 =
	      fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:43];
      2'd1:
	  info_awaddr__h68851 =
	      fabric_xactors_to_slaves_8_wr_req_reg$port1__read[74:43] +
	      _0b1_SL_fabric_xactors_to_slaves_8_wr_req_reg_p_ETC___d1937;
      default: info_awaddr__h68851 =
		   IF_fabric_xactors_to_slaves_8_wr_req_reg_port1_ETC___d2011;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        count <= `BSV_ASSIGNMENT_DELAY 16'd0;
	fabric_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd2;
	fabric_v_f_rd_err_user_0_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 10'b1010101010 /* unspecified value */  };
	fabric_v_f_rd_err_user_1_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 10'b1010101010 /* unspecified value */  };
	fabric_v_f_rd_err_user_2_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 10'b1010101010 /* unspecified value */  };
	fabric_v_f_rd_mis_0_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_rd_mis_1_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_rd_mis_2_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_rd_mis_3_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_rd_mis_4_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_rd_mis_5_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_rd_mis_6_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_rd_mis_7_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_rd_mis_8_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_rd_sjs_0_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 4'b1010 /* unspecified value */  };
	fabric_v_f_rd_sjs_1_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 4'b1010 /* unspecified value */  };
	fabric_v_f_rd_sjs_2_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 4'b1010 /* unspecified value */  };
	fabric_v_f_wr_err_user_0_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 10'b1010101010 /* unspecified value */  };
	fabric_v_f_wr_err_user_1_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 10'b1010101010 /* unspecified value */  };
	fabric_v_f_wr_err_user_2_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 10'b1010101010 /* unspecified value */  };
	fabric_v_f_wr_mis_0_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_wr_mis_1_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_wr_mis_2_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_wr_mis_3_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_wr_mis_4_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_wr_mis_5_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_wr_mis_6_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_wr_mis_7_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_wr_mis_8_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'b10 /* unspecified value */  };
	fabric_v_f_wr_sjs_0_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 4'b1010 /* unspecified value */  };
	fabric_v_f_wr_sjs_1_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 4'b1010 /* unspecified value */  };
	fabric_v_f_wr_sjs_2_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 4'b1010 /* unspecified value */  };
	fabric_xactors_from_masters_0_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_0_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_0_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_0_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_0_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_from_masters_1_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_1_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_1_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_1_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_1_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_from_masters_2_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_2_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_2_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_2_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_from_masters_2_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_0_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_0_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_0_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_0_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_0_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_0_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_0_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_0_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_0_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_0_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_1_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_1_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_1_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_1_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_1_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_1_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_1_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_1_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_1_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_1_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_2_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_2_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_2_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_2_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_2_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_2_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_2_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_2_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_2_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_2_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_3_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_3_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_3_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_3_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_3_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_3_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_3_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_3_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_3_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_3_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_4_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_4_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_4_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_4_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_4_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_4_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_4_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_4_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_4_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_4_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_5_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_5_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_5_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_5_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_5_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_5_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_5_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_5_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_5_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_5_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_6_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_6_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_6_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_6_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_6_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_6_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_6_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_6_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_6_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_6_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_7_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_7_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_7_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_7_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_7_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_7_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_7_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_7_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_7_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_7_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_8_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_8_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 81'h0AAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_8_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_8_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_8_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	fabric_xactors_to_slaves_8_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_8_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_8_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	fabric_xactors_to_slaves_8_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 77'h0AAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	fabric_xactors_to_slaves_8_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 75'h2AAAAAAAAAAAAAAAAAA /* unspecified value */  };
	main_memory_rg_address <= `BSV_ASSIGNMENT_DELAY 32'd0;
	main_memory_rg_id <= `BSV_ASSIGNMENT_DELAY 4'd0;
	main_memory_rg_readburst_counter <= `BSV_ASSIGNMENT_DELAY 8'd0;
	main_memory_rg_readburst_value <= `BSV_ASSIGNMENT_DELAY 8'd0;
	main_memory_rg_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
	main_memory_rg_transfer_size <= `BSV_ASSIGNMENT_DELAY 3'd0;
	main_memory_rg_writeburst_counter <= `BSV_ASSIGNMENT_DELAY 8'd0;
      end
    else
      begin
        if (count$EN) count <= `BSV_ASSIGNMENT_DELAY count$D_IN;
	if (fabric_cfg_verbosity$EN)
	  fabric_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY
	      fabric_cfg_verbosity$D_IN;
	if (fabric_v_f_rd_err_user_0_rv$EN)
	  fabric_v_f_rd_err_user_0_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_err_user_0_rv$D_IN;
	if (fabric_v_f_rd_err_user_1_rv$EN)
	  fabric_v_f_rd_err_user_1_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_err_user_1_rv$D_IN;
	if (fabric_v_f_rd_err_user_2_rv$EN)
	  fabric_v_f_rd_err_user_2_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_err_user_2_rv$D_IN;
	if (fabric_v_f_rd_mis_0_rv$EN)
	  fabric_v_f_rd_mis_0_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_mis_0_rv$D_IN;
	if (fabric_v_f_rd_mis_1_rv$EN)
	  fabric_v_f_rd_mis_1_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_mis_1_rv$D_IN;
	if (fabric_v_f_rd_mis_2_rv$EN)
	  fabric_v_f_rd_mis_2_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_mis_2_rv$D_IN;
	if (fabric_v_f_rd_mis_3_rv$EN)
	  fabric_v_f_rd_mis_3_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_mis_3_rv$D_IN;
	if (fabric_v_f_rd_mis_4_rv$EN)
	  fabric_v_f_rd_mis_4_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_mis_4_rv$D_IN;
	if (fabric_v_f_rd_mis_5_rv$EN)
	  fabric_v_f_rd_mis_5_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_mis_5_rv$D_IN;
	if (fabric_v_f_rd_mis_6_rv$EN)
	  fabric_v_f_rd_mis_6_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_mis_6_rv$D_IN;
	if (fabric_v_f_rd_mis_7_rv$EN)
	  fabric_v_f_rd_mis_7_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_mis_7_rv$D_IN;
	if (fabric_v_f_rd_mis_8_rv$EN)
	  fabric_v_f_rd_mis_8_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_mis_8_rv$D_IN;
	if (fabric_v_f_rd_sjs_0_rv$EN)
	  fabric_v_f_rd_sjs_0_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_sjs_0_rv$D_IN;
	if (fabric_v_f_rd_sjs_1_rv$EN)
	  fabric_v_f_rd_sjs_1_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_sjs_1_rv$D_IN;
	if (fabric_v_f_rd_sjs_2_rv$EN)
	  fabric_v_f_rd_sjs_2_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_rd_sjs_2_rv$D_IN;
	if (fabric_v_f_wr_err_user_0_rv$EN)
	  fabric_v_f_wr_err_user_0_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_err_user_0_rv$D_IN;
	if (fabric_v_f_wr_err_user_1_rv$EN)
	  fabric_v_f_wr_err_user_1_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_err_user_1_rv$D_IN;
	if (fabric_v_f_wr_err_user_2_rv$EN)
	  fabric_v_f_wr_err_user_2_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_err_user_2_rv$D_IN;
	if (fabric_v_f_wr_mis_0_rv$EN)
	  fabric_v_f_wr_mis_0_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_mis_0_rv$D_IN;
	if (fabric_v_f_wr_mis_1_rv$EN)
	  fabric_v_f_wr_mis_1_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_mis_1_rv$D_IN;
	if (fabric_v_f_wr_mis_2_rv$EN)
	  fabric_v_f_wr_mis_2_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_mis_2_rv$D_IN;
	if (fabric_v_f_wr_mis_3_rv$EN)
	  fabric_v_f_wr_mis_3_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_mis_3_rv$D_IN;
	if (fabric_v_f_wr_mis_4_rv$EN)
	  fabric_v_f_wr_mis_4_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_mis_4_rv$D_IN;
	if (fabric_v_f_wr_mis_5_rv$EN)
	  fabric_v_f_wr_mis_5_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_mis_5_rv$D_IN;
	if (fabric_v_f_wr_mis_6_rv$EN)
	  fabric_v_f_wr_mis_6_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_mis_6_rv$D_IN;
	if (fabric_v_f_wr_mis_7_rv$EN)
	  fabric_v_f_wr_mis_7_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_mis_7_rv$D_IN;
	if (fabric_v_f_wr_mis_8_rv$EN)
	  fabric_v_f_wr_mis_8_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_mis_8_rv$D_IN;
	if (fabric_v_f_wr_sjs_0_rv$EN)
	  fabric_v_f_wr_sjs_0_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_sjs_0_rv$D_IN;
	if (fabric_v_f_wr_sjs_1_rv$EN)
	  fabric_v_f_wr_sjs_1_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_sjs_1_rv$D_IN;
	if (fabric_v_f_wr_sjs_2_rv$EN)
	  fabric_v_f_wr_sjs_2_rv <= `BSV_ASSIGNMENT_DELAY
	      fabric_v_f_wr_sjs_2_rv$D_IN;
	if (fabric_xactors_from_masters_0_f_rd_addr$EN)
	  fabric_xactors_from_masters_0_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_0_f_rd_addr$D_IN;
	if (fabric_xactors_from_masters_0_f_rd_data$EN)
	  fabric_xactors_from_masters_0_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_0_f_rd_data$D_IN;
	if (fabric_xactors_from_masters_0_f_wr_addr$EN)
	  fabric_xactors_from_masters_0_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_0_f_wr_addr$D_IN;
	if (fabric_xactors_from_masters_0_f_wr_data$EN)
	  fabric_xactors_from_masters_0_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_0_f_wr_data$D_IN;
	if (fabric_xactors_from_masters_0_f_wr_resp$EN)
	  fabric_xactors_from_masters_0_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_0_f_wr_resp$D_IN;
	if (fabric_xactors_from_masters_1_f_rd_addr$EN)
	  fabric_xactors_from_masters_1_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_1_f_rd_addr$D_IN;
	if (fabric_xactors_from_masters_1_f_rd_data$EN)
	  fabric_xactors_from_masters_1_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_1_f_rd_data$D_IN;
	if (fabric_xactors_from_masters_1_f_wr_addr$EN)
	  fabric_xactors_from_masters_1_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_1_f_wr_addr$D_IN;
	if (fabric_xactors_from_masters_1_f_wr_data$EN)
	  fabric_xactors_from_masters_1_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_1_f_wr_data$D_IN;
	if (fabric_xactors_from_masters_1_f_wr_resp$EN)
	  fabric_xactors_from_masters_1_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_1_f_wr_resp$D_IN;
	if (fabric_xactors_from_masters_2_f_rd_addr$EN)
	  fabric_xactors_from_masters_2_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_2_f_rd_addr$D_IN;
	if (fabric_xactors_from_masters_2_f_rd_data$EN)
	  fabric_xactors_from_masters_2_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_2_f_rd_data$D_IN;
	if (fabric_xactors_from_masters_2_f_wr_addr$EN)
	  fabric_xactors_from_masters_2_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_2_f_wr_addr$D_IN;
	if (fabric_xactors_from_masters_2_f_wr_data$EN)
	  fabric_xactors_from_masters_2_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_2_f_wr_data$D_IN;
	if (fabric_xactors_from_masters_2_f_wr_resp$EN)
	  fabric_xactors_from_masters_2_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_from_masters_2_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_0_f_rd_addr$EN)
	  fabric_xactors_to_slaves_0_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_f_rd_addr$D_IN;
	if (fabric_xactors_to_slaves_0_f_rd_data$EN)
	  fabric_xactors_to_slaves_0_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_f_rd_data$D_IN;
	if (fabric_xactors_to_slaves_0_f_wr_addr$EN)
	  fabric_xactors_to_slaves_0_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_f_wr_addr$D_IN;
	if (fabric_xactors_to_slaves_0_f_wr_data$EN)
	  fabric_xactors_to_slaves_0_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_f_wr_data$D_IN;
	if (fabric_xactors_to_slaves_0_f_wr_resp$EN)
	  fabric_xactors_to_slaves_0_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_0_rd_req_reg$EN)
	  fabric_xactors_to_slaves_0_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_rd_req_reg$D_IN;
	if (fabric_xactors_to_slaves_0_rg_read_burst_cycle$EN)
	  fabric_xactors_to_slaves_0_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_rg_read_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_0_rg_write_burst_cycle$EN)
	  fabric_xactors_to_slaves_0_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_rg_write_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_0_wr_data_reg$EN)
	  fabric_xactors_to_slaves_0_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_wr_data_reg$D_IN;
	if (fabric_xactors_to_slaves_0_wr_req_reg$EN)
	  fabric_xactors_to_slaves_0_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_0_wr_req_reg$D_IN;
	if (fabric_xactors_to_slaves_1_f_rd_addr$EN)
	  fabric_xactors_to_slaves_1_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_f_rd_addr$D_IN;
	if (fabric_xactors_to_slaves_1_f_rd_data$EN)
	  fabric_xactors_to_slaves_1_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_f_rd_data$D_IN;
	if (fabric_xactors_to_slaves_1_f_wr_addr$EN)
	  fabric_xactors_to_slaves_1_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_f_wr_addr$D_IN;
	if (fabric_xactors_to_slaves_1_f_wr_data$EN)
	  fabric_xactors_to_slaves_1_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_f_wr_data$D_IN;
	if (fabric_xactors_to_slaves_1_f_wr_resp$EN)
	  fabric_xactors_to_slaves_1_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_1_rd_req_reg$EN)
	  fabric_xactors_to_slaves_1_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_rd_req_reg$D_IN;
	if (fabric_xactors_to_slaves_1_rg_read_burst_cycle$EN)
	  fabric_xactors_to_slaves_1_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_rg_read_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_1_rg_write_burst_cycle$EN)
	  fabric_xactors_to_slaves_1_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_rg_write_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_1_wr_data_reg$EN)
	  fabric_xactors_to_slaves_1_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_wr_data_reg$D_IN;
	if (fabric_xactors_to_slaves_1_wr_req_reg$EN)
	  fabric_xactors_to_slaves_1_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_1_wr_req_reg$D_IN;
	if (fabric_xactors_to_slaves_2_f_rd_addr$EN)
	  fabric_xactors_to_slaves_2_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_f_rd_addr$D_IN;
	if (fabric_xactors_to_slaves_2_f_rd_data$EN)
	  fabric_xactors_to_slaves_2_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_f_rd_data$D_IN;
	if (fabric_xactors_to_slaves_2_f_wr_addr$EN)
	  fabric_xactors_to_slaves_2_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_f_wr_addr$D_IN;
	if (fabric_xactors_to_slaves_2_f_wr_data$EN)
	  fabric_xactors_to_slaves_2_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_f_wr_data$D_IN;
	if (fabric_xactors_to_slaves_2_f_wr_resp$EN)
	  fabric_xactors_to_slaves_2_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_2_rd_req_reg$EN)
	  fabric_xactors_to_slaves_2_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_rd_req_reg$D_IN;
	if (fabric_xactors_to_slaves_2_rg_read_burst_cycle$EN)
	  fabric_xactors_to_slaves_2_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_rg_read_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_2_rg_write_burst_cycle$EN)
	  fabric_xactors_to_slaves_2_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_rg_write_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_2_wr_data_reg$EN)
	  fabric_xactors_to_slaves_2_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_wr_data_reg$D_IN;
	if (fabric_xactors_to_slaves_2_wr_req_reg$EN)
	  fabric_xactors_to_slaves_2_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_2_wr_req_reg$D_IN;
	if (fabric_xactors_to_slaves_3_f_rd_addr$EN)
	  fabric_xactors_to_slaves_3_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_f_rd_addr$D_IN;
	if (fabric_xactors_to_slaves_3_f_rd_data$EN)
	  fabric_xactors_to_slaves_3_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_f_rd_data$D_IN;
	if (fabric_xactors_to_slaves_3_f_wr_addr$EN)
	  fabric_xactors_to_slaves_3_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_f_wr_addr$D_IN;
	if (fabric_xactors_to_slaves_3_f_wr_data$EN)
	  fabric_xactors_to_slaves_3_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_f_wr_data$D_IN;
	if (fabric_xactors_to_slaves_3_f_wr_resp$EN)
	  fabric_xactors_to_slaves_3_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_3_rd_req_reg$EN)
	  fabric_xactors_to_slaves_3_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_rd_req_reg$D_IN;
	if (fabric_xactors_to_slaves_3_rg_read_burst_cycle$EN)
	  fabric_xactors_to_slaves_3_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_rg_read_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_3_rg_write_burst_cycle$EN)
	  fabric_xactors_to_slaves_3_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_rg_write_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_3_wr_data_reg$EN)
	  fabric_xactors_to_slaves_3_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_wr_data_reg$D_IN;
	if (fabric_xactors_to_slaves_3_wr_req_reg$EN)
	  fabric_xactors_to_slaves_3_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_3_wr_req_reg$D_IN;
	if (fabric_xactors_to_slaves_4_f_rd_addr$EN)
	  fabric_xactors_to_slaves_4_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_f_rd_addr$D_IN;
	if (fabric_xactors_to_slaves_4_f_rd_data$EN)
	  fabric_xactors_to_slaves_4_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_f_rd_data$D_IN;
	if (fabric_xactors_to_slaves_4_f_wr_addr$EN)
	  fabric_xactors_to_slaves_4_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_f_wr_addr$D_IN;
	if (fabric_xactors_to_slaves_4_f_wr_data$EN)
	  fabric_xactors_to_slaves_4_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_f_wr_data$D_IN;
	if (fabric_xactors_to_slaves_4_f_wr_resp$EN)
	  fabric_xactors_to_slaves_4_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_4_rd_req_reg$EN)
	  fabric_xactors_to_slaves_4_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_rd_req_reg$D_IN;
	if (fabric_xactors_to_slaves_4_rg_read_burst_cycle$EN)
	  fabric_xactors_to_slaves_4_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_rg_read_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_4_rg_write_burst_cycle$EN)
	  fabric_xactors_to_slaves_4_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_rg_write_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_4_wr_data_reg$EN)
	  fabric_xactors_to_slaves_4_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_wr_data_reg$D_IN;
	if (fabric_xactors_to_slaves_4_wr_req_reg$EN)
	  fabric_xactors_to_slaves_4_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_4_wr_req_reg$D_IN;
	if (fabric_xactors_to_slaves_5_f_rd_addr$EN)
	  fabric_xactors_to_slaves_5_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_f_rd_addr$D_IN;
	if (fabric_xactors_to_slaves_5_f_rd_data$EN)
	  fabric_xactors_to_slaves_5_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_f_rd_data$D_IN;
	if (fabric_xactors_to_slaves_5_f_wr_addr$EN)
	  fabric_xactors_to_slaves_5_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_f_wr_addr$D_IN;
	if (fabric_xactors_to_slaves_5_f_wr_data$EN)
	  fabric_xactors_to_slaves_5_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_f_wr_data$D_IN;
	if (fabric_xactors_to_slaves_5_f_wr_resp$EN)
	  fabric_xactors_to_slaves_5_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_5_rd_req_reg$EN)
	  fabric_xactors_to_slaves_5_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_rd_req_reg$D_IN;
	if (fabric_xactors_to_slaves_5_rg_read_burst_cycle$EN)
	  fabric_xactors_to_slaves_5_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_rg_read_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_5_rg_write_burst_cycle$EN)
	  fabric_xactors_to_slaves_5_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_rg_write_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_5_wr_data_reg$EN)
	  fabric_xactors_to_slaves_5_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_wr_data_reg$D_IN;
	if (fabric_xactors_to_slaves_5_wr_req_reg$EN)
	  fabric_xactors_to_slaves_5_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_5_wr_req_reg$D_IN;
	if (fabric_xactors_to_slaves_6_f_rd_addr$EN)
	  fabric_xactors_to_slaves_6_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_f_rd_addr$D_IN;
	if (fabric_xactors_to_slaves_6_f_rd_data$EN)
	  fabric_xactors_to_slaves_6_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_f_rd_data$D_IN;
	if (fabric_xactors_to_slaves_6_f_wr_addr$EN)
	  fabric_xactors_to_slaves_6_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_f_wr_addr$D_IN;
	if (fabric_xactors_to_slaves_6_f_wr_data$EN)
	  fabric_xactors_to_slaves_6_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_f_wr_data$D_IN;
	if (fabric_xactors_to_slaves_6_f_wr_resp$EN)
	  fabric_xactors_to_slaves_6_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_6_rd_req_reg$EN)
	  fabric_xactors_to_slaves_6_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_rd_req_reg$D_IN;
	if (fabric_xactors_to_slaves_6_rg_read_burst_cycle$EN)
	  fabric_xactors_to_slaves_6_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_rg_read_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_6_rg_write_burst_cycle$EN)
	  fabric_xactors_to_slaves_6_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_rg_write_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_6_wr_data_reg$EN)
	  fabric_xactors_to_slaves_6_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_wr_data_reg$D_IN;
	if (fabric_xactors_to_slaves_6_wr_req_reg$EN)
	  fabric_xactors_to_slaves_6_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_6_wr_req_reg$D_IN;
	if (fabric_xactors_to_slaves_7_f_rd_addr$EN)
	  fabric_xactors_to_slaves_7_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_f_rd_addr$D_IN;
	if (fabric_xactors_to_slaves_7_f_rd_data$EN)
	  fabric_xactors_to_slaves_7_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_f_rd_data$D_IN;
	if (fabric_xactors_to_slaves_7_f_wr_addr$EN)
	  fabric_xactors_to_slaves_7_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_f_wr_addr$D_IN;
	if (fabric_xactors_to_slaves_7_f_wr_data$EN)
	  fabric_xactors_to_slaves_7_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_f_wr_data$D_IN;
	if (fabric_xactors_to_slaves_7_f_wr_resp$EN)
	  fabric_xactors_to_slaves_7_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_7_rd_req_reg$EN)
	  fabric_xactors_to_slaves_7_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_rd_req_reg$D_IN;
	if (fabric_xactors_to_slaves_7_rg_read_burst_cycle$EN)
	  fabric_xactors_to_slaves_7_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_rg_read_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_7_rg_write_burst_cycle$EN)
	  fabric_xactors_to_slaves_7_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_rg_write_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_7_wr_data_reg$EN)
	  fabric_xactors_to_slaves_7_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_wr_data_reg$D_IN;
	if (fabric_xactors_to_slaves_7_wr_req_reg$EN)
	  fabric_xactors_to_slaves_7_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_7_wr_req_reg$D_IN;
	if (fabric_xactors_to_slaves_8_f_rd_addr$EN)
	  fabric_xactors_to_slaves_8_f_rd_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_f_rd_addr$D_IN;
	if (fabric_xactors_to_slaves_8_f_rd_data$EN)
	  fabric_xactors_to_slaves_8_f_rd_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_f_rd_data$D_IN;
	if (fabric_xactors_to_slaves_8_f_wr_addr$EN)
	  fabric_xactors_to_slaves_8_f_wr_addr <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_f_wr_addr$D_IN;
	if (fabric_xactors_to_slaves_8_f_wr_data$EN)
	  fabric_xactors_to_slaves_8_f_wr_data <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_f_wr_data$D_IN;
	if (fabric_xactors_to_slaves_8_f_wr_resp$EN)
	  fabric_xactors_to_slaves_8_f_wr_resp <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_f_wr_resp$D_IN;
	if (fabric_xactors_to_slaves_8_rd_req_reg$EN)
	  fabric_xactors_to_slaves_8_rd_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_rd_req_reg$D_IN;
	if (fabric_xactors_to_slaves_8_rg_read_burst_cycle$EN)
	  fabric_xactors_to_slaves_8_rg_read_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_rg_read_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_8_rg_write_burst_cycle$EN)
	  fabric_xactors_to_slaves_8_rg_write_burst_cycle <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_rg_write_burst_cycle$D_IN;
	if (fabric_xactors_to_slaves_8_wr_data_reg$EN)
	  fabric_xactors_to_slaves_8_wr_data_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_wr_data_reg$D_IN;
	if (fabric_xactors_to_slaves_8_wr_req_reg$EN)
	  fabric_xactors_to_slaves_8_wr_req_reg <= `BSV_ASSIGNMENT_DELAY
	      fabric_xactors_to_slaves_8_wr_req_reg$D_IN;
	if (main_memory_rg_address$EN)
	  main_memory_rg_address <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_address$D_IN;
	if (main_memory_rg_id$EN)
	  main_memory_rg_id <= `BSV_ASSIGNMENT_DELAY main_memory_rg_id$D_IN;
	if (main_memory_rg_readburst_counter$EN)
	  main_memory_rg_readburst_counter <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_readburst_counter$D_IN;
	if (main_memory_rg_readburst_value$EN)
	  main_memory_rg_readburst_value <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_readburst_value$D_IN;
	if (main_memory_rg_state$EN)
	  main_memory_rg_state <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_state$D_IN;
	if (main_memory_rg_transfer_size$EN)
	  main_memory_rg_transfer_size <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_transfer_size$D_IN;
	if (main_memory_rg_writeburst_counter$EN)
	  main_memory_rg_writeburst_counter <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_writeburst_counter$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    count = 16'hAAAA;
    fabric_cfg_verbosity = 4'hA;
    fabric_v_f_rd_err_user_0_rv = 11'h2AA;
    fabric_v_f_rd_err_user_1_rv = 11'h2AA;
    fabric_v_f_rd_err_user_2_rv = 11'h2AA;
    fabric_v_f_rd_mis_0_rv = 3'h2;
    fabric_v_f_rd_mis_1_rv = 3'h2;
    fabric_v_f_rd_mis_2_rv = 3'h2;
    fabric_v_f_rd_mis_3_rv = 3'h2;
    fabric_v_f_rd_mis_4_rv = 3'h2;
    fabric_v_f_rd_mis_5_rv = 3'h2;
    fabric_v_f_rd_mis_6_rv = 3'h2;
    fabric_v_f_rd_mis_7_rv = 3'h2;
    fabric_v_f_rd_mis_8_rv = 3'h2;
    fabric_v_f_rd_sjs_0_rv = 5'h0A;
    fabric_v_f_rd_sjs_1_rv = 5'h0A;
    fabric_v_f_rd_sjs_2_rv = 5'h0A;
    fabric_v_f_wr_err_user_0_rv = 11'h2AA;
    fabric_v_f_wr_err_user_1_rv = 11'h2AA;
    fabric_v_f_wr_err_user_2_rv = 11'h2AA;
    fabric_v_f_wr_mis_0_rv = 3'h2;
    fabric_v_f_wr_mis_1_rv = 3'h2;
    fabric_v_f_wr_mis_2_rv = 3'h2;
    fabric_v_f_wr_mis_3_rv = 3'h2;
    fabric_v_f_wr_mis_4_rv = 3'h2;
    fabric_v_f_wr_mis_5_rv = 3'h2;
    fabric_v_f_wr_mis_6_rv = 3'h2;
    fabric_v_f_wr_mis_7_rv = 3'h2;
    fabric_v_f_wr_mis_8_rv = 3'h2;
    fabric_v_f_wr_sjs_0_rv = 5'h0A;
    fabric_v_f_wr_sjs_1_rv = 5'h0A;
    fabric_v_f_wr_sjs_2_rv = 5'h0A;
    fabric_xactors_from_masters_0_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_0_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_0_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_0_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_0_f_wr_resp = 17'h0AAAA;
    fabric_xactors_from_masters_1_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_1_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_1_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_1_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_1_f_wr_resp = 17'h0AAAA;
    fabric_xactors_from_masters_2_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_2_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_2_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_2_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_from_masters_2_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_0_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_0_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_0_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_0_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_0_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_0_rd_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_0_rg_read_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_0_rg_write_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_0_wr_data_reg = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_0_wr_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_1_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_1_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_1_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_1_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_1_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_1_rd_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_1_rg_read_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_1_rg_write_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_1_wr_data_reg = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_1_wr_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_2_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_2_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_2_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_2_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_2_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_2_rd_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_2_rg_read_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_2_rg_write_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_2_wr_data_reg = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_2_wr_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_3_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_3_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_3_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_3_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_3_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_3_rd_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_3_rg_read_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_3_rg_write_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_3_wr_data_reg = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_3_wr_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_4_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_4_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_4_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_4_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_4_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_4_rd_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_4_rg_read_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_4_rg_write_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_4_wr_data_reg = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_4_wr_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_5_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_5_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_5_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_5_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_5_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_5_rd_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_5_rg_read_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_5_rg_write_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_5_wr_data_reg = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_5_wr_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_6_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_6_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_6_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_6_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_6_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_6_rd_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_6_rg_read_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_6_rg_write_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_6_wr_data_reg = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_6_wr_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_7_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_7_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_7_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_7_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_7_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_7_rd_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_7_rg_read_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_7_rg_write_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_7_wr_data_reg = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_7_wr_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_8_f_rd_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_8_f_rd_data = 82'h2AAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_8_f_wr_addr = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_8_f_wr_data = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_8_f_wr_resp = 17'h0AAAA;
    fabric_xactors_to_slaves_8_rd_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_8_rg_read_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_8_rg_write_burst_cycle = 8'hAA;
    fabric_xactors_to_slaves_8_wr_data_reg = 78'h2AAAAAAAAAAAAAAAAAAA;
    fabric_xactors_to_slaves_8_wr_req_reg = 76'hAAAAAAAAAAAAAAAAAAA;
    main_memory_rg_address = 32'hAAAAAAAA;
    main_memory_rg_id = 4'hA;
    main_memory_rg_readburst_counter = 8'hAA;
    main_memory_rg_readburst_value = 8'hAA;
    main_memory_rg_state = 1'h0;
    main_memory_rg_transfer_size = 3'h2;
    main_memory_rg_writeburst_counter = 8'hAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (plic$RDY_intrpt_completion)
	$display("Dequeing the FIFO -- PLIC Interrupt Serviced id: %d",
		 plic$intrpt_completion);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue && plic$intrpt_completion == 6'd0)
	begin
	  v__h172767 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue && plic$intrpt_completion == 6'd0)
	$display(v__h172767,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_1 && plic$intrpt_completion == 6'd1)
	begin
	  v__h172867 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_1 && plic$intrpt_completion == 6'd1)
	$display(v__h172867,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_2 && plic$intrpt_completion == 6'd2)
	begin
	  v__h172967 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_2 && plic$intrpt_completion == 6'd2)
	$display(v__h172967,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_3 && plic$intrpt_completion == 6'd3)
	begin
	  v__h173067 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_3 && plic$intrpt_completion == 6'd3)
	$display(v__h173067,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd3));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_4 && plic$intrpt_completion == 6'd4)
	begin
	  v__h173167 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_4 && plic$intrpt_completion == 6'd4)
	$display(v__h173167,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd4));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_5 && plic$intrpt_completion == 6'd5)
	begin
	  v__h173267 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_5 && plic$intrpt_completion == 6'd5)
	$display(v__h173267,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd5));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_6 && plic$intrpt_completion == 6'd6)
	begin
	  v__h173367 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_6 && plic$intrpt_completion == 6'd6)
	$display(v__h173367,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd6));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_7 && plic$intrpt_completion == 6'd7)
	begin
	  v__h173467 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_7 && plic$intrpt_completion == 6'd7)
	$display(v__h173467,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd7));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_8 && plic$intrpt_completion == 6'd8)
	begin
	  v__h173567 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_8 && plic$intrpt_completion == 6'd8)
	$display(v__h173567,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd8));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_9 && plic$intrpt_completion == 6'd9)
	begin
	  v__h173667 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_9 && plic$intrpt_completion == 6'd9)
	$display(v__h173667,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd9));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_10 &&
	  plic$intrpt_completion == 6'd10)
	begin
	  v__h173767 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_10 &&
	  plic$intrpt_completion == 6'd10)
	$display(v__h173767,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd10));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_11 &&
	  plic$intrpt_completion == 6'd11)
	begin
	  v__h173867 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_11 &&
	  plic$intrpt_completion == 6'd11)
	$display(v__h173867,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd11));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_12 &&
	  plic$intrpt_completion == 6'd12)
	begin
	  v__h173967 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_12 &&
	  plic$intrpt_completion == 6'd12)
	$display(v__h173967,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd12));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_13 &&
	  plic$intrpt_completion == 6'd13)
	begin
	  v__h174067 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_13 &&
	  plic$intrpt_completion == 6'd13)
	$display(v__h174067,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd13));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_14 &&
	  plic$intrpt_completion == 6'd14)
	begin
	  v__h174167 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_14 &&
	  plic$intrpt_completion == 6'd14)
	$display(v__h174167,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd14));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_15 &&
	  plic$intrpt_completion == 6'd15)
	begin
	  v__h174267 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_15 &&
	  plic$intrpt_completion == 6'd15)
	$display(v__h174267,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd15));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_16 &&
	  plic$intrpt_completion == 6'd16)
	begin
	  v__h174367 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_16 &&
	  plic$intrpt_completion == 6'd16)
	$display(v__h174367,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd16));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_17 &&
	  plic$intrpt_completion == 6'd17)
	begin
	  v__h174467 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_17 &&
	  plic$intrpt_completion == 6'd17)
	$display(v__h174467,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd17));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_18 &&
	  plic$intrpt_completion == 6'd18)
	begin
	  v__h174567 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_18 &&
	  plic$intrpt_completion == 6'd18)
	$display(v__h174567,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd18));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_19 &&
	  plic$intrpt_completion == 6'd19)
	begin
	  v__h174667 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_19 &&
	  plic$intrpt_completion == 6'd19)
	$display(v__h174667,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd19));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_20 &&
	  plic$intrpt_completion == 6'd20)
	begin
	  v__h174767 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_20 &&
	  plic$intrpt_completion == 6'd20)
	$display(v__h174767,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd20));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_21 &&
	  plic$intrpt_completion == 6'd21)
	begin
	  v__h174867 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_21 &&
	  plic$intrpt_completion == 6'd21)
	$display(v__h174867,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd21));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_22 &&
	  plic$intrpt_completion == 6'd22)
	begin
	  v__h174967 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_22 &&
	  plic$intrpt_completion == 6'd22)
	$display(v__h174967,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd22));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_23 &&
	  plic$intrpt_completion == 6'd23)
	begin
	  v__h175067 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_23 &&
	  plic$intrpt_completion == 6'd23)
	$display(v__h175067,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd23));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_24 &&
	  plic$intrpt_completion == 6'd24)
	begin
	  v__h175167 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_24 &&
	  plic$intrpt_completion == 6'd24)
	$display(v__h175167,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd24));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_25 &&
	  plic$intrpt_completion == 6'd25)
	begin
	  v__h175267 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_25 &&
	  plic$intrpt_completion == 6'd25)
	$display(v__h175267,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd25));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_26 &&
	  plic$intrpt_completion == 6'd26)
	begin
	  v__h175368 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_26 &&
	  plic$intrpt_completion == 6'd26)
	$display(v__h175368,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd26));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_27 &&
	  plic$intrpt_completion == 6'd27)
	begin
	  v__h175468 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_27 &&
	  plic$intrpt_completion == 6'd27)
	$display(v__h175468,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd27));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_28 &&
	  plic$intrpt_completion == 6'd28)
	begin
	  v__h175568 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_28 &&
	  plic$intrpt_completion == 6'd28)
	$display(v__h175568,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd28));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_29 &&
	  plic$intrpt_completion == 6'd29)
	begin
	  v__h175668 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_29 &&
	  plic$intrpt_completion == 6'd29)
	$display(v__h175668,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd29));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_30 &&
	  plic$intrpt_completion == 6'd30)
	begin
	  v__h175768 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_30 &&
	  plic$intrpt_completion == 6'd30)
	$display(v__h175768,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd30));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_31 &&
	  plic$intrpt_completion == 6'd31)
	begin
	  v__h175868 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_31 &&
	  plic$intrpt_completion == 6'd31)
	$display(v__h175868,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd31));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_32 &&
	  plic$intrpt_completion == 6'd32)
	begin
	  v__h175968 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_32 &&
	  plic$intrpt_completion == 6'd32)
	$display(v__h175968,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd32));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_33 &&
	  plic$intrpt_completion == 6'd33)
	begin
	  v__h176068 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_33 &&
	  plic$intrpt_completion == 6'd33)
	$display(v__h176068,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd33));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_34 &&
	  plic$intrpt_completion == 6'd34)
	begin
	  v__h176168 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_34 &&
	  plic$intrpt_completion == 6'd34)
	$display(v__h176168,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd34));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_35 &&
	  plic$intrpt_completion == 6'd35)
	begin
	  v__h176268 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_35 &&
	  plic$intrpt_completion == 6'd35)
	$display(v__h176268,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd35));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_36 &&
	  plic$intrpt_completion == 6'd36)
	begin
	  v__h176368 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_36 &&
	  plic$intrpt_completion == 6'd36)
	$display(v__h176368,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd36));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_37 &&
	  plic$intrpt_completion == 6'd37)
	begin
	  v__h176468 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_37 &&
	  plic$intrpt_completion == 6'd37)
	$display(v__h176468,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd37));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_38 &&
	  plic$intrpt_completion == 6'd38)
	begin
	  v__h176568 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_38 &&
	  plic$intrpt_completion == 6'd38)
	$display(v__h176568,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd38));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_39 &&
	  plic$intrpt_completion == 6'd39)
	begin
	  v__h176668 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_39 &&
	  plic$intrpt_completion == 6'd39)
	$display(v__h176668,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd39));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_40 &&
	  plic$intrpt_completion == 6'd40)
	begin
	  v__h176768 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_40 &&
	  plic$intrpt_completion == 6'd40)
	$display(v__h176768,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd40));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_41 &&
	  plic$intrpt_completion == 6'd41)
	begin
	  v__h176868 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_41 &&
	  plic$intrpt_completion == 6'd41)
	$display(v__h176868,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd41));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_42 &&
	  plic$intrpt_completion == 6'd42)
	begin
	  v__h176968 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_42 &&
	  plic$intrpt_completion == 6'd42)
	$display(v__h176968,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd42));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_43 &&
	  plic$intrpt_completion == 6'd43)
	begin
	  v__h177068 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_43 &&
	  plic$intrpt_completion == 6'd43)
	$display(v__h177068,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd43));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_44 &&
	  plic$intrpt_completion == 6'd44)
	begin
	  v__h177168 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_44 &&
	  plic$intrpt_completion == 6'd44)
	$display(v__h177168,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd44));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_45 &&
	  plic$intrpt_completion == 6'd45)
	begin
	  v__h177268 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_45 &&
	  plic$intrpt_completion == 6'd45)
	$display(v__h177268,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd45));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_46 &&
	  plic$intrpt_completion == 6'd46)
	begin
	  v__h177368 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_46 &&
	  plic$intrpt_completion == 6'd46)
	$display(v__h177368,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd46));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_47 &&
	  plic$intrpt_completion == 6'd47)
	begin
	  v__h177468 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_47 &&
	  plic$intrpt_completion == 6'd47)
	$display(v__h177468,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd47));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_48 &&
	  plic$intrpt_completion == 6'd48)
	begin
	  v__h177568 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_48 &&
	  plic$intrpt_completion == 6'd48)
	$display(v__h177568,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd48));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_49 &&
	  plic$intrpt_completion == 6'd49)
	begin
	  v__h177668 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_49 &&
	  plic$intrpt_completion == 6'd49)
	$display(v__h177668,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd49));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_50 &&
	  plic$intrpt_completion == 6'd50)
	begin
	  v__h177768 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_50 &&
	  plic$intrpt_completion == 6'd50)
	$display(v__h177768,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd50));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_51 &&
	  plic$intrpt_completion == 6'd51)
	begin
	  v__h177868 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_51 &&
	  plic$intrpt_completion == 6'd51)
	$display(v__h177868,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd51));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_52 &&
	  plic$intrpt_completion == 6'd52)
	begin
	  v__h177968 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_52 &&
	  plic$intrpt_completion == 6'd52)
	$display(v__h177968,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd52));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_53 &&
	  plic$intrpt_completion == 6'd53)
	begin
	  v__h178068 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_53 &&
	  plic$intrpt_completion == 6'd53)
	$display(v__h178068,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd53));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_54 &&
	  plic$intrpt_completion == 6'd54)
	begin
	  v__h178168 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_54 &&
	  plic$intrpt_completion == 6'd54)
	$display(v__h178168,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd54));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_55 &&
	  plic$intrpt_completion == 6'd55)
	begin
	  v__h178268 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_55 &&
	  plic$intrpt_completion == 6'd55)
	$display(v__h178268,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd55));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_56 &&
	  plic$intrpt_completion == 6'd56)
	begin
	  v__h178368 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_56 &&
	  plic$intrpt_completion == 6'd56)
	$display(v__h178368,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd56));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_57 &&
	  plic$intrpt_completion == 6'd57)
	begin
	  v__h178468 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_57 &&
	  plic$intrpt_completion == 6'd57)
	$display(v__h178468,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd57));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_58 &&
	  plic$intrpt_completion == 6'd58)
	begin
	  v__h178568 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_58 &&
	  plic$intrpt_completion == 6'd58)
	$display(v__h178568,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd58));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_59 &&
	  plic$intrpt_completion == 6'd59)
	begin
	  v__h178668 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_59 &&
	  plic$intrpt_completion == 6'd59)
	$display(v__h178668,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd59));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_60 &&
	  plic$intrpt_completion == 6'd60)
	begin
	  v__h178770 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_60 &&
	  plic$intrpt_completion == 6'd60)
	$display(v__h178770,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd60));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_61 &&
	  plic$intrpt_completion == 6'd61)
	begin
	  v__h178872 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_61 &&
	  plic$intrpt_completion == 6'd61)
	$display(v__h178872,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd61));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_62 &&
	  plic$intrpt_completion == 6'd62)
	begin
	  v__h178974 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_62 &&
	  plic$intrpt_completion == 6'd62)
	$display(v__h178974,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd62));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_63 &&
	  plic$intrpt_completion == 6'd63)
	begin
	  v__h179076 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_deq_gateway_queue_63 &&
	  plic$intrpt_completion == 6'd63)
	$display(v__h179076,
		 "Dequeing the Interrupt request for ID: %d",
		 $signed(32'd63));
  end
  // synopsys translate_on
endmodule  // mkSoc

