Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Repos\wieik-sw-guz_kasprzyk\nios-ii-base\nios_ii_base.qsys --block-symbol-file --output-directory=C:\Repos\wieik-sw-guz_kasprzyk\nios-ii-base\nios_ii_base --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading nios-ii-base/nios_ii_base.qsys
Progress: Reading input file
Progress: Adding HEX_3 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module HEX_3
Progress: Adding HEX_7 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module HEX_7
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding LCD [altera_up_avalon_character_lcd 18.0]
Progress: Parameterizing module LCD
Progress: Adding LEDS_GREEN [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module LEDS_GREEN
Progress: Adding LEDS_RED [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module LEDS_RED
Progress: Adding NIOS_II_Processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS_II_Processor
Progress: Adding OnChip_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module OnChip_Memory
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding SW_SLIDERS [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module SW_SLIDERS
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding VGA_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module VGA_PLL
Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module VGA_Pixel_DMA
Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Pixel_FIFO
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_ii_base.HEX_3: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.HEX_7: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_ii_base.LEDS_GREEN: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.LEDS_RED: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.Pushbuttons: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.SW_SLIDERS: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: nios_ii_base.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Repos\wieik-sw-guz_kasprzyk\nios-ii-base\nios_ii_base.qsys --synthesis=VHDL --output-directory=C:\Repos\wieik-sw-guz_kasprzyk\nios-ii-base\nios_ii_base\synthesis --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading nios-ii-base/nios_ii_base.qsys
Progress: Reading input file
Progress: Adding HEX_3 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module HEX_3
Progress: Adding HEX_7 [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module HEX_7
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding LCD [altera_up_avalon_character_lcd 18.0]
Progress: Parameterizing module LCD
Progress: Adding LEDS_GREEN [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module LEDS_GREEN
Progress: Adding LEDS_RED [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module LEDS_RED
Progress: Adding NIOS_II_Processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS_II_Processor
Progress: Adding OnChip_Memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module OnChip_Memory
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding SW_SLIDERS [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module SW_SLIDERS
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding VGA_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module VGA_PLL
Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module VGA_Pixel_DMA
Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Pixel_FIFO
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_ii_base.HEX_3: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.HEX_7: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_ii_base.LEDS_GREEN: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.LEDS_RED: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.Pushbuttons: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.SW_SLIDERS: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: nios_ii_base.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: nios_ii_base.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_ii_base: Generating nios_ii_base "nios_ii_base" for QUARTUS_SYNTH
Info: HEX_3: Starting Generation of Parallel Port
Info: HEX_3: "nios_ii_base" instantiated altera_up_avalon_parallel_port "HEX_3"
Info: HEX_7: Starting Generation of Parallel Port
Info: HEX_7: "nios_ii_base" instantiated altera_up_avalon_parallel_port "HEX_7"
Info: JTAG_UART: Starting RTL generation for module 'nios_ii_base_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_ii_base_JTAG_UART --dir=C:/Users/arkad/AppData/Local/Temp/alt8211_894711399611611361.dir/0004_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arkad/AppData/Local/Temp/alt8211_894711399611611361.dir/0004_JTAG_UART_gen//nios_ii_base_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'nios_ii_base_JTAG_UART'
Info: JTAG_UART: "nios_ii_base" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: LCD: Starting Generation of Character LCD
Info: LCD: "nios_ii_base" instantiated altera_up_avalon_character_lcd "LCD"
Info: LEDS_GREEN: Starting Generation of Parallel Port
Info: LEDS_GREEN: "nios_ii_base" instantiated altera_up_avalon_parallel_port "LEDS_GREEN"
Info: LEDS_RED: Starting Generation of Parallel Port
Info: LEDS_RED: "nios_ii_base" instantiated altera_up_avalon_parallel_port "LEDS_RED"
Info: NIOS_II_Processor: "nios_ii_base" instantiated altera_nios2_gen2 "NIOS_II_Processor"
Info: OnChip_Memory: Starting RTL generation for module 'nios_ii_base_OnChip_Memory'
Info: OnChip_Memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_ii_base_OnChip_Memory --dir=C:/Users/arkad/AppData/Local/Temp/alt8211_894711399611611361.dir/0008_OnChip_Memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arkad/AppData/Local/Temp/alt8211_894711399611611361.dir/0008_OnChip_Memory_gen//nios_ii_base_OnChip_Memory_component_configuration.pl  --do_build_sim=0  ]
Info: OnChip_Memory: Done RTL generation for module 'nios_ii_base_OnChip_Memory'
Info: OnChip_Memory: "nios_ii_base" instantiated altera_avalon_onchip_memory2 "OnChip_Memory"
Info: Pushbuttons: Starting Generation of Parallel Port
Info: Pushbuttons: "nios_ii_base" instantiated altera_up_avalon_parallel_port "Pushbuttons"
Info: SW_SLIDERS: Starting Generation of Parallel Port
Info: SW_SLIDERS: "nios_ii_base" instantiated altera_up_avalon_parallel_port "SW_SLIDERS"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "nios_ii_base" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "nios_ii_base" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "nios_ii_base" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_PLL: "nios_ii_base" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: timer_0: Starting RTL generation for module 'nios_ii_base_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_ii_base_timer_0 --dir=C:/Users/arkad/AppData/Local/Temp/alt8211_894711399611611361.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arkad/AppData/Local/Temp/alt8211_894711399611611361.dir/0014_timer_0_gen//nios_ii_base_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_ii_base_timer_0'
Info: timer_0: "nios_ii_base" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_ii_base" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_ii_base" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_ii_base" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_ii_base_NIOS_II_Processor_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_ii_base_NIOS_II_Processor_cpu --dir=C:/Users/arkad/AppData/Local/Temp/alt8211_894711399611611361.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/arkad/AppData/Local/Temp/alt8211_894711399611611361.dir/0017_cpu_gen//nios_ii_base_NIOS_II_Processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.11.11 22:31:51 (*) Starting Nios II generation
Info: cpu: # 2019.11.11 22:31:51 (*)   Checking for plaintext license.
Info: cpu: # 2019.11.11 22:31:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.11.11 22:31:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.11.11 22:31:52 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.11.11 22:31:52 (*)   Plaintext license not found.
Info: cpu: # 2019.11.11 22:31:52 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.11.11 22:31:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.11.11 22:31:52 (*)   Creating all objects for CPU
Info: cpu: # 2019.11.11 22:31:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.11.11 22:31:54 (*)   Creating plain-text RTL
Info: cpu: # 2019.11.11 22:31:55 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_ii_base_NIOS_II_Processor_cpu'
Info: cpu: "NIOS_II_Processor" instantiated altera_nios2_gen2_unit "cpu"
Info: video_pll: "VGA_PLL" instantiated altera_up_altpll "video_pll"
Info: reset_from_locked: "VGA_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: NIOS_II_Processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_II_Processor_data_master_translator"
Info: VGA_Char_Buffer_avalon_char_buffer_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "VGA_Char_Buffer_avalon_char_buffer_slave_translator"
Info: NIOS_II_Processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_II_Processor_data_master_agent"
Info: VGA_Char_Buffer_avalon_char_buffer_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "VGA_Char_Buffer_avalon_char_buffer_slave_agent"
Info: VGA_Char_Buffer_avalon_char_buffer_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "VGA_Char_Buffer_avalon_char_buffer_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: VGA_Char_Buffer_avalon_char_buffer_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "VGA_Char_Buffer_avalon_char_buffer_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file C:/Repos/wieik-sw-guz_kasprzyk/nios-ii-base/nios_ii_base/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Repos/wieik-sw-guz_kasprzyk/nios-ii-base/nios_ii_base/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Repos/wieik-sw-guz_kasprzyk/nios-ii-base/nios_ii_base/synthesis/submodules/altera_merlin_arbitrator.sv
Info: OnChip_Memory_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "OnChip_Memory_s1_cmd_width_adapter"
Info: Reusing file C:/Repos/wieik-sw-guz_kasprzyk/nios-ii-base/nios_ii_base/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Repos/wieik-sw-guz_kasprzyk/nios-ii-base/nios_ii_base/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info: nios_ii_base: Done "nios_ii_base" with 49 modules, 80 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
