
centos-preinstalled/makedeltarpm:     file format elf32-littlearm


Disassembly of section .init:

000090a4 <_init@@Base>:
    90a4:	push	{r3, lr}
    90a8:	bl	c18c <close@plt+0x2e1c>
    90ac:	pop	{r3, pc}

Disassembly of section .plt:

000090b0 <fdopen@plt-0x14>:
    90b0:	push	{lr}		; (str lr, [sp, #-4]!)
    90b4:	ldr	lr, [pc, #4]	; 90c0 <_init@@Base+0x1c>
    90b8:	add	lr, pc, lr
    90bc:	ldr	pc, [lr, #8]!
    90c0:	andeq	r5, r1, ip, asr r0

000090c4 <fdopen@plt>:
    90c4:	add	ip, pc, #0, 12
    90c8:	add	ip, ip, #86016	; 0x15000
    90cc:	ldr	pc, [ip, #92]!	; 0x5c

000090d0 <calloc@plt>:
    90d0:	add	ip, pc, #0, 12
    90d4:	add	ip, ip, #86016	; 0x15000
    90d8:	ldr	pc, [ip, #84]!	; 0x54

000090dc <strstr@plt>:
    90dc:	add	ip, pc, #0, 12
    90e0:	add	ip, ip, #86016	; 0x15000
    90e4:	ldr	pc, [ip, #76]!	; 0x4c

000090e8 <raise@plt>:
    90e8:	add	ip, pc, #0, 12
    90ec:	add	ip, ip, #86016	; 0x15000
    90f0:	ldr	pc, [ip, #68]!	; 0x44

000090f4 <strcmp@plt>:
    90f4:	add	ip, pc, #0, 12
    90f8:	add	ip, ip, #86016	; 0x15000
    90fc:	ldr	pc, [ip, #60]!	; 0x3c

00009100 <strtol@plt>:
    9100:	add	ip, pc, #0, 12
    9104:	add	ip, ip, #86016	; 0x15000
    9108:	ldr	pc, [ip, #52]!	; 0x34

0000910c <lzma_code@plt>:
    910c:	add	ip, pc, #0, 12
    9110:	add	ip, ip, #86016	; 0x15000
    9114:	ldr	pc, [ip, #44]!	; 0x2c

00009118 <fopen@plt>:
    9118:	add	ip, pc, #0, 12
    911c:	add	ip, ip, #86016	; 0x15000
    9120:	ldr	pc, [ip, #36]!	; 0x24

00009124 <inflate@plt>:
    9124:	add	ip, pc, #0, 12
    9128:	add	ip, ip, #86016	; 0x15000
    912c:	ldr	pc, [ip, #28]!

00009130 <read@plt>:
    9130:	add	ip, pc, #0, 12
    9134:	add	ip, ip, #86016	; 0x15000
    9138:	ldr	pc, [ip, #20]!

0000913c <memmove@plt>:
    913c:	add	ip, pc, #0, 12
    9140:	add	ip, ip, #86016	; 0x15000
    9144:	ldr	pc, [ip, #12]!

00009148 <free@plt>:
    9148:	add	ip, pc, #0, 12
    914c:	add	ip, ip, #86016	; 0x15000
    9150:	ldr	pc, [ip, #4]!

00009154 <crc32@plt>:
    9154:	add	ip, pc, #0, 12
    9158:	add	ip, ip, #20, 20	; 0x14000
    915c:	ldr	pc, [ip, #4092]!	; 0xffc

00009160 <ferror@plt>:
    9160:	add	ip, pc, #0, 12
    9164:	add	ip, ip, #20, 20	; 0x14000
    9168:	ldr	pc, [ip, #4084]!	; 0xff4

0000916c <memcpy@plt>:
    916c:	add	ip, pc, #0, 12
    9170:	add	ip, ip, #20, 20	; 0x14000
    9174:	ldr	pc, [ip, #4076]!	; 0xfec

00009178 <lseek@plt>:
    9178:	add	ip, pc, #0, 12
    917c:	add	ip, ip, #20, 20	; 0x14000
    9180:	ldr	pc, [ip, #4068]!	; 0xfe4

00009184 <_IO_getc@plt>:
    9184:	add	ip, pc, #0, 12
    9188:	add	ip, ip, #20, 20	; 0x14000
    918c:	ldr	pc, [ip, #4060]!	; 0xfdc

00009190 <memcmp@plt>:
    9190:	add	ip, pc, #0, 12
    9194:	add	ip, ip, #20, 20	; 0x14000
    9198:	ldr	pc, [ip, #4052]!	; 0xfd4

0000919c <lzma_easy_encoder@plt>:
    919c:	add	ip, pc, #0, 12
    91a0:	add	ip, ip, #20, 20	; 0x14000
    91a4:	ldr	pc, [ip, #4044]!	; 0xfcc

000091a8 <__stack_chk_fail@plt>:
    91a8:	add	ip, pc, #0, 12
    91ac:	add	ip, ip, #20, 20	; 0x14000
    91b0:	ldr	pc, [ip, #4036]!	; 0xfc4

000091b4 <realloc@plt>:
    91b4:	add	ip, pc, #0, 12
    91b8:	add	ip, ip, #20, 20	; 0x14000
    91bc:	ldr	pc, [ip, #4028]!	; 0xfbc

000091c0 <BZ2_bzDecompressInit@plt>:
    91c0:	add	ip, pc, #0, 12
    91c4:	add	ip, ip, #20, 20	; 0x14000
    91c8:	ldr	pc, [ip, #4020]!	; 0xfb4

000091cc <BZ2_bzDecompressEnd@plt>:
    91cc:	add	ip, pc, #0, 12
    91d0:	add	ip, ip, #20, 20	; 0x14000
    91d4:	ldr	pc, [ip, #4012]!	; 0xfac

000091d8 <deflate@plt>:
    91d8:	add	ip, pc, #0, 12
    91dc:	add	ip, ip, #20, 20	; 0x14000
    91e0:	ldr	pc, [ip, #4004]!	; 0xfa4

000091e4 <perror@plt>:
    91e4:	add	ip, pc, #0, 12
    91e8:	add	ip, ip, #20, 20	; 0x14000
    91ec:	ldr	pc, [ip, #3996]!	; 0xf9c

000091f0 <__memcpy_chk@plt>:
    91f0:	add	ip, pc, #0, 12
    91f4:	add	ip, ip, #20, 20	; 0x14000
    91f8:	ldr	pc, [ip, #3988]!	; 0xf94

000091fc <fwrite@plt>:
    91fc:	add	ip, pc, #0, 12
    9200:	add	ip, ip, #20, 20	; 0x14000
    9204:	ldr	pc, [ip, #3980]!	; 0xf8c

00009208 <BZ2_bzCompressInit@plt>:
    9208:	add	ip, pc, #0, 12
    920c:	add	ip, ip, #20, 20	; 0x14000
    9210:	ldr	pc, [ip, #3972]!	; 0xf84

00009214 <lzma_auto_decoder@plt>:
    9214:	add	ip, pc, #0, 12
    9218:	add	ip, ip, #20, 20	; 0x14000
    921c:	ldr	pc, [ip, #3964]!	; 0xf7c

00009220 <strcpy@plt>:
    9220:	add	ip, pc, #0, 12
    9224:	add	ip, ip, #20, 20	; 0x14000
    9228:	ldr	pc, [ip, #3956]!	; 0xf74

0000922c <fread@plt>:
    922c:	add	ip, pc, #0, 12
    9230:	add	ip, ip, #20, 20	; 0x14000
    9234:	ldr	pc, [ip, #3948]!	; 0xf6c

00009238 <deflateInit2_@plt>:
    9238:	add	ip, pc, #0, 12
    923c:	add	ip, ip, #20, 20	; 0x14000
    9240:	ldr	pc, [ip, #3940]!	; 0xf64

00009244 <BZ2_bzCompressEnd@plt>:
    9244:	add	ip, pc, #0, 12
    9248:	add	ip, ip, #20, 20	; 0x14000
    924c:	ldr	pc, [ip, #3932]!	; 0xf5c

00009250 <malloc@plt>:
    9250:	add	ip, pc, #0, 12
    9254:	add	ip, ip, #20, 20	; 0x14000
    9258:	ldr	pc, [ip, #3924]!	; 0xf54

0000925c <__libc_start_main@plt>:
    925c:	add	ip, pc, #0, 12
    9260:	add	ip, ip, #20, 20	; 0x14000
    9264:	ldr	pc, [ip, #3916]!	; 0xf4c

00009268 <__gmon_start__@plt>:
    9268:	add	ip, pc, #0, 12
    926c:	add	ip, ip, #20, 20	; 0x14000
    9270:	ldr	pc, [ip, #3908]!	; 0xf44

00009274 <open@plt>:
    9274:	add	ip, pc, #0, 12
    9278:	add	ip, ip, #20, 20	; 0x14000
    927c:	ldr	pc, [ip, #3900]!	; 0xf3c

00009280 <exit@plt>:
    9280:	add	ip, pc, #0, 12
    9284:	add	ip, ip, #20, 20	; 0x14000
    9288:	ldr	pc, [ip, #3892]!	; 0xf34

0000928c <inflateEnd@plt>:
    928c:	add	ip, pc, #0, 12
    9290:	add	ip, ip, #20, 20	; 0x14000
    9294:	ldr	pc, [ip, #3884]!	; 0xf2c

00009298 <strlen@plt>:
    9298:	add	ip, pc, #0, 12
    929c:	add	ip, ip, #20, 20	; 0x14000
    92a0:	ldr	pc, [ip, #3876]!	; 0xf24

000092a4 <strchr@plt>:
    92a4:	add	ip, pc, #0, 12
    92a8:	add	ip, ip, #20, 20	; 0x14000
    92ac:	ldr	pc, [ip, #3868]!	; 0xf1c

000092b0 <BZ2_bzCompress@plt>:
    92b0:	add	ip, pc, #0, 12
    92b4:	add	ip, ip, #20, 20	; 0x14000
    92b8:	ldr	pc, [ip, #3860]!	; 0xf14

000092bc <getopt@plt>:
    92bc:	add	ip, pc, #0, 12
    92c0:	add	ip, ip, #20, 20	; 0x14000
    92c4:	ldr	pc, [ip, #3852]!	; 0xf0c

000092c8 <lzma_end@plt>:
    92c8:	add	ip, pc, #0, 12
    92cc:	add	ip, ip, #20, 20	; 0x14000
    92d0:	ldr	pc, [ip, #3844]!	; 0xf04

000092d4 <__errno_location@plt>:
    92d4:	add	ip, pc, #0, 12
    92d8:	add	ip, ip, #20, 20	; 0x14000
    92dc:	ldr	pc, [ip, #3836]!	; 0xefc

000092e0 <__sprintf_chk@plt>:
    92e0:	add	ip, pc, #0, 12
    92e4:	add	ip, ip, #20, 20	; 0x14000
    92e8:	ldr	pc, [ip, #3828]!	; 0xef4

000092ec <memset@plt>:
    92ec:	add	ip, pc, #0, 12
    92f0:	add	ip, ip, #20, 20	; 0x14000
    92f4:	ldr	pc, [ip, #3820]!	; 0xeec

000092f8 <write@plt>:
    92f8:	add	ip, pc, #0, 12
    92fc:	add	ip, ip, #20, 20	; 0x14000
    9300:	ldr	pc, [ip, #3812]!	; 0xee4

00009304 <deflateEnd@plt>:
    9304:	add	ip, pc, #0, 12
    9308:	add	ip, ip, #20, 20	; 0x14000
    930c:	ldr	pc, [ip, #3804]!	; 0xedc

00009310 <BZ2_bzDecompress@plt>:
    9310:	add	ip, pc, #0, 12
    9314:	add	ip, ip, #20, 20	; 0x14000
    9318:	ldr	pc, [ip, #3796]!	; 0xed4

0000931c <__fprintf_chk@plt>:
    931c:	add	ip, pc, #0, 12
    9320:	add	ip, ip, #20, 20	; 0x14000
    9324:	ldr	pc, [ip, #3788]!	; 0xecc

00009328 <fclose@plt>:
    9328:	add	ip, pc, #0, 12
    932c:	add	ip, ip, #20, 20	; 0x14000
    9330:	ldr	pc, [ip, #3780]!	; 0xec4

00009334 <lzma_alone_encoder@plt>:
    9334:	add	ip, pc, #0, 12
    9338:	add	ip, ip, #20, 20	; 0x14000
    933c:	ldr	pc, [ip, #3772]!	; 0xebc

00009340 <fputc@plt>:
    9340:	add	ip, pc, #0, 12
    9344:	add	ip, ip, #20, 20	; 0x14000
    9348:	ldr	pc, [ip, #3764]!	; 0xeb4

0000934c <inflateInit2_@plt>:
    934c:	add	ip, pc, #0, 12
    9350:	add	ip, ip, #20, 20	; 0x14000
    9354:	ldr	pc, [ip, #3756]!	; 0xeac

00009358 <lzma_lzma_preset@plt>:
    9358:	add	ip, pc, #0, 12
    935c:	add	ip, ip, #20, 20	; 0x14000
    9360:	ldr	pc, [ip, #3748]!	; 0xea4

00009364 <abort@plt>:
    9364:	add	ip, pc, #0, 12
    9368:	add	ip, ip, #20, 20	; 0x14000
    936c:	ldr	pc, [ip, #3740]!	; 0xe9c

00009370 <close@plt>:
    9370:	add	ip, pc, #0, 12
    9374:	add	ip, ip, #20, 20	; 0x14000
    9378:	ldr	pc, [ip, #3732]!	; 0xe94

Disassembly of section .text:

00009380 <rpmMD5Update@@Base-0x5b20>:
    9380:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9384:	vpush	{d8-d10}
    9388:	sub	sp, sp, #5312	; 0x14c0
    938c:	ldr	r6, [pc, #3908]	; a2d8 <close@plt+0xf68>
    9390:	sub	sp, sp, #28
    9394:	ldr	r3, [pc, #3904]	; a2dc <close@plt+0xf6c>
    9398:	add	r4, sp, #728	; 0x2d8
    939c:	add	r6, pc, r6
    93a0:	str	r4, [sp, #76]	; 0x4c
    93a4:	sub	r5, r4, #40	; 0x28
    93a8:	movw	r8, #60536	; 0xec78
    93ac:	str	r5, [sp, #72]	; 0x48
    93b0:	movt	r8, #65535	; 0xffff
    93b4:	str	r8, [sp, #60]	; 0x3c
    93b8:	mov	fp, r0
    93bc:	ldr	r3, [r6, r3]
    93c0:	add	r0, sp, #8192	; 0x2000
    93c4:	str	r1, [sp, #320]	; 0x140
    93c8:	add	r1, sp, #5312	; 0x14c0
    93cc:	add	r1, r1, #24
    93d0:	mov	r4, #0
    93d4:	ldr	sl, [r3]
    93d8:	movw	r8, #60548	; 0xec84
    93dc:	movt	r8, #65535	; 0xffff
    93e0:	movw	ip, #60556	; 0xec8c
    93e4:	movt	ip, #65535	; 0xffff
    93e8:	str	ip, [sp, #64]	; 0x40
    93ec:	str	sl, [r0, #-2860]	; 0xfffff4d4
    93f0:	movw	r2, #60540	; 0xec7c
    93f4:	ldr	sl, [sp, #60]	; 0x3c
    93f8:	movt	r2, #65535	; 0xffff
    93fc:	movw	r9, #60544	; 0xec80
    9400:	movw	r7, #60552	; 0xec88
    9404:	movt	r9, #65535	; 0xffff
    9408:	movt	r7, #65535	; 0xffff
    940c:	str	r4, [r1, sl]
    9410:	add	sl, sp, #5312	; 0x14c0
    9414:	add	sl, sl, #24
    9418:	movw	r5, #60560	; 0xec90
    941c:	movw	lr, #60564	; 0xec94
    9420:	movt	r5, #65535	; 0xffff
    9424:	str	r4, [sl, r8]
    9428:	movt	lr, #65535	; 0xffff
    942c:	ldr	r8, [sp, #64]	; 0x40
    9430:	movw	ip, #60568	; 0xec98
    9434:	movw	r3, #60572	; 0xec9c
    9438:	movt	ip, #65535	; 0xffff
    943c:	movt	r3, #65535	; 0xffff
    9440:	str	r4, [sl, r2]
    9444:	mov	r1, r4
    9448:	mov	r2, #304	; 0x130
    944c:	ldr	r0, [sp, #72]	; 0x48
    9450:	str	r4, [sl, r9]
    9454:	mov	r9, r4
    9458:	str	r4, [sl, r7]
    945c:	mov	r7, r4
    9460:	str	r4, [sl, r8]
    9464:	mov	r8, r4
    9468:	str	r4, [sl, r5]
    946c:	mov	r5, r4
    9470:	str	r4, [sl, lr]
    9474:	str	r4, [sl, ip]
    9478:	str	r4, [sl, r3]
    947c:	mov	sl, #3
    9480:	str	r4, [sp, #64]	; 0x40
    9484:	str	r4, [sp, #84]	; 0x54
    9488:	str	r4, [sp, #88]	; 0x58
    948c:	bl	92ec <memset@plt>
    9490:	ldr	r3, [pc, #3656]	; a2e0 <close@plt+0xf70>
    9494:	mov	r1, r4
    9498:	str	r4, [sp, #60]	; 0x3c
    949c:	mov	r2, #80	; 0x50
    94a0:	ldr	r4, [pc, #3644]	; a2e4 <close@plt+0xf74>
    94a4:	ldr	r3, [r6, r3]
    94a8:	str	sl, [sp, #80]	; 0x50
    94ac:	add	r4, pc, r4
    94b0:	mov	r0, r3
    94b4:	str	r3, [sp, #68]	; 0x44
    94b8:	bl	92ec <memset@plt>
    94bc:	ldr	sl, [sp, #320]	; 0x140
    94c0:	mov	r0, fp
    94c4:	mov	r1, sl
    94c8:	mov	r2, r4
    94cc:	bl	92bc <getopt@plt>
    94d0:	cmn	r0, #1
    94d4:	beq	9644 <close@plt+0x2d4>
    94d8:	sub	r0, r0, #86	; 0x56
    94dc:	cmp	r0, #36	; 0x24
    94e0:	addls	pc, pc, r0, lsl #2
    94e4:	b	961c <close@plt+0x2ac>
    94e8:	b	95b8 <close@plt+0x248>
    94ec:	b	961c <close@plt+0x2ac>
    94f0:	b	961c <close@plt+0x2ac>
    94f4:	b	961c <close@plt+0x2ac>
    94f8:	b	961c <close@plt+0x2ac>
    94fc:	b	961c <close@plt+0x2ac>
    9500:	b	961c <close@plt+0x2ac>
    9504:	b	961c <close@plt+0x2ac>
    9508:	b	961c <close@plt+0x2ac>
    950c:	b	961c <close@plt+0x2ac>
    9510:	b	961c <close@plt+0x2ac>
    9514:	b	961c <close@plt+0x2ac>
    9518:	b	961c <close@plt+0x2ac>
    951c:	b	961c <close@plt+0x2ac>
    9520:	b	961c <close@plt+0x2ac>
    9524:	b	961c <close@plt+0x2ac>
    9528:	b	961c <close@plt+0x2ac>
    952c:	b	961c <close@plt+0x2ac>
    9530:	b	961c <close@plt+0x2ac>
    9534:	b	961c <close@plt+0x2ac>
    9538:	b	961c <close@plt+0x2ac>
    953c:	b	961c <close@plt+0x2ac>
    9540:	b	95a8 <close@plt+0x238>
    9544:	b	9588 <close@plt+0x218>
    9548:	b	961c <close@plt+0x2ac>
    954c:	b	961c <close@plt+0x2ac>
    9550:	b	957c <close@plt+0x20c>
    9554:	b	961c <close@plt+0x2ac>
    9558:	b	9610 <close@plt+0x2a0>
    955c:	b	95fc <close@plt+0x28c>
    9560:	b	961c <close@plt+0x2ac>
    9564:	b	95f0 <close@plt+0x280>
    9568:	b	95e8 <close@plt+0x278>
    956c:	b	961c <close@plt+0x2ac>
    9570:	b	961c <close@plt+0x2ac>
    9574:	b	961c <close@plt+0x2ac>
    9578:	b	95d8 <close@plt+0x268>
    957c:	mov	ip, #1
    9580:	str	ip, [sp, #60]	; 0x3c
    9584:	b	94c0 <close@plt+0x150>
    9588:	ldr	r3, [pc, #3416]	; a2e8 <close@plt+0xf78>
    958c:	mov	r1, #0
    9590:	mov	r2, #10
    9594:	ldr	r3, [r6, r3]
    9598:	ldr	r0, [r3]
    959c:	bl	9100 <strtol@plt>
    95a0:	lsl	r9, r0, #18
    95a4:	b	94c0 <close@plt+0x150>
    95a8:	ldr	r3, [pc, #3384]	; a2e8 <close@plt+0xf78>
    95ac:	ldr	r3, [r6, r3]
    95b0:	ldr	r5, [r3]
    95b4:	b	94c0 <close@plt+0x150>
    95b8:	ldr	r3, [pc, #3368]	; a2e8 <close@plt+0xf78>
    95bc:	mov	r1, #0
    95c0:	mov	r2, #10
    95c4:	ldr	r3, [r6, r3]
    95c8:	ldr	r0, [r3]
    95cc:	bl	9100 <strtol@plt>
    95d0:	str	r0, [sp, #80]	; 0x50
    95d4:	b	94c0 <close@plt+0x150>
    95d8:	ldr	r3, [pc, #3336]	; a2e8 <close@plt+0xf78>
    95dc:	ldr	r3, [r6, r3]
    95e0:	ldr	r7, [r3]
    95e4:	b	94c0 <close@plt+0x150>
    95e8:	add	r8, r8, #1
    95ec:	b	94c0 <close@plt+0x150>
    95f0:	mov	ip, #1
    95f4:	str	ip, [sp, #64]	; 0x40
    95f8:	b	94c0 <close@plt+0x150>
    95fc:	ldr	r3, [pc, #3300]	; a2e8 <close@plt+0xf78>
    9600:	ldr	r3, [r6, r3]
    9604:	ldr	r3, [r3]
    9608:	str	r3, [sp, #88]	; 0x58
    960c:	b	94c0 <close@plt+0x150>
    9610:	mov	ip, #1
    9614:	str	ip, [sp, #84]	; 0x54
    9618:	b	94c0 <close@plt+0x150>
    961c:	ldr	r0, [pc, #3272]	; a2ec <close@plt+0xf7c>
    9620:	mov	r1, #1
    9624:	ldr	r3, [pc, #3432]	; a394 <close@plt+0x1024>
    9628:	add	r0, pc, r0
    962c:	mov	r2, #64	; 0x40
    9630:	ldr	r3, [r6, r3]
    9634:	ldr	r3, [r3]
    9638:	bl	91fc <fwrite@plt>
    963c:	mov	r0, #1
    9640:	bl	9280 <exit@plt>
    9644:	cmp	r8, #0
    9648:	str	sl, [sp, #320]	; 0x140
    964c:	streq	r8, [sp, #92]	; 0x5c
    9650:	beq	9684 <close@plt+0x314>
    9654:	sub	r3, fp, #-1073741823	; 0xc0000001
    9658:	ldr	r3, [sl, r3, lsl #2]
    965c:	ldrb	r2, [r3]
    9660:	cmp	r2, #45	; 0x2d
    9664:	bne	9850 <close@plt+0x4e0>
    9668:	ldrb	r3, [r3, #1]
    966c:	cmp	r3, #0
    9670:	bne	9850 <close@plt+0x4e0>
    9674:	ldr	r3, [pc, #3352]	; a394 <close@plt+0x1024>
    9678:	ldr	r3, [r6, r3]
    967c:	ldr	r3, [r3]
    9680:	str	r3, [sp, #92]	; 0x5c
    9684:	cmp	r7, #0
    9688:	beq	999c <close@plt+0x62c>
    968c:	mov	r0, r7
    9690:	mov	r1, #44	; 0x2c
    9694:	bl	92a4 <strchr@plt>
    9698:	subs	r4, r0, #0
    969c:	movne	r3, #0
    96a0:	strbne	r3, [r4]
    96a4:	ldrb	r3, [r7]
    96a8:	addne	r4, r4, #1
    96ac:	cmp	r3, #0
    96b0:	moveq	sl, #255	; 0xff
    96b4:	streq	sl, [sp, #104]	; 0x68
    96b8:	beq	96d0 <close@plt+0x360>
    96bc:	cmp	r3, #114	; 0x72
    96c0:	beq	9864 <close@plt+0x4f4>
    96c4:	mov	r0, r7
    96c8:	bl	d420 <close@plt+0x40b0>
    96cc:	str	r0, [sp, #104]	; 0x68
    96d0:	cmp	r4, #0
    96d4:	beq	99c8 <close@plt+0x658>
    96d8:	ldrb	r3, [r4]
    96dc:	cmp	r3, #111	; 0x6f
    96e0:	beq	9744 <close@plt+0x3d4>
    96e4:	mov	r0, r4
    96e8:	bl	d420 <close@plt+0x40b0>
    96ec:	str	r0, [sp, #108]	; 0x6c
    96f0:	cmp	r5, #0
    96f4:	beq	9700 <close@plt+0x390>
    96f8:	mov	r0, r5
    96fc:	bl	c5e8 <close@plt+0x3278>
    9700:	ldr	r2, [pc, #3048]	; a2f0 <close@plt+0xf80>
    9704:	ldr	r5, [sp, #60]	; 0x3c
    9708:	ldr	sl, [sp, #64]	; 0x40
    970c:	ldr	r2, [r6, r2]
    9710:	cmp	r5, #0
    9714:	moveq	r3, #3
    9718:	movne	r3, #5
    971c:	ldr	r2, [r2]
    9720:	rsb	r3, sl, r3
    9724:	rsb	r2, r2, fp
    9728:	cmp	r2, r3
    972c:	beq	9774 <close@plt+0x404>
    9730:	ldr	r0, [pc, #3004]	; a2f4 <close@plt+0xf84>
    9734:	mov	r1, #1
    9738:	ldr	r3, [pc, #3156]	; a394 <close@plt+0x1024>
    973c:	add	r0, pc, r0
    9740:	b	962c <close@plt+0x2bc>
    9744:	ldrb	r3, [r4, #1]
    9748:	cmp	r3, #102	; 0x66
    974c:	bne	96e4 <close@plt+0x374>
    9750:	ldrb	r3, [r4, #2]
    9754:	cmp	r3, #102	; 0x66
    9758:	bne	96e4 <close@plt+0x374>
    975c:	ldrb	r3, [r4, #3]
    9760:	cmp	r3, #0
    9764:	mvneq	r4, #0
    9768:	streq	r4, [sp, #108]	; 0x6c
    976c:	beq	96f0 <close@plt+0x380>
    9770:	b	96e4 <close@plt+0x374>
    9774:	ldr	ip, [sp, #80]	; 0x50
    9778:	sub	r3, ip, #1
    977c:	cmp	r3, #2
    9780:	bhi	99b0 <close@plt+0x640>
    9784:	ldr	r4, [sp, #60]	; 0x3c
    9788:	cmp	r4, #0
    978c:	beq	9894 <close@plt+0x524>
    9790:	ldr	r5, [sp, #64]	; 0x40
    9794:	sub	r3, fp, #5
    9798:	ldr	sl, [sp, #320]	; 0x140
    979c:	add	r7, r5, r3
    97a0:	ldr	r1, [pc, #2896]	; a2f8 <close@plt+0xf88>
    97a4:	ldr	r0, [sl, r7, lsl #2]
    97a8:	add	r1, pc, r1
    97ac:	bl	9118 <fopen@plt>
    97b0:	subs	r5, r0, #0
    97b4:	beq	998c <close@plt+0x61c>
    97b8:	ldr	ip, [sp, #320]	; 0x140
    97bc:	add	r4, sp, #344	; 0x158
    97c0:	sub	r3, r4, #8
    97c4:	sub	r2, r4, #4
    97c8:	ldr	r1, [ip, r7, lsl #2]
    97cc:	str	r2, [sp]
    97d0:	mov	r2, #0
    97d4:	bl	f78c <rpmMD5Update@@Base+0x8ec>
    97d8:	mov	sl, r0
    97dc:	mov	r0, r5
    97e0:	bl	9328 <fclose@plt>
    97e4:	ldr	ip, [sp, #64]	; 0x40
    97e8:	sub	r5, fp, #4
    97ec:	mov	r1, #0
    97f0:	add	r5, ip, r5
    97f4:	ldr	ip, [sp, #320]	; 0x140
    97f8:	ldr	r0, [ip, r5, lsl #2]
    97fc:	bl	9274 <open@plt>
    9800:	subs	r3, r0, #0
    9804:	str	r3, [sp, #96]	; 0x60
    9808:	blt	9a4c <close@plt+0x6dc>
    980c:	add	r7, sp, #1024	; 0x400
    9810:	mov	r2, #4
    9814:	mov	r1, r7
    9818:	bl	9130 <read@plt>
    981c:	cmp	r0, #4
    9820:	beq	99d4 <close@plt+0x664>
    9824:	ldr	r8, [sp, #320]	; 0x140
    9828:	mov	r1, #1
    982c:	ldr	r2, [pc, #2760]	; a2fc <close@plt+0xf8c>
    9830:	ldr	r0, [pc, #2908]	; a394 <close@plt+0x1024>
    9834:	ldr	r3, [r8, r5, lsl #2]
    9838:	add	r2, pc, r2
    983c:	ldr	r0, [r6, r0]
    9840:	ldr	r0, [r0]
    9844:	bl	931c <__fprintf_chk@plt>
    9848:	mov	r0, #1
    984c:	bl	9280 <exit@plt>
    9850:	ldr	r3, [pc, #2728]	; a300 <close@plt+0xf90>
    9854:	ldr	r3, [r6, r3]
    9858:	ldr	r3, [r3]
    985c:	str	r3, [sp, #92]	; 0x5c
    9860:	b	9684 <close@plt+0x314>
    9864:	ldrb	r3, [r7, #1]
    9868:	cmp	r3, #112	; 0x70
    986c:	bne	96c4 <close@plt+0x354>
    9870:	ldrb	r3, [r7, #2]
    9874:	cmp	r3, #109	; 0x6d
    9878:	bne	96c4 <close@plt+0x354>
    987c:	ldrb	r3, [r7, #3]
    9880:	cmp	r3, #0
    9884:	moveq	ip, #255	; 0xff
    9888:	streq	ip, [sp, #104]	; 0x68
    988c:	beq	96d0 <close@plt+0x360>
    9890:	b	96c4 <close@plt+0x354>
    9894:	ldr	r4, [sp, #60]	; 0x3c
    9898:	add	r5, sp, #408	; 0x198
    989c:	str	r5, [sp, #100]	; 0x64
    98a0:	mov	sl, r4
    98a4:	ldr	ip, [sp, #100]	; 0x64
    98a8:	add	r0, sp, #392	; 0x188
    98ac:	sub	ip, ip, #16
    98b0:	str	ip, [sp, #116]	; 0x74
    98b4:	bl	ee44 <close@plt+0x5ad4>
    98b8:	ldr	r5, [sp, #64]	; 0x40
    98bc:	sub	r3, fp, #3
    98c0:	ldr	ip, [sp, #320]	; 0x140
    98c4:	add	r3, r5, r3
    98c8:	cmp	r8, #1
    98cc:	str	r3, [sp, #132]	; 0x84
    98d0:	ldr	ip, [ip, r3, lsl #2]
    98d4:	str	ip, [sp, #96]	; 0x60
    98d8:	ble	98f4 <close@plt+0x584>
    98dc:	ldr	r2, [pc, #2592]	; a304 <close@plt+0xf94>
    98e0:	mov	r1, #1
    98e4:	ldr	r0, [sp, #92]	; 0x5c
    98e8:	mov	r3, ip
    98ec:	add	r2, pc, r2
    98f0:	bl	931c <__fprintf_chk@plt>
    98f4:	ldr	r5, [sp, #96]	; 0x60
    98f8:	ldrb	r3, [r5]
    98fc:	cmp	r3, #45	; 0x2d
    9900:	beq	9978 <close@plt+0x608>
    9904:	ldr	r0, [sp, #96]	; 0x60
    9908:	mov	r1, #0
    990c:	bl	9274 <open@plt>
    9910:	cmp	r0, #0
    9914:	str	r0, [sp, #124]	; 0x7c
    9918:	blt	9ac0 <close@plt+0x750>
    991c:	add	r7, sp, #1024	; 0x400
    9920:	add	ip, sp, #1040	; 0x410
    9924:	ldr	r0, [sp, #124]	; 0x7c
    9928:	mov	r2, #96	; 0x60
    992c:	mov	r1, r7
    9930:	add	ip, ip, #8
    9934:	str	ip, [sp, #128]	; 0x80
    9938:	bl	9130 <read@plt>
    993c:	cmp	r0, #96	; 0x60
    9940:	bne	9960 <close@plt+0x5f0>
    9944:	add	lr, sp, #5312	; 0x14c0
    9948:	movw	r3, #61224	; 0xef28
    994c:	add	lr, lr, #24
    9950:	movt	r3, #65535	; 0xffff
    9954:	ldrb	r3, [lr, r3]
    9958:	cmp	r3, #237	; 0xed
    995c:	beq	9a60 <close@plt+0x6f0>
    9960:	ldr	r2, [pc, #2464]	; a308 <close@plt+0xf98>
    9964:	mov	r1, #1
    9968:	ldr	r0, [pc, #2596]	; a394 <close@plt+0x1024>
    996c:	ldr	r3, [sp, #96]	; 0x60
    9970:	add	r2, pc, r2
    9974:	b	983c <close@plt+0x4cc>
    9978:	ldrb	r3, [r5, #1]
    997c:	cmp	r3, #0
    9980:	streq	r3, [sp, #124]	; 0x7c
    9984:	beq	991c <close@plt+0x5ac>
    9988:	b	9904 <close@plt+0x594>
    998c:	ldr	r0, [sl, r7, lsl #2]
    9990:	bl	91e4 <perror@plt>
    9994:	mov	r0, #1
    9998:	bl	9280 <exit@plt>
    999c:	mov	r4, #2
    99a0:	mov	sl, #255	; 0xff
    99a4:	str	r4, [sp, #108]	; 0x6c
    99a8:	str	sl, [sp, #104]	; 0x68
    99ac:	b	96f0 <close@plt+0x380>
    99b0:	ldr	r2, [pc, #2388]	; a30c <close@plt+0xf9c>
    99b4:	mov	r3, ip
    99b8:	ldr	r0, [pc, #2516]	; a394 <close@plt+0x1024>
    99bc:	mov	r1, #1
    99c0:	add	r2, pc, r2
    99c4:	b	983c <close@plt+0x4cc>
    99c8:	mov	ip, #2
    99cc:	str	ip, [sp, #108]	; 0x6c
    99d0:	b	96f0 <close@plt+0x380>
    99d4:	add	ip, sp, #5312	; 0x14c0
    99d8:	movw	r3, #61224	; 0xef28
    99dc:	add	ip, ip, #24
    99e0:	movt	r3, #65535	; 0xffff
    99e4:	ldrb	r3, [ip, r3]
    99e8:	cmp	r3, #237	; 0xed
    99ec:	bne	99fc <close@plt+0x68c>
    99f0:	ldrb	r3, [r7, #1]
    99f4:	cmp	r3, #171	; 0xab
    99f8:	beq	9ad0 <close@plt+0x760>
    99fc:	ldr	r1, [pc, #2316]	; a310 <close@plt+0xfa0>
    9a00:	ldr	r0, [sp, #96]	; 0x60
    9a04:	add	r1, pc, r1
    9a08:	bl	90c4 <fdopen@plt>
    9a0c:	subs	r7, r0, #0
    9a10:	beq	9a4c <close@plt+0x6dc>
    9a14:	add	ip, sp, #408	; 0x198
    9a18:	str	ip, [sp, #100]	; 0x64
    9a1c:	ldr	ip, [sp, #320]	; 0x140
    9a20:	mov	r3, r4
    9a24:	ldr	r4, [sp, #100]	; 0x64
    9a28:	ldr	r1, [ip, r5, lsl #2]
    9a2c:	sub	r2, r4, #60	; 0x3c
    9a30:	str	r2, [sp]
    9a34:	mov	r2, #1
    9a38:	bl	f78c <rpmMD5Update@@Base+0x8ec>
    9a3c:	mov	r4, r0
    9a40:	mov	r0, r7
    9a44:	bl	9328 <fclose@plt>
    9a48:	b	98a4 <close@plt+0x534>
    9a4c:	ldr	r4, [sp, #320]	; 0x140
    9a50:	ldr	r0, [r4, r5, lsl #2]
    9a54:	bl	91e4 <perror@plt>
    9a58:	mov	r0, #1
    9a5c:	bl	9280 <exit@plt>
    9a60:	ldrb	r3, [r7, #1]
    9a64:	cmp	r3, #171	; 0xab
    9a68:	bne	9960 <close@plt+0x5f0>
    9a6c:	ldrb	r3, [r7, #2]
    9a70:	cmp	r3, #238	; 0xee
    9a74:	bne	9960 <close@plt+0x5f0>
    9a78:	ldrb	r3, [r7, #3]
    9a7c:	cmp	r3, #219	; 0xdb
    9a80:	bne	9960 <close@plt+0x5f0>
    9a84:	ldrb	r3, [r7, #4]
    9a88:	cmp	r3, #3
    9a8c:	bne	9aa8 <close@plt+0x738>
    9a90:	ldrb	r5, [r7, #78]	; 0x4e
    9a94:	cmp	r5, #0
    9a98:	bne	9aa8 <close@plt+0x738>
    9a9c:	ldrb	r3, [r7, #79]	; 0x4f
    9aa0:	cmp	r3, #5
    9aa4:	beq	9b28 <close@plt+0x7b8>
    9aa8:	ldr	r2, [pc, #2148]	; a314 <close@plt+0xfa4>
    9aac:	mov	r1, #1
    9ab0:	ldr	r0, [pc, #2268]	; a394 <close@plt+0x1024>
    9ab4:	ldr	r3, [sp, #96]	; 0x60
    9ab8:	add	r2, pc, r2
    9abc:	b	983c <close@plt+0x4cc>
    9ac0:	ldr	r0, [sp, #96]	; 0x60
    9ac4:	bl	91e4 <perror@plt>
    9ac8:	mov	r0, #1
    9acc:	bl	9280 <exit@plt>
    9ad0:	ldrb	r3, [r7, #2]
    9ad4:	cmp	r3, #238	; 0xee
    9ad8:	bne	99fc <close@plt+0x68c>
    9adc:	ldrb	r3, [r7, #3]
    9ae0:	cmp	r3, #219	; 0xdb
    9ae4:	bne	99fc <close@plt+0x68c>
    9ae8:	ldr	r0, [sp, #96]	; 0x60
    9aec:	add	r1, r7, #4
    9af0:	mov	r2, #92	; 0x5c
    9af4:	bl	9130 <read@plt>
    9af8:	cmp	r0, #92	; 0x5c
    9afc:	bne	9b0c <close@plt+0x79c>
    9b00:	ldrb	r3, [r7, #4]
    9b04:	cmp	r3, #3
    9b08:	beq	ad5c <close@plt+0x19ec>
    9b0c:	ldr	r4, [sp, #320]	; 0x140
    9b10:	mov	r1, #1
    9b14:	ldr	r2, [pc, #2044]	; a318 <close@plt+0xfa8>
    9b18:	ldr	r0, [pc, #2164]	; a394 <close@plt+0x1024>
    9b1c:	ldr	r3, [r4, r5, lsl #2]
    9b20:	add	r2, pc, r2
    9b24:	b	983c <close@plt+0x4cc>
    9b28:	ldr	r0, [sp, #124]	; 0x7c
    9b2c:	mov	r1, #1
    9b30:	bl	fbf8 <rpmMD5Update@@Base+0xd58>
    9b34:	cmp	r0, #0
    9b38:	str	r0, [sp, #140]	; 0x8c
    9b3c:	beq	ad44 <close@plt+0x19d4>
    9b40:	mov	r1, r5
    9b44:	ldr	r0, [sp, #124]	; 0x7c
    9b48:	bl	fbf8 <rpmMD5Update@@Base+0xd58>
    9b4c:	cmp	r0, #0
    9b50:	str	r0, [sp, #112]	; 0x70
    9b54:	beq	add0 <close@plt+0x1a60>
    9b58:	ldr	r0, [sp, #112]	; 0x70
    9b5c:	bl	107d0 <rpmMD5Update@@Base+0x1930>
    9b60:	ldr	r5, [sp, #84]	; 0x54
    9b64:	ldr	ip, [sp, #64]	; 0x40
    9b68:	tst	r5, ip
    9b6c:	str	r0, [sp, #180]	; 0xb4
    9b70:	beq	9d74 <close@plt+0xa04>
    9b74:	cmp	r8, #0
    9b78:	beq	9b94 <close@plt+0x824>
    9b7c:	ldr	r0, [pc, #1944]	; a31c <close@plt+0xfac>
    9b80:	mov	r1, #1
    9b84:	mov	r2, #22
    9b88:	ldr	r3, [sp, #92]	; 0x5c
    9b8c:	add	r0, pc, r0
    9b90:	bl	91fc <fwrite@plt>
    9b94:	add	r4, sp, #484	; 0x1e4
    9b98:	str	r4, [sp, #144]	; 0x90
    9b9c:	mov	r9, #0
    9ba0:	mov	r5, #16
    9ba4:	mov	r0, r4
    9ba8:	bl	ee44 <close@plt+0x5ad4>
    9bac:	ldr	sl, [sp, #320]	; 0x140
    9bb0:	sub	r3, fp, #-1073741823	; 0xc0000001
    9bb4:	ldr	r4, [sp, #72]	; 0x48
    9bb8:	movw	r2, #60888	; 0xedd8
    9bbc:	movt	r2, #65535	; 0xffff
    9bc0:	ldr	r1, [sl, r3, lsl #2]
    9bc4:	add	sl, sp, #5312	; 0x14c0
    9bc8:	add	sl, sl, #24
    9bcc:	ldr	ip, [sp, #80]	; 0x50
    9bd0:	add	r0, r4, #8
    9bd4:	movw	r3, #21552	; 0x5430
    9bd8:	str	r1, [sl, r2]
    9bdc:	movt	r3, #17484	; 0x444c
    9be0:	mov	r1, r7
    9be4:	mov	r2, #96	; 0x60
    9be8:	add	r3, ip, r3
    9bec:	str	r9, [sp, #792]	; 0x318
    9bf0:	str	r3, [r4, #108]	; 0x6c
    9bf4:	bl	916c <memcpy@plt>
    9bf8:	ldr	ip, [sp, #140]	; 0x8c
    9bfc:	ldr	r4, [sp, #112]	; 0x70
    9c00:	ldm	ip, {r0, r3}
    9c04:	add	sl, r4, #12
    9c08:	ldr	ip, [sp, #72]	; 0x48
    9c0c:	add	r0, r0, #7
    9c10:	add	r0, r3, r0, lsl #4
    9c14:	str	r0, [ip, #164]	; 0xa4
    9c18:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    9c1c:	ldr	ip, [sp, #72]	; 0x48
    9c20:	mov	r1, r7
    9c24:	mov	r2, #96	; 0x60
    9c28:	add	r7, r4, #28
    9c2c:	add	r4, sp, #1232	; 0x4d0
    9c30:	add	r4, r4, #4
    9c34:	str	r0, [ip, #160]	; 0xa0
    9c38:	bl	916c <memcpy@plt>
    9c3c:	ldr	r2, [sp, #140]	; 0x8c
    9c40:	ldr	ip, [sp, #72]	; 0x48
    9c44:	ldr	r3, [ip, #160]	; 0xa0
    9c48:	ldr	ip, [r2, #12]!
    9c4c:	ldr	r1, [r2, #8]
    9c50:	ldr	r0, [r2, #4]
    9c54:	ldr	r2, [r2, #12]
    9c58:	str	ip, [r3, #96]	; 0x60
    9c5c:	ldr	ip, [sp, #140]	; 0x8c
    9c60:	str	r1, [r3, #104]	; 0x68
    9c64:	add	r1, ip, #28
    9c68:	ldr	ip, [sp, #72]	; 0x48
    9c6c:	str	r0, [r3, #100]	; 0x64
    9c70:	str	r2, [r3, #108]	; 0x6c
    9c74:	ldr	r0, [ip, #160]	; 0xa0
    9c78:	ldr	r2, [ip, #164]	; 0xa4
    9c7c:	add	r0, r0, #112	; 0x70
    9c80:	sub	r2, r2, #112	; 0x70
    9c84:	bl	916c <memcpy@plt>
    9c88:	ldr	ip, [sp, #72]	; 0x48
    9c8c:	mov	r0, r5
    9c90:	str	r9, [ip, #188]	; 0xbc
    9c94:	str	r9, [ip, #184]	; 0xb8
    9c98:	str	r9, [ip, #196]	; 0xc4
    9c9c:	str	r9, [ip, #192]	; 0xc0
    9ca0:	ldr	r9, [sp, #180]	; 0xb4
    9ca4:	str	r5, [ip, #120]	; 0x78
    9ca8:	str	r9, [ip, #112]	; 0x70
    9cac:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    9cb0:	ldr	ip, [sp, #72]	; 0x48
    9cb4:	mov	r9, sl
    9cb8:	ldr	r1, [ip, #160]	; 0xa0
    9cbc:	ldr	r2, [ip, #164]	; 0xa4
    9cc0:	str	r0, [ip, #116]	; 0x74
    9cc4:	ldr	r0, [sp, #144]	; 0x90
    9cc8:	bl	eea0 <rpmMD5Update@@Base>
    9ccc:	mov	r2, r5
    9cd0:	mov	r1, sl
    9cd4:	ldr	r0, [sp, #144]	; 0x90
    9cd8:	bl	eea0 <rpmMD5Update@@Base>
    9cdc:	ldr	sl, [sp, #112]	; 0x70
    9ce0:	ldr	r0, [sp, #144]	; 0x90
    9ce4:	mov	r1, r7
    9ce8:	ldm	sl, {r2, r3}
    9cec:	add	r2, r3, r2, lsl #4
    9cf0:	bl	eea0 <rpmMD5Update@@Base>
    9cf4:	mov	r2, r5
    9cf8:	add	r0, sp, #392	; 0x188
    9cfc:	mov	r1, r9
    9d00:	bl	eea0 <rpmMD5Update@@Base>
    9d04:	ldm	sl, {r2, r3}
    9d08:	mov	r1, r7
    9d0c:	add	r0, sp, #392	; 0x188
    9d10:	add	r2, r3, r2, lsl #4
    9d14:	bl	eea0 <rpmMD5Update@@Base>
    9d18:	ldr	ip, [sp, #72]	; 0x48
    9d1c:	ldr	r3, [sl, #4]
    9d20:	ldr	r5, [sl]
    9d24:	ldr	r2, [ip, #164]	; 0xa4
    9d28:	add	r2, r2, #16
    9d2c:	add	r3, r2, r3
    9d30:	add	r5, r3, r5, lsl #4
    9d34:	ldr	r0, [sp, #124]	; 0x7c
    9d38:	mov	r1, r4
    9d3c:	mov	r2, #4096	; 0x1000
    9d40:	bl	9130 <read@plt>
    9d44:	subs	r7, r0, #0
    9d48:	ble	ade8 <close@plt+0x1a78>
    9d4c:	ldr	r0, [sp, #144]	; 0x90
    9d50:	mov	r1, r4
    9d54:	mov	r2, r7
    9d58:	add	r5, r5, r7
    9d5c:	bl	eea0 <rpmMD5Update@@Base>
    9d60:	add	r0, sp, #392	; 0x188
    9d64:	mov	r1, r4
    9d68:	mov	r2, r7
    9d6c:	bl	eea0 <rpmMD5Update@@Base>
    9d70:	b	9d34 <close@plt+0x9c4>
    9d74:	ldr	ip, [sp, #64]	; 0x40
    9d78:	cmp	ip, #0
    9d7c:	bne	9d8c <close@plt+0xa1c>
    9d80:	ldr	r0, [sp, #140]	; 0x8c
    9d84:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    9d88:	str	r0, [sp, #140]	; 0x8c
    9d8c:	ldr	r5, [sp, #60]	; 0x3c
    9d90:	cmp	r5, #0
    9d94:	beq	9dc0 <close@plt+0xa50>
    9d98:	ldr	r0, [sp, #180]	; 0xb4
    9d9c:	mov	r1, sl
    9da0:	bl	90f4 <strcmp@plt>
    9da4:	cmp	r0, #0
    9da8:	bne	ad14 <close@plt+0x19a4>
    9dac:	ldr	r0, [sp, #180]	; 0xb4
    9db0:	mov	r1, r4
    9db4:	bl	90f4 <strcmp@plt>
    9db8:	cmp	r0, #0
    9dbc:	bne	ace4 <close@plt+0x1974>
    9dc0:	add	r1, sp, #332	; 0x14c
    9dc4:	ldr	r0, [sp, #112]	; 0x70
    9dc8:	bl	10628 <rpmMD5Update@@Base+0x1788>
    9dcc:	movw	r1, #1037	; 0x40d
    9dd0:	mov	r2, #0
    9dd4:	str	r0, [sp, #280]	; 0x118
    9dd8:	ldr	r0, [sp, #112]	; 0x70
    9ddc:	bl	ff1c <rpmMD5Update@@Base+0x107c>
    9de0:	movw	r1, #1035	; 0x40b
    9de4:	mov	r2, #0
    9de8:	str	r0, [sp, #284]	; 0x11c
    9dec:	ldr	r0, [sp, #112]	; 0x70
    9df0:	bl	102dc <rpmMD5Update@@Base+0x143c>
    9df4:	movw	r1, #1033	; 0x409
    9df8:	mov	r2, #0
    9dfc:	str	r0, [sp, #240]	; 0xf0
    9e00:	ldr	r0, [sp, #112]	; 0x70
    9e04:	bl	10088 <rpmMD5Update@@Base+0x11e8>
    9e08:	movw	r1, #1028	; 0x404
    9e0c:	mov	r2, #0
    9e10:	str	r0, [sp, #288]	; 0x120
    9e14:	ldr	r0, [sp, #112]	; 0x70
    9e18:	bl	ff1c <rpmMD5Update@@Base+0x107c>
    9e1c:	movw	r1, #1030	; 0x406
    9e20:	mov	r2, #0
    9e24:	str	r0, [sp, #292]	; 0x124
    9e28:	ldr	r0, [sp, #112]	; 0x70
    9e2c:	bl	10088 <rpmMD5Update@@Base+0x11e8>
    9e30:	movw	r1, #1045	; 0x415
    9e34:	mov	r2, #0
    9e38:	str	r0, [sp, #244]	; 0xf4
    9e3c:	ldr	r0, [sp, #112]	; 0x70
    9e40:	bl	ff1c <rpmMD5Update@@Base+0x107c>
    9e44:	movw	r1, #1036	; 0x40c
    9e48:	mov	r2, #0
    9e4c:	str	r0, [sp, #296]	; 0x128
    9e50:	ldr	r0, [sp, #112]	; 0x70
    9e54:	bl	102dc <rpmMD5Update@@Base+0x143c>
    9e58:	movw	r1, #1140	; 0x474
    9e5c:	mov	r2, #0
    9e60:	str	r0, [sp, #248]	; 0xf8
    9e64:	ldr	r0, [sp, #112]	; 0x70
    9e68:	bl	ff1c <rpmMD5Update@@Base+0x107c>
    9e6c:	movw	r1, #5011	; 0x1393
    9e70:	mov	r2, #0
    9e74:	str	r0, [sp, #264]	; 0x108
    9e78:	ldr	r0, [sp, #112]	; 0x70
    9e7c:	bl	ff1c <rpmMD5Update@@Base+0x107c>
    9e80:	subs	r3, r0, #0
    9e84:	beq	acd8 <close@plt+0x1968>
    9e88:	ldr	r3, [r3]
    9e8c:	str	r3, [sp, #232]	; 0xe8
    9e90:	bl	9148 <free@plt>
    9e94:	ldr	sl, [sp, #232]	; 0xe8
    9e98:	cmp	sl, #8
    9e9c:	cmpne	sl, #1
    9ea0:	bne	acc0 <close@plt+0x1950>
    9ea4:	ldr	r4, [sp, #64]	; 0x40
    9ea8:	cmp	r4, #0
    9eac:	beq	a070 <close@plt+0xd00>
    9eb0:	cmp	r8, #0
    9eb4:	beq	9ed0 <close@plt+0xb60>
    9eb8:	ldr	r0, [pc, #1120]	; a320 <close@plt+0xfb0>
    9ebc:	mov	r1, #1
    9ec0:	mov	r2, #15
    9ec4:	ldr	r3, [sp, #92]	; 0x5c
    9ec8:	add	r0, pc, r0
    9ecc:	bl	91fc <fwrite@plt>
    9ed0:	ldr	sl, [sp, #124]	; 0x7c
    9ed4:	add	r5, sp, #792	; 0x318
    9ed8:	ldr	r4, [sp, #112]	; 0x70
    9edc:	mov	r9, #0
    9ee0:	mvn	ip, #0
    9ee4:	str	r5, [sp, #120]	; 0x78
    9ee8:	str	sl, [sp, #176]	; 0xb0
    9eec:	str	ip, [sp, #124]	; 0x7c
    9ef0:	str	r4, [sp, #792]	; 0x318
    9ef4:	str	r9, [sp, #112]	; 0x70
    9ef8:	add	r5, sp, #484	; 0x1e4
    9efc:	ldr	sl, [sp, #140]	; 0x8c
    9f00:	ldr	ip, [sp, #140]	; 0x8c
    9f04:	mov	r0, r5
    9f08:	str	r5, [sp, #144]	; 0x90
    9f0c:	add	ip, ip, #28
    9f10:	add	sl, sl, #12
    9f14:	str	ip, [sp, #300]	; 0x12c
    9f18:	str	sl, [sp, #236]	; 0xec
    9f1c:	bl	ee44 <close@plt+0x5ad4>
    9f20:	ldr	r0, [sp, #144]	; 0x90
    9f24:	mov	r1, r7
    9f28:	mov	r2, #96	; 0x60
    9f2c:	bl	eea0 <rpmMD5Update@@Base>
    9f30:	ldr	r0, [sp, #144]	; 0x90
    9f34:	ldr	r1, [sp, #236]	; 0xec
    9f38:	mov	r2, #16
    9f3c:	bl	eea0 <rpmMD5Update@@Base>
    9f40:	ldr	r4, [sp, #140]	; 0x8c
    9f44:	ldr	r0, [sp, #144]	; 0x90
    9f48:	ldr	r1, [sp, #300]	; 0x12c
    9f4c:	ldm	r4, {r2, r3}
    9f50:	add	r2, r3, r2, lsl #4
    9f54:	bl	eea0 <rpmMD5Update@@Base>
    9f58:	ldr	r5, [sp, #120]	; 0x78
    9f5c:	ldr	r0, [sp, #144]	; 0x90
    9f60:	mov	r2, #16
    9f64:	ldr	r1, [r5]
    9f68:	add	r1, r1, #12
    9f6c:	bl	eea0 <rpmMD5Update@@Base>
    9f70:	ldr	r1, [r5]
    9f74:	ldr	r0, [sp, #144]	; 0x90
    9f78:	ldm	r1, {r2, r3}
    9f7c:	add	r1, r1, #28
    9f80:	add	r2, r3, r2, lsl #4
    9f84:	bl	eea0 <rpmMD5Update@@Base>
    9f88:	ldr	sl, [sp, #84]	; 0x54
    9f8c:	cmp	sl, #0
    9f90:	beq	9fdc <close@plt+0xc6c>
    9f94:	ldr	sl, [sp, #120]	; 0x78
    9f98:	mov	r3, #16
    9f9c:	ldr	ip, [sp, #100]	; 0x64
    9fa0:	ldr	r2, [sl]
    9fa4:	sub	r5, ip, #48	; 0x30
    9fa8:	sub	r4, ip, #44	; 0x2c
    9fac:	mov	r0, r5
    9fb0:	add	r2, r2, #12
    9fb4:	mov	r1, r4
    9fb8:	bl	d004 <close@plt+0x3c94>
    9fbc:	ldr	ip, [sl]
    9fc0:	mov	r0, r5
    9fc4:	mov	r1, r4
    9fc8:	add	r2, ip, #28
    9fcc:	ldr	lr, [ip]
    9fd0:	ldr	r3, [ip, #4]
    9fd4:	add	r3, r3, lr, lsl #4
    9fd8:	bl	d004 <close@plt+0x3c94>
    9fdc:	ldr	r4, [sp, #120]	; 0x78
    9fe0:	mvn	r1, #0
    9fe4:	ldr	r5, [sp, #140]	; 0x8c
    9fe8:	mov	r0, #114	; 0x72
    9fec:	ldr	r2, [pc, #816]	; a324 <close@plt+0xfb4>
    9ff0:	ldr	ip, [r4]
    9ff4:	ldr	lr, [r5]
    9ff8:	ldr	r4, [r5, #4]
    9ffc:	ldm	ip, {r3, ip}
    a000:	str	r1, [sp]
    a004:	add	lr, r4, lr, lsl #4
    a008:	ldr	r2, [r6, r2]
    a00c:	add	lr, lr, #128	; 0x80
    a010:	ldr	sl, [sp, #144]	; 0x90
    a014:	add	lr, lr, r3, lsl #4
    a018:	ldr	r1, [sp, #176]	; 0xb0
    a01c:	mov	r3, #255	; 0xff
    a020:	str	r2, [sp, #136]	; 0x88
    a024:	mov	r2, #0
    a028:	ldr	r4, [sp, #136]	; 0x88
    a02c:	add	ip, lr, ip
    a030:	str	sl, [sp, #8]
    a034:	str	ip, [sp, #304]	; 0x130
    a038:	str	r4, [sp, #4]
    a03c:	bl	137dc <rpmMD5Update@@Base+0x493c>
    a040:	subs	r5, r0, #0
    a044:	str	r5, [sp, #184]	; 0xb8
    a048:	beq	a2c0 <close@plt+0xf50>
    a04c:	bl	14268 <rpmMD5Update@@Base+0x53c8>
    a050:	cmp	r0, #0
    a054:	beq	a1f4 <close@plt+0xe84>
    a058:	ldr	r0, [pc, #712]	; a328 <close@plt+0xfb8>
    a05c:	mov	r1, #1
    a060:	ldr	r3, [pc, #812]	; a394 <close@plt+0x1024>
    a064:	mov	r2, #20
    a068:	add	r0, pc, r0
    a06c:	b	9630 <close@plt+0x2c0>
    a070:	cmp	r8, #1
    a074:	sub	r4, fp, #-1073741822	; 0xc0000002
    a078:	ble	a1e8 <close@plt+0xe78>
    a07c:	ldr	r5, [sp, #320]	; 0x140
    a080:	mov	r1, #1
    a084:	ldr	r2, [pc, #672]	; a32c <close@plt+0xfbc>
    a088:	ldr	r0, [sp, #92]	; 0x5c
    a08c:	add	r2, pc, r2
    a090:	ldr	r3, [r5, r4, lsl #2]
    a094:	bl	931c <__fprintf_chk@plt>
    a098:	ldr	r0, [pc, #656]	; a330 <close@plt+0xfc0>
    a09c:	mov	r1, #1
    a0a0:	mov	r2, #19
    a0a4:	ldr	r3, [sp, #92]	; 0x5c
    a0a8:	add	r0, pc, r0
    a0ac:	bl	91fc <fwrite@plt>
    a0b0:	ldr	sl, [sp, #320]	; 0x140
    a0b4:	ldr	r4, [sl, r4, lsl #2]
    a0b8:	ldrb	r3, [r4]
    a0bc:	str	r4, [sp, #96]	; 0x60
    a0c0:	cmp	r3, #45	; 0x2d
    a0c4:	bne	a0d4 <close@plt+0xd64>
    a0c8:	ldrb	r3, [r4, #1]
    a0cc:	cmp	r3, #0
    a0d0:	beq	b07c <close@plt+0x1d0c>
    a0d4:	ldr	r0, [sp, #96]	; 0x60
    a0d8:	mov	r1, #0
    a0dc:	bl	9274 <open@plt>
    a0e0:	cmp	r0, #0
    a0e4:	str	r0, [sp, #176]	; 0xb0
    a0e8:	blt	9ac0 <close@plt+0x750>
    a0ec:	ldr	r0, [sp, #176]	; 0xb0
    a0f0:	mov	r1, r7
    a0f4:	mov	r2, #96	; 0x60
    a0f8:	bl	9130 <read@plt>
    a0fc:	cmp	r0, #96	; 0x60
    a100:	bne	a120 <close@plt+0xdb0>
    a104:	add	ip, sp, #5312	; 0x14c0
    a108:	movw	r3, #61224	; 0xef28
    a10c:	add	ip, ip, #24
    a110:	movt	r3, #65535	; 0xffff
    a114:	ldrb	r3, [ip, r3]
    a118:	cmp	r3, #237	; 0xed
    a11c:	beq	a138 <close@plt+0xdc8>
    a120:	ldr	r2, [pc, #524]	; a334 <close@plt+0xfc4>
    a124:	mov	r1, #1
    a128:	ldr	r0, [pc, #612]	; a394 <close@plt+0x1024>
    a12c:	ldr	r3, [sp, #96]	; 0x60
    a130:	add	r2, pc, r2
    a134:	b	983c <close@plt+0x4cc>
    a138:	ldrb	r3, [r7, #1]
    a13c:	cmp	r3, #171	; 0xab
    a140:	bne	a120 <close@plt+0xdb0>
    a144:	ldrb	r3, [r7, #2]
    a148:	cmp	r3, #238	; 0xee
    a14c:	bne	a120 <close@plt+0xdb0>
    a150:	ldrb	r3, [r7, #3]
    a154:	cmp	r3, #219	; 0xdb
    a158:	bne	a120 <close@plt+0xdb0>
    a15c:	ldrb	r3, [r7, #4]
    a160:	cmp	r3, #3
    a164:	bne	a180 <close@plt+0xe10>
    a168:	ldrb	r4, [r7, #78]	; 0x4e
    a16c:	cmp	r4, #0
    a170:	bne	a180 <close@plt+0xe10>
    a174:	ldrb	r3, [r7, #79]	; 0x4f
    a178:	cmp	r3, #5
    a17c:	beq	a198 <close@plt+0xe28>
    a180:	ldr	r2, [pc, #432]	; a338 <close@plt+0xfc8>
    a184:	mov	r1, #1
    a188:	ldr	r0, [pc, #516]	; a394 <close@plt+0x1024>
    a18c:	ldr	r3, [sp, #96]	; 0x60
    a190:	add	r2, pc, r2
    a194:	b	983c <close@plt+0x4cc>
    a198:	ldr	r0, [sp, #176]	; 0xb0
    a19c:	mov	r1, #1
    a1a0:	bl	fbf8 <rpmMD5Update@@Base+0xd58>
    a1a4:	cmp	r0, #0
    a1a8:	str	r0, [sp, #140]	; 0x8c
    a1ac:	beq	b084 <close@plt+0x1d14>
    a1b0:	mov	r1, r4
    a1b4:	ldr	r0, [sp, #176]	; 0xb0
    a1b8:	bl	fbf8 <rpmMD5Update@@Base+0xd58>
    a1bc:	add	r4, sp, #792	; 0x318
    a1c0:	str	r4, [sp, #120]	; 0x78
    a1c4:	cmp	r0, #0
    a1c8:	str	r0, [r4]
    a1cc:	bne	9ef8 <close@plt+0xb88>
    a1d0:	ldr	r0, [pc, #356]	; a33c <close@plt+0xfcc>
    a1d4:	mov	r1, #1
    a1d8:	ldr	r3, [pc, #436]	; a394 <close@plt+0x1024>
    a1dc:	mov	r2, #22
    a1e0:	add	r0, pc, r0
    a1e4:	b	9630 <close@plt+0x2c0>
    a1e8:	cmp	r8, #0
    a1ec:	beq	a0b0 <close@plt+0xd40>
    a1f0:	b	a098 <close@plt+0xd28>
    a1f4:	ldr	ip, [sp, #184]	; 0xb8
    a1f8:	movw	r1, #1126	; 0x466
    a1fc:	ldr	sl, [sp, #120]	; 0x78
    a200:	ldr	ip, [ip, #8]
    a204:	ldr	r0, [sl]
    a208:	str	ip, [sp, #228]	; 0xe4
    a20c:	bl	101e0 <rpmMD5Update@@Base+0x1340>
    a210:	cmp	r0, #0
    a214:	beq	a238 <close@plt+0xec8>
    a218:	ldrb	r1, [r0]
    a21c:	sub	r3, r1, #49	; 0x31
    a220:	cmp	r3, #8
    a224:	bhi	a238 <close@plt+0xec8>
    a228:	ldr	r0, [sp, #228]	; 0xe4
    a22c:	sub	r1, r1, #48	; 0x30
    a230:	bl	14a20 <rpmMD5Update@@Base+0x5b80>
    a234:	str	r0, [sp, #228]	; 0xe4
    a238:	ldr	r4, [sp, #104]	; 0x68
    a23c:	ldr	r5, [sp, #228]	; 0xe4
    a240:	ldr	ip, [sp, #108]	; 0x6c
    a244:	cmp	r4, #255	; 0xff
    a248:	moveq	r4, r5
    a24c:	cmp	ip, #255	; 0xff
    a250:	str	r4, [sp, #104]	; 0x68
    a254:	moveq	ip, r5
    a258:	cmp	r9, #0
    a25c:	str	ip, [sp, #108]	; 0x6c
    a260:	bne	af84 <close@plt+0x1c14>
    a264:	ldr	sl, [sp, #100]	; 0x64
    a268:	add	r4, sp, #1232	; 0x4d0
    a26c:	ldr	ip, [sp, #100]	; 0x64
    a270:	add	r4, r4, #4
    a274:	sub	sl, sl, #48	; 0x30
    a278:	str	sl, [sp, #148]	; 0x94
    a27c:	ldr	sl, [sp, #320]	; 0x140
    a280:	movw	r5, #4240	; 0x1090
    a284:	sub	ip, ip, #44	; 0x2c
    a288:	str	ip, [sp, #156]	; 0x9c
    a28c:	ldr	ip, [sp, #184]	; 0xb8
    a290:	mov	r1, r4
    a294:	mov	r2, #4096	; 0x1000
    a298:	ldr	r3, [ip, r5]
    a29c:	mov	r0, ip
    a2a0:	blx	r3
    a2a4:	subs	r3, r0, #0
    a2a8:	ble	a3a0 <close@plt+0x1030>
    a2ac:	ldr	r0, [sp, #148]	; 0x94
    a2b0:	mov	r2, r4
    a2b4:	ldr	r1, [sp, #156]	; 0x9c
    a2b8:	bl	d004 <close@plt+0x3c94>
    a2bc:	b	a28c <close@plt+0xf1c>
    a2c0:	ldr	r0, [pc, #120]	; a340 <close@plt+0xfd0>
    a2c4:	mov	r1, #1
    a2c8:	ldr	r3, [pc, #196]	; a394 <close@plt+0x1024>
    a2cc:	mov	r2, #20
    a2d0:	add	r0, pc, r0
    a2d4:	b	9630 <close@plt+0x2c0>
    a2d8:	andeq	r4, r1, r8, ror sp
    a2dc:	strdeq	r0, [r0], -r8
    a2e0:	strdeq	r0, [r0], -ip
    a2e4:	strdeq	fp, [r0], -r0
    a2e8:	andeq	r0, r0, r0, lsr r1
    a2ec:	andeq	fp, r0, r0, lsr r8
    a2f0:	andeq	r0, r0, r0, lsl #2
    a2f4:	andeq	fp, r0, ip, lsl r7
    a2f8:	andeq	fp, r0, ip, lsr #11
    a2fc:	andeq	fp, r0, ip, lsl #13
    a300:	andeq	r0, r0, ip, lsl r1
    a304:	andeq	fp, r0, ip, asr r6
    a308:	andeq	fp, r0, r4, ror #11
    a30c:	andeq	fp, r0, ip, ror #9
    a310:	andeq	fp, r0, r0, asr r3
    a314:	andeq	fp, r0, r8, lsr #8
    a318:	andeq	fp, r0, r0, asr #7
    a31c:	ldrdeq	fp, [r0], -r8
    a320:	andeq	fp, r0, r4, asr r1
    a324:	andeq	r0, r0, r8, lsl #2
    a328:	strdeq	sl, [r0], -ip
    a32c:	andeq	sl, r0, r0, lsr #31
    a330:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    a334:	andeq	sl, r0, r4, lsr #28
    a338:	andeq	sl, r0, r0, asr sp
    a33c:	andeq	sl, r0, r0, asr sp
    a340:	andeq	sl, r0, ip, ror sp
    a344:	andeq	sl, r0, r0, asr #24
    a348:	muleq	r0, r4, fp
    a34c:	andeq	sl, r0, r4, ror lr
    a350:	andeq	sl, r0, ip, asr lr
    a354:	andeq	sl, r0, r8, lsl lr
    a358:	andeq	sl, r0, r8, ror #26
    a35c:	muleq	r0, r4, r7
    a360:	andeq	r0, r0, r4, lsr #2
    a364:	andeq	sl, r0, r0, lsr r3
    a368:	ldrdeq	sl, [r0], -r4
    a36c:	andeq	sl, r0, r4, ror r2
    a370:			; <UNDEFINED> instruction: 0x0000a1b8
    a374:	andeq	sl, r0, r0, asr r1
    a378:	strdeq	sl, [r0], -r0
    a37c:	andeq	r0, r0, r4, lsl r1
    a380:	andeq	sl, r0, r8, asr #32
    a384:	andeq	r9, r0, r4, ror #31
    a388:	andeq	r9, r0, r8, lsr #31
    a38c:	ldrdeq	r9, [r0], -ip
    a390:	andeq	r9, r0, r8, ror lr
    a394:	andeq	r0, r0, r4, lsl #2
    a398:	andeq	r9, r0, r0, lsr #29
    a39c:	strdeq	r9, [r0], -ip
    a3a0:	str	sl, [sp, #320]	; 0x140
    a3a4:	bne	af6c <close@plt+0x1bfc>
    a3a8:	ldr	r4, [sp, #84]	; 0x54
    a3ac:	cmp	r4, #0
    a3b0:	bne	b124 <close@plt+0x1db4>
    a3b4:	ldr	r4, [sp, #64]	; 0x40
    a3b8:	cmp	r4, #0
    a3bc:	beq	b0f4 <close@plt+0x1d84>
    a3c0:	add	r5, sp, #5312	; 0x14c0
    a3c4:	movw	r3, #60564	; 0xec94
    a3c8:	add	r5, r5, #24
    a3cc:	movt	r3, #65535	; 0xffff
    a3d0:	ldr	sl, [sp, #84]	; 0x54
    a3d4:	movw	r2, #60560	; 0xec90
    a3d8:	ldr	ip, [r5, r3]
    a3dc:	movt	r2, #65535	; 0xffff
    a3e0:	mov	r0, #114	; 0x72
    a3e4:	mvn	r1, #3
    a3e8:	str	sl, [sp, #4]
    a3ec:	mov	r3, sl
    a3f0:	str	sl, [sp, #8]
    a3f4:	str	ip, [sp]
    a3f8:	ldr	r2, [r5, r2]
    a3fc:	bl	137dc <rpmMD5Update@@Base+0x493c>
    a400:	str	r0, [sp, #136]	; 0x88
    a404:	ldr	r4, [sp, #136]	; 0x88
    a408:	cmp	r4, #0
    a40c:	beq	a4a8 <close@plt+0x1138>
    a410:	ldr	r5, [sp, #64]	; 0x40
    a414:	adds	sl, r8, #0
    a418:	eor	r3, r5, #1
    a41c:	movne	sl, #1
    a420:	tst	sl, r3
    a424:	str	sl, [sp, #252]	; 0xfc
    a428:	beq	a444 <close@plt+0x10d4>
    a42c:	ldr	r0, [pc, #-240]	; a344 <close@plt+0xfd4>
    a430:	mov	r1, #1
    a434:	mov	r2, #19
    a438:	ldr	r3, [sp, #92]	; 0x5c
    a43c:	add	r0, pc, r0
    a440:	bl	91fc <fwrite@plt>
    a444:	ldr	ip, [sp, #84]	; 0x54
    a448:	cmp	ip, #0
    a44c:	beq	b1cc <close@plt+0x1e5c>
    a450:	ldr	sl, [sp, #100]	; 0x64
    a454:	add	r4, sp, #1232	; 0x4d0
    a458:	ldr	r8, [sp, #100]	; 0x64
    a45c:	add	r4, r4, #4
    a460:	movw	r5, #4240	; 0x1090
    a464:	sub	r8, r8, #56	; 0x38
    a468:	str	r8, [sp, #60]	; 0x3c
    a46c:	sub	r8, sl, #52	; 0x34
    a470:	ldr	sl, [sp, #320]	; 0x140
    a474:	ldr	ip, [sp, #136]	; 0x88
    a478:	mov	r1, r4
    a47c:	mov	r2, #4096	; 0x1000
    a480:	ldr	r3, [ip, r5]
    a484:	mov	r0, ip
    a488:	blx	r3
    a48c:	subs	r3, r0, #0
    a490:	ble	a4c0 <close@plt+0x1150>
    a494:	ldr	r0, [sp, #60]	; 0x3c
    a498:	mov	r1, r8
    a49c:	mov	r2, r4
    a4a0:	bl	d004 <close@plt+0x3c94>
    a4a4:	b	a474 <close@plt+0x1104>
    a4a8:	ldr	r0, [pc, #-360]	; a348 <close@plt+0xfd8>
    a4ac:	mov	r1, #1
    a4b0:	ldr	r3, [pc, #-292]	; a394 <close@plt+0x1024>
    a4b4:	mov	r2, #20
    a4b8:	add	r0, pc, r0
    a4bc:	b	9630 <close@plt+0x2c0>
    a4c0:	mov	r4, #0
    a4c4:	str	sl, [sp, #320]	; 0x140
    a4c8:	str	r4, [sp, #160]	; 0xa0
    a4cc:	str	r4, [sp, #156]	; 0x9c
    a4d0:	ldr	r0, [sp, #136]	; 0x88
    a4d4:	movw	r4, #4248	; 0x1098
    a4d8:	ldr	r3, [r0, r4]
    a4dc:	blx	r3
    a4e0:	cmp	r9, #0
    a4e4:	bne	a648 <close@plt+0x12d8>
    a4e8:	ldr	r4, [sp, #124]	; 0x7c
    a4ec:	cmn	r4, #1
    a4f0:	beq	a518 <close@plt+0x11a8>
    a4f4:	ldr	r5, [sp, #132]	; 0x84
    a4f8:	ldr	r8, [sp, #320]	; 0x140
    a4fc:	ldr	r3, [r8, r5, lsl #2]
    a500:	ldrb	r2, [r3]
    a504:	cmp	r2, #45	; 0x2d
    a508:	bne	bf54 <close@plt+0x2be4>
    a50c:	ldrb	r3, [r3, #1]
    a510:	cmp	r3, #0
    a514:	bne	bf54 <close@plt+0x2be4>
    a518:	add	sl, sp, #1040	; 0x410
    a51c:	add	r1, sp, #392	; 0x188
    a520:	add	sl, sl, #8
    a524:	sub	r8, sl, #56	; 0x38
    a528:	mov	r0, r8
    a52c:	bl	efd4 <rpmMD5Update@@Base+0x134>
    a530:	ldr	r0, [sp, #284]	; 0x11c
    a534:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a538:	ldr	r0, [sp, #240]	; 0xf0
    a53c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a540:	ldr	r0, [sp, #288]	; 0x120
    a544:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a548:	ldr	r0, [sp, #292]	; 0x124
    a54c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a550:	ldr	r0, [sp, #244]	; 0xf4
    a554:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a558:	ldr	r0, [sp, #296]	; 0x128
    a55c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a560:	ldr	r0, [sp, #248]	; 0xf8
    a564:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a568:	ldr	r0, [sp, #280]	; 0x118
    a56c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a570:	ldr	r0, [sp, #264]	; 0x108
    a574:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a578:	ldr	r0, [sp, #112]	; 0x70
    a57c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    a580:	ldr	ip, [sp, #184]	; 0xb8
    a584:	movw	r3, #4140	; 0x102c
    a588:	ldr	r4, [sp, #304]	; 0x130
    a58c:	ldr	r2, [ip, r3]
    a590:	add	r3, r3, #108	; 0x6c
    a594:	mov	r0, ip
    a598:	ldr	r3, [ip, r3]
    a59c:	add	r2, r4, r2
    a5a0:	str	r2, [sp, #112]	; 0x70
    a5a4:	blx	r3
    a5a8:	cmp	r0, #0
    a5ac:	bne	a630 <close@plt+0x12c0>
    a5b0:	ldr	r5, [sp, #96]	; 0x60
    a5b4:	ldrb	r3, [r5]
    a5b8:	cmp	r3, #45	; 0x2d
    a5bc:	bne	a624 <close@plt+0x12b4>
    a5c0:	ldrb	r3, [r5, #1]
    a5c4:	cmp	r3, #0
    a5c8:	bne	a624 <close@plt+0x12b4>
    a5cc:	add	sl, sp, #1120	; 0x460
    a5d0:	ldr	r1, [sp, #144]	; 0x90
    a5d4:	mov	r0, sl
    a5d8:	bl	efd4 <rpmMD5Update@@Base+0x134>
    a5dc:	ldr	ip, [sp, #120]	; 0x78
    a5e0:	movw	r1, #1124	; 0x464
    a5e4:	ldr	r0, [ip]
    a5e8:	bl	101e0 <rpmMD5Update@@Base+0x1340>
    a5ec:	subs	r4, r0, #0
    a5f0:	str	r4, [sp, #64]	; 0x40
    a5f4:	beq	a60c <close@plt+0x129c>
    a5f8:	ldr	r1, [pc, #-692]	; a34c <close@plt+0xfdc>
    a5fc:	add	r1, pc, r1
    a600:	bl	90f4 <strcmp@plt>
    a604:	cmp	r0, #0
    a608:	beq	a708 <close@plt+0x1398>
    a60c:	ldr	r0, [pc, #-708]	; a350 <close@plt+0xfe0>
    a610:	mov	r1, #1
    a614:	ldr	r3, [pc, #-648]	; a394 <close@plt+0x1024>
    a618:	mov	r2, #27
    a61c:	add	r0, pc, r0
    a620:	b	9630 <close@plt+0x2c0>
    a624:	ldr	r0, [sp, #176]	; 0xb0
    a628:	bl	9370 <close@plt>
    a62c:	b	a5cc <close@plt+0x125c>
    a630:	ldr	r0, [pc, #-740]	; a354 <close@plt+0xfe4>
    a634:	mov	r1, #1
    a638:	ldr	r3, [pc, #-684]	; a394 <close@plt+0x1024>
    a63c:	mov	r2, #23
    a640:	add	r0, pc, r0
    a644:	b	9630 <close@plt+0x2c0>
    a648:	ldr	r5, [sp, #100]	; 0x64
    a64c:	mov	r2, #0
    a650:	ldr	r8, [sp, #68]	; 0x44
    a654:	mov	r3, r2
    a658:	sub	r0, r5, #56	; 0x38
    a65c:	sub	r1, r5, #52	; 0x34
    a660:	mov	ip, #1
    a664:	str	ip, [r8, #16]
    a668:	bl	d004 <close@plt+0x3c94>
    a66c:	ldr	r0, [r8, #64]	; 0x40
    a670:	cmp	r0, #0
    a674:	beq	a688 <close@plt+0x1318>
    a678:	ldr	r3, [r0, r4]
    a67c:	blx	r3
    a680:	ldr	sl, [sp, #72]	; 0x48
    a684:	str	r0, [sl, #208]	; 0xd0
    a688:	ldr	ip, [sp, #68]	; 0x44
    a68c:	movw	r3, #4248	; 0x1098
    a690:	add	r8, sp, #5312	; 0x14c0
    a694:	mov	r4, #0
    a698:	add	r8, r8, #24
    a69c:	ldr	r0, [ip, #68]	; 0x44
    a6a0:	ldr	r3, [r0, r3]
    a6a4:	blx	r3
    a6a8:	ldr	r5, [sp, #68]	; 0x44
    a6ac:	ldr	sl, [sp, #72]	; 0x48
    a6b0:	movw	r3, #60568	; 0xec98
    a6b4:	movt	r3, #65535	; 0xffff
    a6b8:	ldr	r1, [r5, #72]	; 0x48
    a6bc:	ldr	r2, [r5, #76]	; 0x4c
    a6c0:	str	r4, [r5, #64]	; 0x40
    a6c4:	str	r1, [r8, r3]
    a6c8:	movw	r3, #60572	; 0xec9c
    a6cc:	movt	r3, #65535	; 0xffff
    a6d0:	str	r4, [r5, #68]	; 0x44
    a6d4:	str	r4, [r5, #72]	; 0x48
    a6d8:	str	r2, [r8, r3]
    a6dc:	str	r4, [r5, #76]	; 0x4c
    a6e0:	asr	r1, r0, #31
    a6e4:	strd	r0, [sl, #216]	; 0xd8
    a6e8:	ldr	r0, [r5, #48]	; 0x30
    a6ec:	bl	12358 <rpmMD5Update@@Base+0x34b8>
    a6f0:	add	ip, sp, #5312	; 0x14c0
    a6f4:	movw	r3, #60552	; 0xec88
    a6f8:	add	ip, ip, #24
    a6fc:	movt	r3, #65535	; 0xffff
    a700:	str	r4, [ip, r3]
    a704:	b	a4e8 <close@plt+0x1178>
    a708:	cmp	r9, #0
    a70c:	bne	a7d8 <close@plt+0x1468>
    a710:	ldr	r5, [sp, #252]	; 0xfc
    a714:	cmp	r5, #0
    a718:	beq	a734 <close@plt+0x13c4>
    a71c:	ldr	r0, [pc, #-972]	; a358 <close@plt+0xfe8>
    a720:	mov	r1, #1
    a724:	mov	r2, #17
    a728:	ldr	r3, [sp, #92]	; 0x5c
    a72c:	add	r0, pc, r0
    a730:	bl	91fc <fwrite@plt>
    a734:	ldr	ip, [sp, #108]	; 0x6c
    a738:	mov	r3, #0
    a73c:	ldr	r4, [sp, #72]	; 0x48
    a740:	cmn	ip, #1
    a744:	str	r3, [r4, #212]	; 0xd4
    a748:	str	r3, [r4, #208]	; 0xd0
    a74c:	beq	ac80 <close@plt+0x1910>
    a750:	add	r5, sp, #5312	; 0x14c0
    a754:	cmp	ip, #2
    a758:	add	r5, r5, #24
    a75c:	movw	r0, #60552	; 0xec88
    a760:	movw	r2, #60556	; 0xec8c
    a764:	movt	r0, #65535	; 0xffff
    a768:	movt	r2, #65535	; 0xffff
    a76c:	movw	r3, #60560	; 0xec90
    a770:	movw	r1, #60564	; 0xec94
    a774:	movt	r3, #65535	; 0xffff
    a778:	movt	r1, #65535	; 0xffff
    a77c:	ldr	r4, [r5, r0]
    a780:	ldr	r2, [r5, r2]
    a784:	movne	r0, #1
    a788:	ldr	r3, [r5, r3]
    a78c:	ldr	lr, [r5, r1]
    a790:	beq	ac6c <close@plt+0x18fc>
    a794:	mov	r1, #0
    a798:	mov	ip, r1
    a79c:	str	r1, [sp, #20]
    a7a0:	mov	r1, r4
    a7a4:	ldr	r4, [sp, #100]	; 0x64
    a7a8:	str	lr, [sp]
    a7ac:	str	ip, [sp, #24]
    a7b0:	sub	lr, r4, #40	; 0x28
    a7b4:	sub	ip, r4, #36	; 0x24
    a7b8:	str	lr, [sp, #4]
    a7bc:	str	ip, [sp, #8]
    a7c0:	mov	ip, #0
    a7c4:	str	ip, [sp, #12]
    a7c8:	str	ip, [sp, #16]
    a7cc:	str	ip, [sp, #28]
    a7d0:	str	ip, [sp, #32]
    a7d4:	bl	11598 <rpmMD5Update@@Base+0x26f8>
    a7d8:	ldr	r5, [sp, #252]	; 0xfc
    a7dc:	cmp	r5, #0
    a7e0:	beq	a7fc <close@plt+0x148c>
    a7e4:	ldr	r0, [pc, #-1168]	; a35c <close@plt+0xfec>
    a7e8:	mov	r1, #1
    a7ec:	ldr	r3, [sp, #92]	; 0x5c
    a7f0:	mov	r2, #21
    a7f4:	add	r0, pc, r0
    a7f8:	bl	91fc <fwrite@plt>
    a7fc:	rsbs	r9, r9, #1
    a800:	ldr	ip, [sp, #108]	; 0x6c
    a804:	movcc	r9, #0
    a808:	adds	r3, ip, #1
    a80c:	movne	r3, #1
    a810:	tst	r9, r3
    a814:	beq	a864 <close@plt+0x14f4>
    a818:	cmp	ip, #2
    a81c:	beq	a864 <close@plt+0x14f4>
    a820:	add	lr, sp, #5312	; 0x14c0
    a824:	movw	r3, #60560	; 0xec90
    a828:	add	lr, lr, #24
    a82c:	movt	r3, #65535	; 0xffff
    a830:	movw	r0, #60568	; 0xec98
    a834:	movw	r1, #60572	; 0xec9c
    a838:	ldr	r2, [lr, r3]
    a83c:	movt	r0, #65535	; 0xffff
    a840:	movt	r1, #65535	; 0xffff
    a844:	movw	r3, #60552	; 0xec88
    a848:	movt	r3, #65535	; 0xffff
    a84c:	stm	sp, {r2, ip}
    a850:	ldr	r2, [sp, #72]	; 0x48
    a854:	ldr	r0, [lr, r0]
    a858:	ldr	r1, [lr, r1]
    a85c:	ldr	r3, [lr, r3]
    a860:	bl	d5d8 <close@plt+0x4268>
    a864:	ldr	r4, [sp, #320]	; 0x140
    a868:	sub	r3, fp, #-1073741823	; 0xc0000001
    a86c:	ldr	r5, [sp, #72]	; 0x48
    a870:	movw	r2, #60888	; 0xedd8
    a874:	movt	r2, #65535	; 0xffff
    a878:	mov	r1, r7
    a87c:	ldr	ip, [r4, r3, lsl #2]
    a880:	movw	r3, #21552	; 0x5430
    a884:	ldr	r4, [sp, #80]	; 0x50
    a888:	movt	r3, #17484	; 0x444c
    a88c:	add	r0, r5, #8
    a890:	add	r3, r4, r3
    a894:	str	r3, [r5, #108]	; 0x6c
    a898:	add	r5, sp, #5312	; 0x14c0
    a89c:	movw	r4, #60568	; 0xec98
    a8a0:	add	r5, r5, #24
    a8a4:	movt	r4, #65535	; 0xffff
    a8a8:	str	ip, [r5, r2]
    a8ac:	mov	r2, #96	; 0x60
    a8b0:	bl	916c <memcpy@plt>
    a8b4:	ldr	ip, [sp, #140]	; 0x8c
    a8b8:	movw	r5, #60572	; 0xec9c
    a8bc:	movt	r5, #65535	; 0xffff
    a8c0:	ldm	ip, {r0, r3}
    a8c4:	ldr	ip, [sp, #72]	; 0x48
    a8c8:	add	r0, r0, #7
    a8cc:	add	r0, r3, r0, lsl #4
    a8d0:	str	r0, [ip, #164]	; 0xa4
    a8d4:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    a8d8:	ldr	ip, [sp, #72]	; 0x48
    a8dc:	mov	r1, r7
    a8e0:	mov	r2, #96	; 0x60
    a8e4:	str	r0, [ip, #160]	; 0xa0
    a8e8:	bl	916c <memcpy@plt>
    a8ec:	ldr	ip, [sp, #72]	; 0x48
    a8f0:	ldr	r2, [sp, #236]	; 0xec
    a8f4:	ldr	r1, [sp, #300]	; 0x12c
    a8f8:	ldr	r7, [ip, #160]	; 0xa0
    a8fc:	ldr	ip, [sp, #236]	; 0xec
    a900:	ldr	r0, [r2, #8]
    a904:	ldr	r2, [r2, #12]
    a908:	ldr	lr, [ip]
    a90c:	ldr	ip, [ip, #4]
    a910:	str	r0, [r7, #104]	; 0x68
    a914:	str	lr, [r7, #96]	; 0x60
    a918:	str	ip, [r7, #100]	; 0x64
    a91c:	ldr	ip, [sp, #72]	; 0x48
    a920:	str	r2, [r7, #108]	; 0x6c
    a924:	ldr	r0, [ip, #160]	; 0xa0
    a928:	ldr	r2, [ip, #164]	; 0xa4
    a92c:	add	ip, sp, #688	; 0x2b0
    a930:	add	r0, r0, #112	; 0x70
    a934:	str	ip, [sp, #72]	; 0x48
    a938:	sub	r2, r2, #112	; 0x70
    a93c:	bl	916c <memcpy@plt>
    a940:	add	lr, sp, #5312	; 0x14c0
    a944:	add	lr, lr, #24
    a948:	ldr	r2, [sp, #72]	; 0x48
    a94c:	ldr	r0, [lr, r4]
    a950:	ldr	r1, [lr, r5]
    a954:	bl	d0e8 <close@plt+0x3d78>
    a958:	cmp	r9, #0
    a95c:	moveq	r4, r9
    a960:	beq	a994 <close@plt+0x1624>
    a964:	add	r1, sp, #5312	; 0x14c0
    a968:	movw	r3, #60560	; 0xec90
    a96c:	add	r1, r1, #24
    a970:	movt	r3, #65535	; 0xffff
    a974:	ldr	r2, [sp, #72]	; 0x48
    a978:	ldr	r0, [r1, r4]
    a97c:	add	r4, sp, #5312	; 0x14c0
    a980:	add	r4, r4, #24
    a984:	ldr	r1, [r1, r5]
    a988:	ldr	r3, [r4, r3]
    a98c:	bl	d348 <close@plt+0x3fd8>
    a990:	mov	r4, r0
    a994:	ldr	r9, [sp, #72]	; 0x48
    a998:	ldr	r5, [sp, #180]	; 0xb4
    a99c:	ldr	r3, [pc, #-1604]	; a360 <close@plt+0xff0>
    a9a0:	str	r5, [r9, #112]	; 0x70
    a9a4:	ldr	r3, [r6, r3]
    a9a8:	ldr	r3, [r3]
    a9ac:	add	r3, r3, #1
    a9b0:	add	r3, r3, r3, lsr #31
    a9b4:	asr	r0, r3, #1
    a9b8:	add	r0, r0, #16
    a9bc:	str	r0, [r9, #120]	; 0x78
    a9c0:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    a9c4:	ldr	lr, [pc, #-1616]	; a37c <close@plt+0x100c>
    a9c8:	str	r0, [r9, #116]	; 0x74
    a9cc:	mov	ip, r0
    a9d0:	ldm	r8!, {r0, r1, r2, r3}
    a9d4:	str	r0, [ip]
    a9d8:	str	r1, [ip, #4]
    a9dc:	str	r3, [ip, #12]
    a9e0:	str	r2, [ip, #8]
    a9e4:	ldr	r6, [r6, lr]
    a9e8:	ldr	r0, [r9, #116]	; 0x74
    a9ec:	ldr	r2, [r9, #120]	; 0x78
    a9f0:	ldr	r1, [r6]
    a9f4:	add	r0, r0, #16
    a9f8:	sub	r2, r2, #16
    a9fc:	bl	916c <memcpy@plt>
    aa00:	ldm	sl, {r0, r1, r2, r3}
    aa04:	add	ip, r9, #128	; 0x80
    aa08:	ldr	sl, [sp, #120]	; 0x78
    aa0c:	stm	ip, {r0, r1, r2, r3}
    aa10:	ldr	r0, [sl]
    aa14:	bl	107d0 <rpmMD5Update@@Base+0x1930>
    aa18:	ldr	ip, [sp, #84]	; 0x54
    aa1c:	ldr	r5, [sp, #112]	; 0x70
    aa20:	mov	r3, #0
    aa24:	ldr	r8, [sp, #228]	; 0xe4
    aa28:	cmp	ip, #0
    aa2c:	str	r3, [r9, #152]	; 0x98
    aa30:	str	r5, [r9, #144]	; 0x90
    aa34:	str	r8, [r9, #148]	; 0x94
    aa38:	str	r3, [r9, #156]	; 0x9c
    aa3c:	str	r0, [r9, #124]	; 0x7c
    aa40:	beq	ac18 <close@plt+0x18a8>
    aa44:	ldr	r0, [sl]
    aa48:	add	r9, sp, #5312	; 0x14c0
    aa4c:	ldr	r5, [sp, #72]	; 0x48
    aa50:	add	r9, r9, #24
    aa54:	movw	r2, #60556	; 0xec8c
    aa58:	movt	r2, #65535	; 0xffff
    aa5c:	ldr	ip, [r0]
    aa60:	ldr	r1, [r0, #4]
    aa64:	add	ip, ip, #1
    aa68:	ldr	r2, [r9, r2]
    aa6c:	ldr	sl, [sp, #160]	; 0xa0
    aa70:	ldr	r9, [sp, #156]	; 0x9c
    aa74:	add	r1, r1, ip, lsl #4
    aa78:	ldr	r8, [sp, #64]	; 0x40
    aa7c:	str	r1, [r5, #228]	; 0xe4
    aa80:	ldr	r1, [r0, #8]
    aa84:	str	sl, [r5, #236]	; 0xec
    aa88:	rsb	ip, r1, r8
    aa8c:	str	r2, [r5, #200]	; 0xc8
    aa90:	str	r9, [sp, #920]	; 0x398
    aa94:	str	ip, [sp, #856]	; 0x358
    aa98:	str	r3, [r5, #204]	; 0xcc
    aa9c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    aaa0:	ldr	sl, [sp, #120]	; 0x78
    aaa4:	str	r0, [sl]
    aaa8:	ldr	r5, [sp, #72]	; 0x48
    aaac:	add	r8, sp, #688	; 0x2b0
    aab0:	ldr	ip, [sp, #104]	; 0x68
    aab4:	mov	r1, r4
    aab8:	mov	r0, r8
    aabc:	str	r8, [sp, #72]	; 0x48
    aac0:	str	ip, [r5, #4]
    aac4:	bl	d918 <close@plt+0x45a8>
    aac8:	ldr	r9, [sp, #88]	; 0x58
    aacc:	cmp	r9, #0
    aad0:	beq	aae0 <close@plt+0x1770>
    aad4:	mov	r1, r9
    aad8:	ldr	r0, [sp, #72]	; 0x48
    aadc:	bl	d7b0 <close@plt+0x4440>
    aae0:	ldr	sl, [sp, #72]	; 0x48
    aae4:	movw	r9, #60568	; 0xec98
    aae8:	movt	r9, #65535	; 0xffff
    aaec:	mov	r5, #0
    aaf0:	movw	r8, #60552	; 0xec88
    aaf4:	movt	r8, #65535	; 0xffff
    aaf8:	ldr	r0, [sl, #212]	; 0xd4
    aafc:	movw	r7, #60560	; 0xec90
    ab00:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ab04:	add	ip, sp, #5312	; 0x14c0
    ab08:	add	ip, ip, #24
    ab0c:	str	r5, [sl, #208]	; 0xd0
    ab10:	movt	r7, #65535	; 0xffff
    ab14:	str	r0, [sl, #212]	; 0xd4
    ab18:	ldr	r0, [ip, r9]
    ab1c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ab20:	add	lr, sp, #5312	; 0x14c0
    ab24:	add	lr, lr, #24
    ab28:	movw	r3, #60572	; 0xec9c
    ab2c:	movt	r3, #65535	; 0xffff
    ab30:	str	r5, [lr, r3]
    ab34:	str	r0, [lr, r9]
    ab38:	ldr	r0, [lr, r8]
    ab3c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ab40:	add	r1, sp, #5312	; 0x14c0
    ab44:	add	r1, r1, #24
    ab48:	str	r0, [r1, r8]
    ab4c:	ldr	r0, [r1, r7]
    ab50:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ab54:	add	r2, sp, #5312	; 0x14c0
    ab58:	add	r2, r2, #24
    ab5c:	str	r0, [r2, r7]
    ab60:	ldr	r0, [sp, #140]	; 0x8c
    ab64:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ab68:	ldr	r8, [sp, #120]	; 0x78
    ab6c:	ldr	r0, [r8]
    ab70:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ab74:	str	r0, [r8]
    ab78:	mov	r0, r4
    ab7c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ab80:	ldr	r0, [sl, #224]	; 0xe0
    ab84:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ab88:	str	r0, [sl, #224]	; 0xe0
    ab8c:	ldr	r0, [sl, #192]	; 0xc0
    ab90:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ab94:	str	r0, [sl, #192]	; 0xc0
    ab98:	ldr	r0, [sl, #196]	; 0xc4
    ab9c:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    aba0:	str	r5, [sl, #188]	; 0xbc
    aba4:	str	r5, [sl, #184]	; 0xb8
    aba8:	str	r0, [sl, #196]	; 0xc4
    abac:	ldr	r0, [sl, #116]	; 0x74
    abb0:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    abb4:	str	r5, [sl, #120]	; 0x78
    abb8:	str	r0, [sl, #116]	; 0x74
    abbc:	ldr	r0, [sl, #160]	; 0xa0
    abc0:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    abc4:	str	r5, [sl, #164]	; 0xa4
    abc8:	str	r0, [sl, #160]	; 0xa0
    abcc:	ldr	r0, [sp, #180]	; 0xb4
    abd0:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    abd4:	ldr	r0, [r6]
    abd8:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    abdc:	ldr	r9, [sp, #68]	; 0x44
    abe0:	str	r0, [r6]
    abe4:	ldr	r0, [r9, #4]
    abe8:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    abec:	str	r0, [r9, #4]
    abf0:	ldr	r0, [r9, #20]
    abf4:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    abf8:	str	r0, [r9, #20]
    abfc:	ldr	r0, [sp, #156]	; 0x9c
    ac00:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ac04:	ldr	r0, [sl, #124]	; 0x7c
    ac08:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    ac0c:	str	r0, [sl, #124]	; 0x7c
    ac10:	mov	r0, r5
    ac14:	bl	9280 <exit@plt>
    ac18:	ldr	r8, [sp, #120]	; 0x78
    ac1c:	add	lr, sp, #5312	; 0x14c0
    ac20:	movw	r3, #60556	; 0xec8c
    ac24:	add	lr, lr, #24
    ac28:	movt	r3, #65535	; 0xffff
    ac2c:	ldr	sl, [sp, #72]	; 0x48
    ac30:	ldr	r2, [r8]
    ac34:	ldr	r9, [sp, #84]	; 0x54
    ac38:	ldr	ip, [sp, #160]	; 0xa0
    ac3c:	ldr	r3, [lr, r3]
    ac40:	ldr	r8, [sp, #156]	; 0x9c
    ac44:	ldr	r2, [r2, #8]
    ac48:	ldr	r5, [sp, #64]	; 0x40
    ac4c:	str	r9, [sl, #228]	; 0xe4
    ac50:	rsb	r2, r2, r5
    ac54:	str	ip, [sl, #236]	; 0xec
    ac58:	str	r9, [sl, #204]	; 0xcc
    ac5c:	str	r3, [sl, #200]	; 0xc8
    ac60:	str	r2, [sp, #856]	; 0x358
    ac64:	str	r8, [sp, #920]	; 0x398
    ac68:	b	aaa8 <close@plt+0x1738>
    ac6c:	add	ip, sp, #728	; 0x2d8
    ac70:	add	r1, sp, #900	; 0x384
    ac74:	add	ip, ip, #168	; 0xa8
    ac78:	mov	r0, #1
    ac7c:	b	a79c <close@plt+0x142c>
    ac80:	add	r5, sp, #5312	; 0x14c0
    ac84:	movw	r0, #60552	; 0xec88
    ac88:	add	r5, r5, #24
    ac8c:	movt	r0, #65535	; 0xffff
    ac90:	movw	r2, #60556	; 0xec8c
    ac94:	movw	r3, #60560	; 0xec90
    ac98:	movt	r2, #65535	; 0xffff
    ac9c:	movw	r1, #60564	; 0xec94
    aca0:	movt	r3, #65535	; 0xffff
    aca4:	movt	r1, #65535	; 0xffff
    aca8:	ldr	r4, [r5, r0]
    acac:	movw	r0, #257	; 0x101
    acb0:	ldr	r2, [r5, r2]
    acb4:	ldr	r3, [r5, r3]
    acb8:	ldr	lr, [r5, r1]
    acbc:	b	a794 <close@plt+0x1424>
    acc0:	ldr	r2, [pc, #-2404]	; a364 <close@plt+0xff4>
    acc4:	mov	r3, sl
    acc8:	ldr	r0, [pc, #-2364]	; a394 <close@plt+0x1024>
    accc:	mov	r1, #1
    acd0:	add	r2, pc, r2
    acd4:	b	983c <close@plt+0x4cc>
    acd8:	mov	ip, #1
    acdc:	str	ip, [sp, #232]	; 0xe8
    ace0:	b	9ea4 <close@plt+0xb34>
    ace4:	ldr	r0, [pc, #-2392]	; a394 <close@plt+0x1024>
    ace8:	mov	r3, r4
    acec:	ldr	r9, [sp, #180]	; 0xb4
    acf0:	mov	r1, #1
    acf4:	ldr	r2, [pc, #-2452]	; a368 <close@plt+0xff8>
    acf8:	ldr	r0, [r6, r0]
    acfc:	add	r2, pc, r2
    ad00:	str	r9, [sp]
    ad04:	ldr	r0, [r0]
    ad08:	bl	931c <__fprintf_chk@plt>
    ad0c:	mov	r0, #1
    ad10:	bl	9280 <exit@plt>
    ad14:	ldr	r0, [pc, #-2440]	; a394 <close@plt+0x1024>
    ad18:	mov	r3, sl
    ad1c:	ldr	r8, [sp, #180]	; 0xb4
    ad20:	mov	r1, #1
    ad24:	ldr	r2, [pc, #-2496]	; a36c <close@plt+0xffc>
    ad28:	ldr	r0, [r6, r0]
    ad2c:	add	r2, pc, r2
    ad30:	str	r8, [sp]
    ad34:	ldr	r0, [r0]
    ad38:	bl	931c <__fprintf_chk@plt>
    ad3c:	mov	r0, #1
    ad40:	bl	9280 <exit@plt>
    ad44:	ldr	r0, [pc, #-2524]	; a370 <close@plt+0x1000>
    ad48:	mov	r1, #1
    ad4c:	ldr	r3, [pc, #-2496]	; a394 <close@plt+0x1024>
    ad50:	mov	r2, #32
    ad54:	add	r0, pc, r0
    ad58:	b	9630 <close@plt+0x2c0>
    ad5c:	ldrb	ip, [r7, #78]	; 0x4e
    ad60:	cmp	ip, #0
    ad64:	str	ip, [sp, #100]	; 0x64
    ad68:	bne	9b0c <close@plt+0x79c>
    ad6c:	ldrb	r3, [r7, #79]	; 0x4f
    ad70:	cmp	r3, #5
    ad74:	bne	9b0c <close@plt+0x79c>
    ad78:	ldr	r0, [sp, #96]	; 0x60
    ad7c:	mov	r1, #1
    ad80:	bl	fbf8 <rpmMD5Update@@Base+0xd58>
    ad84:	cmp	r0, #0
    ad88:	beq	af54 <close@plt+0x1be4>
    ad8c:	bl	9148 <free@plt>
    ad90:	ldr	r0, [sp, #96]	; 0x60
    ad94:	ldr	r1, [sp, #100]	; 0x64
    ad98:	bl	fbf8 <rpmMD5Update@@Base+0xd58>
    ad9c:	subs	r5, r0, #0
    ada0:	beq	af3c <close@plt+0x1bcc>
    ada4:	ldr	r0, [sp, #96]	; 0x60
    ada8:	add	ip, sp, #408	; 0x198
    adac:	str	ip, [sp, #100]	; 0x64
    adb0:	bl	9370 <close@plt>
    adb4:	mov	r1, r4
    adb8:	ldr	r4, [sp, #100]	; 0x64
    adbc:	mov	r0, r5
    adc0:	sub	r2, r4, #60	; 0x3c
    adc4:	bl	c284 <close@plt+0x2f14>
    adc8:	mov	r4, r0
    adcc:	b	98a4 <close@plt+0x534>
    add0:	ldr	r0, [pc, #-2660]	; a374 <close@plt+0x1004>
    add4:	mov	r1, #1
    add8:	ldr	r3, [pc, #-2636]	; a394 <close@plt+0x1024>
    addc:	mov	r2, #22
    ade0:	add	r0, pc, r0
    ade4:	b	9630 <close@plt+0x2c0>
    ade8:	cmn	r7, #1
    adec:	beq	af24 <close@plt+0x1bb4>
    adf0:	ldr	r4, [sp, #72]	; 0x48
    adf4:	add	r1, sp, #392	; 0x188
    adf8:	ldr	r0, [r4, #116]	; 0x74
    adfc:	mov	r4, #0
    ae00:	bl	efd4 <rpmMD5Update@@Base+0x134>
    ae04:	ldr	r1, [sp, #144]	; 0x90
    ae08:	add	r0, sp, #816	; 0x330
    ae0c:	bl	efd4 <rpmMD5Update@@Base+0x134>
    ae10:	ldr	ip, [sp, #104]	; 0x68
    ae14:	ldr	sl, [sp, #72]	; 0x48
    ae18:	cmp	ip, #255	; 0xff
    ae1c:	ldr	r0, [sp, #112]	; 0x70
    ae20:	moveq	ip, #1
    ae24:	str	r5, [sl, #144]	; 0x90
    ae28:	str	ip, [sp, #104]	; 0x68
    ae2c:	str	r4, [sl, #148]	; 0x94
    ae30:	str	r4, [sl, #152]	; 0x98
    ae34:	str	r4, [sl, #156]	; 0x9c
    ae38:	bl	107d0 <rpmMD5Update@@Base+0x1930>
    ae3c:	ldr	r9, [sp, #112]	; 0x70
    ae40:	cmp	r8, r4
    ae44:	ldr	r5, [sp, #104]	; 0x68
    ae48:	mov	r2, #0
    ae4c:	mov	r3, #0
    ae50:	ldr	ip, [r9]
    ae54:	ldr	r1, [r9, #4]
    ae58:	add	ip, ip, #1
    ae5c:	str	r5, [sl, #4]
    ae60:	str	r4, [sl, #236]	; 0xec
    ae64:	add	r1, r1, ip, lsl #4
    ae68:	str	r4, [sl, #212]	; 0xd4
    ae6c:	str	r1, [sl, #228]	; 0xe4
    ae70:	str	r4, [sl, #208]	; 0xd0
    ae74:	str	r4, [sp, #920]	; 0x398
    ae78:	str	r4, [sp, #856]	; 0x358
    ae7c:	strd	r2, [sl, #200]	; 0xc8
    ae80:	str	r0, [sl, #124]	; 0x7c
    ae84:	beq	aea0 <close@plt+0x1b30>
    ae88:	ldr	r0, [pc, #-2840]	; a378 <close@plt+0x1008>
    ae8c:	mov	r1, #1
    ae90:	ldr	r3, [sp, #92]	; 0x5c
    ae94:	mov	r2, #21
    ae98:	add	r0, pc, r0
    ae9c:	bl	91fc <fwrite@plt>
    aea0:	ldr	r0, [sp, #72]	; 0x48
    aea4:	mov	r1, #0
    aea8:	bl	d918 <close@plt+0x45a8>
    aeac:	ldr	r8, [sp, #88]	; 0x58
    aeb0:	cmp	r8, #0
    aeb4:	beq	aec4 <close@plt+0x1b54>
    aeb8:	mov	r1, r8
    aebc:	ldr	r0, [sp, #72]	; 0x48
    aec0:	bl	d7b0 <close@plt+0x4440>
    aec4:	ldr	r0, [sp, #140]	; 0x8c
    aec8:	mov	r4, #0
    aecc:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    aed0:	ldr	r0, [sp, #112]	; 0x70
    aed4:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    aed8:	ldr	r9, [sp, #72]	; 0x48
    aedc:	ldr	r0, [r9, #116]	; 0x74
    aee0:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    aee4:	str	r4, [r9, #120]	; 0x78
    aee8:	str	r0, [r9, #116]	; 0x74
    aeec:	ldr	r0, [r9, #160]	; 0xa0
    aef0:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    aef4:	ldr	r3, [pc, #-2944]	; a37c <close@plt+0x100c>
    aef8:	str	r4, [r9, #164]	; 0xa4
    aefc:	str	r0, [r9, #160]	; 0xa0
    af00:	ldr	r5, [r6, r3]
    af04:	ldr	r0, [r5]
    af08:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    af0c:	str	r0, [r5]
    af10:	ldr	r0, [r9, #124]	; 0x7c
    af14:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    af18:	str	r0, [r9, #124]	; 0x7c
    af1c:	mov	r0, r4
    af20:	bl	9280 <exit@plt>
    af24:	ldr	r0, [pc, #-2988]	; a380 <close@plt+0x1010>
    af28:	mov	r1, #1
    af2c:	ldr	r3, [pc, #-2976]	; a394 <close@plt+0x1024>
    af30:	mov	r2, #11
    af34:	add	r0, pc, r0
    af38:	b	9630 <close@plt+0x2c0>
    af3c:	ldr	r0, [pc, #-3008]	; a384 <close@plt+0x1014>
    af40:	mov	r1, #1
    af44:	ldr	r3, [pc, #-3000]	; a394 <close@plt+0x1024>
    af48:	mov	r2, #22
    af4c:	add	r0, pc, r0
    af50:	b	9630 <close@plt+0x2c0>
    af54:	ldr	r0, [pc, #-3028]	; a388 <close@plt+0x1018>
    af58:	mov	r1, #1
    af5c:	ldr	r3, [pc, #-3024]	; a394 <close@plt+0x1024>
    af60:	mov	r2, #32
    af64:	add	r0, pc, r0
    af68:	b	9630 <close@plt+0x2c0>
    af6c:	ldr	r0, [pc, #-3048]	; a38c <close@plt+0x101c>
    af70:	mov	r1, #1
    af74:	ldr	r3, [pc, #-3048]	; a394 <close@plt+0x1024>
    af78:	mov	r2, #20
    af7c:	add	r0, pc, r0
    af80:	b	9630 <close@plt+0x2c0>
    af84:	mov	r1, #0
    af88:	mov	r2, #80	; 0x50
    af8c:	ldr	r0, [sp, #68]	; 0x44
    af90:	bl	92ec <memset@plt>
    af94:	add	lr, sp, #5312	; 0x14c0
    af98:	add	lr, lr, #24
    af9c:	movw	r2, #60560	; 0xec90
    afa0:	movw	r3, #60564	; 0xec94
    afa4:	movt	r2, #65535	; 0xffff
    afa8:	movt	r3, #65535	; 0xffff
    afac:	ldr	r5, [sp, #68]	; 0x44
    afb0:	ldr	r2, [lr, r2]
    afb4:	mov	r0, r9
    afb8:	ldr	r3, [lr, r3]
    afbc:	ldr	r4, [sp, #184]	; 0xb8
    afc0:	str	r2, [r5, #40]	; 0x28
    afc4:	str	r3, [r5, #44]	; 0x2c
    afc8:	str	r4, [r5, #36]	; 0x24
    afcc:	str	r9, [r5]
    afd0:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    afd4:	str	r0, [r5, #4]
    afd8:	ldr	r0, [r5]
    afdc:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    afe0:	ldr	sl, [sp, #108]	; 0x6c
    afe4:	cmn	sl, #1
    afe8:	str	r0, [r5, #20]
    afec:	beq	b09c <close@plt+0x1d2c>
    aff0:	mov	r4, #0
    aff4:	mvn	r5, #0
    aff8:	mov	r3, sl
    affc:	str	r5, [sp]
    b000:	mvn	r1, #4
    b004:	add	r2, sp, #900	; 0x384
    b008:	mov	r0, #119	; 0x77
    b00c:	str	r4, [sp, #4]
    b010:	str	r4, [sp, #8]
    b014:	add	sl, sp, #5312	; 0x14c0
    b018:	bl	137dc <rpmMD5Update@@Base+0x493c>
    b01c:	str	r5, [sp]
    b020:	ldr	r5, [sp, #68]	; 0x44
    b024:	mov	r3, r4
    b028:	str	r4, [sp, #4]
    b02c:	mvn	r1, #4
    b030:	str	r4, [sp, #8]
    b034:	add	r2, sp, #912	; 0x390
    b038:	add	sl, sl, #24
    b03c:	str	r0, [r5, #64]	; 0x40
    b040:	mov	r0, #119	; 0x77
    b044:	bl	137dc <rpmMD5Update@@Base+0x493c>
    b048:	movw	r2, #60556	; 0xec8c
    b04c:	movw	r3, #60552	; 0xec88
    b050:	movt	r2, #65535	; 0xffff
    b054:	movt	r3, #65535	; 0xffff
    b058:	mov	r1, #1
    b05c:	str	r4, [sl, r2]
    b060:	str	r5, [sl, r3]
    b064:	str	r0, [r5, #68]	; 0x44
    b068:	mov	r0, r1
    b06c:	bl	11ecc <rpmMD5Update@@Base+0x302c>
    b070:	ldr	ip, [sp, #68]	; 0x44
    b074:	str	r0, [ip, #48]	; 0x30
    b078:	b	a3a8 <close@plt+0x1038>
    b07c:	str	r3, [sp, #176]	; 0xb0
    b080:	b	a0ec <close@plt+0xd7c>
    b084:	ldr	r0, [pc, #-3324]	; a390 <close@plt+0x1020>
    b088:	mov	r1, #1
    b08c:	ldr	r3, [pc, #-3328]	; a394 <close@plt+0x1024>
    b090:	mov	r2, #32
    b094:	add	r0, pc, r0
    b098:	b	9630 <close@plt+0x2c0>
    b09c:	ldr	sl, [sp, #108]	; 0x6c
    b0a0:	mov	r4, #0
    b0a4:	mov	r3, r4
    b0a8:	str	r4, [sp, #4]
    b0ac:	str	r4, [sp, #8]
    b0b0:	mvn	r1, #4
    b0b4:	add	r2, sp, #912	; 0x390
    b0b8:	str	sl, [sp]
    b0bc:	mov	r0, #119	; 0x77
    b0c0:	bl	137dc <rpmMD5Update@@Base+0x493c>
    b0c4:	add	lr, sp, #5312	; 0x14c0
    b0c8:	add	lr, lr, #24
    b0cc:	movw	r2, #60556	; 0xec8c
    b0d0:	movt	r2, #65535	; 0xffff
    b0d4:	movw	r3, #60552	; 0xec88
    b0d8:	movt	r3, #65535	; 0xffff
    b0dc:	movw	r1, #257	; 0x101
    b0e0:	str	r4, [lr, r2]
    b0e4:	ldr	r4, [sp, #68]	; 0x44
    b0e8:	str	r4, [lr, r3]
    b0ec:	str	r0, [r4, #68]	; 0x44
    b0f0:	b	b068 <close@plt+0x1cf8>
    b0f4:	ldr	ip, [sp, #64]	; 0x40
    b0f8:	mvn	r3, #0
    b0fc:	mov	r0, #114	; 0x72
    b100:	str	r3, [sp]
    b104:	ldr	r1, [sp, #124]	; 0x7c
    b108:	mov	r3, #255	; 0xff
    b10c:	str	ip, [sp, #4]
    b110:	mov	r2, ip
    b114:	str	ip, [sp, #8]
    b118:	bl	137dc <rpmMD5Update@@Base+0x493c>
    b11c:	str	r0, [sp, #136]	; 0x88
    b120:	b	a404 <close@plt+0x1094>
    b124:	ldr	sl, [sp, #100]	; 0x64
    b128:	mov	r3, #16
    b12c:	ldr	r5, [sp, #112]	; 0x70
    b130:	sub	r4, sl, #52	; 0x34
    b134:	add	r2, r5, #12
    b138:	sub	r5, sl, #56	; 0x38
    b13c:	mov	r1, r4
    b140:	str	r2, [sp, #56]	; 0x38
    b144:	mov	r0, r5
    b148:	bl	d004 <close@plt+0x3c94>
    b14c:	ldr	sl, [sp, #112]	; 0x70
    b150:	mov	r1, r4
    b154:	mov	r0, r5
    b158:	add	r4, sl, #28
    b15c:	ldr	lr, [sl]
    b160:	ldr	r3, [sl, #4]
    b164:	mov	r2, r4
    b168:	add	r3, r3, lr, lsl #4
    b16c:	bl	d004 <close@plt+0x3c94>
    b170:	ldr	ip, [sp, #56]	; 0x38
    b174:	add	r0, sp, #392	; 0x188
    b178:	mov	r2, #16
    b17c:	mov	r1, ip
    b180:	bl	eea0 <rpmMD5Update@@Base>
    b184:	ldm	sl, {r2, r3}
    b188:	mov	r1, r4
    b18c:	add	r0, sp, #392	; 0x188
    b190:	add	r2, r3, r2, lsl #4
    b194:	bl	eea0 <rpmMD5Update@@Base>
    b198:	ldr	ip, [sp, #136]	; 0x88
    b19c:	add	lr, sp, #392	; 0x188
    b1a0:	mvn	r3, #0
    b1a4:	str	lr, [sp, #8]
    b1a8:	mov	r0, #114	; 0x72
    b1ac:	str	r3, [sp]
    b1b0:	mov	r2, #0
    b1b4:	str	ip, [sp, #4]
    b1b8:	mov	r3, #255	; 0xff
    b1bc:	ldr	r1, [sp, #124]	; 0x7c
    b1c0:	bl	137dc <rpmMD5Update@@Base+0x493c>
    b1c4:	str	r0, [sp, #136]	; 0x88
    b1c8:	b	a404 <close@plt+0x1094>
    b1cc:	ldr	r5, [sp, #84]	; 0x54
    b1d0:	mov	r0, #1
    b1d4:	add	sl, sp, #5312	; 0x14c0
    b1d8:	add	r4, sp, #600	; 0x258
    b1dc:	add	sl, sl, #24
    b1e0:	str	r5, [sp, #160]	; 0xa0
    b1e4:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    b1e8:	movw	r3, #60556	; 0xec8c
    b1ec:	movt	r3, #65535	; 0xffff
    b1f0:	mov	ip, #1
    b1f4:	str	ip, [sp, #276]	; 0x114
    b1f8:	ldr	r3, [sl, r3]
    b1fc:	add	ip, sp, #1232	; 0x4d0
    b200:	ldr	sl, [pc, #-3696]	; a398 <close@plt+0x1028>
    b204:	add	ip, ip, #4
    b208:	str	r5, [sp, #156]	; 0x9c
    b20c:	str	r5, [sp, #64]	; 0x40
    b210:	add	sl, pc, sl
    b214:	str	r5, [sp, #224]	; 0xe0
    b218:	str	r5, [sp, #220]	; 0xdc
    b21c:	str	r5, [sp, #216]	; 0xd8
    b220:	str	r5, [sp, #212]	; 0xd4
    b224:	str	r5, [sp, #208]	; 0xd0
    b228:	str	r5, [sp, #204]	; 0xcc
    b22c:	str	r5, [sp, #200]	; 0xc8
    b230:	str	r5, [sp, #172]	; 0xac
    b234:	add	r5, sp, #576	; 0x240
    b238:	str	r3, [sp, #152]	; 0x98
    b23c:	str	r3, [sp, #260]	; 0x104
    b240:	str	r4, [sp, #268]	; 0x10c
    b244:	str	r5, [sp, #188]	; 0xbc
    b248:	str	sl, [sp, #308]	; 0x134
    b24c:	str	ip, [sp, #272]	; 0x110
    b250:	str	r9, [sp, #312]	; 0x138
    b254:	str	fp, [sp, #316]	; 0x13c
    b258:	str	r6, [sp, #192]	; 0xc0
    b25c:	str	r7, [sp, #324]	; 0x144
    b260:	str	r0, [sp, #148]	; 0x94
    b264:	ldr	r0, [sp, #136]	; 0x88
    b268:	movw	r3, #4240	; 0x1090
    b26c:	add	r1, sp, #576	; 0x240
    b270:	mov	r2, #110	; 0x6e
    b274:	ldr	r3, [r0, r3]
    b278:	blx	r3
    b27c:	cmp	r0, #110	; 0x6e
    b280:	bne	bf38 <close@plt+0x2bc8>
    b284:	add	r0, sp, #576	; 0x240
    b288:	ldr	r1, [sp, #308]	; 0x134
    b28c:	mov	r2, #6
    b290:	ldr	r5, [sp, #152]	; 0x98
    b294:	bl	9190 <memcmp@plt>
    b298:	add	r4, r5, #110	; 0x6e
    b29c:	cmp	r0, #0
    b2a0:	bne	b3c0 <close@plt+0x2050>
    b2a4:	add	r9, sp, #600	; 0x258
    b2a8:	add	sl, sp, #600	; 0x258
    b2ac:	add	r0, r9, #30
    b2b0:	bl	10a1c <rpmMD5Update@@Base+0x1b7c>
    b2b4:	str	r0, [sp, #196]	; 0xc4
    b2b8:	add	r0, sl, #70	; 0x46
    b2bc:	bl	10a1c <rpmMD5Update@@Base+0x1b7c>
    b2c0:	add	ip, sp, #600	; 0x258
    b2c4:	mov	r5, r0
    b2c8:	add	r0, ip, #14
    b2cc:	bl	10a1c <rpmMD5Update@@Base+0x1b7c>
    b2d0:	movw	r3, #65534	; 0xfffe
    b2d4:	movt	r3, #65535	; 0xffff
    b2d8:	rsb	r3, r5, r3
    b2dc:	and	r3, r3, #3
    b2e0:	add	r6, r3, r5
    b2e4:	ldr	r5, [sp, #276]	; 0x114
    b2e8:	cmp	r6, r5
    b2ec:	bls	b304 <close@plt+0x1f94>
    b2f0:	ldr	r0, [sp, #148]	; 0x94
    b2f4:	mov	r1, r6
    b2f8:	bl	f234 <rpmMD5Update@@Base+0x394>
    b2fc:	str	r6, [sp, #276]	; 0x114
    b300:	str	r0, [sp, #148]	; 0x94
    b304:	ldr	r0, [sp, #136]	; 0x88
    b308:	movw	r3, #4240	; 0x1090
    b30c:	ldr	r1, [sp, #148]	; 0x94
    b310:	mov	r2, r6
    b314:	ldr	r3, [r0, r3]
    b318:	blx	r3
    b31c:	cmp	r0, r6
    b320:	str	r0, [sp, #164]	; 0xa4
    b324:	bne	bf1c <close@plt+0x2bac>
    b328:	ldr	r9, [sp, #148]	; 0x94
    b32c:	mov	r2, #0
    b330:	ldr	r1, [pc, #-3996]	; a39c <close@plt+0x102c>
    b334:	add	r3, r9, r6
    b338:	add	r6, r4, r6
    b33c:	mov	r0, r9
    b340:	add	r1, pc, r1
    b344:	strb	r2, [r3, #-1]
    b348:	bl	90f4 <strcmp@plt>
    b34c:	cmp	r0, #0
    b350:	beq	bbac <close@plt+0x283c>
    b354:	ldrb	r3, [r9]
    b358:	ldr	sl, [sp, #172]	; 0xac
    b35c:	cmp	r3, #46	; 0x2e
    b360:	add	sl, sl, #1
    b364:	str	sl, [sp, #172]	; 0xac
    b368:	beq	bf98 <close@plt+0x2c28>
    b36c:	ldr	r4, [sp, #148]	; 0x94
    b370:	add	ip, sp, #5312	; 0x14c0
    b374:	movw	r3, #60532	; 0xec74
    b378:	add	ip, ip, #24
    b37c:	movt	r3, #65535	; 0xffff
    b380:	ldr	r7, [sp, #280]	; 0x118
    b384:	mov	r9, #0
    b388:	ldr	r5, [ip, r3]
    b38c:	cmp	r9, r5
    b390:	bge	bf60 <close@plt+0x2bf0>
    b394:	ldr	r3, [r7, r9, lsl #2]
    b398:	mov	r1, r4
    b39c:	ldrb	r0, [r3]
    b3a0:	cmp	r0, #47	; 0x2f
    b3a4:	movne	r0, r3
    b3a8:	addeq	r0, r3, #1
    b3ac:	bl	90f4 <strcmp@plt>
    b3b0:	cmp	r0, #0
    b3b4:	beq	b454 <close@plt+0x20e4>
    b3b8:	add	r9, r9, #1
    b3bc:	b	b38c <close@plt+0x201c>
    b3c0:	ldr	r6, [sp, #192]	; 0xc0
    b3c4:	mov	r1, #1
    b3c8:	ldr	r3, [pc, #3200]	; c050 <close@plt+0x2ce0>
    b3cc:	mov	r2, #33	; 0x21
    b3d0:	ldr	r0, [pc, #3040]	; bfb8 <close@plt+0x2c48>
    b3d4:	ldr	r4, [r6, r3]
    b3d8:	add	r0, pc, r0
    b3dc:	ldr	r3, [r4]
    b3e0:	bl	91fc <fwrite@plt>
    b3e4:	cmp	r8, #1
    b3e8:	ble	9848 <close@plt+0x4d8>
    b3ec:	ldrb	r2, [sp, #581]	; 0x245
    b3f0:	add	r8, sp, #5312	; 0x14c0
    b3f4:	add	r8, r8, #24
    b3f8:	movw	r3, #60776	; 0xed68
    b3fc:	movt	r3, #65535	; 0xffff
    b400:	ldrb	r0, [sp, #580]	; 0x244
    b404:	ldrb	r5, [sp, #577]	; 0x241
    b408:	mov	r1, #1
    b40c:	ldrb	lr, [sp, #578]	; 0x242
    b410:	ldrb	ip, [sp, #579]	; 0x243
    b414:	ldrb	r3, [r8, r3]
    b418:	str	r2, [sp, #16]
    b41c:	ldr	r2, [pc, #2968]	; bfbc <close@plt+0x2c4c>
    b420:	stm	sp, {r5, lr}
    b424:	str	ip, [sp, #8]
    b428:	add	r2, pc, r2
    b42c:	str	r0, [sp, #12]
    b430:	ldr	r0, [r4]
    b434:	bl	931c <__fprintf_chk@plt>
    b438:	ldr	r0, [pc, #2944]	; bfc0 <close@plt+0x2c50>
    b43c:	ldr	r3, [r4]
    b440:	mov	r1, #1
    b444:	mov	r2, #25
    b448:	add	r0, pc, r0
    b44c:	bl	91fc <fwrite@plt>
    b450:	b	9848 <close@plt+0x4d8>
    b454:	ldr	r3, [pc, #2920]	; bfc4 <close@plt+0x2c54>
    b458:	ldr	r5, [sp, #192]	; 0xc0
    b45c:	ldr	r3, [r5, r3]
    b460:	ldr	r3, [r3]
    b464:	cmp	r3, #0
    b468:	beq	b560 <close@plt+0x21f0>
    b46c:	mov	r0, r4
    b470:	bl	c7b4 <close@plt+0x3444>
    b474:	cmp	r0, #0
    b478:	beq	b560 <close@plt+0x21f0>
    b47c:	cmp	r8, #1
    b480:	ble	b49c <close@plt+0x212c>
    b484:	ldr	r2, [pc, #2876]	; bfc8 <close@plt+0x2c58>
    b488:	mov	r3, r4
    b48c:	ldr	r0, [sp, #92]	; 0x5c
    b490:	mov	r1, #1
    b494:	add	r2, pc, r2
    b498:	bl	931c <__fprintf_chk@plt>
    b49c:	ldr	r9, [sp, #204]	; 0xcc
    b4a0:	add	r9, r9, #1
    b4a4:	str	r9, [sp, #204]	; 0xcc
    b4a8:	ldr	r4, [sp, #64]	; 0x40
    b4ac:	mov	sl, #1
    b4b0:	add	r4, r4, #1
    b4b4:	str	r4, [sp, #64]	; 0x40
    b4b8:	ldr	r4, [sp, #100]	; 0x64
    b4bc:	movw	r7, #4240	; 0x1090
    b4c0:	ldr	r5, [sp, #196]	; 0xc4
    b4c4:	sub	r9, r4, #56	; 0x38
    b4c8:	sub	fp, r4, #52	; 0x34
    b4cc:	cmp	r5, #0
    b4d0:	ble	b54c <close@plt+0x21dc>
    b4d4:	ldr	ip, [sp, #136]	; 0x88
    b4d8:	cmp	r5, #4096	; 0x1000
    b4dc:	movcc	r4, r5
    b4e0:	movcs	r4, #4096	; 0x1000
    b4e4:	add	r1, sp, #1232	; 0x4d0
    b4e8:	add	r1, r1, #4
    b4ec:	mov	r2, r4
    b4f0:	ldr	r3, [ip, r7]
    b4f4:	mov	r0, ip
    b4f8:	blx	r3
    b4fc:	cmp	r4, r0
    b500:	bne	b530 <close@plt+0x21c0>
    b504:	cmp	sl, #0
    b508:	add	r6, r6, r4
    b50c:	bne	b528 <close@plt+0x21b8>
    b510:	add	r2, sp, #1232	; 0x4d0
    b514:	mov	r0, r9
    b518:	mov	r1, fp
    b51c:	add	r2, r2, #4
    b520:	mov	r3, r4
    b524:	bl	d004 <close@plt+0x3c94>
    b528:	rsb	r5, r4, r5
    b52c:	b	b4cc <close@plt+0x215c>
    b530:	ldr	r0, [pc, #2708]	; bfcc <close@plt+0x2c5c>
    b534:	mov	r1, #1
    b538:	ldr	r6, [sp, #192]	; 0xc0
    b53c:	mov	r2, #27
    b540:	ldr	r3, [pc, #2824]	; c050 <close@plt+0x2ce0>
    b544:	add	r0, pc, r0
    b548:	b	9630 <close@plt+0x2c0>
    b54c:	ldr	r5, [sp, #196]	; 0xc4
    b550:	ands	r4, r5, #3
    b554:	bne	c054 <close@plt+0x2ce4>
    b558:	str	r6, [sp, #152]	; 0x98
    b55c:	b	b264 <close@plt+0x1ef4>
    b560:	ldr	sl, [sp, #60]	; 0x3c
    b564:	cmp	sl, #0
    b568:	lsleq	r5, r9, #2
    b56c:	beq	b588 <close@plt+0x2218>
    b570:	ldr	ip, [sp, #244]	; 0xf4
    b574:	lsl	r5, r9, #2
    b578:	ldr	r3, [ip, r9, lsl #2]
    b57c:	and	r3, r3, #61440	; 0xf000
    b580:	cmp	r3, #32768	; 0x8000
    b584:	beq	c0ac <close@plt+0x2d3c>
    b588:	ldr	sl, [sp, #244]	; 0xf4
    b58c:	add	fp, sl, r5
    b590:	ldr	r3, [sl, r5]
    b594:	and	r2, r3, #61440	; 0xf000
    b598:	cmp	r2, #32768	; 0x8000
    b59c:	beq	b968 <close@plt+0x25f8>
    b5a0:	cmp	r2, #40960	; 0xa000
    b5a4:	beq	b930 <close@plt+0x25c0>
    b5a8:	cmp	r8, #1
    b5ac:	ble	b5cc <close@plt+0x225c>
    b5b0:	ldr	r2, [pc, #2584]	; bfd0 <close@plt+0x2c60>
    b5b4:	mov	r3, r4
    b5b8:	ldr	r0, [sp, #92]	; 0x5c
    b5bc:	mov	r1, #1
    b5c0:	add	r2, pc, r2
    b5c4:	bl	931c <__fprintf_chk@plt>
    b5c8:	ldr	r3, [fp]
    b5cc:	and	r3, r3, #45056	; 0xb000
    b5d0:	cmp	r3, #8192	; 0x2000
    b5d4:	movne	sl, #0
    b5d8:	movne	r7, sl
    b5dc:	ldreq	ip, [sp, #288]	; 0x120
    b5e0:	moveq	r7, #0
    b5e4:	ldreq	sl, [ip, r5]
    b5e8:	mov	r0, r4
    b5ec:	bl	9298 <strlen@plt>
    b5f0:	add	ip, sp, #5312	; 0x14c0
    b5f4:	add	ip, ip, #24
    b5f8:	movw	r2, #60556	; 0xec8c
    b5fc:	movt	r2, #65535	; 0xffff
    b600:	ldr	r3, [ip, r2]
    b604:	ldr	ip, [sp, #152]	; 0x98
    b608:	cmp	ip, r3
    b60c:	str	r0, [sp, #256]	; 0x100
    b610:	beq	b73c <close@plt+0x23cc>
    b614:	ldr	ip, [sp, #160]	; 0xa0
    b618:	str	sl, [sp, #152]	; 0x98
    b61c:	mov	sl, r7
    b620:	str	r5, [sp, #168]	; 0xa8
    b624:	mov	r7, r4
    b628:	lsl	r3, ip, #3
    b62c:	add	ip, ip, #1
    b630:	add	r3, r3, #4
    b634:	str	r9, [sp, #44]	; 0x2c
    b638:	mov	r5, ip
    b63c:	ldr	ip, [sp, #156]	; 0x9c
    b640:	mov	r4, r3
    b644:	ldr	r3, [sp, #260]	; 0x104
    b648:	str	r8, [sp, #40]	; 0x28
    b64c:	sub	r8, r5, #1
    b650:	str	r8, [sp, #160]	; 0xa0
    b654:	tst	r8, #15
    b658:	bne	b678 <close@plt+0x2308>
    b65c:	mov	r0, ip
    b660:	add	r1, r5, #15
    b664:	mov	r2, #8
    b668:	str	r3, [sp, #56]	; 0x38
    b66c:	bl	f2b4 <rpmMD5Update@@Base+0x414>
    b670:	ldr	r3, [sp, #56]	; 0x38
    b674:	mov	ip, r0
    b678:	ldr	lr, [sp, #356]	; 0x164
    b67c:	subs	lr, lr, r3
    b680:	bmi	b8e4 <close@plt+0x2574>
    b684:	sub	r2, r4, #4
    b688:	ldr	r9, [sp, #164]	; 0xa4
    b68c:	str	lr, [ip, r2]
    b690:	rsb	r1, r9, r6
    b694:	ldr	r3, [sp, #356]	; 0x164
    b698:	sub	r0, r1, #110	; 0x6e
    b69c:	cmp	r3, r0
    b6a0:	bhi	b8a8 <close@plt+0x2538>
    b6a4:	movw	lr, #65426	; 0xff92
    b6a8:	movt	lr, #65535	; 0xffff
    b6ac:	rsb	lr, r3, lr
    b6b0:	mvn	r8, #-2147483648	; 0x80000000
    b6b4:	add	lr, lr, r1
    b6b8:	mov	r9, #0
    b6bc:	mov	r1, #0
    b6c0:	mov	r0, lr
    b6c4:	cmp	r1, r9
    b6c8:	cmpeq	r0, r8
    b6cc:	bls	b6e8 <close@plt+0x2378>
    b6d0:	add	r6, r6, #-2147483647	; 0x80000001
    b6d4:	mvn	r2, #-2147483648	; 0x80000000
    b6d8:	str	r2, [ip, r4]
    b6dc:	add	r5, r5, #1
    b6e0:	add	r4, r4, #8
    b6e4:	b	b64c <close@plt+0x22dc>
    b6e8:	add	r2, ip, r2
    b6ec:	ldr	r9, [sp, #44]	; 0x2c
    b6f0:	mov	r4, r7
    b6f4:	str	r3, [sp, #260]	; 0x104
    b6f8:	str	ip, [sp, #156]	; 0x9c
    b6fc:	mov	r7, sl
    b700:	ldr	r8, [sp, #40]	; 0x28
    b704:	ldr	sl, [sp, #152]	; 0x98
    b708:	ldr	r5, [sp, #168]	; 0xa8
    b70c:	str	lr, [r2, #4]
    b710:	add	lr, sp, #5312	; 0x14c0
    b714:	movw	r3, #60556	; 0xec8c
    b718:	add	lr, lr, #24
    b71c:	movt	r3, #65535	; 0xffff
    b720:	ldr	ip, [sp, #160]	; 0xa0
    b724:	ldr	r6, [lr, r3]
    b728:	add	ip, ip, #1
    b72c:	str	ip, [sp, #160]	; 0xa0
    b730:	ldr	ip, [sp, #164]	; 0xa4
    b734:	add	r6, r6, #110	; 0x6e
    b738:	add	r6, r6, ip
    b73c:	ldr	ip, [sp, #100]	; 0x64
    b740:	lsr	r1, sl, #12
    b744:	ldr	lr, [sp, #256]	; 0x100
    b748:	mov	r3, #65280	; 0xff00
    b74c:	sub	ip, ip, #56	; 0x38
    b750:	movt	r3, #15
    b754:	str	ip, [sp, #164]	; 0xa4
    b758:	and	r3, r1, r3
    b75c:	ldr	ip, [sp, #100]	; 0x64
    b760:	uxtb	r1, sl
    b764:	ldr	r2, [fp]
    b768:	orr	r3, r3, r1
    b76c:	sub	ip, ip, #52	; 0x34
    b770:	str	r3, [sp, #12]
    b774:	str	ip, [sp, #168]	; 0xa8
    b778:	add	r3, lr, #3
    b77c:	add	ip, sp, #1120	; 0x460
    b780:	str	r3, [sp, #16]
    b784:	ldr	r3, [pc, #2120]	; bfd4 <close@plt+0x2c64>
    b788:	add	r1, lr, #1
    b78c:	str	r2, [sp]
    b790:	mov	r0, ip
    b794:	ubfx	r2, sl, #8, #12
    b798:	str	r1, [sp, #152]	; 0x98
    b79c:	str	r2, [sp, #8]
    b7a0:	mov	r1, #1
    b7a4:	mov	r2, #113	; 0x71
    b7a8:	add	r3, pc, r3
    b7ac:	str	r7, [sp, #4]
    b7b0:	str	ip, [sp, #56]	; 0x38
    b7b4:	bl	92e0 <__sprintf_chk@plt>
    b7b8:	ldr	ip, [sp, #56]	; 0x38
    b7bc:	add	r0, sp, #352	; 0x160
    b7c0:	add	r1, sp, #356	; 0x164
    b7c4:	mov	r3, #112	; 0x70
    b7c8:	mov	r2, ip
    b7cc:	ldr	ip, [pc, #2052]	; bfd8 <close@plt+0x2c68>
    b7d0:	add	ip, pc, ip
    b7d4:	str	ip, [sp, #256]	; 0x100
    b7d8:	bl	d004 <close@plt+0x3c94>
    b7dc:	ldr	r3, [sp, #152]	; 0x98
    b7e0:	mov	r2, r4
    b7e4:	add	r0, sp, #352	; 0x160
    b7e8:	add	r1, sp, #356	; 0x164
    b7ec:	bl	d004 <close@plt+0x3c94>
    b7f0:	mov	r3, r5
    b7f4:	mov	r5, r4
    b7f8:	mov	r4, r3
    b7fc:	ldr	lr, [sp, #152]	; 0x98
    b800:	ands	ip, lr, #3
    b804:	beq	b82c <close@plt+0x24bc>
    b808:	add	r0, sp, #352	; 0x160
    b80c:	add	r1, sp, #356	; 0x164
    b810:	ldr	r2, [sp, #256]	; 0x100
    b814:	mov	r3, #1
    b818:	bl	d004 <close@plt+0x3c94>
    b81c:	ldr	ip, [sp, #152]	; 0x98
    b820:	add	ip, ip, #1
    b824:	str	ip, [sp, #152]	; 0x98
    b828:	b	b7fc <close@plt+0x248c>
    b82c:	mov	r3, r4
    b830:	mov	r4, r5
    b834:	mov	r0, r4
    b838:	mov	r5, r3
    b83c:	str	ip, [sp, #56]	; 0x38
    b840:	bl	9298 <strlen@plt>
    b844:	mov	r1, r4
    b848:	add	r2, r0, #1
    b84c:	add	r0, sp, #392	; 0x188
    b850:	bl	eea0 <rpmMD5Update@@Base>
    b854:	add	r0, sp, #392	; 0x188
    b858:	ldr	r1, [fp]
    b85c:	bl	f0f4 <rpmMD5Update@@Base+0x254>
    b860:	add	r0, sp, #392	; 0x188
    b864:	mov	r1, r7
    b868:	bl	f0f4 <rpmMD5Update@@Base+0x254>
    b86c:	mov	r1, sl
    b870:	add	r0, sp, #392	; 0x188
    b874:	bl	f0f4 <rpmMD5Update@@Base+0x254>
    b878:	ldr	r3, [fp]
    b87c:	ldr	ip, [sp, #56]	; 0x38
    b880:	and	r2, r3, #61440	; 0xf000
    b884:	cmp	r2, #40960	; 0xa000
    b888:	movne	sl, ip
    b88c:	beq	baf4 <close@plt+0x2784>
    b890:	and	r3, r3, #61440	; 0xf000
    b894:	cmp	r3, #32768	; 0x8000
    b898:	beq	bab8 <close@plt+0x2748>
    b89c:	mov	r0, r9
    b8a0:	bl	c544 <close@plt+0x31d4>
    b8a4:	b	b4b8 <close@plt+0x2148>
    b8a8:	ldr	r9, [sp, #164]	; 0xa4
    b8ac:	add	lr, r3, #110	; 0x6e
    b8b0:	mov	r1, #0
    b8b4:	mvn	r8, #-2147483648	; 0x80000000
    b8b8:	add	lr, lr, r9
    b8bc:	mov	r9, #0
    b8c0:	rsb	lr, r6, lr
    b8c4:	mov	r0, lr
    b8c8:	cmp	r1, r9
    b8cc:	cmpeq	r0, r8
    b8d0:	bls	b900 <close@plt+0x2590>
    b8d4:	mov	r9, #-2147483647	; 0x80000001
    b8d8:	sub	r6, r6, #-2147483647	; 0x80000001
    b8dc:	str	r9, [ip, r4]
    b8e0:	b	b6dc <close@plt+0x236c>
    b8e4:	add	r1, ip, r4
    b8e8:	mvn	r0, #-2147483648	; 0x80000000
    b8ec:	mov	r2, #0
    b8f0:	sub	r3, r3, #-2147483647	; 0x80000001
    b8f4:	str	r0, [r1, #-4]
    b8f8:	str	r2, [ip, r4]
    b8fc:	b	b6dc <close@plt+0x236c>
    b900:	add	r2, ip, r2
    b904:	ldr	r9, [sp, #44]	; 0x2c
    b908:	mov	r4, r7
    b90c:	str	r3, [sp, #260]	; 0x104
    b910:	str	ip, [sp, #156]	; 0x9c
    b914:	mov	r7, sl
    b918:	ldr	r8, [sp, #40]	; 0x28
    b91c:	rsb	lr, lr, #0
    b920:	ldr	sl, [sp, #152]	; 0x98
    b924:	ldr	r5, [sp, #168]	; 0xa8
    b928:	str	lr, [r2, #4]
    b92c:	b	b710 <close@plt+0x23a0>
    b930:	cmp	r8, #1
    b934:	ble	b950 <close@plt+0x25e0>
    b938:	ldr	r2, [pc, #1692]	; bfdc <close@plt+0x2c6c>
    b93c:	mov	r1, #1
    b940:	ldr	r0, [sp, #92]	; 0x5c
    b944:	mov	r3, r4
    b948:	add	r2, pc, r2
    b94c:	bl	931c <__fprintf_chk@plt>
    b950:	ldr	sl, [sp, #248]	; 0xf8
    b954:	ldr	r0, [sl, r5]
    b958:	mov	sl, #0
    b95c:	bl	9298 <strlen@plt>
    b960:	mov	r7, r0
    b964:	b	b5e8 <close@plt+0x2278>
    b968:	ldr	ip, [sp, #292]	; 0x124
    b96c:	ldr	sl, [sp, #196]	; 0xc4
    b970:	ldr	r3, [ip, r5]
    b974:	cmp	sl, r3
    b978:	beq	b9ac <close@plt+0x263c>
    b97c:	cmp	r8, #1
    b980:	ble	b99c <close@plt+0x262c>
    b984:	ldr	r2, [pc, #1620]	; bfe0 <close@plt+0x2c70>
    b988:	mov	r3, r4
    b98c:	ldr	r0, [sp, #92]	; 0x5c
    b990:	mov	r1, #1
    b994:	add	r2, pc, r2
    b998:	bl	931c <__fprintf_chk@plt>
    b99c:	ldr	ip, [sp, #212]	; 0xd4
    b9a0:	add	ip, ip, #1
    b9a4:	str	ip, [sp, #212]	; 0xd4
    b9a8:	b	b4a8 <close@plt+0x2138>
    b9ac:	ldr	sl, [sp, #284]	; 0x11c
    b9b0:	ldr	r3, [sl, r5]
    b9b4:	tst	r3, #73	; 0x49
    b9b8:	beq	b9ec <close@plt+0x267c>
    b9bc:	cmp	r8, #1
    b9c0:	ble	b9dc <close@plt+0x266c>
    b9c4:	ldr	r2, [pc, #1560]	; bfe4 <close@plt+0x2c74>
    b9c8:	mov	r3, r4
    b9cc:	ldr	r0, [sp, #92]	; 0x5c
    b9d0:	mov	r1, #1
    b9d4:	add	r2, pc, r2
    b9d8:	bl	931c <__fprintf_chk@plt>
    b9dc:	ldr	ip, [sp, #216]	; 0xd8
    b9e0:	add	ip, ip, #1
    b9e4:	str	ip, [sp, #216]	; 0xd8
    b9e8:	b	b4a8 <close@plt+0x2138>
    b9ec:	ldr	sl, [sp, #296]	; 0x128
    b9f0:	ldr	r3, [sl, r5]
    b9f4:	and	r2, r3, #3
    b9f8:	cmp	r2, #3
    b9fc:	beq	ba34 <close@plt+0x26c4>
    ba00:	cmp	r8, #1
    ba04:	ble	ba24 <close@plt+0x26b4>
    ba08:	ldr	r2, [pc, #1496]	; bfe8 <close@plt+0x2c78>
    ba0c:	mov	r1, #1
    ba10:	str	r3, [sp]
    ba14:	mov	r3, r4
    ba18:	ldr	r0, [sp, #92]	; 0x5c
    ba1c:	add	r2, pc, r2
    ba20:	bl	931c <__fprintf_chk@plt>
    ba24:	ldr	ip, [sp, #220]	; 0xdc
    ba28:	add	ip, ip, #1
    ba2c:	str	ip, [sp, #220]	; 0xdc
    ba30:	b	b4a8 <close@plt+0x2138>
    ba34:	ldr	sl, [sp, #264]	; 0x108
    ba38:	cmp	sl, #0
    ba3c:	beq	ba84 <close@plt+0x2714>
    ba40:	ldr	r3, [sl, r5]
    ba44:	tst	r3, #3
    ba48:	beq	ba84 <close@plt+0x2714>
    ba4c:	ldr	r3, [pc, #1432]	; bfec <close@plt+0x2c7c>
    ba50:	ldr	ip, [sp, #100]	; 0x64
    ba54:	add	r3, pc, r3
    ba58:	sub	r7, ip, #36	; 0x24
    ba5c:	add	ip, sp, #376	; 0x178
    ba60:	ldm	r3, {r0, r1, r2, r3}
    ba64:	stm	ip, {r0, r1, r2, r3}
    ba68:	ldr	r1, [r7, #4]!
    ba6c:	cmp	r1, #0
    ba70:	beq	bb7c <close@plt+0x280c>
    ba74:	mov	r0, r4
    ba78:	bl	90dc <strstr@plt>
    ba7c:	cmp	r0, #0
    ba80:	beq	ba68 <close@plt+0x26f8>
    ba84:	cmp	r8, #1
    ba88:	ldrle	r7, [sp, #196]	; 0xc4
    ba8c:	movle	sl, #0
    ba90:	ble	b5e8 <close@plt+0x2278>
    ba94:	ldr	r2, [pc, #1364]	; bff0 <close@plt+0x2c80>
    ba98:	mov	r1, #1
    ba9c:	ldr	r0, [sp, #92]	; 0x5c
    baa0:	mov	r3, r4
    baa4:	add	r2, pc, r2
    baa8:	mov	sl, #0
    baac:	bl	931c <__fprintf_chk@plt>
    bab0:	ldr	r7, [sp, #196]	; 0xc4
    bab4:	b	b5e8 <close@plt+0x2278>
    bab8:	cmp	r7, #0
    babc:	beq	b89c <close@plt+0x252c>
    bac0:	ldr	ip, [sp, #232]	; 0xe8
    bac4:	add	r4, sp, #992	; 0x3e0
    bac8:	cmp	ip, #1
    bacc:	ldr	ip, [sp, #240]	; 0xf0
    bad0:	mov	r1, r4
    bad4:	ldr	r0, [ip, r5]
    bad8:	beq	bb3c <close@plt+0x27cc>
    badc:	bl	f574 <rpmMD5Update@@Base+0x6d4>
    bae0:	add	r0, sp, #392	; 0x188
    bae4:	mov	r1, r4
    bae8:	mov	r2, #32
    baec:	bl	eea0 <rpmMD5Update@@Base>
    baf0:	b	b89c <close@plt+0x252c>
    baf4:	ldr	r4, [sp, #248]	; 0xf8
    baf8:	add	r0, sp, #352	; 0x160
    bafc:	add	r1, sp, #356	; 0x164
    bb00:	mov	r3, r7
    bb04:	add	sl, r4, r5
    bb08:	ldr	r2, [r4, r5]
    bb0c:	bl	d004 <close@plt+0x3c94>
    bb10:	ldr	r4, [pc, #1244]	; bff4 <close@plt+0x2c84>
    bb14:	add	r4, pc, r4
    bb18:	tst	r7, #3
    bb1c:	beq	bb54 <close@plt+0x27e4>
    bb20:	add	r0, sp, #352	; 0x160
    bb24:	add	r1, sp, #356	; 0x164
    bb28:	mov	r2, r4
    bb2c:	mov	r3, #1
    bb30:	bl	d004 <close@plt+0x3c94>
    bb34:	add	r7, r7, #1
    bb38:	b	bb18 <close@plt+0x27a8>
    bb3c:	bl	f504 <rpmMD5Update@@Base+0x664>
    bb40:	add	r0, sp, #392	; 0x188
    bb44:	mov	r1, r4
    bb48:	mov	r2, #16
    bb4c:	bl	eea0 <rpmMD5Update@@Base>
    bb50:	b	b89c <close@plt+0x252c>
    bb54:	ldr	r4, [sl]
    bb58:	mov	sl, #1
    bb5c:	mov	r0, r4
    bb60:	bl	9298 <strlen@plt>
    bb64:	mov	r1, r4
    bb68:	add	r2, r0, sl
    bb6c:	add	r0, sp, #392	; 0x188
    bb70:	bl	eea0 <rpmMD5Update@@Base>
    bb74:	ldr	r3, [fp]
    bb78:	b	b890 <close@plt+0x2520>
    bb7c:	cmp	r8, #1
    bb80:	ble	bb9c <close@plt+0x282c>
    bb84:	ldr	r2, [pc, #1132]	; bff8 <close@plt+0x2c88>
    bb88:	mov	r3, r4
    bb8c:	ldr	r0, [sp, #92]	; 0x5c
    bb90:	mov	r1, #1
    bb94:	add	r2, pc, r2
    bb98:	bl	931c <__fprintf_chk@plt>
    bb9c:	ldr	r4, [sp, #224]	; 0xe0
    bba0:	add	r4, r4, #1
    bba4:	str	r4, [sp, #224]	; 0xe0
    bba8:	b	b4a8 <close@plt+0x2138>
    bbac:	ldr	r0, [sp, #148]	; 0x94
    bbb0:	ldr	r9, [sp, #312]	; 0x138
    bbb4:	ldr	fp, [sp, #316]	; 0x13c
    bbb8:	ldr	r6, [sp, #192]	; 0xc0
    bbbc:	ldr	r7, [sp, #324]	; 0x144
    bbc0:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    bbc4:	ldr	r2, [pc, #1072]	; bffc <close@plt+0x2c8c>
    bbc8:	mov	r3, #124	; 0x7c
    bbcc:	ldr	ip, [sp, #100]	; 0x64
    bbd0:	add	r2, pc, r2
    bbd4:	sub	r0, ip, #56	; 0x38
    bbd8:	sub	r1, ip, #52	; 0x34
    bbdc:	add	r2, r2, #4
    bbe0:	bl	d004 <close@plt+0x3c94>
    bbe4:	ldr	r4, [sp, #252]	; 0xfc
    bbe8:	cmp	r4, #0
    bbec:	beq	bf10 <close@plt+0x2ba0>
    bbf0:	ldr	r5, [sp, #172]	; 0xac
    bbf4:	vldr	d9, [pc, #948]	; bfb0 <close@plt+0x2c40>
    bbf8:	ldr	sl, [sp, #64]	; 0x40
    bbfc:	cmp	r5, #0
    bc00:	rsb	r3, sl, r5
    bc04:	vmov	s13, r3
    bc08:	vcvt.f64.s32	d7, s13
    bc0c:	vmul.f64	d7, d7, d9
    bc10:	beq	bec8 <close@plt+0x2b58>
    bc14:	vmov	s13, r5
    bc18:	ldr	r2, [pc, #992]	; c000 <close@plt+0x2c90>
    bc1c:	str	r5, [sp]
    bc20:	mov	r1, #1
    bc24:	ldr	r0, [sp, #92]	; 0x5c
    bc28:	add	r2, pc, r2
    bc2c:	vcvt.f64.s32	d10, s13
    bc30:	vdiv.f64	d7, d7, d10
    bc34:	vstr	d7, [sp, #8]
    bc38:	bl	931c <__fprintf_chk@plt>
    bc3c:	vldr	s15, [sp, #64]	; 0x40
    bc40:	vcvt.f64.s32	d8, s15
    bc44:	vmul.f64	d9, d8, d9
    bc48:	ldr	r4, [sp, #172]	; 0xac
    bc4c:	mov	r1, #1
    bc50:	ldr	r2, [pc, #940]	; c004 <close@plt+0x2c94>
    bc54:	ldr	r0, [sp, #92]	; 0x5c
    bc58:	str	r4, [sp]
    bc5c:	add	r2, pc, r2
    bc60:	ldr	r3, [sp, #64]	; 0x40
    bc64:	vdiv.f64	d9, d9, d10
    bc68:	vstr	d9, [sp, #8]
    bc6c:	bl	931c <__fprintf_chk@plt>
    bc70:	ldr	r5, [sp, #200]	; 0xc8
    bc74:	cmp	r5, #0
    bc78:	beq	bcb4 <close@plt+0x2944>
    bc7c:	vmov	s15, r5
    bc80:	ldr	r4, [sp, #64]	; 0x40
    bc84:	ldr	r2, [pc, #892]	; c008 <close@plt+0x2c98>
    bc88:	mov	r3, r5
    bc8c:	vcvt.f64.s32	d6, s15
    bc90:	vldr	d7, [pc, #792]	; bfb0 <close@plt+0x2c40>
    bc94:	str	r4, [sp]
    bc98:	mov	r1, #1
    bc9c:	ldr	r0, [sp, #92]	; 0x5c
    bca0:	add	r2, pc, r2
    bca4:	vmul.f64	d7, d6, d7
    bca8:	vdiv.f64	d7, d7, d8
    bcac:	vstr	d7, [sp, #8]
    bcb0:	bl	931c <__fprintf_chk@plt>
    bcb4:	ldr	r5, [sp, #204]	; 0xcc
    bcb8:	cmp	r5, #0
    bcbc:	beq	bcf8 <close@plt+0x2988>
    bcc0:	vmov	s15, r5
    bcc4:	ldr	r4, [sp, #64]	; 0x40
    bcc8:	ldr	r2, [pc, #828]	; c00c <close@plt+0x2c9c>
    bccc:	mov	r3, r5
    bcd0:	vcvt.f64.s32	d6, s15
    bcd4:	vldr	d7, [pc, #724]	; bfb0 <close@plt+0x2c40>
    bcd8:	str	r4, [sp]
    bcdc:	mov	r1, #1
    bce0:	ldr	r0, [sp, #92]	; 0x5c
    bce4:	add	r2, pc, r2
    bce8:	vmul.f64	d7, d6, d7
    bcec:	vdiv.f64	d7, d7, d8
    bcf0:	vstr	d7, [sp, #8]
    bcf4:	bl	931c <__fprintf_chk@plt>
    bcf8:	ldr	r5, [sp, #208]	; 0xd0
    bcfc:	cmp	r5, #0
    bd00:	beq	bd3c <close@plt+0x29cc>
    bd04:	vmov	s15, r5
    bd08:	ldr	r4, [sp, #64]	; 0x40
    bd0c:	ldr	r2, [pc, #764]	; c010 <close@plt+0x2ca0>
    bd10:	mov	r3, r5
    bd14:	vcvt.f64.s32	d6, s15
    bd18:	vldr	d7, [pc, #656]	; bfb0 <close@plt+0x2c40>
    bd1c:	str	r4, [sp]
    bd20:	mov	r1, #1
    bd24:	ldr	r0, [sp, #92]	; 0x5c
    bd28:	add	r2, pc, r2
    bd2c:	vmul.f64	d7, d6, d7
    bd30:	vdiv.f64	d7, d7, d8
    bd34:	vstr	d7, [sp, #8]
    bd38:	bl	931c <__fprintf_chk@plt>
    bd3c:	ldr	r5, [sp, #212]	; 0xd4
    bd40:	cmp	r5, #0
    bd44:	beq	bd80 <close@plt+0x2a10>
    bd48:	vmov	s15, r5
    bd4c:	ldr	r4, [sp, #64]	; 0x40
    bd50:	ldr	r2, [pc, #700]	; c014 <close@plt+0x2ca4>
    bd54:	mov	r3, r5
    bd58:	vcvt.f64.s32	d6, s15
    bd5c:	vldr	d7, [pc, #588]	; bfb0 <close@plt+0x2c40>
    bd60:	str	r4, [sp]
    bd64:	mov	r1, #1
    bd68:	ldr	r0, [sp, #92]	; 0x5c
    bd6c:	add	r2, pc, r2
    bd70:	vmul.f64	d7, d6, d7
    bd74:	vdiv.f64	d7, d7, d8
    bd78:	vstr	d7, [sp, #8]
    bd7c:	bl	931c <__fprintf_chk@plt>
    bd80:	ldr	r5, [sp, #216]	; 0xd8
    bd84:	cmp	r5, #0
    bd88:	beq	bdc4 <close@plt+0x2a54>
    bd8c:	vmov	s15, r5
    bd90:	ldr	r4, [sp, #64]	; 0x40
    bd94:	ldr	r2, [pc, #636]	; c018 <close@plt+0x2ca8>
    bd98:	mov	r3, r5
    bd9c:	vcvt.f64.s32	d6, s15
    bda0:	vldr	d7, [pc, #520]	; bfb0 <close@plt+0x2c40>
    bda4:	str	r4, [sp]
    bda8:	mov	r1, #1
    bdac:	ldr	r0, [sp, #92]	; 0x5c
    bdb0:	add	r2, pc, r2
    bdb4:	vmul.f64	d7, d6, d7
    bdb8:	vdiv.f64	d7, d7, d8
    bdbc:	vstr	d7, [sp, #8]
    bdc0:	bl	931c <__fprintf_chk@plt>
    bdc4:	ldr	r5, [sp, #220]	; 0xdc
    bdc8:	cmp	r5, #0
    bdcc:	beq	be08 <close@plt+0x2a98>
    bdd0:	vmov	s15, r5
    bdd4:	ldr	r4, [sp, #64]	; 0x40
    bdd8:	ldr	r2, [pc, #572]	; c01c <close@plt+0x2cac>
    bddc:	mov	r3, r5
    bde0:	vcvt.f64.s32	d6, s15
    bde4:	vldr	d7, [pc, #452]	; bfb0 <close@plt+0x2c40>
    bde8:	str	r4, [sp]
    bdec:	mov	r1, #1
    bdf0:	ldr	r0, [sp, #92]	; 0x5c
    bdf4:	add	r2, pc, r2
    bdf8:	vmul.f64	d7, d6, d7
    bdfc:	vdiv.f64	d7, d7, d8
    be00:	vstr	d7, [sp, #8]
    be04:	bl	931c <__fprintf_chk@plt>
    be08:	ldr	r5, [sp, #224]	; 0xe0
    be0c:	cmp	r5, #0
    be10:	beq	be4c <close@plt+0x2adc>
    be14:	vmov	s15, r5
    be18:	ldr	r4, [sp, #64]	; 0x40
    be1c:	ldr	r2, [pc, #508]	; c020 <close@plt+0x2cb0>
    be20:	mov	r3, r5
    be24:	vcvt.f64.s32	d6, s15
    be28:	vldr	d7, [pc, #384]	; bfb0 <close@plt+0x2c40>
    be2c:	str	r4, [sp]
    be30:	mov	r1, #1
    be34:	ldr	r0, [sp, #92]	; 0x5c
    be38:	add	r2, pc, r2
    be3c:	vmul.f64	d7, d6, d7
    be40:	vdiv.f64	d8, d7, d8
    be44:	vstr	d8, [sp, #8]
    be48:	bl	931c <__fprintf_chk@plt>
    be4c:	mvn	r0, #0
    be50:	bl	c544 <close@plt+0x31d4>
    be54:	cmp	r8, #1
    be58:	ble	a4d0 <close@plt+0x1160>
    be5c:	ldr	r0, [pc, #448]	; c024 <close@plt+0x2cb4>
    be60:	mov	r1, #1
    be64:	ldr	r3, [sp, #92]	; 0x5c
    be68:	mov	r2, #10
    be6c:	add	r0, pc, r0
    be70:	ldr	r8, [pc, #432]	; c028 <close@plt+0x2cb8>
    be74:	bl	91fc <fwrite@plt>
    be78:	ldr	r3, [pc, #428]	; c02c <close@plt+0x2cbc>
    be7c:	ldr	sl, [sp, #320]	; 0x140
    be80:	add	r8, pc, r8
    be84:	mov	r4, #0
    be88:	ldr	r5, [r6, r3]
    be8c:	ldr	r3, [r5]
    be90:	add	r3, r3, #1
    be94:	add	r3, r3, r3, lsr #31
    be98:	cmp	r4, r3, asr #1
    be9c:	bge	befc <close@plt+0x2b8c>
    bea0:	ldr	r3, [pc, #392]	; c030 <close@plt+0x2cc0>
    bea4:	mov	r1, #1
    bea8:	ldr	r0, [sp, #92]	; 0x5c
    beac:	mov	r2, r8
    beb0:	ldr	r3, [r6, r3]
    beb4:	ldr	r3, [r3]
    beb8:	ldrb	r3, [r3, r4]
    bebc:	add	r4, r4, r1
    bec0:	bl	931c <__fprintf_chk@plt>
    bec4:	b	be8c <close@plt+0x2b1c>
    bec8:	ldr	r5, [sp, #172]	; 0xac
    becc:	vstr	d7, [sp, #8]
    bed0:	ldr	r2, [pc, #348]	; c034 <close@plt+0x2cc4>
    bed4:	mov	r1, #1
    bed8:	ldr	r0, [sp, #92]	; 0x5c
    bedc:	vmov.f64	d10, #112	; 0x3f800000  1.0
    bee0:	str	r5, [sp]
    bee4:	add	r2, pc, r2
    bee8:	bl	931c <__fprintf_chk@plt>
    beec:	vldr	s13, [sp, #64]	; 0x40
    bef0:	vcvt.f64.s32	d8, s13
    bef4:	vmul.f64	d9, d8, d9
    bef8:	b	bc48 <close@plt+0x28d8>
    befc:	ldr	r1, [sp, #92]	; 0x5c
    bf00:	mov	r0, #10
    bf04:	str	sl, [sp, #320]	; 0x140
    bf08:	bl	9340 <fputc@plt>
    bf0c:	b	a4d0 <close@plt+0x1160>
    bf10:	mvn	r0, #0
    bf14:	bl	c544 <close@plt+0x31d4>
    bf18:	b	a4d0 <close@plt+0x1160>
    bf1c:	ldr	r0, [pc, #276]	; c038 <close@plt+0x2cc8>
    bf20:	mov	r1, #1
    bf24:	ldr	r6, [sp, #192]	; 0xc0
    bf28:	mov	r2, #27
    bf2c:	ldr	r3, [pc, #284]	; c050 <close@plt+0x2ce0>
    bf30:	add	r0, pc, r0
    bf34:	b	9630 <close@plt+0x2c0>
    bf38:	ldr	r0, [pc, #252]	; c03c <close@plt+0x2ccc>
    bf3c:	mov	r1, #1
    bf40:	ldr	r6, [sp, #192]	; 0xc0
    bf44:	mov	r2, #29
    bf48:	ldr	r3, [pc, #256]	; c050 <close@plt+0x2ce0>
    bf4c:	add	r0, pc, r0
    bf50:	b	9630 <close@plt+0x2c0>
    bf54:	ldr	r0, [sp, #124]	; 0x7c
    bf58:	bl	9370 <close@plt>
    bf5c:	b	a518 <close@plt+0x11a8>
    bf60:	cmp	r5, r9
    bf64:	bne	b454 <close@plt+0x20e4>
    bf68:	cmp	r8, #1
    bf6c:	ble	bf88 <close@plt+0x2c18>
    bf70:	ldr	r2, [pc, #200]	; c040 <close@plt+0x2cd0>
    bf74:	mov	r3, r4
    bf78:	ldr	r0, [sp, #92]	; 0x5c
    bf7c:	mov	r1, #1
    bf80:	add	r2, pc, r2
    bf84:	bl	931c <__fprintf_chk@plt>
    bf88:	ldr	r4, [sp, #200]	; 0xc8
    bf8c:	add	r4, r4, #1
    bf90:	str	r4, [sp, #200]	; 0xc8
    bf94:	b	b4a8 <close@plt+0x2138>
    bf98:	ldrb	r3, [r9, #1]
    bf9c:	cmp	r3, #47	; 0x2f
    bfa0:	addeq	r4, r9, #2
    bfa4:	bne	b36c <close@plt+0x1ffc>
    bfa8:	b	b370 <close@plt+0x2000>
    bfac:	nop	{0}
    bfb0:	andeq	r0, r0, r0
    bfb4:	subsmi	r0, r9, r0
    bfb8:	andeq	r9, r0, r0, ror #25
    bfbc:			; <UNDEFINED> instruction: 0x00009cb4
    bfc0:			; <UNDEFINED> instruction: 0x00009cbc
    bfc4:	strdeq	r0, [r0], -r4
    bfc8:	ldrdeq	r9, [r0], -r0
    bfcc:	andeq	r9, r0, ip, lsl #27
    bfd0:	muleq	r0, ip, ip
    bfd4:	andeq	r9, r0, r8, asr #21
    bfd8:	andeq	r9, r0, r8, lsl #30
    bfdc:	andeq	r9, r0, r0, lsl #18
    bfe0:	andeq	r9, r0, r0, lsl r8
    bfe4:	strdeq	r9, [r0], -r0
    bfe8:	andeq	r9, r0, r8, asr #15
    bfec:	strdeq	r2, [r1], -r8
    bff0:	muleq	r0, r4, r7
    bff4:	andeq	r9, r0, r4, asr #23
    bff8:	andeq	r9, r0, r4, ror r6
    bffc:	andeq	r9, r0, r0, lsl #2
    c000:	andeq	r9, r0, r0, ror #13
    c004:	andeq	r9, r0, ip, asr #13
    c008:	andeq	r9, r0, r8, lsr #13
    c00c:	andeq	r9, r0, r8, lsl #13
    c010:	andeq	r9, r0, r8, ror #12
    c014:	andeq	r9, r0, r8, asr #12
    c018:	andeq	r9, r0, r8, lsr #12
    c01c:	andeq	r9, r0, r8, lsl #12
    c020:	andeq	r9, r0, r8, ror #11
    c024:	andeq	r9, r0, r0, ror #11
    c028:	andeq	r8, r0, r0, asr #31
    c02c:	andeq	r0, r0, r4, lsr #2
    c030:	andeq	r0, r0, r4, lsl r1
    c034:	andeq	r9, r0, r4, lsr #8
    c038:	strdeq	r9, [r0], -r0
    c03c:	andeq	r9, r0, r4, asr #2
    c040:	andeq	r9, r0, r8, asr #3
    c044:	andeq	r8, r0, r0, lsr ip
    c048:	andeq	r9, r0, r0, rrx
    c04c:	andeq	r9, r0, r4, lsr #3
    c050:	andeq	r0, r0, r4, lsl #2
    c054:	ldr	r9, [sp, #136]	; 0x88
    c058:	rsb	r4, r4, #4
    c05c:	movw	r3, #4240	; 0x1090
    c060:	add	r1, sp, #1232	; 0x4d0
    c064:	mov	r2, r4
    c068:	add	r1, r1, #4
    c06c:	ldr	r3, [r9, r3]
    c070:	mov	r0, r9
    c074:	blx	r3
    c078:	cmp	r4, r0
    c07c:	bne	c134 <close@plt+0x2dc4>
    c080:	cmp	sl, #0
    c084:	add	r6, r6, r4
    c088:	bne	b558 <close@plt+0x21e8>
    c08c:	ldr	sl, [sp, #100]	; 0x64
    c090:	mov	r3, r4
    c094:	ldr	r2, [pc, #-88]	; c044 <close@plt+0x2cd4>
    c098:	sub	r0, sl, #56	; 0x38
    c09c:	sub	r1, sl, #52	; 0x34
    c0a0:	add	r2, pc, r2
    c0a4:	bl	d004 <close@plt+0x3c94>
    c0a8:	b	b558 <close@plt+0x21e8>
    c0ac:	add	lr, sp, #5312	; 0x14c0
    c0b0:	movw	r3, #60548	; 0xec84
    c0b4:	add	lr, lr, #24
    c0b8:	movt	r3, #65535	; 0xffff
    c0bc:	ldr	sl, [sp, #240]	; 0xf0
    c0c0:	movw	r1, #60536	; 0xec78
    c0c4:	ldr	r0, [lr, r3]
    c0c8:	movt	r1, #65535	; 0xffff
    c0cc:	movw	r2, #60540	; 0xec7c
    c0d0:	movw	r3, #60544	; 0xec80
    c0d4:	ldr	r1, [lr, r1]
    c0d8:	movt	r2, #65535	; 0xffff
    c0dc:	str	r0, [sp]
    c0e0:	movt	r3, #65535	; 0xffff
    c0e4:	ldr	ip, [sl, r9, lsl #2]
    c0e8:	mov	r0, r4
    c0ec:	ldr	r2, [lr, r2]
    c0f0:	ldr	r3, [lr, r3]
    c0f4:	str	ip, [sp, #4]
    c0f8:	bl	c82c <close@plt+0x34bc>
    c0fc:	cmp	r0, #0
    c100:	beq	b588 <close@plt+0x2218>
    c104:	cmp	r8, #1
    c108:	ble	c124 <close@plt+0x2db4>
    c10c:	ldr	r2, [pc, #-204]	; c048 <close@plt+0x2cd8>
    c110:	mov	r3, r4
    c114:	ldr	r0, [sp, #92]	; 0x5c
    c118:	mov	r1, #1
    c11c:	add	r2, pc, r2
    c120:	bl	931c <__fprintf_chk@plt>
    c124:	ldr	ip, [sp, #208]	; 0xd0
    c128:	add	ip, ip, #1
    c12c:	str	ip, [sp, #208]	; 0xd0
    c130:	b	b4a8 <close@plt+0x2138>
    c134:	ldr	r0, [pc, #-240]	; c04c <close@plt+0x2cdc>
    c138:	mov	r1, #1
    c13c:	ldr	r6, [sp, #192]	; 0xc0
    c140:	mov	r2, #26
    c144:	ldr	r3, [pc, #-252]	; c050 <close@plt+0x2ce0>
    c148:	add	r0, pc, r0
    c14c:	b	9630 <close@plt+0x2c0>
    c150:	mov	fp, #0
    c154:	mov	lr, #0
    c158:	pop	{r1}		; (ldr r1, [sp], #4)
    c15c:	mov	r2, sp
    c160:	push	{r2}		; (str r2, [sp, #-4]!)
    c164:	push	{r0}		; (str r0, [sp, #-4]!)
    c168:	ldr	ip, [pc, #16]	; c180 <close@plt+0x2e10>
    c16c:	push	{ip}		; (str ip, [sp, #-4]!)
    c170:	ldr	r0, [pc, #12]	; c184 <close@plt+0x2e14>
    c174:	ldr	r3, [pc, #12]	; c188 <close@plt+0x2e18>
    c178:	bl	925c <__libc_start_main@plt>
    c17c:	bl	9364 <abort@plt>
    c180:	andeq	r4, r1, r4, asr #25
    c184:	andeq	r9, r0, r0, lsl #7
    c188:	andeq	r4, r1, r0, ror #24
    c18c:	ldr	r3, [pc, #20]	; c1a8 <close@plt+0x2e38>
    c190:	ldr	r2, [pc, #20]	; c1ac <close@plt+0x2e3c>
    c194:	add	r3, pc, r3
    c198:	ldr	r2, [r3, r2]
    c19c:	cmp	r2, #0
    c1a0:	bxeq	lr
    c1a4:	b	9268 <__gmon_start__@plt>
    c1a8:	andeq	r1, r1, r0, lsl #31
    c1ac:	andeq	r0, r0, r8, lsl r1
    c1b0:	push	{r3, lr}
    c1b4:	movw	r0, #57980	; 0xe27c
    c1b8:	ldr	r3, [pc, #36]	; c1e4 <close@plt+0x2e74>
    c1bc:	movt	r0, #1
    c1c0:	rsb	r3, r0, r3
    c1c4:	cmp	r3, #6
    c1c8:	popls	{r3, pc}
    c1cc:	movw	r3, #0
    c1d0:	movt	r3, #0
    c1d4:	cmp	r3, #0
    c1d8:	popeq	{r3, pc}
    c1dc:	blx	r3
    c1e0:	pop	{r3, pc}
    c1e4:	andeq	lr, r1, pc, ror r2
    c1e8:	push	{r3, lr}
    c1ec:	movw	r0, #57980	; 0xe27c
    c1f0:	movw	r3, #57980	; 0xe27c
    c1f4:	movt	r0, #1
    c1f8:	movt	r3, #1
    c1fc:	rsb	r3, r0, r3
    c200:	asr	r3, r3, #2
    c204:	add	r3, r3, r3, lsr #31
    c208:	asrs	r1, r3, #1
    c20c:	popeq	{r3, pc}
    c210:	movw	r2, #0
    c214:	movt	r2, #0
    c218:	cmp	r2, #0
    c21c:	popeq	{r3, pc}
    c220:	blx	r2
    c224:	pop	{r3, pc}
    c228:	push	{r4, lr}
    c22c:	movw	r4, #57980	; 0xe27c
    c230:	movt	r4, #1
    c234:	ldrb	r3, [r4]
    c238:	cmp	r3, #0
    c23c:	popne	{r4, pc}
    c240:	bl	c1b0 <close@plt+0x2e40>
    c244:	mov	r3, #1
    c248:	strb	r3, [r4]
    c24c:	pop	{r4, pc}
    c250:	movw	r0, #57352	; 0xe008
    c254:	movt	r0, #1
    c258:	push	{r3, lr}
    c25c:	ldr	r3, [r0]
    c260:	cmp	r3, #0
    c264:	beq	c27c <close@plt+0x2f0c>
    c268:	movw	r3, #0
    c26c:	movt	r3, #0
    c270:	cmp	r3, #0
    c274:	beq	c27c <close@plt+0x2f0c>
    c278:	blx	r3
    c27c:	pop	{r3, lr}
    c280:	b	c1e8 <close@plt+0x2e78>
    c284:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c288:	sub	sp, sp, #36	; 0x24
    c28c:	ldr	r3, [pc, #388]	; c418 <close@plt+0x30a8>
    c290:	mov	r5, r0
    c294:	str	r1, [sp, #12]
    c298:	ldr	r1, [pc, #380]	; c41c <close@plt+0x30ac>
    c29c:	add	r3, pc, r3
    c2a0:	str	r2, [sp, #16]
    c2a4:	ldr	r1, [r3, r1]
    c2a8:	ldr	r3, [r1]
    c2ac:	str	r1, [sp, #4]
    c2b0:	str	r3, [sp, #28]
    c2b4:	bl	107d0 <rpmMD5Update@@Base+0x1930>
    c2b8:	cmp	r0, #0
    c2bc:	str	r0, [sp, #8]
    c2c0:	beq	c2f8 <close@plt+0x2f88>
    c2c4:	mov	r0, r5
    c2c8:	add	r1, sp, #24
    c2cc:	bl	10628 <rpmMD5Update@@Base+0x1788>
    c2d0:	subs	r4, r0, #0
    c2d4:	beq	c2e4 <close@plt+0x2f74>
    c2d8:	ldr	r3, [sp, #24]
    c2dc:	cmp	r3, #0
    c2e0:	bne	c318 <close@plt+0x2fa8>
    c2e4:	ldr	r1, [sp, #16]
    c2e8:	mov	r3, #0
    c2ec:	ldr	r2, [sp, #12]
    c2f0:	str	r3, [r1]
    c2f4:	str	r3, [r2]
    c2f8:	ldr	r1, [sp, #4]
    c2fc:	ldr	r2, [sp, #28]
    c300:	ldr	r0, [sp, #8]
    c304:	ldr	r3, [r1]
    c308:	cmp	r2, r3
    c30c:	bne	c414 <close@plt+0x30a4>
    c310:	add	sp, sp, #36	; 0x24
    c314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c318:	mov	r0, r5
    c31c:	movw	r1, #1037	; 0x40d
    c320:	mov	r2, #0
    c324:	bl	ff1c <rpmMD5Update@@Base+0x107c>
    c328:	movw	r1, #1035	; 0x40b
    c32c:	mov	r2, #0
    c330:	mov	r7, r0
    c334:	mov	r0, r5
    c338:	bl	102dc <rpmMD5Update@@Base+0x143c>
    c33c:	movw	r1, #1030	; 0x406
    c340:	mov	r2, #0
    c344:	mov	r6, r0
    c348:	mov	r0, r5
    c34c:	bl	10088 <rpmMD5Update@@Base+0x11e8>
    c350:	mov	r1, #28
    c354:	mov	r5, r0
    c358:	ldr	r0, [sp, #24]
    c35c:	bl	f1b8 <rpmMD5Update@@Base+0x318>
    c360:	ldr	r1, [sp, #24]
    c364:	cmp	r1, #0
    c368:	str	r0, [sp, #20]
    c36c:	ble	c3dc <close@plt+0x306c>
    c370:	mov	sl, #0
    c374:	add	fp, r0, #12
    c378:	mov	r8, sl
    c37c:	ldr	r9, [r4, sl]
    c380:	add	r8, r8, #1
    c384:	ldrb	r3, [r9]
    c388:	cmp	r3, #47	; 0x2f
    c38c:	addeq	r9, r9, #1
    c390:	mov	r0, r9
    c394:	bl	9298 <strlen@plt>
    c398:	add	r0, r0, #1
    c39c:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    c3a0:	mov	r1, r9
    c3a4:	str	r0, [fp, #-12]
    c3a8:	bl	9220 <strcpy@plt>
    c3ac:	ldr	r3, [r5, sl]
    c3b0:	mov	r1, fp
    c3b4:	add	fp, fp, #28
    c3b8:	str	r3, [fp, #-36]	; 0xffffffdc
    c3bc:	ldr	r3, [r7, sl]
    c3c0:	str	r3, [fp, #-32]	; 0xffffffe0
    c3c4:	ldr	r0, [r6, sl]
    c3c8:	add	sl, sl, #4
    c3cc:	bl	f504 <rpmMD5Update@@Base+0x664>
    c3d0:	ldr	r1, [sp, #24]
    c3d4:	cmp	r1, r8
    c3d8:	bgt	c37c <close@plt+0x300c>
    c3dc:	ldr	r2, [sp, #12]
    c3e0:	mov	r0, r7
    c3e4:	ldr	r3, [sp, #20]
    c3e8:	str	r3, [r2]
    c3ec:	ldr	r3, [sp, #16]
    c3f0:	str	r1, [r3]
    c3f4:	bl	9148 <free@plt>
    c3f8:	mov	r0, r6
    c3fc:	bl	9148 <free@plt>
    c400:	mov	r0, r5
    c404:	bl	9148 <free@plt>
    c408:	mov	r0, r4
    c40c:	bl	9148 <free@plt>
    c410:	b	c2f8 <close@plt+0x2f88>
    c414:	bl	91a8 <__stack_chk_fail@plt>
    c418:	andeq	r1, r1, r8, ror lr
    c41c:	strdeq	r0, [r0], -r8
    c420:	push	{r4, r5, r6, r7, r8, lr}
    c424:	cmp	r0, #7
    c428:	mov	r4, r0
    c42c:	ldr	r0, [pc, #256]	; c534 <close@plt+0x31c4>
    c430:	add	r0, pc, r0
    c434:	ble	c528 <close@plt+0x31b8>
    c438:	mov	r3, #8
    c43c:	mov	r2, #1
    c440:	lsl	r3, r3, #3
    c444:	add	r2, r2, #1
    c448:	cmp	r4, r3
    c44c:	bge	c440 <close@plt+0x30d0>
    c450:	sub	r5, r2, #1
    c454:	ldr	r1, [pc, #220]	; c538 <close@plt+0x31c8>
    c458:	ldr	r3, [pc, #220]	; c53c <close@plt+0x31cc>
    c45c:	ldr	r6, [r0, r1]
    c460:	ldr	r8, [r0, r3]
    c464:	ldr	r3, [r6]
    c468:	ldr	r1, [r8]
    c46c:	add	r2, r2, r3
    c470:	ldr	r3, [pc, #200]	; c540 <close@plt+0x31d0>
    c474:	cmp	r2, r1, lsl #1
    c478:	bgt	c504 <close@plt+0x3194>
    c47c:	ldr	r7, [r0, r3]
    c480:	ldr	r3, [r6]
    c484:	b	c4c8 <close@plt+0x3158>
    c488:	ldr	r3, [r7]
    c48c:	cmp	r5, #0
    c490:	movne	r1, #8
    c494:	moveq	r1, #0
    c498:	ldrb	ip, [r3, r2, asr #1]
    c49c:	orr	r0, ip, r0
    c4a0:	orr	r0, r0, r1
    c4a4:	strb	r0, [r3, r2, asr #1]
    c4a8:	sub	r5, r5, #1
    c4ac:	ldr	r3, [r6]
    c4b0:	add	r2, r5, #1
    c4b4:	asr	r4, r4, #3
    c4b8:	cmp	r2, #0
    c4bc:	add	r3, r3, #1
    c4c0:	str	r3, [r6]
    c4c4:	ble	c500 <close@plt+0x3190>
    c4c8:	add	r2, r3, r3, lsr #31
    c4cc:	and	r0, r4, #7
    c4d0:	tst	r3, #1
    c4d4:	mov	r1, r0
    c4d8:	mov	r3, r2
    c4dc:	bne	c488 <close@plt+0x3118>
    c4e0:	cmp	r5, #0
    c4e4:	ldr	r2, [r7]
    c4e8:	movne	r0, #8
    c4ec:	moveq	r0, #0
    c4f0:	orr	r1, r0, r1
    c4f4:	lsl	r1, r1, #4
    c4f8:	strb	r1, [r2, r3, asr #1]
    c4fc:	b	c4a8 <close@plt+0x3138>
    c500:	pop	{r4, r5, r6, r7, r8, pc}
    c504:	ldr	r7, [r0, r3]
    c508:	add	r1, r1, #32
    c50c:	ldr	r0, [r7]
    c510:	bl	f234 <rpmMD5Update@@Base+0x394>
    c514:	ldr	r3, [r8]
    c518:	add	r3, r3, #32
    c51c:	str	r3, [r8]
    c520:	str	r0, [r7]
    c524:	b	c480 <close@plt+0x3110>
    c528:	mov	r5, #0
    c52c:	mov	r2, #1
    c530:	b	c454 <close@plt+0x30e4>
    c534:	andeq	r1, r1, r4, ror #25
    c538:	andeq	r0, r0, r4, lsr #2
    c53c:	andeq	r0, r0, ip, lsr #2
    c540:	andeq	r0, r0, r4, lsl r1
    c544:	ldr	r3, [pc, #144]	; c5dc <close@plt+0x326c>
    c548:	ldr	r2, [pc, #144]	; c5e0 <close@plt+0x3270>
    c54c:	add	r3, pc, r3
    c550:	push	{r4, r5, r6, lr}
    c554:	mov	r4, r0
    c558:	ldr	r5, [r3, r2]
    c55c:	ldr	r2, [r5]
    c560:	add	r1, r2, #1
    c564:	cmp	r1, r0
    c568:	streq	r1, [r5]
    c56c:	popeq	{r4, r5, r6, pc}
    c570:	ldr	r0, [pc, #108]	; c5e4 <close@plt+0x3274>
    c574:	ldr	r6, [r3, r0]
    c578:	ldr	r0, [r6]
    c57c:	rsb	r0, r0, r2
    c580:	adds	r0, r0, #1
    c584:	bne	c5cc <close@plt+0x325c>
    c588:	cmp	r4, r1
    c58c:	ble	c5b0 <close@plt+0x3240>
    c590:	cmp	r2, #0
    c594:	blt	c5b0 <close@plt+0x3240>
    c598:	rsb	r0, r2, r4
    c59c:	sub	r0, r0, #1
    c5a0:	bl	c420 <close@plt+0x30b0>
    c5a4:	str	r4, [r6]
    c5a8:	str	r4, [r5]
    c5ac:	pop	{r4, r5, r6, pc}
    c5b0:	cmn	r4, #1
    c5b4:	beq	c5a4 <close@plt+0x3234>
    c5b8:	mov	r0, #0
    c5bc:	bl	c420 <close@plt+0x30b0>
    c5c0:	mov	r0, r4
    c5c4:	bl	c420 <close@plt+0x30b0>
    c5c8:	b	c5a4 <close@plt+0x3234>
    c5cc:	bl	c420 <close@plt+0x30b0>
    c5d0:	ldr	r2, [r5]
    c5d4:	add	r1, r2, #1
    c5d8:	b	c588 <close@plt+0x3218>
    c5dc:	andeq	r1, r1, r8, asr #23
    c5e0:	andeq	r0, r0, r0, lsr #2
    c5e4:	andeq	r0, r0, ip, lsl #2
    c5e8:	ldr	r1, [pc, #436]	; c7a4 <close@plt+0x3434>
    c5ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c5f0:	add	r1, pc, r1
    c5f4:	sub	sp, sp, #20
    c5f8:	mov	r4, r0
    c5fc:	bl	9118 <fopen@plt>
    c600:	ldr	fp, [pc, #416]	; c7a8 <close@plt+0x3438>
    c604:	add	fp, pc, fp
    c608:	subs	r6, r0, #0
    c60c:	beq	c794 <close@plt+0x3424>
    c610:	mov	r0, #256	; 0x100
    c614:	mov	r4, #0
    c618:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    c61c:	mov	r9, r4
    c620:	mov	r8, #256	; 0x100
    c624:	mov	r5, r0
    c628:	mov	r0, #64	; 0x40
    c62c:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    c630:	ldr	r3, [pc, #372]	; c7ac <close@plt+0x343c>
    c634:	ldr	r3, [fp, r3]
    c638:	str	r3, [sp, #12]
    c63c:	str	r0, [r3]
    c640:	mov	r0, r6
    c644:	bl	9184 <_IO_getc@plt>
    c648:	add	r3, r0, #1
    c64c:	cmp	r3, #1
    c650:	bls	c690 <close@plt+0x3320>
    c654:	cmp	r0, #10
    c658:	beq	c690 <close@plt+0x3320>
    c65c:	add	r3, r4, #1
    c660:	strb	r0, [r5, r4]
    c664:	cmp	r3, r8
    c668:	movne	r4, r3
    c66c:	bne	c640 <close@plt+0x32d0>
    c670:	add	r8, r4, #256	; 0x100
    c674:	mov	r0, r5
    c678:	add	r8, r8, #1
    c67c:	mov	r4, r3
    c680:	mov	r1, r8
    c684:	bl	f234 <rpmMD5Update@@Base+0x394>
    c688:	mov	r5, r0
    c68c:	b	c640 <close@plt+0x32d0>
    c690:	strb	r9, [r5, r4]
    c694:	ldrb	r3, [r5]
    c698:	cmp	r3, #47	; 0x2f
    c69c:	beq	c748 <close@plt+0x33d8>
    c6a0:	cmp	r3, #46	; 0x2e
    c6a4:	movne	r7, r5
    c6a8:	beq	c6d0 <close@plt+0x3360>
    c6ac:	cmp	r3, #0
    c6b0:	rsbne	ip, r7, r5
    c6b4:	bne	c6e4 <close@plt+0x3374>
    c6b8:	cmn	r0, #1
    c6bc:	bne	c640 <close@plt+0x32d0>
    c6c0:	mov	r0, r6
    c6c4:	add	sp, sp, #20
    c6c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c6cc:	b	9328 <fclose@plt>
    c6d0:	ldrb	r3, [r5, #1]
    c6d4:	cmp	r3, #47	; 0x2f
    c6d8:	movne	r7, r5
    c6dc:	movne	ip, #0
    c6e0:	beq	c754 <close@plt+0x33e4>
    c6e4:	ldr	r3, [pc, #196]	; c7b0 <close@plt+0x3440>
    c6e8:	ldr	r3, [fp, r3]
    c6ec:	ldr	r1, [r3]
    c6f0:	str	r3, [sp, #4]
    c6f4:	tst	r1, #15
    c6f8:	beq	c760 <close@plt+0x33f0>
    c6fc:	ldr	r3, [sp, #12]
    c700:	mov	sl, r1
    c704:	ldr	r3, [r3]
    c708:	str	r3, [sp, #8]
    c70c:	add	r4, r4, #1
    c710:	ldr	r3, [sp, #4]
    c714:	add	r2, r4, ip
    c718:	add	r1, sl, #1
    c71c:	mov	r4, #0
    c720:	mov	r0, r2
    c724:	str	r1, [r3]
    c728:	str	r2, [sp]
    c72c:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    c730:	ldr	r3, [sp, #8]
    c734:	mov	r1, r7
    c738:	ldr	r2, [sp]
    c73c:	str	r0, [r3, sl, lsl #2]
    c740:	bl	916c <memcpy@plt>
    c744:	b	c640 <close@plt+0x32d0>
    c748:	add	r7, r5, #1
    c74c:	ldrb	r3, [r5, #1]
    c750:	b	c6ac <close@plt+0x333c>
    c754:	add	r7, r5, #2
    c758:	ldrb	r3, [r5, #2]
    c75c:	b	c6ac <close@plt+0x333c>
    c760:	ldr	r3, [sp, #12]
    c764:	add	r1, r1, #16
    c768:	mov	r2, #4
    c76c:	ldr	r0, [r3]
    c770:	str	ip, [sp]
    c774:	bl	f2b4 <rpmMD5Update@@Base+0x414>
    c778:	ldr	r3, [sp, #4]
    c77c:	ldr	ip, [sp]
    c780:	ldr	sl, [r3]
    c784:	ldr	r3, [sp, #12]
    c788:	str	r0, [sp, #8]
    c78c:	str	r0, [r3]
    c790:	b	c70c <close@plt+0x339c>
    c794:	mov	r0, r4
    c798:	bl	91e4 <perror@plt>
    c79c:	mov	r0, #1
    c7a0:	bl	9280 <exit@plt>
    c7a4:	andeq	r8, r0, r4, ror #14
    c7a8:	andeq	r1, r1, r0, lsl fp
    c7ac:	strdeq	r0, [r0], -r4
    c7b0:	andeq	r0, r0, r0, lsl r1
    c7b4:	push	{r3, r4, r5, r6, r7, lr}
    c7b8:	mov	r7, r0
    c7bc:	ldr	r3, [pc, #92]	; c820 <close@plt+0x34b0>
    c7c0:	ldr	r2, [pc, #92]	; c824 <close@plt+0x34b4>
    c7c4:	add	r3, pc, r3
    c7c8:	ldr	r1, [pc, #88]	; c828 <close@plt+0x34b8>
    c7cc:	ldr	r2, [r3, r2]
    c7d0:	ldr	r3, [r3, r1]
    c7d4:	ldr	r6, [r2]
    c7d8:	ldr	r5, [r3]
    c7dc:	cmp	r6, #0
    c7e0:	ble	c818 <close@plt+0x34a8>
    c7e4:	sub	r5, r5, #4
    c7e8:	mov	r4, #0
    c7ec:	b	c7f8 <close@plt+0x3488>
    c7f0:	cmp	r4, r6
    c7f4:	beq	c818 <close@plt+0x34a8>
    c7f8:	ldr	r0, [r5, #4]!
    c7fc:	mov	r1, r7
    c800:	bl	90f4 <strcmp@plt>
    c804:	add	r4, r4, #1
    c808:	cmp	r0, #0
    c80c:	bne	c7f0 <close@plt+0x3480>
    c810:	mov	r0, #1
    c814:	pop	{r3, r4, r5, r6, r7, pc}
    c818:	mov	r0, #0
    c81c:	pop	{r3, r4, r5, r6, r7, pc}
    c820:	andeq	r1, r1, r0, asr r9
    c824:	andeq	r0, r0, r0, lsl r1
    c828:	strdeq	r0, [r0], -r4
    c82c:	ldr	ip, [pc, #280]	; c94c <close@plt+0x35dc>
    c830:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c834:	mov	r6, r0
    c838:	ldr	r0, [pc, #272]	; c950 <close@plt+0x35e0>
    c83c:	add	ip, pc, ip
    c840:	sub	sp, sp, #28
    c844:	mov	r7, r2
    c848:	mov	r2, ip
    c84c:	mov	fp, r1
    c850:	ldr	r8, [ip, r0]
    c854:	ldr	sl, [sp, #64]	; 0x40
    c858:	ldr	r9, [sp, #68]	; 0x44
    c85c:	ldr	r2, [r8]
    c860:	cmp	sl, #0
    c864:	str	r2, [sp, #20]
    c868:	ble	c93c <close@plt+0x35cc>
    c86c:	mov	r4, r3
    c870:	mov	r5, #0
    c874:	b	c888 <close@plt+0x3518>
    c878:	add	r5, r5, #1
    c87c:	add	r4, r4, #28
    c880:	cmp	r5, sl
    c884:	beq	c928 <close@plt+0x35b8>
    c888:	mov	r0, r6
    c88c:	ldr	r1, [r4]
    c890:	bl	90f4 <strcmp@plt>
    c894:	mov	r3, r4
    c898:	cmp	r0, #0
    c89c:	bne	c878 <close@plt+0x3508>
    c8a0:	ldr	sl, [r3, #8]
    c8a4:	ands	r0, sl, #1024	; 0x400
    c8a8:	beq	c910 <close@plt+0x35a0>
    c8ac:	cmp	r7, #0
    c8b0:	ble	c930 <close@plt+0x35c0>
    c8b4:	mov	r4, fp
    c8b8:	mov	r5, #0
    c8bc:	b	c8d0 <close@plt+0x3560>
    c8c0:	add	r5, r5, #1
    c8c4:	add	r4, r4, #28
    c8c8:	cmp	r5, r7
    c8cc:	beq	c934 <close@plt+0x35c4>
    c8d0:	mov	r0, r6
    c8d4:	ldr	r1, [r4]
    c8d8:	bl	90f4 <strcmp@plt>
    c8dc:	mov	fp, r4
    c8e0:	cmp	r0, #0
    c8e4:	bne	c8c0 <close@plt+0x3550>
    c8e8:	add	r4, sp, #4
    c8ec:	mov	r0, r9
    c8f0:	mov	r1, r4
    c8f4:	bl	f504 <rpmMD5Update@@Base+0x664>
    c8f8:	mov	r0, r4
    c8fc:	add	r1, fp, #12
    c900:	mov	r2, #16
    c904:	bl	9190 <memcmp@plt>
    c908:	adds	r0, r0, #0
    c90c:	movne	r0, #1
    c910:	ldr	r2, [sp, #20]
    c914:	ldr	r3, [r8]
    c918:	cmp	r2, r3
    c91c:	bne	c948 <close@plt+0x35d8>
    c920:	add	sp, sp, #28
    c924:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c928:	mov	r0, #0
    c92c:	b	c910 <close@plt+0x35a0>
    c930:	bne	c8e8 <close@plt+0x3578>
    c934:	mov	r0, #1
    c938:	b	c910 <close@plt+0x35a0>
    c93c:	moveq	r0, sl
    c940:	bne	c8a0 <close@plt+0x3530>
    c944:	b	c910 <close@plt+0x35a0>
    c948:	bl	91a8 <__stack_chk_fail@plt>
    c94c:	ldrdeq	r1, [r1], -r8
    c950:	strdeq	r0, [r0], -r8
    c954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c958:	sub	sp, sp, #4160	; 0x1040
    c95c:	ldr	r4, [pc, #1664]	; cfe4 <close@plt+0x3c74>
    c960:	sub	sp, sp, #20
    c964:	ldr	r3, [pc, #1660]	; cfe8 <close@plt+0x3c78>
    c968:	add	r8, sp, #8192	; 0x2000
    c96c:	add	r4, pc, r4
    c970:	str	r0, [sp, #44]	; 0x2c
    c974:	str	r4, [sp, #28]
    c978:	str	r1, [sp, #32]
    c97c:	ldr	r3, [r4, r3]
    c980:	ldr	r2, [pc, #1636]	; cfec <close@plt+0x3c7c>
    c984:	str	r3, [sp, #52]	; 0x34
    c988:	ldr	r3, [r3]
    c98c:	str	r3, [r8, #-4020]	; 0xfffff04c
    c990:	ldr	r6, [r4, r2]
    c994:	ldr	r2, [r6, #60]	; 0x3c
    c998:	ldr	r3, [r6, #24]
    c99c:	ldr	r7, [r6]
    c9a0:	cmp	r2, r3
    c9a4:	beq	cf94 <close@plt+0x3c24>
    c9a8:	add	r9, sp, #60	; 0x3c
    c9ac:	add	r5, sp, #76	; 0x4c
    c9b0:	movw	ip, #61420	; 0xefec
    c9b4:	lsr	r4, r7, #2
    c9b8:	movt	ip, #65535	; 0xffff
    c9bc:	lsr	r8, r7, #1
    c9c0:	str	ip, [sp, #36]	; 0x24
    c9c4:	str	r4, [sp, #40]	; 0x28
    c9c8:	str	r8, [sp, #48]	; 0x30
    c9cc:	ldr	r3, [r6, #8]
    c9d0:	cmp	r7, r3
    c9d4:	bls	ca2c <close@plt+0x36bc>
    c9d8:	ldr	r2, [r6, #16]
    c9dc:	cmp	r2, #0
    c9e0:	bne	ca2c <close@plt+0x36bc>
    c9e4:	ldr	r8, [sp, #32]
    c9e8:	rsb	r4, r3, r7
    c9ec:	ldr	r0, [r6, #4]
    c9f0:	cmp	r4, r8
    c9f4:	movge	r4, r8
    c9f8:	ldr	r1, [sp, #44]	; 0x2c
    c9fc:	add	r0, r0, r3
    ca00:	rsb	r8, r4, r8
    ca04:	mov	r2, r4
    ca08:	add	ip, r1, r4
    ca0c:	str	r8, [sp, #32]
    ca10:	str	ip, [sp, #44]	; 0x2c
    ca14:	bl	916c <memcpy@plt>
    ca18:	ldr	r3, [r6, #8]
    ca1c:	add	r4, r4, r3
    ca20:	str	r4, [r6, #8]
    ca24:	cmp	r7, r4
    ca28:	bhi	cd6c <close@plt+0x39fc>
    ca2c:	ldr	ip, [r6, #24]
    ca30:	cmp	r7, ip
    ca34:	bls	ca9c <close@plt+0x372c>
    ca38:	ldr	r3, [r6, #32]
    ca3c:	cmp	r3, #0
    ca40:	bne	ca9c <close@plt+0x372c>
    ca44:	ldr	r3, [r6, #44]	; 0x2c
    ca48:	rsb	r4, ip, r7
    ca4c:	cmp	r3, #0
    ca50:	beq	cd90 <close@plt+0x3a20>
    ca54:	cmp	r4, r3
    ca58:	movcs	r4, r3
    ca5c:	ldr	r0, [r6, #20]
    ca60:	ldr	r1, [r6, #40]	; 0x28
    ca64:	mov	r2, r4
    ca68:	add	r0, r0, ip
    ca6c:	bl	916c <memcpy@plt>
    ca70:	ldr	ip, [r6, #24]
    ca74:	ldr	r2, [r6, #40]	; 0x28
    ca78:	add	ip, r4, ip
    ca7c:	ldr	r3, [r6, #44]	; 0x2c
    ca80:	cmp	r7, ip
    ca84:	add	r2, r2, r4
    ca88:	str	ip, [r6, #24]
    ca8c:	rsb	r4, r4, r3
    ca90:	str	r2, [r6, #40]	; 0x28
    ca94:	str	r4, [r6, #44]	; 0x2c
    ca98:	bhi	ca38 <close@plt+0x36c8>
    ca9c:	ldr	r3, [r6, #60]	; 0x3c
    caa0:	cmp	ip, r3
    caa4:	moveq	r1, ip
    caa8:	beq	cc28 <close@plt+0x38b8>
    caac:	ldr	r0, [r6, #48]	; 0x30
    cab0:	add	lr, r6, #56	; 0x38
    cab4:	ldr	r1, [r6, #4]
    cab8:	add	r4, r6, #52	; 0x34
    cabc:	ldr	r2, [r6, #8]
    cac0:	ldr	r3, [r6, #20]
    cac4:	str	ip, [sp]
    cac8:	add	ip, r6, #60	; 0x3c
    cacc:	str	lr, [sp, #12]
    cad0:	str	ip, [sp, #16]
    cad4:	str	r9, [sp, #4]
    cad8:	str	r4, [sp, #8]
    cadc:	bl	11f10 <rpmMD5Update@@Base+0x3070>
    cae0:	add	lr, sp, #4160	; 0x1040
    cae4:	ldr	ip, [sp, #36]	; 0x24
    cae8:	add	lr, lr, #16
    caec:	ldr	r8, [lr, ip]
    caf0:	cmp	r8, #0
    caf4:	bne	cdcc <close@plt+0x3a5c>
    caf8:	ldr	r3, [r6, #60]	; 0x3c
    cafc:	ldr	r2, [r6, #24]
    cb00:	cmp	r3, r2
    cb04:	beq	cf24 <close@plt+0x3bb4>
    cb08:	ldmib	r9, {r2, r3}
    cb0c:	cmp	r2, #0
    cb10:	beq	cb5c <close@plt+0x37ec>
    cb14:	ldr	r1, [r6, #24]
    cb18:	add	r0, r2, r3
    cb1c:	cmp	r0, r1
    cb20:	bhi	cfe0 <close@plt+0x3c70>
    cb24:	ldr	r0, [r6, #68]	; 0x44
    cb28:	movw	ip, #4244	; 0x1094
    cb2c:	ldr	r1, [r6, #20]
    cb30:	ldr	ip, [r0, ip]
    cb34:	add	r1, r1, r3
    cb38:	blx	ip
    cb3c:	ldr	r3, [r9, #4]
    cb40:	cmp	r0, r3
    cb44:	bne	cfc8 <close@plt+0x3c58>
    cb48:	add	ip, sp, #4160	; 0x1040
    cb4c:	ldr	r4, [sp, #36]	; 0x24
    cb50:	add	ip, ip, #16
    cb54:	ldr	r3, [r9, #8]
    cb58:	ldr	r8, [ip, r4]
    cb5c:	cmp	r8, #0
    cb60:	bne	ce1c <close@plt+0x3aac>
    cb64:	ldr	r2, [r6, #28]
    cb68:	ldr	ip, [r6, #76]	; 0x4c
    cb6c:	add	r3, r3, r2
    cb70:	ldr	r4, [r6, #12]
    cb74:	ldr	r2, [r9, #12]
    cb78:	cmp	ip, #0
    cb7c:	str	r3, [r9, #8]
    cb80:	add	r4, r4, r2
    cb84:	str	r4, [r9, #12]
    cb88:	beq	cbb8 <close@plt+0x3848>
    cb8c:	sub	r0, ip, #-268435455	; 0xf0000001
    cb90:	ldr	r1, [r6, #72]	; 0x48
    cb94:	add	r2, r1, r0, lsl #4
    cb98:	ldr	lr, [r2, #4]
    cb9c:	cmp	lr, #0
    cba0:	bne	cbb8 <close@plt+0x3848>
    cba4:	ldr	lr, [r1, r0, lsl #4]
    cba8:	ldr	r8, [r2, #12]
    cbac:	add	r8, lr, r8
    cbb0:	cmp	r4, r8
    cbb4:	beq	cefc <close@plt+0x3b8c>
    cbb8:	ldr	r3, [r9, #4]
    cbbc:	cmp	r3, #0
    cbc0:	bne	cbdc <close@plt+0x386c>
    cbc4:	add	lr, sp, #4160	; 0x1040
    cbc8:	ldr	r8, [sp, #36]	; 0x24
    cbcc:	add	lr, lr, #16
    cbd0:	ldr	r3, [lr, r8]
    cbd4:	cmp	r3, #0
    cbd8:	beq	cc24 <close@plt+0x38b4>
    cbdc:	tst	ip, #31
    cbe0:	bne	cec0 <close@plt+0x3b50>
    cbe4:	ldr	r0, [r6, #72]	; 0x48
    cbe8:	cmp	r0, #0
    cbec:	beq	cec8 <close@plt+0x3b58>
    cbf0:	add	r1, ip, #32
    cbf4:	lsl	r1, r1, #4
    cbf8:	bl	91b4 <realloc@plt>
    cbfc:	mov	lr, r0
    cc00:	cmp	lr, #0
    cc04:	str	r0, [r6, #72]	; 0x48
    cc08:	beq	cee4 <close@plt+0x3b74>
    cc0c:	ldr	ip, [r6, #76]	; 0x4c
    cc10:	ldm	r9, {r0, r1, r2, r3}
    cc14:	add	lr, lr, ip, lsl #4
    cc18:	add	ip, ip, #1
    cc1c:	stm	lr, {r0, r1, r2, r3}
    cc20:	str	ip, [r6, #76]	; 0x4c
    cc24:	ldr	r1, [r6, #60]	; 0x3c
    cc28:	ldr	r8, [sp, #40]	; 0x28
    cc2c:	cmp	r8, r1
    cc30:	bcs	cc90 <close@plt+0x3920>
    cc34:	ldr	r3, [r6, #32]
    cc38:	cmp	r3, #0
    cc3c:	bne	cc90 <close@plt+0x3920>
    cc40:	ldr	r2, [r6, #24]
    cc44:	cmp	r2, r1
    cc48:	bls	cc64 <close@plt+0x38f4>
    cc4c:	ldr	r0, [r6, #20]
    cc50:	rsb	r2, r1, r2
    cc54:	add	r1, r0, r1
    cc58:	bl	913c <memmove@plt>
    cc5c:	ldr	r2, [r6, #24]
    cc60:	ldr	r1, [r6, #60]	; 0x3c
    cc64:	rsb	ip, r1, r2
    cc68:	ldr	r0, [r6, #28]
    cc6c:	ldr	r2, [r6, #52]	; 0x34
    cc70:	mov	r3, #0
    cc74:	add	r0, r1, r0
    cc78:	str	ip, [r6, #24]
    cc7c:	rsb	r2, r1, r2
    cc80:	mov	r1, r3
    cc84:	str	r0, [r6, #28]
    cc88:	str	r2, [r6, #52]	; 0x34
    cc8c:	str	r3, [r6, #60]	; 0x3c
    cc90:	ldr	r3, [r6, #56]	; 0x38
    cc94:	ldr	ip, [sp, #48]	; 0x30
    cc98:	cmp	r3, ip
    cc9c:	bls	cd2c <close@plt+0x39bc>
    cca0:	ldr	r2, [r6, #16]
    cca4:	cmp	r2, #0
    cca8:	bne	cd2c <close@plt+0x39bc>
    ccac:	ldr	r0, [r6, #12]
    ccb0:	add	r2, r3, r7
    ccb4:	ldr	ip, [r6, #28]
    ccb8:	add	r2, r2, r0
    ccbc:	add	r1, r1, ip
    ccc0:	cmp	r2, r1
    ccc4:	movcc	r4, r3
    ccc8:	bcc	ccdc <close@plt+0x396c>
    cccc:	ldr	r8, [sp, #40]	; 0x28
    ccd0:	rsb	r4, r8, r3
    ccd4:	cmp	r4, r3
    ccd8:	movcs	r4, r3
    ccdc:	ldr	r2, [r6, #8]
    cce0:	cmp	r4, r2
    cce4:	movcs	r1, r0
    cce8:	bcs	cd08 <close@plt+0x3998>
    ccec:	ldr	r0, [r6, #4]
    ccf0:	rsb	r2, r4, r2
    ccf4:	add	r1, r0, r4
    ccf8:	bl	913c <memmove@plt>
    ccfc:	ldr	r2, [r6, #8]
    cd00:	ldr	r1, [r6, #12]
    cd04:	ldr	r3, [r6, #56]	; 0x38
    cd08:	ldr	r0, [r6, #48]	; 0x30
    cd0c:	add	r1, r1, r4
    cd10:	rsb	r2, r4, r2
    cd14:	str	r1, [r6, #12]
    cd18:	rsb	r3, r4, r3
    cd1c:	str	r2, [r6, #8]
    cd20:	str	r3, [r6, #56]	; 0x38
    cd24:	bl	1232c <rpmMD5Update@@Base+0x348c>
    cd28:	ldr	r1, [r6, #60]	; 0x3c
    cd2c:	ldr	r3, [r6, #24]
    cd30:	cmp	r3, r1
    cd34:	bne	c9cc <close@plt+0x365c>
    cd38:	ldr	r3, [r6, #32]
    cd3c:	cmp	r3, #0
    cd40:	beq	c9cc <close@plt+0x365c>
    cd44:	ldr	r1, [r6, #8]
    cd48:	mov	r2, #0
    cd4c:	ldr	r3, [r6, #12]
    cd50:	ldr	ip, [sp, #32]
    cd54:	add	r3, r1, r3
    cd58:	ldr	r0, [r6, #48]	; 0x30
    cd5c:	add	r3, r3, ip
    cd60:	str	r2, [r6, #8]
    cd64:	str	r3, [r6, #12]
    cd68:	bl	1232c <rpmMD5Update@@Base+0x348c>
    cd6c:	ldr	r4, [sp, #52]	; 0x34
    cd70:	add	r1, sp, #8192	; 0x2000
    cd74:	ldr	r2, [r1, #-4020]	; 0xfffff04c
    cd78:	ldr	r3, [r4]
    cd7c:	cmp	r2, r3
    cd80:	bne	cfc4 <close@plt+0x3c54>
    cd84:	add	sp, sp, #4160	; 0x1040
    cd88:	add	sp, sp, #20
    cd8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cd90:	ldr	r0, [r6, #36]	; 0x24
    cd94:	movw	lr, #4240	; 0x1090
    cd98:	ldr	r1, [r6, #20]
    cd9c:	mov	r2, r4
    cda0:	ldr	r3, [r0, lr]
    cda4:	add	r1, r1, ip
    cda8:	blx	r3
    cdac:	cmp	r0, #0
    cdb0:	blt	cf7c <close@plt+0x3c0c>
    cdb4:	ldr	r3, [r6, #24]
    cdb8:	moveq	r8, #1
    cdbc:	streq	r8, [r6, #32]
    cdc0:	add	ip, r0, r3
    cdc4:	str	ip, [r6, #24]
    cdc8:	b	ca30 <close@plt+0x36c0>
    cdcc:	ldr	r3, [r6, #16]
    cdd0:	cmp	r3, #0
    cdd4:	bne	cb08 <close@plt+0x3798>
    cdd8:	ldr	r3, [r6, #24]
    cddc:	ldr	r2, [r6, #60]	; 0x3c
    cde0:	cmp	r2, r3
    cde4:	ldr	r3, [r9, #12]
    cde8:	addeq	r3, r8, r3
    cdec:	beq	ce00 <close@plt+0x3a90>
    cdf0:	ldr	r2, [r6, #8]
    cdf4:	add	r3, r8, r3
    cdf8:	cmp	r3, r2
    cdfc:	bne	cb08 <close@plt+0x3798>
    ce00:	ldr	r2, [r9, #8]
    ce04:	str	r3, [r6, #56]	; 0x38
    ce08:	mov	r3, #0
    ce0c:	str	r3, [r9, #4]
    ce10:	mov	r3, r2
    ce14:	str	r2, [r6, #60]	; 0x3c
    ce18:	str	r2, [r6, #52]	; 0x34
    ce1c:	ldr	r0, [r6, #64]	; 0x40
    ce20:	cmp	r0, #0
    ce24:	beq	cb64 <close@plt+0x37f4>
    ce28:	ldr	sl, [r9, #12]
    ce2c:	rsb	fp, r8, r3
    ce30:	ldr	r2, [r6, #8]
    ce34:	add	r1, r8, sl
    ce38:	cmp	r1, r2
    ce3c:	bhi	cfe0 <close@plt+0x3c70>
    ce40:	ldr	r2, [r6, #24]
    ce44:	cmp	r2, r3
    ce48:	bcc	cfe0 <close@plt+0x3c70>
    ce4c:	ldr	lr, [r6, #20]
    ce50:	cmp	r8, #4096	; 0x1000
    ce54:	movcc	r4, r8
    ce58:	movcs	r4, #4096	; 0x1000
    ce5c:	ldr	r1, [r6, #4]
    ce60:	mov	r3, #0
    ce64:	add	lr, lr, fp
    ce68:	add	r1, r1, sl
    ce6c:	ldrb	ip, [lr, r3]
    ce70:	ldrb	r2, [r1, r3]
    ce74:	rsb	r2, r2, ip
    ce78:	strb	r2, [r5, r3]
    ce7c:	add	r3, r3, #1
    ce80:	cmp	r4, r3
    ce84:	bgt	ce6c <close@plt+0x3afc>
    ce88:	movw	ip, #4244	; 0x1094
    ce8c:	mov	r1, r5
    ce90:	ldr	r3, [r0, ip]
    ce94:	mov	r2, r4
    ce98:	blx	r3
    ce9c:	cmp	r4, r0
    cea0:	bne	cf50 <close@plt+0x3be0>
    cea4:	subs	r8, r8, r4
    cea8:	add	fp, fp, r4
    ceac:	add	sl, sl, r4
    ceb0:	ldrne	r0, [r6, #64]	; 0x40
    ceb4:	bne	ce4c <close@plt+0x3adc>
    ceb8:	ldr	r3, [r9, #8]
    cebc:	b	cb64 <close@plt+0x37f4>
    cec0:	ldr	lr, [r6, #72]	; 0x48
    cec4:	b	cc10 <close@plt+0x38a0>
    cec8:	add	r0, ip, #32
    cecc:	lsl	r0, r0, #4
    ced0:	bl	9250 <malloc@plt>
    ced4:	mov	lr, r0
    ced8:	cmp	lr, #0
    cedc:	str	r0, [r6, #72]	; 0x48
    cee0:	bne	cc0c <close@plt+0x389c>
    cee4:	ldr	r0, [pc, #260]	; cff0 <close@plt+0x3c80>
    cee8:	mov	r1, #1
    ceec:	ldr	r3, [pc, #256]	; cff4 <close@plt+0x3c84>
    cef0:	mov	r2, #14
    cef4:	add	r0, pc, r0
    cef8:	b	cf64 <close@plt+0x3bf4>
    cefc:	add	r4, sp, #4160	; 0x1040
    cf00:	ldr	r8, [sp, #36]	; 0x24
    cf04:	add	r4, r4, #16
    cf08:	ldr	ip, [r9, #4]
    cf0c:	str	r3, [r2, #8]
    cf10:	ldr	r3, [r4, r8]
    cf14:	str	ip, [r2, #4]
    cf18:	add	lr, r3, lr
    cf1c:	str	lr, [r1, r0, lsl #4]
    cf20:	b	cc24 <close@plt+0x38b4>
    cf24:	ldr	r0, [r6, #12]
    cf28:	ldr	r2, [r6, #56]	; 0x38
    cf2c:	ldr	r1, [r6, #28]
    cf30:	add	r2, r0, r2
    cf34:	add	r3, r3, r1
    cf38:	cmp	r2, r3
    cf3c:	bcs	cb08 <close@plt+0x3798>
    cf40:	ldr	r1, [r6, #8]
    cf44:	ldmib	r9, {r2, r3}
    cf48:	str	r1, [r6, #56]	; 0x38
    cf4c:	b	cb0c <close@plt+0x379c>
    cf50:	ldr	r0, [pc, #160]	; cff8 <close@plt+0x3c88>
    cf54:	mov	r1, #1
    cf58:	ldr	r3, [pc, #148]	; cff4 <close@plt+0x3c84>
    cf5c:	mov	r2, #38	; 0x26
    cf60:	add	r0, pc, r0
    cf64:	ldr	r4, [sp, #28]
    cf68:	ldr	r3, [r4, r3]
    cf6c:	ldr	r3, [r3]
    cf70:	bl	91fc <fwrite@plt>
    cf74:	mov	r0, #1
    cf78:	bl	9280 <exit@plt>
    cf7c:	ldr	r0, [pc, #120]	; cffc <close@plt+0x3c8c>
    cf80:	mov	r1, #1
    cf84:	ldr	r3, [pc, #104]	; cff4 <close@plt+0x3c84>
    cf88:	mov	r2, #20
    cf8c:	add	r0, pc, r0
    cf90:	b	cf64 <close@plt+0x3bf4>
    cf94:	ldr	r3, [r6, #32]
    cf98:	cmp	r3, #0
    cf9c:	beq	c9a8 <close@plt+0x3638>
    cfa0:	ldr	r2, [r6, #8]
    cfa4:	mov	r1, #0
    cfa8:	ldr	r3, [r6, #12]
    cfac:	ldr	ip, [sp, #32]
    cfb0:	add	r3, r2, r3
    cfb4:	str	r1, [r6, #8]
    cfb8:	add	r3, r3, ip
    cfbc:	str	r3, [r6, #12]
    cfc0:	b	cd6c <close@plt+0x39fc>
    cfc4:	bl	91a8 <__stack_chk_fail@plt>
    cfc8:	ldr	r0, [pc, #48]	; d000 <close@plt+0x3c90>
    cfcc:	mov	r1, #1
    cfd0:	ldr	r3, [pc, #28]	; cff4 <close@plt+0x3c84>
    cfd4:	mov	r2, #30
    cfd8:	add	r0, pc, r0
    cfdc:	b	cf64 <close@plt+0x3bf4>
    cfe0:	bl	9364 <abort@plt>
    cfe4:	andeq	r1, r1, r8, lsr #15
    cfe8:	strdeq	r0, [r0], -r8
    cfec:	strdeq	r0, [r0], -ip
    cff0:	andeq	r7, r0, r4, asr #29
    cff4:	andeq	r0, r0, r4, lsl #2
    cff8:	andeq	r7, r0, r0, lsr lr
    cffc:	andeq	r7, r0, ip, asr #27
    d000:	muleq	r0, r8, sp
    d004:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    d008:	mov	r5, r3
    d00c:	ldr	r7, [pc, #196]	; d0d8 <close@plt+0x3d68>
    d010:	mov	r9, r0
    d014:	ldr	r6, [pc, #192]	; d0dc <close@plt+0x3d6c>
    d018:	mov	r8, r1
    d01c:	add	r7, pc, r7
    d020:	ldr	ip, [r0]
    d024:	mov	sl, r2
    d028:	ldr	r4, [r1]
    d02c:	ldr	r3, [r7, r6]
    d030:	cmp	ip, r3
    d034:	beq	d098 <close@plt+0x3d28>
    d038:	adds	r6, r4, r5
    d03c:	bcs	d0b0 <close@plt+0x3d40>
    d040:	add	r3, r6, #65280	; 0xff00
    d044:	add	r3, r3, #255	; 0xff
    d048:	cmp	r6, r3
    d04c:	bhi	d0b0 <close@plt+0x3d40>
    d050:	cmp	r4, #0
    d054:	beq	d068 <close@plt+0x3cf8>
    d058:	sub	r2, r4, #1
    d05c:	uxtah	r2, r5, r2
    d060:	cmp	r2, #65536	; 0x10000
    d064:	bcc	d080 <close@plt+0x3d10>
    d068:	lsr	r1, r3, #16
    d06c:	mov	r0, ip
    d070:	lsl	r1, r1, #16
    d074:	bl	f234 <rpmMD5Update@@Base+0x394>
    d078:	mov	ip, r0
    d07c:	str	r0, [r9]
    d080:	add	r0, ip, r4
    d084:	mov	r1, sl
    d088:	mov	r2, r5
    d08c:	bl	916c <memcpy@plt>
    d090:	str	r6, [r8]
    d094:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d098:	add	r4, r4, r5
    d09c:	mov	r0, r2
    d0a0:	str	r4, [r1]
    d0a4:	mov	r1, r5
    d0a8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    d0ac:	b	c954 <close@plt+0x35e4>
    d0b0:	ldr	r3, [pc, #40]	; d0e0 <close@plt+0x3d70>
    d0b4:	mov	r1, #1
    d0b8:	ldr	r0, [pc, #36]	; d0e4 <close@plt+0x3d74>
    d0bc:	mov	r2, #20
    d0c0:	ldr	r3, [r7, r3]
    d0c4:	add	r0, pc, r0
    d0c8:	ldr	r3, [r3]
    d0cc:	bl	91fc <fwrite@plt>
    d0d0:	mov	r0, #1
    d0d4:	bl	9280 <exit@plt>
    d0d8:	strdeq	r1, [r1], -r8
    d0dc:	strdeq	r0, [r0], -ip
    d0e0:	andeq	r0, r0, r4, lsl #2
    d0e4:	andeq	r7, r0, r4, lsl #26
    d0e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d0ec:	cmp	r1, #0
    d0f0:	sub	sp, sp, #36	; 0x24
    d0f4:	mov	fp, #0
    d0f8:	str	r1, [sp, #12]
    d0fc:	str	r2, [sp, #28]
    d100:	ble	d338 <close@plt+0x3fc8>
    d104:	mov	sl, fp
    d108:	mov	ip, fp
    d10c:	mov	r5, fp
    d110:	mov	r6, fp
    d114:	mov	r7, fp
    d118:	str	r0, [sp, #4]
    d11c:	str	fp, [sp, #8]
    d120:	ldr	r3, [sp, #4]
    d124:	ldm	r3, {r8, r9}
    d128:	ldr	r4, [r3, #12]
    d12c:	orrs	r2, r9, r8
    d130:	beq	d1f0 <close@plt+0x3e80>
    d134:	cmp	r8, #0
    d138:	beq	d2ac <close@plt+0x3f3c>
    d13c:	sub	r3, r6, #1
    d140:	str	sl, [sp, #24]
    d144:	rsb	r3, r7, r3
    d148:	add	r6, r7, #1
    d14c:	str	r9, [sp, #16]
    d150:	lsl	r7, r7, #3
    d154:	str	ip, [sp, #20]
    d158:	mov	r0, fp
    d15c:	mov	sl, r3
    d160:	b	d1bc <close@plt+0x3e4c>
    d164:	cmp	r4, r5
    d168:	bls	d178 <close@plt+0x3e08>
    d16c:	rsb	r2, r5, r4
    d170:	cmp	r2, #0
    d174:	blt	d264 <close@plt+0x3ef4>
    d178:	cmp	r4, r5
    d17c:	bcs	d18c <close@plt+0x3e1c>
    d180:	rsb	r2, r4, r5
    d184:	cmp	r2, #0
    d188:	blt	d304 <close@plt+0x3f94>
    d18c:	cmp	r8, #0
    d190:	rsb	r5, r5, r4
    d194:	str	r5, [r0, r7]
    d198:	bge	d280 <close@plt+0x3f10>
    d19c:	sub	r4, r4, #-2147483647	; 0x80000001
    d1a0:	add	r2, r0, r7
    d1a4:	add	r8, r8, #-2147483647	; 0x80000001
    d1a8:	mvn	r3, #-2147483648	; 0x80000000
    d1ac:	mov	r5, r4
    d1b0:	str	r3, [r2, #4]
    d1b4:	add	r6, r6, #1
    d1b8:	add	r7, r7, #8
    d1bc:	sub	r9, r6, #1
    d1c0:	add	fp, sl, r6
    d1c4:	tst	r9, #15
    d1c8:	bne	d164 <close@plt+0x3df4>
    d1cc:	add	r1, r6, #15
    d1d0:	mov	r2, #8
    d1d4:	bl	f2b4 <rpmMD5Update@@Base+0x414>
    d1d8:	b	d164 <close@plt+0x3df4>
    d1dc:	add	r3, r0, r3
    d1e0:	add	sl, sl, #1
    d1e4:	mov	ip, r0
    d1e8:	mov	r6, #0
    d1ec:	str	r9, [r3, #4]
    d1f0:	ldr	r3, [sp, #8]
    d1f4:	ldr	r2, [sp, #12]
    d1f8:	add	r3, r3, #1
    d1fc:	str	r3, [sp, #8]
    d200:	ldr	r3, [sp, #4]
    d204:	add	r3, r3, #16
    d208:	str	r3, [sp, #4]
    d20c:	ldr	r3, [sp, #8]
    d210:	cmp	r3, r2
    d214:	bne	d120 <close@plt+0x3db0>
    d218:	cmp	r6, #0
    d21c:	mov	r4, fp
    d220:	mov	fp, r7
    d224:	moveq	r3, sl
    d228:	beq	d248 <close@plt+0x3ed8>
    d22c:	tst	sl, #15
    d230:	beq	d320 <close@plt+0x3fb0>
    d234:	add	r2, ip, sl, lsl #3
    d238:	add	r3, sl, #1
    d23c:	str	r6, [ip, sl, lsl #3]
    d240:	mov	r1, #0
    d244:	str	r1, [r2, #4]
    d248:	ldr	r2, [sp, #28]
    d24c:	str	r3, [r2, #184]	; 0xb8
    d250:	str	ip, [r2, #192]	; 0xc0
    d254:	str	fp, [r2, #188]	; 0xbc
    d258:	str	r4, [r2, #196]	; 0xc4
    d25c:	add	sp, sp, #36	; 0x24
    d260:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d264:	mov	r2, r0
    d268:	mvn	r3, #-2147483648	; 0x80000000
    d26c:	sub	r5, r5, #-2147483647	; 0x80000001
    d270:	str	r3, [r2, r7]!
    d274:	mov	r3, #0
    d278:	str	r3, [r2, #4]
    d27c:	b	d1b4 <close@plt+0x3e44>
    d280:	mov	r3, r9
    d284:	ldr	ip, [sp, #20]
    d288:	ldr	sl, [sp, #24]
    d28c:	mov	r6, fp
    d290:	ldr	r9, [sp, #16]
    d294:	add	r2, r0, r7
    d298:	add	r5, r8, r4
    d29c:	add	r7, r3, #1
    d2a0:	add	r6, r6, #1
    d2a4:	mov	fp, r0
    d2a8:	str	r8, [r2, #4]
    d2ac:	cmp	r9, #0
    d2b0:	beq	d1f0 <close@plt+0x3e80>
    d2b4:	lsl	r4, sl, #3
    d2b8:	mov	r0, ip
    d2bc:	add	r4, r4, #4
    d2c0:	b	d2ec <close@plt+0x3f7c>
    d2c4:	sub	r3, r4, #4
    d2c8:	cmp	r9, #0
    d2cc:	str	r6, [r0, r3]
    d2d0:	mov	r6, #0
    d2d4:	bge	d1dc <close@plt+0x3e6c>
    d2d8:	mvn	r2, #-2147483648	; 0x80000000
    d2dc:	add	r9, r9, #-2147483647	; 0x80000001
    d2e0:	str	r2, [r0, r4]
    d2e4:	add	sl, sl, #1
    d2e8:	add	r4, r4, #8
    d2ec:	tst	sl, #15
    d2f0:	bne	d2c4 <close@plt+0x3f54>
    d2f4:	add	r1, sl, #16
    d2f8:	mov	r2, #8
    d2fc:	bl	f2b4 <rpmMD5Update@@Base+0x414>
    d300:	b	d2c4 <close@plt+0x3f54>
    d304:	mov	r2, r0
    d308:	mov	r3, #-2147483647	; 0x80000001
    d30c:	add	r5, r5, #-2147483647	; 0x80000001
    d310:	str	r3, [r2, r7]!
    d314:	mov	r3, #0
    d318:	str	r3, [r2, #4]
    d31c:	b	d1b4 <close@plt+0x3e44>
    d320:	mov	r0, ip
    d324:	add	r1, sl, #16
    d328:	mov	r2, #8
    d32c:	bl	f2b4 <rpmMD5Update@@Base+0x414>
    d330:	mov	ip, r0
    d334:	b	d234 <close@plt+0x3ec4>
    d338:	mov	r3, fp
    d33c:	mov	r4, fp
    d340:	mov	ip, fp
    d344:	b	d248 <close@plt+0x3ed8>
    d348:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d34c:	sub	sp, sp, #20
    d350:	mov	sl, r2
    d354:	mov	r4, #0
    d358:	str	r0, [sp, #12]
    d35c:	mov	r5, #0
    d360:	ldr	r0, [r2, #184]	; 0xb8
    d364:	mov	r1, #4
    d368:	strd	r4, [r2, #216]	; 0xd8
    d36c:	mov	fp, r3
    d370:	bl	f33c <rpmMD5Update@@Base+0x49c>
    d374:	ldr	r3, [sl, #184]	; 0xb8
    d378:	cmp	r3, #0
    d37c:	beq	d418 <close@plt+0x40a8>
    d380:	ldrd	r4, [sl, #216]	; 0xd8
    d384:	mov	r9, #0
    d388:	mov	r1, r9
    d38c:	mov	r6, r9
    d390:	mov	ip, r9
    d394:	mov	r8, r9
    d398:	mov	r7, r3
    d39c:	strd	r4, [sp]
    d3a0:	ldr	r3, [sl, #192]	; 0xc0
    d3a4:	add	r3, r3, r9, lsl #3
    d3a8:	ldr	r4, [r3, #4]
    d3ac:	adds	r3, r4, #0
    d3b0:	movne	r3, #1
    d3b4:	cmp	r1, #0
    d3b8:	movne	r3, #0
    d3bc:	cmp	r3, #0
    d3c0:	beq	d3e4 <close@plt+0x4074>
    d3c4:	ldr	r2, [sp, #12]
    d3c8:	add	r3, r2, ip, lsl #4
    d3cc:	ldr	r1, [r3, #4]
    d3d0:	add	ip, ip, #1
    d3d4:	ldr	r6, [r3, #8]
    d3d8:	add	r3, r3, #16
    d3dc:	cmp	r1, #0
    d3e0:	beq	d3cc <close@plt+0x405c>
    d3e4:	ldrd	r2, [sp]
    d3e8:	add	r8, r8, #1
    d3ec:	add	r5, fp, r6
    d3f0:	rsb	r1, r4, r1
    d3f4:	adds	r2, r2, r4
    d3f8:	str	r5, [r0, r9, lsl #2]
    d3fc:	adc	r3, r3, #0
    d400:	cmp	r8, r7
    d404:	add	r6, r6, r4
    d408:	mov	r9, r8
    d40c:	strd	r2, [sl, #216]	; 0xd8
    d410:	strdne	r2, [sp]
    d414:	bne	d3a0 <close@plt+0x4030>
    d418:	add	sp, sp, #20
    d41c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d420:	push	{r4, r5, r6, r7, r8, lr}
    d424:	sub	sp, sp, #24
    d428:	ldr	r5, [pc, #388]	; d5b4 <close@plt+0x4244>
    d42c:	mov	r4, r0
    d430:	ldr	r3, [pc, #384]	; d5b8 <close@plt+0x4248>
    d434:	add	r5, pc, r5
    d438:	ldr	r6, [r5, r3]
    d43c:	ldr	r3, [r6]
    d440:	str	r3, [sp, #20]
    d444:	bl	9298 <strlen@plt>
    d448:	sub	r3, r0, #3
    d44c:	mov	r7, r0
    d450:	cmp	r3, #16
    d454:	bhi	d468 <close@plt+0x40f8>
    d458:	add	r3, r4, r0
    d45c:	ldrb	r3, [r3, #-2]
    d460:	cmp	r3, #46	; 0x2e
    d464:	beq	d538 <close@plt+0x41c8>
    d468:	ldr	r1, [pc, #332]	; d5bc <close@plt+0x424c>
    d46c:	mov	r0, r4
    d470:	add	r1, pc, r1
    d474:	bl	90f4 <strcmp@plt>
    d478:	cmp	r0, #0
    d47c:	moveq	r0, #2
    d480:	bne	d49c <close@plt+0x412c>
    d484:	ldr	r2, [sp, #20]
    d488:	ldr	r3, [r6]
    d48c:	cmp	r2, r3
    d490:	bne	d5b0 <close@plt+0x4240>
    d494:	add	sp, sp, #24
    d498:	pop	{r4, r5, r6, r7, r8, pc}
    d49c:	ldr	r1, [pc, #284]	; d5c0 <close@plt+0x4250>
    d4a0:	mov	r0, r4
    d4a4:	add	r1, pc, r1
    d4a8:	bl	90f4 <strcmp@plt>
    d4ac:	cmp	r0, #0
    d4b0:	beq	d588 <close@plt+0x4218>
    d4b4:	ldr	r1, [pc, #264]	; d5c4 <close@plt+0x4254>
    d4b8:	mov	r0, r4
    d4bc:	add	r1, pc, r1
    d4c0:	bl	90f4 <strcmp@plt>
    d4c4:	cmp	r0, #0
    d4c8:	moveq	r0, #3
    d4cc:	beq	d484 <close@plt+0x4114>
    d4d0:	ldr	r1, [pc, #240]	; d5c8 <close@plt+0x4258>
    d4d4:	mov	r0, r4
    d4d8:	add	r1, pc, r1
    d4dc:	bl	90f4 <strcmp@plt>
    d4e0:	cmp	r0, #0
    d4e4:	moveq	r0, #5
    d4e8:	beq	d484 <close@plt+0x4114>
    d4ec:	ldrb	r3, [r4]
    d4f0:	cmp	r3, #120	; 0x78
    d4f4:	beq	d590 <close@plt+0x4220>
    d4f8:	ldr	r1, [pc, #204]	; d5cc <close@plt+0x425c>
    d4fc:	mov	r0, r4
    d500:	add	r1, pc, r1
    d504:	bl	90f4 <strcmp@plt>
    d508:	cmp	r0, #0
    d50c:	beq	d484 <close@plt+0x4114>
    d510:	ldr	r0, [pc, #184]	; d5d0 <close@plt+0x4260>
    d514:	mov	r3, r4
    d518:	ldr	r2, [pc, #180]	; d5d4 <close@plt+0x4264>
    d51c:	mov	r1, #1
    d520:	ldr	r0, [r5, r0]
    d524:	add	r2, pc, r2
    d528:	ldr	r0, [r0]
    d52c:	bl	931c <__fprintf_chk@plt>
    d530:	mov	r0, #1
    d534:	bl	9280 <exit@plt>
    d538:	sub	r8, r0, #1
    d53c:	ldrb	r3, [r4, r8]
    d540:	sub	r3, r3, #48	; 0x30
    d544:	cmp	r3, #9
    d548:	bhi	d468 <close@plt+0x40f8>
    d54c:	mov	r1, r4
    d550:	add	r2, r0, #1
    d554:	mov	r3, #20
    d558:	mov	r0, sp
    d55c:	bl	91f0 <__memcpy_chk@plt>
    d560:	add	r3, sp, #24
    d564:	add	r7, r3, r7
    d568:	mov	r0, sp
    d56c:	mov	r3, #0
    d570:	strb	r3, [r7, #-26]	; 0xffffffe6
    d574:	bl	d420 <close@plt+0x40b0>
    d578:	ldrb	r1, [r4, r8]
    d57c:	sub	r1, r1, #48	; 0x30
    d580:	bl	14a20 <rpmMD5Update@@Base+0x5b80>
    d584:	b	d484 <close@plt+0x4114>
    d588:	mov	r0, #1
    d58c:	b	d484 <close@plt+0x4114>
    d590:	ldrb	r3, [r4, #1]
    d594:	cmp	r3, #122	; 0x7a
    d598:	bne	d4f8 <close@plt+0x4188>
    d59c:	ldrb	r3, [r4, #2]
    d5a0:	cmp	r3, #0
    d5a4:	moveq	r0, #6
    d5a8:	beq	d484 <close@plt+0x4114>
    d5ac:	b	d4f8 <close@plt+0x4188>
    d5b0:	bl	91a8 <__stack_chk_fail@plt>
    d5b4:	andeq	r0, r1, r0, ror #25
    d5b8:	strdeq	r0, [r0], -r8
    d5bc:	andeq	r7, r0, r0, ror r9
    d5c0:	andeq	r7, r0, r4, asr #18
    d5c4:	andeq	r7, r0, r4, lsr r9
    d5c8:	andeq	r7, r0, r8, lsr #18
    d5cc:	andeq	r7, r0, r8, lsl #18
    d5d0:	andeq	r0, r0, r4, lsl #2
    d5d4:	strdeq	r7, [r0], -r4
    d5d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d5dc:	sub	sp, sp, #4096	; 0x1000
    d5e0:	ldr	fp, [pc, #436]	; d79c <close@plt+0x442c>
    d5e4:	sub	sp, sp, #52	; 0x34
    d5e8:	mov	sl, r0
    d5ec:	ldr	r0, [pc, #428]	; d7a0 <close@plt+0x4430>
    d5f0:	add	fp, pc, fp
    d5f4:	str	r1, [sp, #20]
    d5f8:	str	r2, [sp, #24]
    d5fc:	mov	r4, #0
    d600:	str	r3, [sp, #32]
    d604:	mvn	r3, #0
    d608:	ldr	r0, [fp, r0]
    d60c:	add	lr, sp, #8192	; 0x2000
    d610:	str	r3, [sp]
    d614:	add	r2, r2, #212	; 0xd4
    d618:	str	r4, [sp, #4]
    d61c:	mvn	r1, #4
    d620:	str	r0, [sp, #28]
    d624:	mov	r0, #119	; 0x77
    d628:	ldr	r3, [sp, #28]
    d62c:	ldr	ip, [r3]
    d630:	str	r4, [sp, #8]
    d634:	ldr	r3, [lr, #-4004]	; 0xfffff05c
    d638:	str	ip, [lr, #-4052]	; 0xfffff02c
    d63c:	ldr	r5, [lr, #-4008]	; 0xfffff058
    d640:	bl	137dc <rpmMD5Update@@Base+0x493c>
    d644:	subs	r9, r0, #0
    d648:	beq	d784 <close@plt+0x4414>
    d64c:	ldr	ip, [sp, #20]
    d650:	cmp	ip, r4
    d654:	ble	d71c <close@plt+0x43ac>
    d658:	mov	r3, sl
    d65c:	add	r7, sp, #44	; 0x2c
    d660:	str	fp, [sp, #36]	; 0x24
    d664:	movw	sl, #4244	; 0x1094
    d668:	mov	fp, r9
    d66c:	mov	r9, r3
    d670:	str	r4, [sp, #16]
    d674:	ldr	r8, [r9]
    d678:	ldr	r6, [r9, #12]
    d67c:	ldr	ip, [sp, #32]
    d680:	cmp	r8, #0
    d684:	add	r6, ip, r6
    d688:	beq	d6f4 <close@plt+0x4384>
    d68c:	cmp	r8, #4096	; 0x1000
    d690:	movcc	r4, r8
    d694:	movcs	r4, #4096	; 0x1000
    d698:	cmp	r4, #0
    d69c:	movne	ip, #0
    d6a0:	movne	r3, ip
    d6a4:	beq	d6c8 <close@plt+0x4358>
    d6a8:	ldrb	r1, [r5, ip]
    d6ac:	ldrb	r2, [r6, ip]
    d6b0:	rsb	r2, r2, r1
    d6b4:	strb	r2, [r7, r3]
    d6b8:	add	r3, r3, #1
    d6bc:	cmp	r3, r4
    d6c0:	mov	ip, r3
    d6c4:	bne	d6a8 <close@plt+0x4338>
    d6c8:	ldr	r3, [fp, sl]
    d6cc:	mov	r0, fp
    d6d0:	mov	r1, r7
    d6d4:	mov	r2, r4
    d6d8:	blx	r3
    d6dc:	cmp	r0, r4
    d6e0:	bne	d758 <close@plt+0x43e8>
    d6e4:	subs	r8, r8, r4
    d6e8:	add	r5, r5, r4
    d6ec:	add	r6, r6, r4
    d6f0:	bne	d68c <close@plt+0x431c>
    d6f4:	ldr	r3, [sp, #16]
    d6f8:	add	r9, r9, #16
    d6fc:	ldr	ip, [sp, #20]
    d700:	add	r3, r3, #1
    d704:	ldr	r2, [r9, #-12]
    d708:	cmp	r3, ip
    d70c:	str	r3, [sp, #16]
    d710:	add	r5, r5, r2
    d714:	bne	d674 <close@plt+0x4304>
    d718:	mov	r9, fp
    d71c:	movw	r3, #4248	; 0x1098
    d720:	mov	r0, r9
    d724:	ldr	r3, [r9, r3]
    d728:	blx	r3
    d72c:	ldr	ip, [sp, #28]
    d730:	add	r1, sp, #8192	; 0x2000
    d734:	ldr	r2, [r1, #-4052]	; 0xfffff02c
    d738:	ldr	r3, [ip]
    d73c:	ldr	ip, [sp, #24]
    d740:	cmp	r2, r3
    d744:	str	r0, [ip, #208]	; 0xd0
    d748:	bne	d798 <close@plt+0x4428>
    d74c:	add	sp, sp, #4096	; 0x1000
    d750:	add	sp, sp, #52	; 0x34
    d754:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d758:	ldr	r0, [pc, #68]	; d7a4 <close@plt+0x4434>
    d75c:	mov	r1, #1
    d760:	ldr	fp, [sp, #36]	; 0x24
    d764:	ldr	r3, [pc, #60]	; d7a8 <close@plt+0x4438>
    d768:	add	r0, pc, r0
    d76c:	ldr	r3, [fp, r3]
    d770:	mov	r2, #38	; 0x26
    d774:	ldr	r3, [r3]
    d778:	bl	91fc <fwrite@plt>
    d77c:	mov	r0, #1
    d780:	bl	9280 <exit@plt>
    d784:	ldr	r0, [pc, #32]	; d7ac <close@plt+0x443c>
    d788:	mov	r1, #1
    d78c:	ldr	r3, [pc, #20]	; d7a8 <close@plt+0x4438>
    d790:	add	r0, pc, r0
    d794:	b	d76c <close@plt+0x43fc>
    d798:	bl	91a8 <__stack_chk_fail@plt>
    d79c:	andeq	r0, r1, r4, lsr #22
    d7a0:	strdeq	r0, [r0], -r8
    d7a4:	andeq	r7, r0, r8, lsr #12
    d7a8:	andeq	r0, r0, r4, lsl #2
    d7ac:	andeq	r7, r0, r0, lsl #12
    d7b0:	push	{r3, r4, r5, r6, r7, lr}
    d7b4:	mov	r4, r1
    d7b8:	ldr	r1, [pc, #176]	; d870 <close@plt+0x4500>
    d7bc:	mov	r5, r0
    d7c0:	mov	r0, r4
    d7c4:	add	r1, pc, r1
    d7c8:	bl	9118 <fopen@plt>
    d7cc:	subs	r6, r0, #0
    d7d0:	beq	d860 <close@plt+0x44f0>
    d7d4:	ldr	r2, [pc, #152]	; d874 <close@plt+0x4504>
    d7d8:	mov	r1, #1
    d7dc:	ldr	r3, [r5, #112]	; 0x70
    d7e0:	add	r2, pc, r2
    d7e4:	bl	931c <__fprintf_chk@plt>
    d7e8:	ldr	r3, [r5, #120]	; 0x78
    d7ec:	cmp	r3, #0
    d7f0:	beq	d830 <close@plt+0x44c0>
    d7f4:	ldr	r7, [pc, #124]	; d878 <close@plt+0x4508>
    d7f8:	mov	r3, #0
    d7fc:	mov	r4, r3
    d800:	add	r7, pc, r7
    d804:	ldr	ip, [r5, #116]	; 0x74
    d808:	mov	r1, #1
    d80c:	mov	r0, r6
    d810:	mov	r2, r7
    d814:	add	r4, r4, r1
    d818:	ldrb	r3, [ip, r3]
    d81c:	bl	931c <__fprintf_chk@plt>
    d820:	ldr	ip, [r5, #120]	; 0x78
    d824:	mov	r3, r4
    d828:	cmp	r4, ip
    d82c:	bcc	d804 <close@plt+0x4494>
    d830:	mov	r1, r6
    d834:	mov	r0, #10
    d838:	bl	9340 <fputc@plt>
    d83c:	mov	r0, r6
    d840:	bl	9328 <fclose@plt>
    d844:	cmp	r0, #0
    d848:	popeq	{r3, r4, r5, r6, r7, pc}
    d84c:	ldr	r0, [pc, #40]	; d87c <close@plt+0x450c>
    d850:	add	r0, pc, r0
    d854:	bl	91e4 <perror@plt>
    d858:	mov	r0, #1
    d85c:	bl	9280 <exit@plt>
    d860:	mov	r0, r4
    d864:	bl	91e4 <perror@plt>
    d868:	mov	r0, #1
    d86c:	bl	9280 <exit@plt>
    d870:	andeq	r7, r0, r4, ror r6
    d874:	andeq	r7, r0, ip, asr r6
    d878:	andeq	r7, r0, r0, asr #12
    d87c:	strdeq	r7, [r0], -r8
    d880:	ldr	ip, [pc, #132]	; d90c <close@plt+0x459c>
    d884:	mov	r3, r1
    d888:	ldr	r2, [pc, #128]	; d910 <close@plt+0x45a0>
    d88c:	movw	r1, #4244	; 0x1094
    d890:	add	ip, pc, ip
    d894:	push	{r4, r5, r6, r7, lr}
    d898:	sub	sp, sp, #12
    d89c:	ldr	r4, [ip, r2]
    d8a0:	lsr	lr, r3, #8
    d8a4:	lsr	r7, r3, #24
    d8a8:	lsr	r6, r3, #16
    d8ac:	strb	r3, [sp, #3]
    d8b0:	mov	r2, #4
    d8b4:	ldr	r3, [r4]
    d8b8:	ldr	r5, [r0, r1]
    d8bc:	mov	r1, sp
    d8c0:	strb	r7, [sp]
    d8c4:	strb	r6, [sp, #1]
    d8c8:	strb	lr, [sp, #2]
    d8cc:	str	r3, [sp, #4]
    d8d0:	blx	r5
    d8d4:	cmp	r0, #4
    d8d8:	bne	d8f4 <close@plt+0x4584>
    d8dc:	ldr	r2, [sp, #4]
    d8e0:	ldr	r3, [r4]
    d8e4:	cmp	r2, r3
    d8e8:	bne	d908 <close@plt+0x4598>
    d8ec:	add	sp, sp, #12
    d8f0:	pop	{r4, r5, r6, r7, pc}
    d8f4:	ldr	r0, [pc, #24]	; d914 <close@plt+0x45a4>
    d8f8:	add	r0, pc, r0
    d8fc:	bl	91e4 <perror@plt>
    d900:	mov	r0, #1
    d904:	bl	9280 <exit@plt>
    d908:	bl	91a8 <__stack_chk_fail@plt>
    d90c:	andeq	r0, r1, r4, lsl #17
    d910:	strdeq	r0, [r0], -r8
    d914:	andeq	r7, r0, r8, asr #23
    d918:	ldr	ip, [pc, #2660]	; e384 <close@plt+0x5014>
    d91c:	ldr	r3, [pc, #2660]	; e388 <close@plt+0x5018>
    d920:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d924:	add	ip, pc, ip
    d928:	sub	sp, sp, #252	; 0xfc
    d92c:	ldr	r2, [r0, #104]	; 0x68
    d930:	mov	r8, r0
    d934:	mov	r6, r1
    d938:	str	ip, [sp, #16]
    d93c:	cmp	r2, #0
    d940:	ldr	r3, [ip, r3]
    d944:	str	r3, [sp, #20]
    d948:	ldr	r3, [r3]
    d94c:	str	r3, [sp, #244]	; 0xf4
    d950:	beq	e1ec <close@plt+0x4e7c>
    d954:	ldrd	r4, [r8, #200]	; 0xc8
    d958:	mvn	r2, #0
    d95c:	mov	r3, #0
    d960:	cmp	r5, r3
    d964:	cmpeq	r4, r2
    d968:	bhi	dfdc <close@plt+0x4c6c>
    d96c:	ldrd	r4, [r8, #216]	; 0xd8
    d970:	cmp	r5, r3
    d974:	cmpeq	r4, r2
    d978:	bhi	dfdc <close@plt+0x4c6c>
    d97c:	ldr	r0, [r8]
    d980:	ldrb	r3, [r0]
    d984:	cmp	r3, #45	; 0x2d
    d988:	bne	e00c <close@plt+0x4c9c>
    d98c:	ldrb	r3, [r0, #1]
    d990:	cmp	r3, #0
    d994:	moveq	sl, #1
    d998:	bne	e00c <close@plt+0x4c9c>
    d99c:	add	fp, sp, #28
    d9a0:	mov	r0, fp
    d9a4:	bl	ee44 <close@plt+0x5ad4>
    d9a8:	ldr	r3, [r8, #104]	; 0x68
    d9ac:	cmp	r3, #0
    d9b0:	beq	e0f0 <close@plt+0x4d80>
    d9b4:	mov	r0, sl
    d9b8:	add	r1, r8, #8
    d9bc:	mov	r2, #96	; 0x60
    d9c0:	bl	92f8 <write@plt>
    d9c4:	cmp	r0, #96	; 0x60
    d9c8:	bne	e35c <close@plt+0x4fec>
    d9cc:	add	r9, sp, #140	; 0x8c
    d9d0:	mov	r1, #0
    d9d4:	mov	r2, #104	; 0x68
    d9d8:	mov	r4, #16
    d9dc:	mov	r0, r9
    d9e0:	mov	r5, #1
    d9e4:	bl	92ec <memset@plt>
    d9e8:	mov	r1, r9
    d9ec:	mov	r0, sl
    d9f0:	mov	r2, #104	; 0x68
    d9f4:	mov	lr, #3
    d9f8:	mvn	ip, #113	; 0x71
    d9fc:	mvn	r3, #82	; 0x52
    da00:	strb	ip, [sp, #140]	; 0x8c
    da04:	strb	r3, [sp, #141]	; 0x8d
    da08:	mvn	ip, #23
    da0c:	mov	r3, #36	; 0x24
    da10:	strb	ip, [sp, #142]	; 0x8e
    da14:	strb	ip, [sp, #175]	; 0xaf
    da18:	mov	ip, #62	; 0x3e
    da1c:	strb	lr, [sp, #151]	; 0x97
    da20:	strb	lr, [sp, #174]	; 0xae
    da24:	strb	lr, [sp, #190]	; 0xbe
    da28:	mov	lr, #7
    da2c:	strb	r3, [sp, #155]	; 0x9b
    da30:	mov	r3, #20
    da34:	strb	ip, [sp, #159]	; 0x9f
    da38:	strb	ip, [sp, #227]	; 0xe3
    da3c:	mov	ip, #4
    da40:	strb	lr, [sp, #163]	; 0xa3
    da44:	strb	lr, [sp, #195]	; 0xc3
    da48:	strb	lr, [sp, #231]	; 0xe7
    da4c:	mvn	lr, #19
    da50:	strb	r3, [sp, #167]	; 0xa7
    da54:	mvn	r3, #0
    da58:	strb	ip, [sp, #179]	; 0xb3
    da5c:	strb	ip, [sp, #199]	; 0xc7
    da60:	mvn	ip, #47	; 0x2f
    da64:	strb	r5, [sp, #143]	; 0x8f
    da68:	strb	r5, [sp, #187]	; 0xbb
    da6c:	strb	r4, [sp, #171]	; 0xab
    da70:	strb	r4, [sp, #203]	; 0xcb
    da74:	strb	r4, [sp, #239]	; 0xef
    da78:	strb	lr, [sp, #191]	; 0xbf
    da7c:	strb	r3, [sp, #232]	; 0xe8
    da80:	strb	r3, [sp, #233]	; 0xe9
    da84:	strb	r3, [sp, #234]	; 0xea
    da88:	strb	ip, [sp, #235]	; 0xeb
    da8c:	bl	92f8 <write@plt>
    da90:	cmp	r0, #104	; 0x68
    da94:	bne	e2bc <close@plt+0x4f4c>
    da98:	ldr	r1, [r8, #104]	; 0x68
    da9c:	mov	r2, r4
    daa0:	mov	r0, sl
    daa4:	add	r1, r1, #12
    daa8:	bl	92f8 <write@plt>
    daac:	cmp	r0, #16
    dab0:	mov	r2, r0
    dab4:	bne	e2a8 <close@plt+0x4f38>
    dab8:	ldr	r1, [r8, #104]	; 0x68
    dabc:	mov	r0, fp
    dac0:	add	r1, r1, #12
    dac4:	bl	eea0 <rpmMD5Update@@Base>
    dac8:	ldr	r3, [r8, #168]	; 0xa8
    dacc:	cmp	r3, #0
    dad0:	bne	e08c <close@plt+0x4d1c>
    dad4:	ldr	r3, [r8, #104]	; 0x68
    dad8:	mov	r0, sl
    dadc:	add	r1, r3, #28
    dae0:	ldm	r3, {r2, r3}
    dae4:	add	r2, r3, r2, lsl #4
    dae8:	bl	92f8 <write@plt>
    daec:	ldr	r1, [r8, #104]	; 0x68
    daf0:	mov	r2, r0
    daf4:	ldm	r1, {r0, r3}
    daf8:	add	r3, r3, r0, lsl #4
    dafc:	cmp	r2, r3
    db00:	bne	e2a8 <close@plt+0x4f38>
    db04:	add	r1, r1, #28
    db08:	mov	r0, fp
    db0c:	bl	eea0 <rpmMD5Update@@Base>
    db10:	ldr	r3, [r8, #168]	; 0xa8
    db14:	cmp	r3, #0
    db18:	bne	e078 <close@plt+0x4d08>
    db1c:	ldr	r2, [pc, #2152]	; e38c <close@plt+0x501c>
    db20:	mvn	r1, #0
    db24:	ldr	lr, [sp, #16]
    db28:	mov	r0, #119	; 0x77
    db2c:	ldr	r3, [r8, #4]
    db30:	str	r1, [sp]
    db34:	mov	r1, sl
    db38:	ldr	ip, [lr, r2]
    db3c:	mov	r2, #0
    db40:	str	fp, [sp, #8]
    db44:	str	ip, [sp, #4]
    db48:	bl	137dc <rpmMD5Update@@Base+0x493c>
    db4c:	subs	r4, r0, #0
    db50:	beq	e330 <close@plt+0x4fc0>
    db54:	ldr	r1, [r8, #108]	; 0x6c
    db58:	movw	r5, #4244	; 0x1094
    db5c:	bl	d880 <close@plt+0x4510>
    db60:	ldr	r0, [r8, #112]	; 0x70
    db64:	bl	9298 <strlen@plt>
    db68:	add	r1, r0, #1
    db6c:	mov	r0, r4
    db70:	bl	d880 <close@plt+0x4510>
    db74:	ldr	r9, [r8, #112]	; 0x70
    db78:	mov	r0, r9
    db7c:	bl	9298 <strlen@plt>
    db80:	mov	r1, r9
    db84:	ldr	r3, [r4, r5]
    db88:	add	r2, r0, #1
    db8c:	mov	r0, r4
    db90:	blx	r3
    db94:	mov	r9, r0
    db98:	ldr	r0, [r8, #112]	; 0x70
    db9c:	bl	9298 <strlen@plt>
    dba0:	add	r0, r0, #1
    dba4:	cmp	r9, r0
    dba8:	bne	e31c <close@plt+0x4fac>
    dbac:	mov	r0, r4
    dbb0:	ldr	r1, [r8, #120]	; 0x78
    dbb4:	bl	d880 <close@plt+0x4510>
    dbb8:	ldr	r3, [r4, r5]
    dbbc:	mov	r0, r4
    dbc0:	ldr	r1, [r8, #116]	; 0x74
    dbc4:	ldr	r2, [r8, #120]	; 0x78
    dbc8:	blx	r3
    dbcc:	ldr	r3, [r8, #120]	; 0x78
    dbd0:	cmp	r0, r3
    dbd4:	bne	e2e8 <close@plt+0x4f78>
    dbd8:	ldr	r3, [r4, r5]
    dbdc:	mov	r0, r4
    dbe0:	add	r1, r8, #128	; 0x80
    dbe4:	mov	r2, #16
    dbe8:	blx	r3
    dbec:	cmp	r0, #16
    dbf0:	bne	e348 <close@plt+0x4fd8>
    dbf4:	ldr	r2, [r8, #108]	; 0x6c
    dbf8:	movw	r3, #21553	; 0x5431
    dbfc:	movt	r3, #17484	; 0x444c
    dc00:	cmp	r2, r3
    dc04:	beq	dcd8 <close@plt+0x4968>
    dc08:	mov	r0, r4
    dc0c:	ldr	r1, [r8, #144]	; 0x90
    dc10:	bl	d880 <close@plt+0x4510>
    dc14:	mov	r0, r4
    dc18:	ldr	r1, [r8, #148]	; 0x94
    dc1c:	bl	d880 <close@plt+0x4510>
    dc20:	mov	r0, r4
    dc24:	mov	r1, #0
    dc28:	bl	d880 <close@plt+0x4510>
    dc2c:	ldr	r2, [r8, #108]	; 0x6c
    dc30:	movw	r3, #21554	; 0x5432
    dc34:	movt	r3, #17484	; 0x444c
    dc38:	cmp	r2, r3
    dc3c:	beq	dcd8 <close@plt+0x4968>
    dc40:	mov	r0, r4
    dc44:	ldr	r1, [r8, #228]	; 0xe4
    dc48:	bl	d880 <close@plt+0x4510>
    dc4c:	mov	r0, r4
    dc50:	ldr	r1, [r8, #236]	; 0xec
    dc54:	bl	d880 <close@plt+0x4510>
    dc58:	ldr	r3, [r8, #236]	; 0xec
    dc5c:	cmp	r3, #0
    dc60:	beq	dcd8 <close@plt+0x4968>
    dc64:	mov	r3, #0
    dc68:	mov	r5, r3
    dc6c:	ldr	r2, [r8, #232]	; 0xe8
    dc70:	mov	r0, r4
    dc74:	add	r5, r5, #1
    dc78:	ldr	r1, [r2, r3, lsl #3]
    dc7c:	bl	d880 <close@plt+0x4510>
    dc80:	ldr	r2, [r8, #236]	; 0xec
    dc84:	mov	r3, r5
    dc88:	cmp	r5, r2
    dc8c:	bcc	dc6c <close@plt+0x48fc>
    dc90:	cmp	r2, #0
    dc94:	beq	dcd8 <close@plt+0x4968>
    dc98:	mov	r3, #0
    dc9c:	mov	r5, r3
    dca0:	ldr	r2, [r8, #232]	; 0xe8
    dca4:	add	r5, r5, #1
    dca8:	add	r3, r2, r3, lsl #3
    dcac:	ldr	r1, [r3, #4]
    dcb0:	cmp	r1, #0
    dcb4:	rsblt	r1, r1, #0
    dcb8:	movlt	r0, r4
    dcbc:	orrlt	r1, r1, #-2147483648	; 0x80000000
    dcc0:	movge	r0, r4
    dcc4:	bl	d880 <close@plt+0x4510>
    dcc8:	ldr	r3, [r8, #236]	; 0xec
    dccc:	cmp	r5, r3
    dcd0:	mov	r3, r5
    dcd4:	bcc	dca0 <close@plt+0x4930>
    dcd8:	mov	r0, r4
    dcdc:	ldr	r1, [r8, #164]	; 0xa4
    dce0:	bl	d880 <close@plt+0x4510>
    dce4:	movw	r3, #4244	; 0x1094
    dce8:	ldr	r3, [r4, r3]
    dcec:	mov	r0, r4
    dcf0:	ldr	r1, [r8, #160]	; 0xa0
    dcf4:	ldr	r2, [r8, #164]	; 0xa4
    dcf8:	blx	r3
    dcfc:	ldr	r3, [r8, #164]	; 0xa4
    dd00:	cmp	r0, r3
    dd04:	bne	e370 <close@plt+0x5000>
    dd08:	mov	r0, r4
    dd0c:	ldr	r1, [r8, #168]	; 0xa8
    dd10:	bl	d880 <close@plt+0x4510>
    dd14:	mov	r0, r4
    dd18:	ldr	r1, [r8, #184]	; 0xb8
    dd1c:	bl	d880 <close@plt+0x4510>
    dd20:	mov	r0, r4
    dd24:	ldr	r1, [r8, #188]	; 0xbc
    dd28:	bl	d880 <close@plt+0x4510>
    dd2c:	ldr	r3, [r8, #184]	; 0xb8
    dd30:	cmp	r3, #0
    dd34:	movne	r3, #0
    dd38:	movne	r5, r3
    dd3c:	beq	dd9c <close@plt+0x4a2c>
    dd40:	ldr	r2, [r8, #192]	; 0xc0
    dd44:	mov	r0, r4
    dd48:	add	r5, r5, #1
    dd4c:	ldr	r1, [r2, r3, lsl #3]
    dd50:	bl	d880 <close@plt+0x4510>
    dd54:	ldr	r2, [r8, #184]	; 0xb8
    dd58:	mov	r3, r5
    dd5c:	cmp	r5, r2
    dd60:	bcc	dd40 <close@plt+0x49d0>
    dd64:	cmp	r2, #0
    dd68:	beq	dd9c <close@plt+0x4a2c>
    dd6c:	mov	r3, #0
    dd70:	mov	r5, r3
    dd74:	ldr	r2, [r8, #192]	; 0xc0
    dd78:	mov	r0, r4
    dd7c:	add	r5, r5, #1
    dd80:	add	r3, r2, r3, lsl #3
    dd84:	ldr	r1, [r3, #4]
    dd88:	bl	d880 <close@plt+0x4510>
    dd8c:	ldr	r2, [r8, #184]	; 0xb8
    dd90:	mov	r3, r5
    dd94:	cmp	r5, r2
    dd98:	bcc	dd74 <close@plt+0x4a04>
    dd9c:	ldr	r3, [r8, #188]	; 0xbc
    dda0:	cmp	r3, #0
    dda4:	movne	r3, #0
    dda8:	movne	r5, r3
    ddac:	beq	de1c <close@plt+0x4aac>
    ddb0:	ldr	r2, [r8, #196]	; 0xc4
    ddb4:	add	r5, r5, #1
    ddb8:	ldr	r1, [r2, r3, lsl #3]
    ddbc:	cmp	r1, #0
    ddc0:	rsblt	r1, r1, #0
    ddc4:	movlt	r0, r4
    ddc8:	orrlt	r1, r1, #-2147483648	; 0x80000000
    ddcc:	movge	r0, r4
    ddd0:	bl	d880 <close@plt+0x4510>
    ddd4:	ldr	r2, [r8, #188]	; 0xbc
    ddd8:	mov	r3, r5
    dddc:	cmp	r5, r2
    dde0:	bcc	ddb0 <close@plt+0x4a40>
    dde4:	cmp	r2, #0
    dde8:	beq	de1c <close@plt+0x4aac>
    ddec:	mov	r3, #0
    ddf0:	mov	r5, r3
    ddf4:	ldr	r2, [r8, #196]	; 0xc4
    ddf8:	mov	r0, r4
    ddfc:	add	r5, r5, #1
    de00:	add	r3, r2, r3, lsl #3
    de04:	ldr	r1, [r3, #4]
    de08:	bl	d880 <close@plt+0x4510>
    de0c:	ldr	r2, [r8, #188]	; 0xbc
    de10:	mov	r3, r5
    de14:	cmp	r5, r2
    de18:	bcc	ddf4 <close@plt+0x4a84>
    de1c:	ldr	r2, [r8, #108]	; 0x6c
    de20:	movw	r3, #21554	; 0x5432
    de24:	movt	r3, #17484	; 0x444c
    de28:	cmp	r2, r3
    de2c:	bgt	e068 <close@plt+0x4cf8>
    de30:	mov	r0, r4
    de34:	ldr	r1, [r8, #200]	; 0xc8
    de38:	bl	d880 <close@plt+0x4510>
    de3c:	ldr	r1, [r8, #104]	; 0x68
    de40:	mov	r0, r4
    de44:	cmp	r1, #0
    de48:	beq	e0e8 <close@plt+0x4d78>
    de4c:	ldr	r1, [r8, #208]	; 0xd0
    de50:	bl	d880 <close@plt+0x4510>
    de54:	ldr	r2, [r8, #208]	; 0xd0
    de58:	cmp	r2, #0
    de5c:	bne	e0b0 <close@plt+0x4d40>
    de60:	ldr	r2, [r8, #108]	; 0x6c
    de64:	movw	r3, #21554	; 0x5432
    de68:	movt	r3, #17484	; 0x444c
    de6c:	cmp	r2, r3
    de70:	bgt	e058 <close@plt+0x4ce8>
    de74:	mov	r0, r4
    de78:	ldr	r1, [r8, #216]	; 0xd8
    de7c:	bl	d880 <close@plt+0x4510>
    de80:	ldrd	r2, [r8, #216]	; 0xd8
    de84:	orrs	lr, r2, r3
    de88:	beq	def0 <close@plt+0x4b80>
    de8c:	cmp	r6, #0
    de90:	beq	e228 <close@plt+0x4eb8>
    de94:	ldr	r3, [r8, #184]	; 0xb8
    de98:	cmp	r3, #0
    de9c:	beq	def0 <close@plt+0x4b80>
    dea0:	ldr	r2, [r8, #192]	; 0xc0
    dea4:	mov	r3, #0
    dea8:	mov	r5, r3
    deac:	movw	r7, #4244	; 0x1094
    deb0:	lsl	r9, r3, #3
    deb4:	ldr	r1, [r6, r3, lsl #2]
    deb8:	add	r9, r9, #4
    debc:	ldr	r3, [r4, r7]
    dec0:	mov	r0, r4
    dec4:	ldr	r2, [r2, r9]
    dec8:	blx	r3
    decc:	ldr	r2, [r8, #192]	; 0xc0
    ded0:	ldr	r3, [r2, r9]
    ded4:	cmp	r0, r3
    ded8:	bne	e27c <close@plt+0x4f0c>
    dedc:	ldr	r3, [r8, #184]	; 0xb8
    dee0:	add	r5, r5, #1
    dee4:	cmp	r5, r3
    dee8:	mov	r3, r5
    deec:	bcc	deb0 <close@plt+0x4b40>
    def0:	movw	r3, #4248	; 0x1098
    def4:	mov	r0, r4
    def8:	ldr	r3, [r4, r3]
    defc:	blx	r3
    df00:	ldr	r3, [pc, #1160]	; e390 <close@plt+0x5020>
    df04:	mov	r1, #1
    df08:	mov	r5, r0
    df0c:	ldr	r0, [pc, #1152]	; e394 <close@plt+0x5024>
    df10:	cmn	r5, #1
    df14:	add	r0, pc, r0
    df18:	beq	e2f8 <close@plt+0x4f88>
    df1c:	add	r4, sp, #124	; 0x7c
    df20:	mov	r1, fp
    df24:	mov	r0, r4
    df28:	bl	efd4 <rpmMD5Update@@Base+0x134>
    df2c:	ldr	r3, [r8, #104]	; 0x68
    df30:	cmp	r3, #0
    df34:	beq	dfa4 <close@plt+0x4c34>
    df38:	mov	r0, sl
    df3c:	mov	r1, #96	; 0x60
    df40:	mov	r2, #0
    df44:	bl	9178 <lseek@plt>
    df48:	cmn	r0, #1
    df4c:	beq	e304 <close@plt+0x4f94>
    df50:	ldr	ip, [r8, #104]	; 0x68
    df54:	ldm	r4, {r0, r1, r2, r3}
    df58:	ldm	ip, {r4, lr}
    df5c:	add	ip, sp, #208	; 0xd0
    df60:	add	r4, r4, #1
    df64:	stm	ip, {r0, r1, r2, r3}
    df68:	add	r3, lr, r4, lsl #4
    df6c:	add	r3, r5, r3
    df70:	mov	r0, sl
    df74:	add	r1, sp, #140	; 0x8c
    df78:	mov	r2, #104	; 0x68
    df7c:	lsr	lr, r3, #24
    df80:	lsr	ip, r3, #16
    df84:	strb	r3, [sp, #207]	; 0xcf
    df88:	lsr	r3, r3, #8
    df8c:	strb	lr, [sp, #204]	; 0xcc
    df90:	strb	ip, [sp, #205]	; 0xcd
    df94:	strb	r3, [sp, #206]	; 0xce
    df98:	bl	92f8 <write@plt>
    df9c:	cmp	r0, #104	; 0x68
    dfa0:	bne	e2d0 <close@plt+0x4f60>
    dfa4:	ldr	r3, [r8]
    dfa8:	ldrb	r2, [r3]
    dfac:	cmp	r2, #45	; 0x2d
    dfb0:	bne	e034 <close@plt+0x4cc4>
    dfb4:	ldrb	r3, [r3, #1]
    dfb8:	cmp	r3, #0
    dfbc:	bne	e034 <close@plt+0x4cc4>
    dfc0:	ldr	ip, [sp, #20]
    dfc4:	ldr	r2, [sp, #244]	; 0xf4
    dfc8:	ldr	r3, [ip]
    dfcc:	cmp	r2, r3
    dfd0:	bne	e300 <close@plt+0x4f90>
    dfd4:	add	sp, sp, #252	; 0xfc
    dfd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dfdc:	ldr	r2, [r8, #108]	; 0x6c
    dfe0:	movw	r3, #21554	; 0x5432
    dfe4:	movt	r3, #17484	; 0x444c
    dfe8:	cmp	r2, r3
    dfec:	bgt	d97c <close@plt+0x460c>
    dff0:	ldr	r2, [pc, #928]	; e398 <close@plt+0x5028>
    dff4:	mov	r1, #1
    dff8:	ldr	r0, [pc, #912]	; e390 <close@plt+0x5020>
    dffc:	ldr	r3, [r8]
    e000:	add	r2, pc, r2
    e004:	ldr	ip, [sp, #16]
    e008:	b	e214 <close@plt+0x4ea4>
    e00c:	movw	r1, #578	; 0x242
    e010:	movw	r2, #438	; 0x1b6
    e014:	bl	9274 <open@plt>
    e018:	cmn	r0, #1
    e01c:	mov	sl, r0
    e020:	bne	d99c <close@plt+0x462c>
    e024:	ldr	r0, [r8]
    e028:	bl	91e4 <perror@plt>
    e02c:	mov	r0, #1
    e030:	bl	9280 <exit@plt>
    e034:	mov	r0, sl
    e038:	bl	9370 <close@plt>
    e03c:	cmp	r0, #0
    e040:	beq	dfc0 <close@plt+0x4c50>
    e044:	ldr	r0, [pc, #848]	; e39c <close@plt+0x502c>
    e048:	mov	r1, #1
    e04c:	ldr	r3, [pc, #828]	; e390 <close@plt+0x5020>
    e050:	add	r0, pc, r0
    e054:	b	e2f8 <close@plt+0x4f88>
    e058:	mov	r0, r4
    e05c:	ldr	r1, [r8, #220]	; 0xdc
    e060:	bl	d880 <close@plt+0x4510>
    e064:	b	de74 <close@plt+0x4b04>
    e068:	mov	r0, r4
    e06c:	ldr	r1, [r8, #204]	; 0xcc
    e070:	bl	d880 <close@plt+0x4510>
    e074:	b	de30 <close@plt+0x4ac0>
    e078:	ldr	r2, [r8, #104]	; 0x68
    e07c:	ldr	r0, [sp, #120]	; 0x78
    e080:	ldr	r2, [r2, #8]
    e084:	str	r0, [r2, r3]
    e088:	b	db1c <close@plt+0x47ac>
    e08c:	ldr	r2, [r8, #104]	; 0x68
    e090:	ldr	r1, [pc, #776]	; e3a0 <close@plt+0x5030>
    e094:	ldr	r2, [r2, #8]
    e098:	add	r1, pc, r1
    e09c:	ldr	r0, [r2, r3]
    e0a0:	str	r0, [sp, #120]	; 0x78
    e0a4:	ldr	r0, [r1]
    e0a8:	str	r0, [r2, r3]
    e0ac:	b	dad4 <close@plt+0x4764>
    e0b0:	movw	r3, #4244	; 0x1094
    e0b4:	mov	r0, r4
    e0b8:	ldr	r3, [r4, r3]
    e0bc:	ldr	r1, [r8, #212]	; 0xd4
    e0c0:	blx	r3
    e0c4:	ldr	r3, [r8, #208]	; 0xd0
    e0c8:	cmp	r0, r3
    e0cc:	beq	de60 <close@plt+0x4af0>
    e0d0:	ldr	r0, [pc, #716]	; e3a4 <close@plt+0x5034>
    e0d4:	mov	r1, #1
    e0d8:	ldr	r3, [pc, #688]	; e390 <close@plt+0x5020>
    e0dc:	mov	r2, #22
    e0e0:	add	r0, pc, r0
    e0e4:	b	e264 <close@plt+0x4ef4>
    e0e8:	bl	d880 <close@plt+0x4510>
    e0ec:	b	de60 <close@plt+0x4af0>
    e0f0:	ldr	r0, [r8, #124]	; 0x7c
    e0f4:	bl	9298 <strlen@plt>
    e0f8:	add	r9, r0, #17
    e0fc:	add	r5, r0, #1
    e100:	mov	r0, r9
    e104:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    e108:	ldr	r1, [pc, #664]	; e3a8 <close@plt+0x5038>
    e10c:	asr	ip, r5, #24
    e110:	asr	r3, r5, #16
    e114:	add	r1, pc, r1
    e118:	asr	lr, r5, #8
    e11c:	mov	r2, r5
    e120:	mov	r4, r0
    e124:	ldr	r0, [r1]
    e128:	str	r0, [r4]
    e12c:	add	r0, r4, #12
    e130:	ldrsb	r1, [r8, #111]	; 0x6f
    e134:	strb	r1, [r4, #4]
    e138:	ldrsh	r1, [r8, #110]	; 0x6e
    e13c:	strb	r1, [r4, #5]
    e140:	ldr	r1, [r8, #108]	; 0x6c
    e144:	asr	r1, r1, #8
    e148:	strb	r1, [r4, #6]
    e14c:	ldr	r1, [r8, #108]	; 0x6c
    e150:	strb	r5, [r4, #11]
    e154:	add	r5, r4, r5
    e158:	strb	ip, [r4, #8]
    e15c:	strb	r3, [r4, #9]
    e160:	strb	lr, [r4, #10]
    e164:	strb	r1, [r4, #7]
    e168:	ldr	r1, [r8, #124]	; 0x7c
    e16c:	bl	916c <memcpy@plt>
    e170:	ldrb	r3, [r8, #211]	; 0xd3
    e174:	mov	r2, r9
    e178:	mov	r1, r4
    e17c:	mov	r0, sl
    e180:	strb	r3, [r5, #12]
    e184:	ldrh	r3, [r8, #210]	; 0xd2
    e188:	strb	r3, [r5, #13]
    e18c:	ldr	r3, [r8, #208]	; 0xd0
    e190:	lsr	r3, r3, #8
    e194:	strb	r3, [r5, #14]
    e198:	ldr	r3, [r8, #208]	; 0xd0
    e19c:	strb	r3, [r5, #15]
    e1a0:	bl	92f8 <write@plt>
    e1a4:	cmp	r9, r0
    e1a8:	bne	e294 <close@plt+0x4f24>
    e1ac:	mov	r0, r4
    e1b0:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    e1b4:	ldr	r2, [r8, #208]	; 0xd0
    e1b8:	cmp	r2, #0
    e1bc:	beq	db1c <close@plt+0x47ac>
    e1c0:	mov	r0, sl
    e1c4:	ldr	r1, [r8, #212]	; 0xd4
    e1c8:	bl	92f8 <write@plt>
    e1cc:	ldr	r3, [r8, #208]	; 0xd0
    e1d0:	cmp	r0, r3
    e1d4:	beq	db1c <close@plt+0x47ac>
    e1d8:	ldr	r0, [pc, #460]	; e3ac <close@plt+0x503c>
    e1dc:	add	r0, pc, r0
    e1e0:	bl	91e4 <perror@plt>
    e1e4:	mov	r0, #1
    e1e8:	bl	9280 <exit@plt>
    e1ec:	ldr	r2, [r0, #108]	; 0x6c
    e1f0:	movw	r3, #21554	; 0x5432
    e1f4:	movt	r3, #17484	; 0x444c
    e1f8:	cmp	r2, r3
    e1fc:	bgt	d954 <close@plt+0x45e4>
    e200:	ldr	r2, [pc, #424]	; e3b0 <close@plt+0x5040>
    e204:	mov	r1, #1
    e208:	ldr	r0, [pc, #384]	; e390 <close@plt+0x5020>
    e20c:	ldr	r3, [r8]
    e210:	add	r2, pc, r2
    e214:	ldr	r0, [ip, r0]
    e218:	ldr	r0, [r0]
    e21c:	bl	931c <__fprintf_chk@plt>
    e220:	mov	r0, #1
    e224:	bl	9280 <exit@plt>
    e228:	movw	r3, #4244	; 0x1094
    e22c:	ldr	r1, [r8, #224]	; 0xe0
    e230:	ldr	r3, [r4, r3]
    e234:	mov	r0, r4
    e238:	blx	r3
    e23c:	ldrd	r2, [r8, #216]	; 0xd8
    e240:	asr	r1, r0, #31
    e244:	cmp	r1, r3
    e248:	cmpeq	r0, r2
    e24c:	beq	def0 <close@plt+0x4b80>
    e250:	ldr	r0, [pc, #348]	; e3b4 <close@plt+0x5044>
    e254:	mov	r1, #1
    e258:	ldr	r3, [pc, #304]	; e390 <close@plt+0x5020>
    e25c:	mov	r2, #18
    e260:	add	r0, pc, r0
    e264:	ldr	ip, [sp, #16]
    e268:	ldr	r3, [ip, r3]
    e26c:	ldr	r3, [r3]
    e270:	bl	91fc <fwrite@plt>
    e274:	mov	r0, #1
    e278:	bl	9280 <exit@plt>
    e27c:	ldr	r0, [pc, #308]	; e3b8 <close@plt+0x5048>
    e280:	mov	r1, #1
    e284:	ldr	r3, [pc, #260]	; e390 <close@plt+0x5020>
    e288:	mov	r2, #18
    e28c:	add	r0, pc, r0
    e290:	b	e264 <close@plt+0x4ef4>
    e294:	ldr	r0, [pc, #288]	; e3bc <close@plt+0x504c>
    e298:	add	r0, pc, r0
    e29c:	bl	91e4 <perror@plt>
    e2a0:	mov	r0, #1
    e2a4:	bl	9280 <exit@plt>
    e2a8:	ldr	r0, [pc, #272]	; e3c0 <close@plt+0x5050>
    e2ac:	add	r0, pc, r0
    e2b0:	bl	91e4 <perror@plt>
    e2b4:	mov	r0, #1
    e2b8:	bl	9280 <exit@plt>
    e2bc:	ldr	r0, [pc, #256]	; e3c4 <close@plt+0x5054>
    e2c0:	add	r0, pc, r0
    e2c4:	bl	91e4 <perror@plt>
    e2c8:	mov	r0, r5
    e2cc:	bl	9280 <exit@plt>
    e2d0:	ldr	r0, [pc, #240]	; e3c8 <close@plt+0x5058>
    e2d4:	mov	r1, #1
    e2d8:	ldr	r3, [pc, #176]	; e390 <close@plt+0x5020>
    e2dc:	mov	r2, #17
    e2e0:	add	r0, pc, r0
    e2e4:	b	e264 <close@plt+0x4ef4>
    e2e8:	ldr	r0, [pc, #220]	; e3cc <close@plt+0x505c>
    e2ec:	mov	r1, #1
    e2f0:	ldr	r3, [pc, #152]	; e390 <close@plt+0x5020>
    e2f4:	add	r0, pc, r0
    e2f8:	mov	r2, #21
    e2fc:	b	e264 <close@plt+0x4ef4>
    e300:	bl	91a8 <__stack_chk_fail@plt>
    e304:	ldr	r0, [pc, #196]	; e3d0 <close@plt+0x5060>
    e308:	mov	r1, #1
    e30c:	ldr	r3, [pc, #124]	; e390 <close@plt+0x5020>
    e310:	mov	r2, #16
    e314:	add	r0, pc, r0
    e318:	b	e264 <close@plt+0x4ef4>
    e31c:	ldr	r0, [pc, #176]	; e3d4 <close@plt+0x5064>
    e320:	mov	r1, #1
    e324:	ldr	r3, [pc, #100]	; e390 <close@plt+0x5020>
    e328:	add	r0, pc, r0
    e32c:	b	e2f8 <close@plt+0x4f88>
    e330:	ldr	r0, [pc, #160]	; e3d8 <close@plt+0x5068>
    e334:	mov	r1, #1
    e338:	ldr	r3, [pc, #80]	; e390 <close@plt+0x5020>
    e33c:	mov	r2, #20
    e340:	add	r0, pc, r0
    e344:	b	e264 <close@plt+0x4ef4>
    e348:	ldr	r0, [pc, #140]	; e3dc <close@plt+0x506c>
    e34c:	mov	r1, #1
    e350:	ldr	r3, [pc, #56]	; e390 <close@plt+0x5020>
    e354:	add	r0, pc, r0
    e358:	b	e2f8 <close@plt+0x4f88>
    e35c:	ldr	r0, [pc, #124]	; e3e0 <close@plt+0x5070>
    e360:	add	r0, pc, r0
    e364:	bl	91e4 <perror@plt>
    e368:	mov	r0, #1
    e36c:	bl	9280 <exit@plt>
    e370:	ldr	r0, [pc, #108]	; e3e4 <close@plt+0x5074>
    e374:	mov	r1, #1
    e378:	ldr	r3, [pc, #16]	; e390 <close@plt+0x5020>
    e37c:	add	r0, pc, r0
    e380:	b	e2f8 <close@plt+0x4f88>
    e384:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    e388:	strdeq	r0, [r0], -r8
    e38c:	andeq	r0, r0, r8, lsl #2
    e390:	andeq	r0, r0, r4, lsl #2
    e394:	andeq	r7, r0, r4, ror r6
    e398:	andeq	r7, r0, r4, lsl #10
    e39c:	andeq	r7, r0, r8, lsr r5
    e3a0:	andeq	r7, r0, r8, asr #9
    e3a4:	andeq	r7, r0, r0, asr #9
    e3a8:	andeq	r7, r0, ip, asr #8
    e3ac:	muleq	r0, ip, r3
    e3b0:			; <UNDEFINED> instruction: 0x000072b8
    e3b4:	andeq	r7, r0, r4, asr #6
    e3b8:	andeq	r7, r0, r8, lsl r3
    e3bc:	ldrdeq	r7, [r0], -r0
    e3c0:	andeq	r7, r0, r8, lsr #5
    e3c4:	muleq	r0, r0, r2
    e3c8:	andeq	r7, r0, ip, ror #5
    e3cc:	muleq	r0, r4, r2
    e3d0:	andeq	r7, r0, r4, lsr #5
    e3d4:	andeq	r7, r0, r0, ror #4
    e3d8:	andeq	r6, r0, ip, lsl #26
    e3dc:	andeq	r7, r0, r4, lsr r2
    e3e0:	andeq	r7, r0, r0, ror #3
    e3e4:	andeq	r7, r0, ip, lsl #4
    e3e8:	push	{r4}		; (str r4, [sp, #-4]!)
    e3ec:	subs	r1, r1, #1
    e3f0:	ldrb	r4, [r0, #3]
    e3f4:	ldrb	r2, [r0, #2]
    e3f8:	ldrb	r3, [r0, #1]
    e3fc:	ldrb	ip, [r0]
    e400:	orr	r2, r2, r4, lsl #8
    e404:	orr	r3, ip, r3, lsl #8
    e408:	orr	r3, r3, r2, lsl #16
    e40c:	str	r3, [r0], #4
    e410:	bne	e3ec <close@plt+0x507c>
    e414:	pop	{r4}		; (ldr r4, [sp], #4)
    e418:	bx	lr
    e41c:	ldr	r3, [r1]
    e420:	movw	ip, #42104	; 0xa478
    e424:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
    e428:	sub	sp, sp, #48	; 0x30
    e42c:	ldr	r5, [r0, #8]
    e430:	movt	ip, #55146	; 0xd76a
    e434:	ldr	r4, [r0, #12]
    e438:	movw	r2, #46934	; 0xb756
    e43c:	str	r3, [sp]
    e440:	movt	r2, #59591	; 0xe8c7
    e444:	ldr	r6, [r0, #4]
    e448:	eor	r3, r4, r5
    e44c:	ldr	r7, [sp]
    e450:	movw	fp, #50730	; 0xc62a
    e454:	ldr	r8, [r0]
    e458:	and	r3, r3, r6
    e45c:	add	ip, r7, ip
    e460:	eor	r3, r3, r4
    e464:	add	ip, ip, r8
    e468:	ldr	r9, [r1, #4]
    e46c:	add	r3, ip, r3
    e470:	ldr	ip, [r0, #4]
    e474:	eor	r6, r5, r6
    e478:	add	r2, r9, r2
    e47c:	add	r3, ip, r3, ror #25
    e480:	ldr	sl, [r1, #8]
    e484:	and	r6, r3, r6
    e488:	add	r2, r2, r4
    e48c:	eor	r6, r6, r5
    e490:	movw	r4, #28891	; 0x70db
    e494:	add	r6, r2, r6
    e498:	movt	r4, #9248	; 0x2420
    e49c:	add	r4, sl, r4
    e4a0:	ldr	r2, [r1, #12]
    e4a4:	add	r6, r3, r6, ror #20
    e4a8:	add	r4, r4, r5
    e4ac:	eor	ip, r3, ip
    e4b0:	ldr	r5, [r0, #4]
    e4b4:	and	ip, r6, ip
    e4b8:	str	r2, [sp, #12]
    e4bc:	eor	ip, ip, r5
    e4c0:	ldr	r8, [sp, #12]
    e4c4:	add	ip, r4, ip
    e4c8:	eor	r2, r6, r3
    e4cc:	movw	r4, #52974	; 0xceee
    e4d0:	movt	r4, #49597	; 0xc1bd
    e4d4:	add	ip, r6, ip, ror #15
    e4d8:	add	r4, r8, r4
    e4dc:	and	r2, ip, r2
    e4e0:	add	r4, r4, r5
    e4e4:	eor	r2, r2, r3
    e4e8:	ldr	r7, [r1, #16]
    e4ec:	add	r2, r4, r2
    e4f0:	movw	r5, #4015	; 0xfaf
    e4f4:	eor	r4, ip, r6
    e4f8:	movt	r5, #62844	; 0xf57c
    e4fc:	add	r2, ip, r2, ror #10
    e500:	add	r5, r7, r5
    e504:	and	r4, r2, r4
    e508:	add	r3, r5, r3
    e50c:	eor	r4, r4, r6
    e510:	str	r9, [sp, #4]
    e514:	add	r3, r3, r4
    e518:	ldr	r9, [r1, #20]
    e51c:	eor	r4, r2, ip
    e520:	movt	fp, #18311	; 0x4787
    e524:	add	r3, r2, r3, ror #25
    e528:	add	fp, r9, fp
    e52c:	and	r4, r3, r4
    e530:	add	r6, fp, r6
    e534:	eor	r4, r4, ip
    e538:	str	sl, [sp, #8]
    e53c:	add	r6, r6, r4
    e540:	ldr	sl, [r1, #24]
    e544:	eor	r4, r3, r2
    e548:	movw	r5, #17939	; 0x4613
    e54c:	add	r6, r3, r6, ror #20
    e550:	movt	r5, #43056	; 0xa830
    e554:	str	r7, [sp, #16]
    e558:	add	r5, sl, r5
    e55c:	ldr	r7, [r1, #28]
    e560:	and	r4, r6, r4
    e564:	eor	r4, r4, r2
    e568:	add	ip, r5, ip
    e56c:	movw	r5, #38145	; 0x9501
    e570:	movt	r5, #64838	; 0xfd46
    e574:	add	r5, r7, r5
    e578:	add	ip, ip, r4
    e57c:	add	r2, r5, r2
    e580:	ldr	r5, [r1, #32]
    e584:	add	ip, r6, ip, ror #15
    e588:	eor	r4, r6, r3
    e58c:	and	r4, ip, r4
    e590:	str	r9, [sp, #20]
    e594:	str	r5, [sp, #28]
    e598:	eor	r4, r4, r3
    e59c:	ldr	r9, [sp, #28]
    e5a0:	add	r2, r2, r4
    e5a4:	movw	r5, #39128	; 0x98d8
    e5a8:	movt	r5, #27008	; 0x6980
    e5ac:	add	r2, ip, r2, ror #10
    e5b0:	eor	r8, ip, r6
    e5b4:	add	r5, r9, r5
    e5b8:	str	sl, [sp, #24]
    e5bc:	add	r3, r5, r3
    e5c0:	and	r5, r2, r8
    e5c4:	eor	r5, r5, r6
    e5c8:	ldr	sl, [r1, #36]	; 0x24
    e5cc:	add	r5, r3, r5
    e5d0:	ldr	r3, [r1, #40]	; 0x28
    e5d4:	eor	r4, r2, ip
    e5d8:	movw	fp, #63407	; 0xf7af
    e5dc:	add	r5, r2, r5, ror #25
    e5e0:	movt	fp, #35652	; 0x8b44
    e5e4:	add	fp, sl, fp
    e5e8:	and	r4, r5, r4
    e5ec:	str	r3, [sp, #36]	; 0x24
    e5f0:	eor	r4, r4, ip
    e5f4:	add	fp, fp, r6
    e5f8:	eor	r3, r5, r2
    e5fc:	add	fp, fp, r4
    e600:	ldr	r4, [sp, #36]	; 0x24
    e604:	ldr	r6, [r1, #44]	; 0x2c
    e608:	add	fp, r5, fp, ror #20
    e60c:	sub	r9, r4, #41984	; 0xa400
    e610:	sub	r9, r9, #79	; 0x4f
    e614:	and	r3, fp, r3
    e618:	eor	r3, r3, r2
    e61c:	add	ip, r9, ip
    e620:	add	r9, ip, r3
    e624:	movw	r4, #55230	; 0xd7be
    e628:	movt	r4, #35164	; 0x895c
    e62c:	eor	r3, fp, r5
    e630:	add	r9, fp, r9, ror #15
    e634:	add	r4, r6, r4
    e638:	add	r2, r4, r2
    e63c:	and	r4, r9, r3
    e640:	eor	r4, r4, r5
    e644:	str	sl, [sp, #32]
    e648:	add	r4, r2, r4
    e64c:	str	r6, [sp, #40]	; 0x28
    e650:	ldr	ip, [r1, #48]	; 0x30
    e654:	movw	r3, #4386	; 0x1122
    e658:	ldr	r8, [r1, #52]	; 0x34
    e65c:	movt	r3, #27536	; 0x6b90
    e660:	add	r4, r9, r4, ror #10
    e664:	eor	r6, r9, fp
    e668:	add	r3, ip, r3
    e66c:	eor	r2, r4, r9
    e670:	add	r5, r3, r5
    e674:	and	r3, r4, r6
    e678:	str	r8, [sp, #44]	; 0x2c
    e67c:	eor	r3, r3, fp
    e680:	ldr	sl, [sp, #44]	; 0x2c
    e684:	add	r3, r5, r3
    e688:	movw	r8, #29075	; 0x7193
    e68c:	movt	r8, #64920	; 0xfd98
    e690:	add	r3, r4, r3, ror #25
    e694:	add	r8, sl, r8
    e698:	add	fp, r8, fp
    e69c:	and	r8, r3, r2
    e6a0:	eor	r8, r8, r9
    e6a4:	ldr	r5, [r1, #56]	; 0x38
    e6a8:	add	r8, fp, r8
    e6ac:	movw	r6, #17294	; 0x438e
    e6b0:	movt	r6, #42617	; 0xa679
    e6b4:	eor	r2, r3, r4
    e6b8:	add	r8, r3, r8, ror #20
    e6bc:	add	r6, r5, r6
    e6c0:	add	r9, r6, r9
    e6c4:	and	r6, r8, r2
    e6c8:	eor	r6, r6, r4
    e6cc:	ldr	r1, [r1, #60]	; 0x3c
    e6d0:	add	r6, r9, r6
    e6d4:	movw	r2, #2081	; 0x821
    e6d8:	movt	r2, #18868	; 0x49b4
    e6dc:	eor	r9, r8, r3
    e6e0:	add	r6, r8, r6, ror #15
    e6e4:	add	r2, r1, r2
    e6e8:	add	r4, r2, r4
    e6ec:	and	r2, r6, r9
    e6f0:	ldr	r9, [sp, #4]
    e6f4:	eor	r2, r2, r3
    e6f8:	movw	sl, #9570	; 0x2562
    e6fc:	movt	sl, #63006	; 0xf61e
    e700:	add	sl, r9, sl
    e704:	add	r2, r4, r2
    e708:	add	r3, sl, r3
    e70c:	ldr	sl, [sp, #24]
    e710:	add	r2, r6, r2, ror #10
    e714:	movw	r4, #45888	; 0xb340
    e718:	movt	r4, #49216	; 0xc040
    e71c:	movw	fp, #23121	; 0x5a51
    e720:	add	r4, sl, r4
    e724:	eor	sl, r2, r6
    e728:	and	sl, sl, r8
    e72c:	movt	fp, #9822	; 0x265e
    e730:	eor	sl, sl, r6
    e734:	add	r4, r4, r8
    e738:	add	sl, r3, sl
    e73c:	ldr	r3, [sp, #40]	; 0x28
    e740:	ldr	r9, [sp]
    e744:	movw	r8, #51114	; 0xc7aa
    e748:	add	sl, r2, sl, ror #27
    e74c:	add	fp, r3, fp
    e750:	eor	r3, sl, r2
    e754:	movt	r8, #59830	; 0xe9b6
    e758:	and	r3, r3, r6
    e75c:	add	r8, r9, r8
    e760:	eor	r3, r3, r2
    e764:	add	fp, fp, r6
    e768:	add	r3, r4, r3
    e76c:	ldr	r4, [sp, #20]
    e770:	add	r8, r8, r2
    e774:	movw	r6, #4189	; 0x105d
    e778:	add	r3, sl, r3, ror #23
    e77c:	movt	r6, #54831	; 0xd62f
    e780:	eor	r9, r3, sl
    e784:	add	r6, r4, r6
    e788:	and	r9, r9, r2
    e78c:	ldr	r2, [sp, #36]	; 0x24
    e790:	eor	r9, r9, sl
    e794:	movw	r4, #5203	; 0x1453
    e798:	add	r9, fp, r9
    e79c:	movt	r4, #580	; 0x244
    e7a0:	add	r4, r2, r4
    e7a4:	add	r6, r6, sl
    e7a8:	add	r9, r3, r9, ror #18
    e7ac:	add	r2, r4, r3
    e7b0:	eor	r4, r9, r3
    e7b4:	movw	fp, #59009	; 0xe681
    e7b8:	and	r4, r4, sl
    e7bc:	movt	fp, #55457	; 0xd8a1
    e7c0:	eor	r4, r4, r3
    e7c4:	add	fp, r1, fp
    e7c8:	add	r4, r8, r4
    e7cc:	add	fp, fp, r9
    e7d0:	movw	sl, #64456	; 0xfbc8
    e7d4:	movt	sl, #59347	; 0xe7d3
    e7d8:	add	r4, r9, r4, ror #12
    e7dc:	eor	r8, r4, r9
    e7e0:	and	r8, r8, r3
    e7e4:	ldr	r3, [sp, #16]
    e7e8:	eor	r8, r8, r9
    e7ec:	add	r8, r6, r8
    e7f0:	add	sl, r3, sl
    e7f4:	movw	r3, #52710	; 0xcde6
    e7f8:	movt	r3, #8673	; 0x21e1
    e7fc:	add	r8, r4, r8, ror #27
    e800:	add	sl, sl, r4
    e804:	eor	r6, r8, r4
    e808:	and	r6, r6, r9
    e80c:	ldr	r9, [sp, #32]
    e810:	eor	r6, r6, r4
    e814:	add	r6, r2, r6
    e818:	add	r3, r9, r3
    e81c:	add	r9, r3, r8
    e820:	movw	r3, #2006	; 0x7d6
    e824:	add	r6, r8, r6, ror #23
    e828:	movt	r3, #49975	; 0xc337
    e82c:	eor	r2, r6, r8
    e830:	add	r3, r5, r3
    e834:	and	r2, r2, r4
    e838:	add	r4, r3, r6
    e83c:	eor	r2, r2, r8
    e840:	add	r2, fp, r2
    e844:	movw	fp, #3463	; 0xd87
    e848:	movt	fp, #62677	; 0xf4d5
    e84c:	add	r2, r6, r2, ror #18
    e850:	eor	r3, r2, r6
    e854:	and	r3, r3, r8
    e858:	movw	r8, #5357	; 0x14ed
    e85c:	eor	r3, r3, r6
    e860:	movt	r8, #17754	; 0x455a
    e864:	add	r3, sl, r3
    e868:	ldr	sl, [sp, #12]
    e86c:	add	r3, r2, r3, ror #12
    e870:	add	fp, sl, fp
    e874:	eor	sl, r3, r2
    e878:	add	fp, fp, r2
    e87c:	and	sl, sl, r6
    e880:	ldr	r6, [sp, #28]
    e884:	eor	sl, sl, r2
    e888:	add	sl, r9, sl
    e88c:	add	r8, r6, r8
    e890:	add	r8, r8, r3
    e894:	movw	r6, #59653	; 0xe905
    e898:	add	sl, r3, sl, ror #27
    e89c:	movt	r6, #43491	; 0xa9e3
    e8a0:	eor	r9, sl, r3
    e8a4:	and	r9, r9, r2
    e8a8:	ldr	r2, [sp, #44]	; 0x2c
    e8ac:	eor	r9, r9, r3
    e8b0:	add	r9, r4, r9
    e8b4:	add	r6, r2, r6
    e8b8:	movw	r2, #41976	; 0xa3f8
    e8bc:	movt	r2, #64751	; 0xfcef
    e8c0:	add	r9, sl, r9, ror #23
    e8c4:	add	r6, r6, sl
    e8c8:	eor	r4, r9, sl
    e8cc:	and	r4, r4, r3
    e8d0:	ldr	r3, [sp, #8]
    e8d4:	eor	r4, r4, sl
    e8d8:	add	r4, fp, r4
    e8dc:	add	r2, r3, r2
    e8e0:	add	r2, r2, r9
    e8e4:	movw	fp, #729	; 0x2d9
    e8e8:	add	r4, r9, r4, ror #18
    e8ec:	movt	fp, #26479	; 0x676f
    e8f0:	eor	r3, r4, r9
    e8f4:	add	fp, r7, fp
    e8f8:	and	sl, r3, sl
    e8fc:	add	fp, fp, r4
    e900:	eor	sl, sl, r9
    e904:	add	r8, r8, sl
    e908:	movw	sl, #14658	; 0x3942
    e90c:	movt	sl, #65530	; 0xfffa
    e910:	add	r8, r4, r8, ror #12
    e914:	eor	r3, r8, r4
    e918:	and	r9, r3, r9
    e91c:	movw	r3, #19594	; 0x4c8a
    e920:	eor	r9, r9, r4
    e924:	movt	r3, #36138	; 0x8d2a
    e928:	add	r6, r6, r9
    e92c:	add	r3, ip, r3
    e930:	add	r9, r3, r8
    e934:	add	r6, r8, r6, ror #27
    e938:	eor	r3, r6, r8
    e93c:	and	r3, r3, r4
    e940:	ldr	r4, [sp, #20]
    e944:	eor	r3, r3, r8
    e948:	add	r3, r2, r3
    e94c:	add	sl, r4, sl
    e950:	movw	r4, #63105	; 0xf681
    e954:	movt	r4, #34673	; 0x8771
    e958:	add	r3, r6, r3, ror #23
    e95c:	add	sl, sl, r6
    e960:	eor	r2, r3, r6
    e964:	and	r2, r2, r8
    e968:	ldr	r8, [sp, #28]
    e96c:	eor	r2, r2, r6
    e970:	add	r2, fp, r2
    e974:	add	r4, r8, r4
    e978:	add	r8, r4, r3
    e97c:	movw	fp, #53305	; 0xd039
    e980:	add	r2, r3, r2, ror #18
    e984:	movt	fp, #55764	; 0xd9d4
    e988:	eor	r4, r2, r3
    e98c:	and	r6, r4, r6
    e990:	eor	r3, r6, r3
    e994:	movw	r6, #24866	; 0x6122
    e998:	add	r3, r9, r3
    e99c:	ldr	r9, [sp, #40]	; 0x28
    e9a0:	movt	r6, #28061	; 0x6d9d
    e9a4:	add	r3, r2, r3, ror #12
    e9a8:	add	r6, r9, r6
    e9ac:	eor	r4, r3, r4
    e9b0:	add	r6, r6, r2
    e9b4:	add	r4, sl, r4
    e9b8:	eor	r2, r3, r2
    e9bc:	movw	r9, #14348	; 0x380c
    e9c0:	movt	r9, #64997	; 0xfde5
    e9c4:	add	r4, r3, r4, ror #28
    e9c8:	add	r9, r5, r9
    e9cc:	eor	r2, r2, r4
    e9d0:	add	r9, r9, r3
    e9d4:	add	r2, r8, r2
    e9d8:	eor	r3, r4, r3
    e9dc:	ldr	r8, [sp, #4]
    e9e0:	movw	sl, #59972	; 0xea44
    e9e4:	add	r2, r4, r2, ror #21
    e9e8:	movt	sl, #42174	; 0xa4be
    e9ec:	eor	r3, r3, r2
    e9f0:	add	sl, r8, sl
    e9f4:	add	r3, r6, r3
    e9f8:	add	sl, sl, r4
    e9fc:	eor	r4, r2, r4
    ea00:	ldr	r6, [sp, #16]
    ea04:	add	r3, r2, r3, ror #16
    ea08:	movw	r8, #53161	; 0xcfa9
    ea0c:	eor	r4, r4, r3
    ea10:	movt	r8, #19422	; 0x4bde
    ea14:	add	r4, r9, r4
    ea18:	add	r8, r6, r8
    ea1c:	add	r8, r8, r2
    ea20:	eor	r2, r3, r2
    ea24:	add	r4, r3, r4, ror #9
    ea28:	movw	r6, #19296	; 0x4b60
    ea2c:	eor	r2, r2, r4
    ea30:	movt	r6, #63163	; 0xf6bb
    ea34:	add	r2, sl, r2
    ea38:	add	r6, r7, r6
    ea3c:	add	r6, r6, r3
    ea40:	eor	r3, r4, r3
    ea44:	add	r2, r4, r2, ror #28
    ea48:	ldr	sl, [sp, #36]	; 0x24
    ea4c:	eor	r3, r3, r2
    ea50:	movw	r9, #48240	; 0xbc70
    ea54:	add	r3, r8, r3
    ea58:	movt	r9, #48831	; 0xbebf
    ea5c:	add	r9, sl, r9
    ea60:	ldr	r8, [sp, #44]	; 0x2c
    ea64:	add	r3, r2, r3, ror #21
    ea68:	add	r9, r9, r4
    ea6c:	eor	r4, r2, r4
    ea70:	movw	sl, #32454	; 0x7ec6
    ea74:	eor	r4, r4, r3
    ea78:	movt	sl, #10395	; 0x289b
    ea7c:	add	r6, r6, r4
    ea80:	add	sl, r8, sl
    ea84:	add	sl, sl, r2
    ea88:	eor	r2, r3, r2
    ea8c:	add	r6, r3, r6, ror #16
    ea90:	ldr	r4, [sp]
    ea94:	eor	r2, r2, r6
    ea98:	movw	r8, #10234	; 0x27fa
    ea9c:	add	r2, r9, r2
    eaa0:	movt	r8, #60065	; 0xeaa1
    eaa4:	add	r8, r4, r8
    eaa8:	ldr	r9, [sp, #12]
    eaac:	add	r2, r6, r2, ror #9
    eab0:	add	r8, r8, r3
    eab4:	eor	r3, r6, r3
    eab8:	movw	r4, #12421	; 0x3085
    eabc:	eor	r3, r3, r2
    eac0:	movt	r4, #54511	; 0xd4ef
    eac4:	add	r3, sl, r3
    eac8:	add	r4, r9, r4
    eacc:	add	r4, r4, r6
    ead0:	eor	r6, r2, r6
    ead4:	add	r3, r2, r3, ror #28
    ead8:	ldr	sl, [sp, #24]
    eadc:	eor	r6, r6, r3
    eae0:	movw	r9, #7429	; 0x1d05
    eae4:	add	r8, r8, r6
    eae8:	movt	r9, #1160	; 0x488
    eaec:	add	r9, sl, r9
    eaf0:	ldr	r6, [sp, #32]
    eaf4:	add	r8, r3, r8, ror #21
    eaf8:	add	r9, r9, r2
    eafc:	eor	r2, r3, r2
    eb00:	add	fp, r6, fp
    eb04:	eor	r2, r2, r8
    eb08:	add	fp, fp, r3
    eb0c:	add	r2, r4, r2
    eb10:	eor	r3, r8, r3
    eb14:	movw	r6, #39397	; 0x99e5
    eb18:	movt	r6, #59099	; 0xe6db
    eb1c:	add	r2, r8, r2, ror #16
    eb20:	add	r6, ip, r6
    eb24:	eor	r3, r3, r2
    eb28:	add	r6, r6, r8
    eb2c:	add	r3, r9, r3
    eb30:	eor	r8, r2, r8
    eb34:	movw	r4, #31992	; 0x7cf8
    eb38:	movt	r4, #8098	; 0x1fa2
    eb3c:	add	r3, r2, r3, ror #9
    eb40:	add	r4, r1, r4
    eb44:	eor	r8, r8, r3
    eb48:	add	r4, r4, r2
    eb4c:	add	fp, fp, r8
    eb50:	eor	r2, r3, r2
    eb54:	ldr	r8, [sp, #8]
    eb58:	movw	sl, #22117	; 0x5665
    eb5c:	add	fp, r3, fp, ror #28
    eb60:	movt	sl, #50348	; 0xc4ac
    eb64:	eor	r2, r2, fp
    eb68:	add	sl, r8, sl
    eb6c:	add	r2, r6, r2
    eb70:	add	sl, sl, r3
    eb74:	eor	r3, fp, r3
    eb78:	ldr	r9, [sp]
    eb7c:	add	r2, fp, r2, ror #21
    eb80:	movw	r8, #8772	; 0x2244
    eb84:	eor	r3, r3, r2
    eb88:	movt	r8, #62505	; 0xf429
    eb8c:	add	r3, r4, r3
    eb90:	add	r8, r9, r8
    eb94:	add	r8, r8, fp
    eb98:	eor	fp, r2, fp
    eb9c:	add	r3, r2, r3, ror #16
    eba0:	mvn	r9, r2
    eba4:	eor	fp, fp, r3
    eba8:	movw	r4, #9127	; 0x23a7
    ebac:	add	sl, sl, fp
    ebb0:	movt	r4, #43924	; 0xab94
    ebb4:	add	r4, r5, r4
    ebb8:	movw	r6, #65431	; 0xff97
    ebbc:	add	sl, r3, sl, ror #9
    ebc0:	movt	r6, #17194	; 0x432a
    ebc4:	orr	r9, sl, r9
    ebc8:	add	r6, r7, r6
    ebcc:	eor	r9, r9, r3
    ebd0:	mvn	r7, r3
    ebd4:	add	r9, r8, r9
    ebd8:	add	r4, r4, r3
    ebdc:	ldr	r3, [sp, #20]
    ebe0:	add	r2, r6, r2
    ebe4:	add	r9, sl, r9, ror #26
    ebe8:	movw	r6, #41017	; 0xa039
    ebec:	movt	r6, #64659	; 0xfc93
    ebf0:	orr	r7, r9, r7
    ebf4:	add	r6, r3, r6
    ebf8:	mvn	r5, sl
    ebfc:	add	r6, r6, sl
    ec00:	eor	sl, r7, sl
    ec04:	add	r2, r2, sl
    ec08:	movw	fp, #22979	; 0x59c3
    ec0c:	movt	fp, #25947	; 0x655b
    ec10:	mvn	r3, r9
    ec14:	add	r2, r9, r2, ror #22
    ec18:	add	fp, ip, fp
    ec1c:	orr	r5, r2, r5
    ec20:	add	fp, fp, r9
    ec24:	eor	r9, r5, r9
    ec28:	ldr	r7, [sp, #12]
    ec2c:	add	r4, r4, r9
    ec30:	movw	ip, #52370	; 0xcc92
    ec34:	movt	ip, #36620	; 0x8f0c
    ec38:	mvn	r8, r2
    ec3c:	add	r4, r2, r4, ror #17
    ec40:	add	ip, r7, ip
    ec44:	orr	r3, r4, r3
    ec48:	add	ip, ip, r2
    ec4c:	eor	r2, r3, r2
    ec50:	ldr	r9, [sp, #36]	; 0x24
    ec54:	add	r6, r6, r2
    ec58:	movw	r7, #62589	; 0xf47d
    ec5c:	movt	r7, #65519	; 0xffef
    ec60:	movw	r5, #32335	; 0x7e4f
    ec64:	add	r6, r4, r6, ror #11
    ec68:	add	r7, r9, r7
    ec6c:	orr	r8, r6, r8
    ec70:	add	r7, r7, r4
    ec74:	mvn	r9, r4
    ec78:	eor	r4, r8, r4
    ec7c:	add	r4, fp, r4
    ec80:	ldr	r8, [sp, #28]
    ec84:	movt	r5, #28584	; 0x6fa8
    ec88:	mvn	r3, r6
    ec8c:	add	r4, r6, r4, ror #26
    ec90:	add	r5, r8, r5
    ec94:	orr	r9, r4, r9
    ec98:	add	r5, r5, r4
    ec9c:	eor	r9, r9, r6
    eca0:	mvn	r8, r4
    eca4:	add	ip, ip, r9
    eca8:	ldr	r2, [sp, #4]
    ecac:	movw	sl, #24017	; 0x5dd1
    ecb0:	movt	sl, #34180	; 0x8584
    ecb4:	add	ip, r4, ip, ror #22
    ecb8:	add	sl, r2, sl
    ecbc:	orr	r3, ip, r3
    ecc0:	add	sl, sl, r6
    ecc4:	eor	r4, r3, r4
    ecc8:	ldr	r9, [sp, #24]
    eccc:	add	r7, r7, r4
    ecd0:	movw	r2, #59104	; 0xe6e0
    ecd4:	movt	r2, #65068	; 0xfe2c
    ecd8:	ldr	r3, [sp, #44]	; 0x2c
    ecdc:	add	r7, ip, r7, ror #17
    ece0:	add	r2, r1, r2
    ece4:	orr	r8, r7, r8
    ece8:	movw	r1, #17172	; 0x4314
    ecec:	eor	r8, r8, ip
    ecf0:	movt	r1, #41729	; 0xa301
    ecf4:	add	sl, sl, r8
    ecf8:	add	r1, r9, r1
    ecfc:	mvn	r9, ip
    ed00:	movw	fp, #4513	; 0x11a1
    ed04:	add	sl, r7, sl, ror #11
    ed08:	movt	fp, #19976	; 0x4e08
    ed0c:	orr	r9, sl, r9
    ed10:	add	fp, r3, fp
    ed14:	eor	r9, r9, r7
    ed18:	mvn	r3, r7
    ed1c:	add	r5, r5, r9
    ed20:	add	r2, r2, ip
    ed24:	ldr	r4, [sp, #16]
    ed28:	add	r1, r1, r7
    ed2c:	add	r5, sl, r5, ror #26
    ed30:	ldr	r7, [sp, #40]	; 0x28
    ed34:	orr	r3, r5, r3
    ed38:	movw	r6, #32386	; 0x7e82
    ed3c:	eor	r3, r3, sl
    ed40:	movt	r6, #63315	; 0xf753
    ed44:	add	r2, r2, r3
    ed48:	add	r6, r4, r6
    ed4c:	mvn	ip, sl
    ed50:	movw	r4, #62005	; 0xf235
    ed54:	add	r2, r5, r2, ror #22
    ed58:	movt	r4, #48442	; 0xbd3a
    ed5c:	orr	ip, r2, ip
    ed60:	add	r4, r7, r4
    ed64:	add	r6, r6, r5
    ed68:	mvn	r7, r5
    ed6c:	eor	r5, ip, r5
    ed70:	add	fp, fp, sl
    ed74:	add	r5, r1, r5
    ed78:	mvn	r3, r2
    ed7c:	ldr	r9, [sp, #8]
    ed80:	movw	r8, #53947	; 0xd2bb
    ed84:	add	r5, r2, r5, ror #17
    ed88:	ldr	sl, [sp, #32]
    ed8c:	orr	r7, r5, r7
    ed90:	movt	r8, #10967	; 0x2ad7
    ed94:	eor	r7, r7, r2
    ed98:	add	r8, r9, r8
    ed9c:	add	r7, fp, r7
    eda0:	movw	r9, #54161	; 0xd391
    eda4:	movt	r9, #60294	; 0xeb86
    eda8:	mvn	ip, r5
    edac:	add	r7, r5, r7, ror #11
    edb0:	add	r9, sl, r9
    edb4:	orr	r3, r7, r3
    edb8:	add	r4, r4, r2
    edbc:	eor	r3, r3, r5
    edc0:	add	r9, r9, r7
    edc4:	add	r6, r6, r3
    edc8:	mvn	sl, r7
    edcc:	ldr	r1, [r0]
    edd0:	add	r8, r8, r5
    edd4:	add	r6, r7, r6, ror #26
    edd8:	orr	ip, r6, ip
    eddc:	add	r3, r6, r1
    ede0:	eor	r7, ip, r7
    ede4:	mvn	r2, r6
    ede8:	add	r4, r4, r7
    edec:	str	r3, [r0]
    edf0:	ldr	r5, [r0, #12]
    edf4:	add	r4, r6, r4, ror #22
    edf8:	ldr	r7, [r0, #8]
    edfc:	orr	sl, r4, sl
    ee00:	add	r3, r4, r5
    ee04:	eor	r6, sl, r6
    ee08:	str	r3, [r0, #12]
    ee0c:	add	r8, r8, r6
    ee10:	ldr	r6, [r0, #4]
    ee14:	add	r8, r4, r8, ror #17
    ee18:	orr	r2, r8, r2
    ee1c:	add	r3, r8, r6
    ee20:	eor	r4, r2, r4
    ee24:	add	r8, r8, r7
    ee28:	add	r9, r9, r4
    ee2c:	str	r8, [r0, #8]
    ee30:	add	r9, r3, r9, ror #11
    ee34:	str	r9, [r0, #4]
    ee38:	add	sp, sp, #48	; 0x30
    ee3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
    ee40:	bx	lr
    ee44:	ldr	r1, [pc, #80]	; ee9c <close@plt+0x5b2c>
    ee48:	movw	r3, #8961	; 0x2301
    ee4c:	movt	r3, #26437	; 0x6745
    ee50:	str	r3, [r0]
    ee54:	add	r1, pc, r1
    ee58:	movw	r2, #43913	; 0xab89
    ee5c:	movw	r3, #56574	; 0xdcfe
    ee60:	movt	r2, #61389	; 0xefcd
    ee64:	ldrb	r1, [r1]
    ee68:	movt	r3, #39098	; 0x98ba
    ee6c:	str	r2, [r0, #4]
    ee70:	movw	r2, #21622	; 0x5476
    ee74:	cmp	r1, #68	; 0x44
    ee78:	str	r3, [r0, #8]
    ee7c:	movt	r2, #4146	; 0x1032
    ee80:	mov	r3, #0
    ee84:	str	r2, [r0, #12]
    ee88:	str	r3, [r0, #16]
    ee8c:	str	r3, [r0, #20]
    ee90:	moveq	r3, #1
    ee94:	str	r3, [r0, #88]	; 0x58
    ee98:	bx	lr
    ee9c:	andeq	pc, r0, ip, lsl #8

0000eea0 <rpmMD5Update@@Base>:
    eea0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    eea4:	mov	r8, r2
    eea8:	ldr	r3, [r0, #16]
    eeac:	mov	r7, r0
    eeb0:	mov	r9, r1
    eeb4:	add	r2, r3, r2, lsl #3
    eeb8:	str	r2, [r0, #16]
    eebc:	cmp	r3, r2
    eec0:	ldr	r2, [r0, #20]
    eec4:	ubfx	r3, r3, #3, #6
    eec8:	addhi	r2, r2, #1
    eecc:	cmp	r3, #0
    eed0:	add	r2, r2, r8, lsr #29
    eed4:	addeq	r6, r0, #24
    eed8:	str	r2, [r0, #20]
    eedc:	beq	ef20 <rpmMD5Update@@Base+0x80>
    eee0:	rsb	r4, r3, #64	; 0x40
    eee4:	add	r3, r3, #24
    eee8:	cmp	r8, r4
    eeec:	add	r0, r0, r3
    eef0:	bcc	efb8 <rpmMD5Update@@Base+0x118>
    eef4:	mov	r2, r4
    eef8:	add	r6, r7, #24
    eefc:	bl	916c <memcpy@plt>
    ef00:	ldr	r3, [r7, #88]	; 0x58
    ef04:	cmp	r3, #0
    ef08:	bne	efc4 <rpmMD5Update@@Base+0x124>
    ef0c:	mov	r0, r7
    ef10:	mov	r1, r6
    ef14:	bl	e41c <close@plt+0x50ac>
    ef18:	add	r9, r9, r4
    ef1c:	rsb	r8, r4, r8
    ef20:	cmp	r8, #63	; 0x3f
    ef24:	bls	efb0 <rpmMD5Update@@Base+0x110>
    ef28:	mov	r4, r8
    ef2c:	mov	r3, r9
    ef30:	add	r5, r3, #64	; 0x40
    ef34:	mov	ip, r6
    ef38:	ldr	lr, [r3]
    ef3c:	add	r3, r3, #16
    ef40:	ldr	r0, [r3, #-12]
    ef44:	add	ip, ip, #16
    ef48:	ldr	r1, [r3, #-8]
    ef4c:	ldr	r2, [r3, #-4]
    ef50:	cmp	r3, r5
    ef54:	str	lr, [ip, #-16]
    ef58:	str	r0, [ip, #-12]
    ef5c:	str	r1, [ip, #-8]
    ef60:	str	r2, [ip, #-4]
    ef64:	bne	ef38 <rpmMD5Update@@Base+0x98>
    ef68:	ldr	r3, [r7, #88]	; 0x58
    ef6c:	cmp	r3, #0
    ef70:	beq	ef80 <rpmMD5Update@@Base+0xe0>
    ef74:	mov	r0, r6
    ef78:	mov	r1, #16
    ef7c:	bl	e3e8 <close@plt+0x5078>
    ef80:	sub	r4, r4, #64	; 0x40
    ef84:	mov	r0, r7
    ef88:	mov	r1, r6
    ef8c:	bl	e41c <close@plt+0x50ac>
    ef90:	cmp	r4, #63	; 0x3f
    ef94:	mov	r3, r5
    ef98:	bhi	ef30 <rpmMD5Update@@Base+0x90>
    ef9c:	sub	r3, r8, #64	; 0x40
    efa0:	and	r8, r8, #63	; 0x3f
    efa4:	bic	r3, r3, #63	; 0x3f
    efa8:	add	r3, r3, #64	; 0x40
    efac:	add	r9, r9, r3
    efb0:	mov	r0, r6
    efb4:	mov	r1, r9
    efb8:	mov	r2, r8
    efbc:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
    efc0:	b	916c <memcpy@plt>
    efc4:	mov	r1, #16
    efc8:	mov	r0, r6
    efcc:	bl	e3e8 <close@plt+0x5078>
    efd0:	b	ef0c <rpmMD5Update@@Base+0x6c>
    efd4:	ldr	r3, [r1, #16]
    efd8:	mvn	ip, #127	; 0x7f
    efdc:	push	{r4, r5, r6, lr}
    efe0:	ubfx	r3, r3, #3, #6
    efe4:	rsb	r2, r3, #63	; 0x3f
    efe8:	mov	r4, r1
    efec:	cmp	r2, #7
    eff0:	add	r1, r1, r3
    eff4:	mov	r5, r0
    eff8:	add	r0, r1, #25
    effc:	strb	ip, [r1, #24]
    f000:	bhi	f0b8 <rpmMD5Update@@Base+0x218>
    f004:	mov	r1, #0
    f008:	add	r6, r4, #24
    f00c:	bl	92ec <memset@plt>
    f010:	ldr	r3, [r4, #88]	; 0x58
    f014:	cmp	r3, #0
    f018:	bne	f0e4 <rpmMD5Update@@Base+0x244>
    f01c:	mov	r0, r4
    f020:	mov	r1, r6
    f024:	bl	e41c <close@plt+0x50ac>
    f028:	mov	r0, r6
    f02c:	mov	r1, #0
    f030:	mov	r2, #56	; 0x38
    f034:	bl	92ec <memset@plt>
    f038:	ldr	r3, [r4, #88]	; 0x58
    f03c:	cmp	r3, #0
    f040:	bne	f0d4 <rpmMD5Update@@Base+0x234>
    f044:	ldr	r3, [r4, #20]
    f048:	mov	r1, r6
    f04c:	ldr	r2, [r4, #16]
    f050:	mov	r0, r4
    f054:	str	r3, [r4, #84]	; 0x54
    f058:	str	r2, [r4, #80]	; 0x50
    f05c:	bl	e41c <close@plt+0x50ac>
    f060:	ldr	r3, [r4, #88]	; 0x58
    f064:	cmp	r3, #0
    f068:	beq	f078 <rpmMD5Update@@Base+0x1d8>
    f06c:	mov	r0, r4
    f070:	mov	r1, #4
    f074:	bl	e3e8 <close@plt+0x5078>
    f078:	ldr	r6, [r4]
    f07c:	mov	r3, r4
    f080:	ldr	ip, [r4, #4]
    f084:	mov	r2, #0
    f088:	ldr	r0, [r4, #8]
    f08c:	ldr	r1, [r4, #12]
    f090:	str	r6, [r5]
    f094:	str	ip, [r5, #4]
    f098:	str	r0, [r5, #8]
    f09c:	str	r1, [r5, #12]
    f0a0:	strb	r2, [r3], #1
    f0a4:	add	r3, r3, #1
    f0a8:	strb	r2, [r4, #1]
    f0ac:	strb	r2, [r3], #1
    f0b0:	strb	r2, [r3]
    f0b4:	pop	{r4, r5, r6, pc}
    f0b8:	rsb	r2, r3, #55	; 0x37
    f0bc:	mov	r1, #0
    f0c0:	bl	92ec <memset@plt>
    f0c4:	ldr	r3, [r4, #88]	; 0x58
    f0c8:	add	r6, r4, #24
    f0cc:	cmp	r3, #0
    f0d0:	beq	f044 <rpmMD5Update@@Base+0x1a4>
    f0d4:	mov	r0, r6
    f0d8:	mov	r1, #14
    f0dc:	bl	e3e8 <close@plt+0x5078>
    f0e0:	b	f044 <rpmMD5Update@@Base+0x1a4>
    f0e4:	mov	r1, #16
    f0e8:	mov	r0, r6
    f0ec:	bl	e3e8 <close@plt+0x5078>
    f0f0:	b	f01c <rpmMD5Update@@Base+0x17c>
    f0f4:	ldr	ip, [pc, #96]	; f15c <rpmMD5Update@@Base+0x2bc>
    f0f8:	mov	r3, r1
    f0fc:	push	{r4, r5, r6, lr}
    f100:	add	ip, pc, ip
    f104:	ldr	r4, [pc, #84]	; f160 <rpmMD5Update@@Base+0x2c0>
    f108:	sub	sp, sp, #8
    f10c:	lsr	lr, r3, #8
    f110:	lsr	r6, r3, #24
    f114:	lsr	r5, r3, #16
    f118:	mov	r2, #4
    f11c:	ldr	r4, [ip, r4]
    f120:	mov	r1, sp
    f124:	strb	r3, [sp, #3]
    f128:	strb	r6, [sp]
    f12c:	ldr	r3, [r4]
    f130:	strb	r5, [sp, #1]
    f134:	strb	lr, [sp, #2]
    f138:	str	r3, [sp, #4]
    f13c:	bl	eea0 <rpmMD5Update@@Base>
    f140:	ldr	r2, [sp, #4]
    f144:	ldr	r3, [r4]
    f148:	cmp	r2, r3
    f14c:	bne	f158 <rpmMD5Update@@Base+0x2b8>
    f150:	add	sp, sp, #8
    f154:	pop	{r4, r5, r6, pc}
    f158:	bl	91a8 <__stack_chk_fail@plt>
    f15c:	andeq	pc, r0, r4, lsl r0	; <UNPREDICTABLE>
    f160:	strdeq	r0, [r0], -r8
    f164:	push	{r4, lr}
    f168:	subs	r4, r0, #0
    f16c:	moveq	r0, #1
    f170:	bl	9250 <malloc@plt>
    f174:	ldr	ip, [pc, #48]	; f1ac <rpmMD5Update@@Base+0x30c>
    f178:	add	ip, pc, ip
    f17c:	cmp	r0, #0
    f180:	popne	{r4, pc}
    f184:	ldr	r0, [pc, #36]	; f1b0 <rpmMD5Update@@Base+0x310>
    f188:	mov	r3, r4
    f18c:	ldr	r2, [pc, #32]	; f1b4 <rpmMD5Update@@Base+0x314>
    f190:	mov	r1, #1
    f194:	ldr	r0, [ip, r0]
    f198:	add	r2, pc, r2
    f19c:	ldr	r0, [r0]
    f1a0:	bl	931c <__fprintf_chk@plt>
    f1a4:	mov	r0, #1
    f1a8:	bl	9280 <exit@plt>
    f1ac:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    f1b0:	andeq	r0, r0, r4, lsl #2
    f1b4:	andeq	r6, r0, r8, asr #8
    f1b8:	push	{r4, r5, r6, r7, lr}
    f1bc:	subs	r7, r1, #0
    f1c0:	ldr	r6, [pc, #96]	; f228 <rpmMD5Update@@Base+0x388>
    f1c4:	sub	sp, sp, #12
    f1c8:	mov	r5, r0
    f1cc:	moveq	r4, r7
    f1d0:	add	r6, pc, r6
    f1d4:	beq	f1ec <rpmMD5Update@@Base+0x34c>
    f1d8:	mul	r4, r0, r7
    f1dc:	mov	r0, r4
    f1e0:	bl	14a44 <rpmMD5Update@@Base+0x5ba4>
    f1e4:	cmp	r0, r5
    f1e8:	bne	f1fc <rpmMD5Update@@Base+0x35c>
    f1ec:	mov	r0, r4
    f1f0:	add	sp, sp, #12
    f1f4:	pop	{r4, r5, r6, r7, lr}
    f1f8:	b	f164 <rpmMD5Update@@Base+0x2c4>
    f1fc:	ldr	r0, [pc, #40]	; f22c <rpmMD5Update@@Base+0x38c>
    f200:	mov	r3, r5
    f204:	ldr	r2, [pc, #36]	; f230 <rpmMD5Update@@Base+0x390>
    f208:	mov	r1, #1
    f20c:	ldr	r0, [r6, r0]
    f210:	add	r2, pc, r2
    f214:	str	r7, [sp]
    f218:	ldr	r0, [r0]
    f21c:	bl	931c <__fprintf_chk@plt>
    f220:	mov	r0, #1
    f224:	bl	9280 <exit@plt>
    f228:	andeq	lr, r0, r4, asr #30
    f22c:	andeq	r0, r0, r4, lsl #2
    f230:	strdeq	r6, [r0], -r8
    f234:	push	{r3, r4, r5, lr}
    f238:	cmp	r0, #0
    f23c:	ldr	r5, [pc, #100]	; f2a8 <rpmMD5Update@@Base+0x408>
    f240:	mov	r4, r1
    f244:	add	r5, pc, r5
    f248:	beq	f28c <rpmMD5Update@@Base+0x3ec>
    f24c:	cmp	r1, #0
    f250:	movne	r1, r1
    f254:	moveq	r1, #1
    f258:	bl	91b4 <realloc@plt>
    f25c:	cmp	r0, #0
    f260:	popne	{r3, r4, r5, pc}
    f264:	ldr	r0, [pc, #64]	; f2ac <rpmMD5Update@@Base+0x40c>
    f268:	mov	r3, r4
    f26c:	ldr	r2, [pc, #60]	; f2b0 <rpmMD5Update@@Base+0x410>
    f270:	mov	r1, #1
    f274:	ldr	r0, [r5, r0]
    f278:	add	r2, pc, r2
    f27c:	ldr	r0, [r0]
    f280:	bl	931c <__fprintf_chk@plt>
    f284:	mov	r0, #1
    f288:	bl	9280 <exit@plt>
    f28c:	cmp	r1, #0
    f290:	movne	r0, r1
    f294:	moveq	r0, #1
    f298:	bl	9250 <malloc@plt>
    f29c:	cmp	r0, #0
    f2a0:	popne	{r3, r4, r5, pc}
    f2a4:	b	f264 <rpmMD5Update@@Base+0x3c4>
    f2a8:	ldrdeq	lr, [r0], -r0
    f2ac:	andeq	r0, r0, r4, lsl #2
    f2b0:			; <UNDEFINED> instruction: 0x000063bc
    f2b4:	push	{r4, r5, r6, r7, r8, lr}
    f2b8:	subs	r4, r2, #0
    f2bc:	ldr	r7, [pc, #108]	; f330 <rpmMD5Update@@Base+0x490>
    f2c0:	sub	sp, sp, #8
    f2c4:	mov	r8, r0
    f2c8:	mov	r6, r1
    f2cc:	add	r7, pc, r7
    f2d0:	moveq	r5, r4
    f2d4:	beq	f2f0 <rpmMD5Update@@Base+0x450>
    f2d8:	mul	r5, r1, r4
    f2dc:	mov	r1, r4
    f2e0:	mov	r0, r5
    f2e4:	bl	14a44 <rpmMD5Update@@Base+0x5ba4>
    f2e8:	cmp	r0, r6
    f2ec:	bne	f304 <rpmMD5Update@@Base+0x464>
    f2f0:	mov	r0, r8
    f2f4:	mov	r1, r5
    f2f8:	add	sp, sp, #8
    f2fc:	pop	{r4, r5, r6, r7, r8, lr}
    f300:	b	f234 <rpmMD5Update@@Base+0x394>
    f304:	ldr	r0, [pc, #40]	; f334 <rpmMD5Update@@Base+0x494>
    f308:	mov	r3, r6
    f30c:	ldr	r2, [pc, #36]	; f338 <rpmMD5Update@@Base+0x498>
    f310:	mov	r1, #1
    f314:	ldr	r0, [r7, r0]
    f318:	add	r2, pc, r2
    f31c:	str	r4, [sp]
    f320:	ldr	r0, [r0]
    f324:	bl	931c <__fprintf_chk@plt>
    f328:	mov	r0, #1
    f32c:	bl	9280 <exit@plt>
    f330:	andeq	lr, r0, r8, asr #28
    f334:	andeq	r0, r0, r4, lsl #2
    f338:	strdeq	r6, [r0], -r0
    f33c:	push	{r4, r5, lr}
    f340:	sub	sp, sp, #12
    f344:	mov	r5, r0
    f348:	mov	r4, r1
    f34c:	bl	90d0 <calloc@plt>
    f350:	ldr	ip, [pc, #60]	; f394 <rpmMD5Update@@Base+0x4f4>
    f354:	add	ip, pc, ip
    f358:	cmp	r0, #0
    f35c:	beq	f368 <rpmMD5Update@@Base+0x4c8>
    f360:	add	sp, sp, #12
    f364:	pop	{r4, r5, pc}
    f368:	ldr	r0, [pc, #40]	; f398 <rpmMD5Update@@Base+0x4f8>
    f36c:	mov	r3, r5
    f370:	ldr	r2, [pc, #36]	; f39c <rpmMD5Update@@Base+0x4fc>
    f374:	mov	r1, #1
    f378:	ldr	r0, [ip, r0]
    f37c:	add	r2, pc, r2
    f380:	str	r4, [sp]
    f384:	ldr	r0, [r0]
    f388:	bl	931c <__fprintf_chk@plt>
    f38c:	mov	r0, #1
    f390:	bl	9280 <exit@plt>
    f394:	andeq	lr, r0, r0, asr #27
    f398:	andeq	r0, r0, r4, lsl #2
    f39c:	andeq	r6, r0, ip, lsl #5
    f3a0:	cmp	r0, #0
    f3a4:	push	{r3, lr}
    f3a8:	beq	f3b0 <rpmMD5Update@@Base+0x510>
    f3ac:	bl	9148 <free@plt>
    f3b0:	mov	r0, #0
    f3b4:	pop	{r3, pc}
    f3b8:	push	{r4, r5, r6, r7, r8, lr}
    f3bc:	subs	r8, r2, #0
    f3c0:	mov	r7, r0
    f3c4:	mov	r6, r1
    f3c8:	movne	r4, r8
    f3cc:	beq	f3fc <rpmMD5Update@@Base+0x55c>
    f3d0:	mov	r0, r7
    f3d4:	mov	r1, r6
    f3d8:	mov	r2, r4
    f3dc:	bl	9130 <read@plt>
    f3e0:	subs	r5, r0, #0
    f3e4:	blt	f408 <rpmMD5Update@@Base+0x568>
    f3e8:	add	r6, r6, r5
    f3ec:	beq	f420 <rpmMD5Update@@Base+0x580>
    f3f0:	rsb	r4, r5, r4
    f3f4:	cmp	r4, #0
    f3f8:	bne	f3d0 <rpmMD5Update@@Base+0x530>
    f3fc:	mov	r5, r8
    f400:	mov	r0, r5
    f404:	pop	{r4, r5, r6, r7, r8, pc}
    f408:	bl	92d4 <__errno_location@plt>
    f40c:	ldr	r3, [r0]
    f410:	cmp	r3, #4
    f414:	beq	f3f4 <rpmMD5Update@@Base+0x554>
    f418:	mov	r0, r5
    f41c:	pop	{r4, r5, r6, r7, r8, pc}
    f420:	rsb	r5, r4, r8
    f424:	b	f418 <rpmMD5Update@@Base+0x578>
    f428:	push	{r3, r4, r5, r6, r7, lr}
    f42c:	mov	r4, #0
    f430:	ldr	r6, [pc, #188]	; f4f4 <rpmMD5Update@@Base+0x654>
    f434:	lsl	r2, r2, #1
    f438:	mov	r3, r4
    f43c:	add	r6, pc, r6
    f440:	ldrb	ip, [r0, r3]
    f444:	cmp	ip, #0
    f448:	bne	f460 <rpmMD5Update@@Base+0x5c0>
    f44c:	tst	r3, #1
    f450:	bne	f460 <rpmMD5Update@@Base+0x5c0>
    f454:	add	r3, r3, r3, lsr #31
    f458:	asr	r0, r3, #1
    f45c:	pop	{r3, r4, r5, r6, r7, pc}
    f460:	cmp	r3, r2
    f464:	beq	f4b4 <rpmMD5Update@@Base+0x614>
    f468:	sub	r5, ip, #48	; 0x30
    f46c:	uxtb	r7, r5
    f470:	cmp	r7, #9
    f474:	orrls	r4, r5, r4, lsl #4
    f478:	bls	f49c <rpmMD5Update@@Base+0x5fc>
    f47c:	sub	r5, ip, #97	; 0x61
    f480:	cmp	r5, #5
    f484:	bls	f494 <rpmMD5Update@@Base+0x5f4>
    f488:	sub	r5, ip, #65	; 0x41
    f48c:	cmp	r5, #5
    f490:	bhi	f4dc <rpmMD5Update@@Base+0x63c>
    f494:	sub	ip, ip, #87	; 0x57
    f498:	orr	r4, ip, r4, lsl #4
    f49c:	tst	r3, #1
    f4a0:	addne	ip, r3, r3, lsr #31
    f4a4:	add	r3, r3, #1
    f4a8:	strbne	r4, [r1, ip, asr #1]
    f4ac:	movne	r4, #0
    f4b0:	b	f440 <rpmMD5Update@@Base+0x5a0>
    f4b4:	ldr	r0, [pc, #60]	; f4f8 <rpmMD5Update@@Base+0x658>
    f4b8:	mov	r1, #1
    f4bc:	ldr	r3, [pc, #56]	; f4fc <rpmMD5Update@@Base+0x65c>
    f4c0:	mov	r2, #26
    f4c4:	add	r0, pc, r0
    f4c8:	ldr	r3, [r6, r3]
    f4cc:	ldr	r3, [r3]
    f4d0:	bl	91fc <fwrite@plt>
    f4d4:	mov	r0, #1
    f4d8:	bl	9280 <exit@plt>
    f4dc:	ldr	r0, [pc, #28]	; f500 <rpmMD5Update@@Base+0x660>
    f4e0:	mov	r1, #1
    f4e4:	ldr	r3, [pc, #16]	; f4fc <rpmMD5Update@@Base+0x65c>
    f4e8:	mov	r2, #21
    f4ec:	add	r0, pc, r0
    f4f0:	b	f4c8 <rpmMD5Update@@Base+0x628>
    f4f4:	ldrdeq	lr, [r0], -r8
    f4f8:	muleq	r0, r8, r1
    f4fc:	andeq	r0, r0, r4, lsl #2
    f500:	andeq	r6, r0, ip, lsl #3
    f504:	push	{r4, lr}
    f508:	ldrb	r3, [r0]
    f50c:	ldr	r4, [pc, #84]	; f568 <rpmMD5Update@@Base+0x6c8>
    f510:	cmp	r3, #0
    f514:	add	r4, pc, r4
    f518:	beq	f554 <rpmMD5Update@@Base+0x6b4>
    f51c:	mov	r2, #16
    f520:	bl	f428 <rpmMD5Update@@Base+0x588>
    f524:	cmp	r0, #16
    f528:	popeq	{r4, pc}
    f52c:	ldr	r3, [pc, #56]	; f56c <rpmMD5Update@@Base+0x6cc>
    f530:	mov	r1, #1
    f534:	ldr	r0, [pc, #52]	; f570 <rpmMD5Update@@Base+0x6d0>
    f538:	mov	r2, #18
    f53c:	ldr	r3, [r4, r3]
    f540:	add	r0, pc, r0
    f544:	ldr	r3, [r3]
    f548:	bl	91fc <fwrite@plt>
    f54c:	mov	r0, #1
    f550:	bl	9280 <exit@plt>
    f554:	mov	r0, r1
    f558:	mov	r2, #16
    f55c:	mov	r1, r3
    f560:	pop	{r4, lr}
    f564:	b	92ec <memset@plt>
    f568:	andeq	lr, r0, r0, lsl #24
    f56c:	andeq	r0, r0, r4, lsl #2
    f570:	andeq	r6, r0, r0, asr r1
    f574:	push	{r4, lr}
    f578:	ldrb	r3, [r0]
    f57c:	ldr	r4, [pc, #84]	; f5d8 <rpmMD5Update@@Base+0x738>
    f580:	cmp	r3, #0
    f584:	add	r4, pc, r4
    f588:	beq	f5c4 <rpmMD5Update@@Base+0x724>
    f58c:	mov	r2, #32
    f590:	bl	f428 <rpmMD5Update@@Base+0x588>
    f594:	cmp	r0, #32
    f598:	popeq	{r4, pc}
    f59c:	ldr	r3, [pc, #56]	; f5dc <rpmMD5Update@@Base+0x73c>
    f5a0:	mov	r1, #1
    f5a4:	ldr	r0, [pc, #52]	; f5e0 <rpmMD5Update@@Base+0x740>
    f5a8:	mov	r2, #24
    f5ac:	ldr	r3, [r4, r3]
    f5b0:	add	r0, pc, r0
    f5b4:	ldr	r3, [r3]
    f5b8:	bl	91fc <fwrite@plt>
    f5bc:	mov	r0, #1
    f5c0:	bl	9280 <exit@plt>
    f5c4:	mov	r0, r1
    f5c8:	mov	r2, #32
    f5cc:	mov	r1, r3
    f5d0:	pop	{r4, lr}
    f5d4:	b	92ec <memset@plt>
    f5d8:	muleq	r0, r0, fp
    f5dc:	andeq	r0, r0, r4, lsl #2
    f5e0:	strdeq	r6, [r0], -r4
    f5e4:	push	{r3, r4, r5, r6, r7, lr}
    f5e8:	mov	r6, r0
    f5ec:	bl	9184 <_IO_getc@plt>
    f5f0:	mov	r5, r0
    f5f4:	add	r0, r0, #2
    f5f8:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    f5fc:	cmp	r5, #0
    f600:	mov	r7, r0
    f604:	ble	f634 <rpmMD5Update@@Base+0x794>
    f608:	add	r5, r0, r5
    f60c:	mov	r4, r0
    f610:	mov	r0, r6
    f614:	bl	9184 <_IO_getc@plt>
    f618:	strb	r0, [r4], #1
    f61c:	cmp	r4, r5
    f620:	bne	f610 <rpmMD5Update@@Base+0x770>
    f624:	mov	r3, #0
    f628:	mov	r0, r7
    f62c:	strb	r3, [r5]
    f630:	pop	{r3, r4, r5, r6, r7, pc}
    f634:	mov	r5, r0
    f638:	b	f624 <rpmMD5Update@@Base+0x784>
    f63c:	push	{r3, r4, r5, lr}
    f640:	mov	r5, r0
    f644:	bl	9184 <_IO_getc@plt>
    f648:	lsl	r4, r0, #8
    f64c:	mov	r0, r5
    f650:	bl	9184 <_IO_getc@plt>
    f654:	orr	r0, r4, r0
    f658:	pop	{r3, r4, r5, pc}
    f65c:	push	{r3, r4, r5, lr}
    f660:	mov	r4, r0
    f664:	bl	9184 <_IO_getc@plt>
    f668:	lsl	r5, r0, #8
    f66c:	mov	r0, r4
    f670:	bl	9184 <_IO_getc@plt>
    f674:	orr	r5, r5, r0
    f678:	mov	r0, r4
    f67c:	bl	9184 <_IO_getc@plt>
    f680:	lsl	r5, r5, #8
    f684:	orr	r5, r5, r0
    f688:	mov	r0, r4
    f68c:	bl	9184 <_IO_getc@plt>
    f690:	lsl	r4, r5, #8
    f694:	orr	r0, r4, r0
    f698:	pop	{r3, r4, r5, pc}
    f69c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    f6a0:	mov	sl, r1
    f6a4:	mov	r9, r2
    f6a8:	ldr	r7, [r1]
    f6ac:	mov	r5, r0
    f6b0:	ldr	r8, [r2]
    f6b4:	bl	9184 <_IO_getc@plt>
    f6b8:	ldr	r3, [pc, #192]	; f780 <rpmMD5Update@@Base+0x8e0>
    f6bc:	add	r3, pc, r3
    f6c0:	cmn	r0, #1
    f6c4:	mov	r4, r0
    f6c8:	beq	f758 <rpmMD5Update@@Base+0x8b8>
    f6cc:	mov	r0, r5
    f6d0:	bl	9184 <_IO_getc@plt>
    f6d4:	cmp	r0, #255	; 0xff
    f6d8:	mov	r6, r0
    f6dc:	beq	f740 <rpmMD5Update@@Base+0x8a0>
    f6e0:	add	r3, r6, r4
    f6e4:	cmp	r8, r3
    f6e8:	ble	f728 <rpmMD5Update@@Base+0x888>
    f6ec:	cmp	r6, #0
    f6f0:	add	r4, r7, r4
    f6f4:	ble	f750 <rpmMD5Update@@Base+0x8b0>
    f6f8:	add	r6, r4, r6
    f6fc:	mov	r0, r5
    f700:	bl	9184 <_IO_getc@plt>
    f704:	strb	r0, [r4], #1
    f708:	cmp	r4, r6
    f70c:	bne	f6fc <rpmMD5Update@@Base+0x85c>
    f710:	mov	r3, #0
    f714:	mov	r0, r7
    f718:	strb	r3, [r6]
    f71c:	str	r7, [sl]
    f720:	str	r8, [r9]
    f724:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    f728:	add	r8, r3, #1
    f72c:	mov	r0, r7
    f730:	mov	r1, r8
    f734:	bl	f234 <rpmMD5Update@@Base+0x394>
    f738:	mov	r7, r0
    f73c:	b	f6ec <rpmMD5Update@@Base+0x84c>
    f740:	mov	r0, r5
    f744:	bl	f63c <rpmMD5Update@@Base+0x79c>
    f748:	mov	r6, r0
    f74c:	b	f6e0 <rpmMD5Update@@Base+0x840>
    f750:	mov	r6, r4
    f754:	b	f710 <rpmMD5Update@@Base+0x870>
    f758:	ldr	ip, [pc, #36]	; f784 <rpmMD5Update@@Base+0x8e4>
    f75c:	mov	r1, #1
    f760:	ldr	r0, [pc, #32]	; f788 <rpmMD5Update@@Base+0x8e8>
    f764:	mov	r2, #24
    f768:	ldr	r3, [r3, ip]
    f76c:	add	r0, pc, r0
    f770:	ldr	r3, [r3]
    f774:	bl	91fc <fwrite@plt>
    f778:	mov	r0, #1
    f77c:	bl	9280 <exit@plt>
    f780:	andeq	lr, r0, r8, asr sl
    f784:	andeq	r0, r0, r4, lsl #2
    f788:	andeq	r5, r0, r4, asr pc
    f78c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f790:	sub	sp, sp, #52	; 0x34
    f794:	ldr	r5, [pc, #1096]	; fbe4 <rpmMD5Update@@Base+0xd44>
    f798:	mov	r6, r1
    f79c:	ldr	ip, [pc, #1092]	; fbe8 <rpmMD5Update@@Base+0xd48>
    f7a0:	cmp	r2, #0
    f7a4:	ldr	r1, [sp, #88]	; 0x58
    f7a8:	add	r5, pc, r5
    f7ac:	str	r3, [sp, #24]
    f7b0:	mov	r2, #0
    f7b4:	mov	r4, r0
    f7b8:	str	r1, [sp, #28]
    f7bc:	ldr	ip, [r5, ip]
    f7c0:	str	r2, [sp, #36]	; 0x24
    f7c4:	str	r2, [sp, #40]	; 0x28
    f7c8:	ldr	r2, [ip]
    f7cc:	str	ip, [sp, #16]
    f7d0:	str	r2, [sp, #44]	; 0x2c
    f7d4:	bne	f7ec <rpmMD5Update@@Base+0x94c>
    f7d8:	bl	f65c <rpmMD5Update@@Base+0x7bc>
    f7dc:	movw	r2, #19788	; 0x4d4c
    f7e0:	movt	r2, #21072	; 0x5250
    f7e4:	cmp	r0, r2
    f7e8:	bne	fbb4 <rpmMD5Update@@Base+0xd14>
    f7ec:	mov	r0, r4
    f7f0:	bl	f5e4 <rpmMD5Update@@Base+0x744>
    f7f4:	mov	r7, r0
    f7f8:	mov	r0, r4
    f7fc:	bl	f5e4 <rpmMD5Update@@Base+0x744>
    f800:	mov	r5, r0
    f804:	mov	r0, r7
    f808:	bl	9298 <strlen@plt>
    f80c:	mov	r6, r0
    f810:	mov	r0, r5
    f814:	bl	9298 <strlen@plt>
    f818:	add	r0, r6, r0
    f81c:	add	r0, r0, #2
    f820:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    f824:	ldr	r3, [pc, #960]	; fbec <rpmMD5Update@@Base+0xd4c>
    f828:	mov	r1, #1
    f82c:	mvn	r2, #0
    f830:	add	r3, pc, r3
    f834:	str	r7, [sp]
    f838:	str	r5, [sp, #4]
    f83c:	str	r0, [sp, #20]
    f840:	bl	92e0 <__sprintf_chk@plt>
    f844:	mov	r0, r4
    f848:	bl	f5e4 <rpmMD5Update@@Base+0x744>
    f84c:	mov	r8, r0
    f850:	mov	r0, r4
    f854:	bl	f65c <rpmMD5Update@@Base+0x7bc>
    f858:	mov	r0, r4
    f85c:	bl	f63c <rpmMD5Update@@Base+0x79c>
    f860:	mov	r6, r0
    f864:	mov	r0, r7
    f868:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    f86c:	mov	r0, r5
    f870:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    f874:	mov	r0, r8
    f878:	bl	f3a0 <rpmMD5Update@@Base+0x500>
    f87c:	cmp	r6, #0
    f880:	bne	fa58 <rpmMD5Update@@Base+0xbb8>
    f884:	mov	r9, #0
    f888:	add	sl, sp, #40	; 0x28
    f88c:	mov	r7, r9
    f890:	add	r3, sp, #36	; 0x24
    f894:	str	r3, [sp, #8]
    f898:	rsb	r5, r9, r9, lsl #3
    f89c:	str	sl, [sp, #12]
    f8a0:	add	r9, r9, #1
    f8a4:	lsl	r5, r5, #2
    f8a8:	b	f908 <rpmMD5Update@@Base+0xa68>
    f8ac:	cmp	r3, #46	; 0x2e
    f8b0:	beq	f950 <rpmMD5Update@@Base+0xab0>
    f8b4:	mov	r0, r8
    f8b8:	add	r6, r7, r5
    f8bc:	bl	9298 <strlen@plt>
    f8c0:	add	r0, r0, #1
    f8c4:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    f8c8:	mov	r1, r8
    f8cc:	str	r0, [r7, r5]
    f8d0:	bl	9220 <strcpy@plt>
    f8d4:	mov	r1, #0
    f8d8:	mov	r2, #16
    f8dc:	str	r1, [r6, #8]
    f8e0:	add	r0, r6, #12
    f8e4:	bl	92ec <memset@plt>
    f8e8:	mov	r0, r4
    f8ec:	bl	f63c <rpmMD5Update@@Base+0x79c>
    f8f0:	cmp	r0, #0
    f8f4:	mov	r8, r0
    f8f8:	str	r0, [r6, #4]
    f8fc:	bne	f960 <rpmMD5Update@@Base+0xac0>
    f900:	add	r9, r9, #1
    f904:	add	r5, r5, #28
    f908:	mov	r0, r4
    f90c:	ldr	r1, [sp, #12]
    f910:	ldr	r2, [sp, #8]
    f914:	sub	r6, r9, #1
    f918:	bl	f69c <rpmMD5Update@@Base+0x7fc>
    f91c:	ldrb	r3, [r0]
    f920:	mov	r8, r0
    f924:	cmp	r3, #0
    f928:	beq	fa1c <rpmMD5Update@@Base+0xb7c>
    f92c:	tst	r6, #15
    f930:	bne	f8ac <rpmMD5Update@@Base+0xa0c>
    f934:	mov	r0, r7
    f938:	add	r1, r5, #448	; 0x1c0
    f93c:	bl	f234 <rpmMD5Update@@Base+0x394>
    f940:	ldrb	r3, [r8]
    f944:	cmp	r3, #46	; 0x2e
    f948:	mov	r7, r0
    f94c:	bne	f8b4 <rpmMD5Update@@Base+0xa14>
    f950:	ldrb	r3, [r8, #1]
    f954:	cmp	r3, #47	; 0x2f
    f958:	addeq	r8, r8, #2
    f95c:	b	f8b4 <rpmMD5Update@@Base+0xa14>
    f960:	mov	r0, r4
    f964:	bl	9184 <_IO_getc@plt>
    f968:	cmp	r0, #255	; 0xff
    f96c:	mov	fp, r0
    f970:	beq	fb44 <rpmMD5Update@@Base+0xca4>
    f974:	tst	r0, #224	; 0xe0
    f978:	beq	f994 <rpmMD5Update@@Base+0xaf4>
    f97c:	ubfx	sl, r0, #5, #3
    f980:	sub	sl, sl, #1
    f984:	mov	r0, r4
    f988:	bl	9184 <_IO_getc@plt>
    f98c:	cmn	sl, #1
    f990:	bne	f980 <rpmMD5Update@@Base+0xae0>
    f994:	tst	fp, #28
    f998:	beq	f9b4 <rpmMD5Update@@Base+0xb14>
    f99c:	ubfx	sl, fp, #2, #3
    f9a0:	sub	sl, sl, #1
    f9a4:	mov	r0, r4
    f9a8:	bl	9184 <_IO_getc@plt>
    f9ac:	cmn	sl, #1
    f9b0:	bne	f9a0 <rpmMD5Update@@Base+0xb00>
    f9b4:	and	r3, r8, #45056	; 0xb000
    f9b8:	cmp	r3, #8192	; 0x2000
    f9bc:	beq	fa4c <rpmMD5Update@@Base+0xbac>
    f9c0:	and	r8, r8, #53248	; 0xd000
    f9c4:	cmp	r8, #32768	; 0x8000
    f9c8:	bne	f900 <rpmMD5Update@@Base+0xa60>
    f9cc:	and	fp, fp, #3
    f9d0:	cmp	fp, #3
    f9d4:	beq	fb1c <rpmMD5Update@@Base+0xc7c>
    f9d8:	cmp	fp, #2
    f9dc:	beq	fba8 <rpmMD5Update@@Base+0xd08>
    f9e0:	cmp	fp, #0
    f9e4:	bne	fbdc <rpmMD5Update@@Base+0xd3c>
    f9e8:	mov	r0, r4
    f9ec:	bl	9184 <_IO_getc@plt>
    f9f0:	orrs	fp, r0, fp
    f9f4:	beq	f900 <rpmMD5Update@@Base+0xa60>
    f9f8:	mov	r8, #0
    f9fc:	mov	r0, r4
    fa00:	add	r8, r8, #1
    fa04:	bl	9184 <_IO_getc@plt>
    fa08:	cmp	r8, #16
    fa0c:	add	r6, r6, #1
    fa10:	strb	r0, [r6, #11]
    fa14:	bne	f9fc <rpmMD5Update@@Base+0xb5c>
    fa18:	b	f900 <rpmMD5Update@@Base+0xa60>
    fa1c:	ldr	r3, [sp, #24]
    fa20:	ldr	r1, [sp, #16]
    fa24:	ldr	r2, [sp, #44]	; 0x2c
    fa28:	str	r7, [r3]
    fa2c:	ldr	r3, [r1]
    fa30:	ldr	r1, [sp, #28]
    fa34:	cmp	r2, r3
    fa38:	ldr	r0, [sp, #20]
    fa3c:	str	r6, [r1]
    fa40:	bne	fbb0 <rpmMD5Update@@Base+0xd10>
    fa44:	add	sp, sp, #52	; 0x34
    fa48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fa4c:	mov	r0, r4
    fa50:	bl	f65c <rpmMD5Update@@Base+0x7bc>
    fa54:	b	f9c0 <rpmMD5Update@@Base+0xb20>
    fa58:	movgt	r5, #0
    fa5c:	ble	fa74 <rpmMD5Update@@Base+0xbd4>
    fa60:	add	r5, r5, #1
    fa64:	mov	r0, r4
    fa68:	bl	f5e4 <rpmMD5Update@@Base+0x744>
    fa6c:	cmp	r5, r6
    fa70:	bne	fa60 <rpmMD5Update@@Base+0xbc0>
    fa74:	mov	r0, r4
    fa78:	bl	f65c <rpmMD5Update@@Base+0x7bc>
    fa7c:	subs	r9, r0, #0
    fa80:	ble	f884 <rpmMD5Update@@Base+0x9e4>
    fa84:	mov	r5, #0
    fa88:	add	r3, sp, #36	; 0x24
    fa8c:	add	sl, sp, #40	; 0x28
    fa90:	str	r3, [sp, #8]
    fa94:	mov	fp, r5
    fa98:	mov	r7, r5
    fa9c:	b	fb00 <rpmMD5Update@@Base+0xc60>
    faa0:	ldr	r2, [sp, #8]
    faa4:	mov	r1, sl
    faa8:	mov	r0, r4
    faac:	add	r8, r7, r5
    fab0:	bl	f69c <rpmMD5Update@@Base+0x7fc>
    fab4:	add	fp, fp, #1
    fab8:	mov	r6, r0
    fabc:	bl	9298 <strlen@plt>
    fac0:	add	r0, r0, #1
    fac4:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    fac8:	mov	r1, r6
    facc:	str	r0, [r7, r5]
    fad0:	add	r5, r5, #28
    fad4:	bl	9220 <strcpy@plt>
    fad8:	mov	r1, #32768	; 0x8000
    fadc:	mov	r3, #1024	; 0x400
    fae0:	str	r1, [r8, #4]
    fae4:	str	r3, [r8, #8]
    fae8:	add	r0, r8, #12
    faec:	mov	r1, #0
    faf0:	mov	r2, #16
    faf4:	bl	92ec <memset@plt>
    faf8:	cmp	fp, r9
    fafc:	beq	f898 <rpmMD5Update@@Base+0x9f8>
    fb00:	tst	fp, #15
    fb04:	bne	faa0 <rpmMD5Update@@Base+0xc00>
    fb08:	mov	r0, r7
    fb0c:	add	r1, r5, #448	; 0x1c0
    fb10:	bl	f234 <rpmMD5Update@@Base+0x394>
    fb14:	mov	r7, r0
    fb18:	b	faa0 <rpmMD5Update@@Base+0xc00>
    fb1c:	mov	r0, r4
    fb20:	bl	9184 <_IO_getc@plt>
    fb24:	lsl	fp, r0, #24
    fb28:	mov	r0, r4
    fb2c:	bl	9184 <_IO_getc@plt>
    fb30:	orr	fp, fp, r0, lsl #16
    fb34:	mov	r0, r4
    fb38:	bl	9184 <_IO_getc@plt>
    fb3c:	orr	fp, fp, r0, lsl #8
    fb40:	b	f9e8 <rpmMD5Update@@Base+0xb48>
    fb44:	mov	r0, r4
    fb48:	bl	9184 <_IO_getc@plt>
    fb4c:	mov	sl, r0
    fb50:	mov	r0, r4
    fb54:	bl	9184 <_IO_getc@plt>
    fb58:	cmp	sl, #0
    fb5c:	mov	fp, r0
    fb60:	beq	fb84 <rpmMD5Update@@Base+0xce4>
    fb64:	add	r2, sl, #1
    fb68:	cmp	r2, #0
    fb6c:	ble	fb84 <rpmMD5Update@@Base+0xce4>
    fb70:	sub	sl, sl, #1
    fb74:	mov	r0, r4
    fb78:	bl	9184 <_IO_getc@plt>
    fb7c:	cmn	sl, #1
    fb80:	bne	fb70 <rpmMD5Update@@Base+0xcd0>
    fb84:	tst	fp, #252	; 0xfc
    fb88:	beq	f9b4 <rpmMD5Update@@Base+0xb14>
    fb8c:	ubfx	sl, fp, #2, #6
    fb90:	sub	sl, sl, #1
    fb94:	mov	r0, r4
    fb98:	bl	9184 <_IO_getc@plt>
    fb9c:	cmn	sl, #1
    fba0:	bne	fb90 <rpmMD5Update@@Base+0xcf0>
    fba4:	b	f9b4 <rpmMD5Update@@Base+0xb14>
    fba8:	mov	fp, #0
    fbac:	b	fb28 <rpmMD5Update@@Base+0xc88>
    fbb0:	bl	91a8 <__stack_chk_fail@plt>
    fbb4:	ldr	r0, [pc, #52]	; fbf0 <rpmMD5Update@@Base+0xd50>
    fbb8:	mov	r3, r6
    fbbc:	ldr	r2, [pc, #48]	; fbf4 <rpmMD5Update@@Base+0xd54>
    fbc0:	mov	r1, #1
    fbc4:	ldr	r0, [r5, r0]
    fbc8:	add	r2, pc, r2
    fbcc:	ldr	r0, [r0]
    fbd0:	bl	931c <__fprintf_chk@plt>
    fbd4:	mov	r0, #1
    fbd8:	bl	9280 <exit@plt>
    fbdc:	mov	fp, #0
    fbe0:	b	fb34 <rpmMD5Update@@Base+0xc94>
    fbe4:	andeq	lr, r0, ip, ror #18
    fbe8:	strdeq	r0, [r0], -r8
    fbec:	andeq	r5, r0, r4, asr #29
    fbf0:	andeq	r0, r0, r4, lsl #2
    fbf4:	andeq	r5, r0, r4, lsl fp
    fbf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fbfc:	sub	sp, sp, #36	; 0x24
    fc00:	ldr	r4, [pc, #444]	; fdc4 <rpmMD5Update@@Base+0xf24>
    fc04:	add	r7, sp, #12
    fc08:	ldr	r3, [pc, #440]	; fdc8 <rpmMD5Update@@Base+0xf28>
    fc0c:	mov	sl, r1
    fc10:	add	r4, pc, r4
    fc14:	mov	r2, #16
    fc18:	mov	r1, r7
    fc1c:	mov	r9, r0
    fc20:	ldr	r5, [r4, r3]
    fc24:	ldr	r3, [r5]
    fc28:	str	r3, [sp, #28]
    fc2c:	bl	f3b8 <rpmMD5Update@@Base+0x518>
    fc30:	cmp	r0, #0
    fc34:	beq	fd18 <rpmMD5Update@@Base+0xe78>
    fc38:	cmp	r0, #16
    fc3c:	bne	fd68 <rpmMD5Update@@Base+0xec8>
    fc40:	ldrb	r3, [sp, #12]
    fc44:	cmp	r3, #142	; 0x8e
    fc48:	bne	fd30 <rpmMD5Update@@Base+0xe90>
    fc4c:	ldrb	r3, [sp, #13]
    fc50:	cmp	r3, #173	; 0xad
    fc54:	bne	fd30 <rpmMD5Update@@Base+0xe90>
    fc58:	ldrb	r3, [sp, #14]
    fc5c:	cmp	r3, #232	; 0xe8
    fc60:	bne	fd30 <rpmMD5Update@@Base+0xe90>
    fc64:	ldrb	r3, [sp, #15]
    fc68:	cmp	r3, #1
    fc6c:	bne	fd30 <rpmMD5Update@@Base+0xe90>
    fc70:	ldrb	r8, [sp, #25]
    fc74:	ldrb	r1, [sp, #24]
    fc78:	ldrb	r2, [sp, #27]
    fc7c:	ldrb	r3, [sp, #26]
    fc80:	lsl	r8, r8, #16
    fc84:	ldrb	ip, [sp, #21]
    fc88:	orr	r8, r8, r1, lsl #24
    fc8c:	ldrb	r1, [sp, #20]
    fc90:	orr	r8, r8, r2
    fc94:	orr	r8, r8, r3, lsl #8
    fc98:	ldrb	r2, [sp, #23]
    fc9c:	lsl	ip, ip, #16
    fca0:	ldrb	r3, [sp, #22]
    fca4:	orr	ip, ip, r1, lsl #24
    fca8:	ands	r0, r8, #7
    fcac:	orr	ip, ip, r2
    fcb0:	orr	ip, ip, r3, lsl #8
    fcb4:	bne	fd58 <rpmMD5Update@@Base+0xeb8>
    fcb8:	lsl	sl, ip, #4
    fcbc:	str	ip, [sp, #4]
    fcc0:	add	r0, sl, #32
    fcc4:	add	fp, r8, sl
    fcc8:	add	r0, r0, r8
    fccc:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    fcd0:	mov	r6, r0
    fcd4:	ldm	r7!, {r0, r1, r2, r3}
    fcd8:	str	r0, [r6, #12]
    fcdc:	mov	r0, r9
    fce0:	str	r1, [r6, #16]
    fce4:	add	r1, r6, #28
    fce8:	str	r2, [r6, #20]
    fcec:	mov	r2, fp
    fcf0:	str	r3, [r6, #24]
    fcf4:	bl	f3b8 <rpmMD5Update@@Base+0x518>
    fcf8:	ldr	ip, [sp, #4]
    fcfc:	cmp	fp, r0
    fd00:	bne	fd90 <rpmMD5Update@@Base+0xef0>
    fd04:	add	sl, r6, sl
    fd08:	mov	r0, r6
    fd0c:	add	sl, sl, #28
    fd10:	str	ip, [r6]
    fd14:	stmib	r6, {r8, sl}
    fd18:	ldr	r2, [sp, #28]
    fd1c:	ldr	r3, [r5]
    fd20:	cmp	r2, r3
    fd24:	bne	fdc0 <rpmMD5Update@@Base+0xf20>
    fd28:	add	sp, sp, #36	; 0x24
    fd2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fd30:	ldr	r3, [pc, #148]	; fdcc <rpmMD5Update@@Base+0xf2c>
    fd34:	mov	r1, #1
    fd38:	ldr	r0, [pc, #144]	; fdd0 <rpmMD5Update@@Base+0xf30>
    fd3c:	mov	r2, #11
    fd40:	ldr	r3, [r4, r3]
    fd44:	add	r0, pc, r0
    fd48:	ldr	r3, [r3]
    fd4c:	bl	91fc <fwrite@plt>
    fd50:	mov	r0, #0
    fd54:	b	fd18 <rpmMD5Update@@Base+0xe78>
    fd58:	cmp	sl, #0
    fd5c:	rsbne	r0, r0, #8
    fd60:	addne	r8, r8, r0
    fd64:	b	fcb8 <rpmMD5Update@@Base+0xe18>
    fd68:	ldr	r3, [pc, #92]	; fdcc <rpmMD5Update@@Base+0xf2c>
    fd6c:	mov	r1, #1
    fd70:	ldr	r0, [pc, #92]	; fdd4 <rpmMD5Update@@Base+0xf34>
    fd74:	mov	r2, #18
    fd78:	ldr	r3, [r4, r3]
    fd7c:	add	r0, pc, r0
    fd80:	ldr	r3, [r3]
    fd84:	bl	91fc <fwrite@plt>
    fd88:	mov	r0, #0
    fd8c:	b	fd18 <rpmMD5Update@@Base+0xe78>
    fd90:	ldr	r3, [pc, #52]	; fdcc <rpmMD5Update@@Base+0xf2c>
    fd94:	mov	r1, #1
    fd98:	ldr	r0, [pc, #56]	; fdd8 <rpmMD5Update@@Base+0xf38>
    fd9c:	mov	r2, #18
    fda0:	ldr	r3, [r4, r3]
    fda4:	add	r0, pc, r0
    fda8:	ldr	r3, [r3]
    fdac:	bl	91fc <fwrite@plt>
    fdb0:	mov	r0, r6
    fdb4:	bl	9148 <free@plt>
    fdb8:	mov	r0, #0
    fdbc:	b	fd18 <rpmMD5Update@@Base+0xe78>
    fdc0:	bl	91a8 <__stack_chk_fail@plt>
    fdc4:	andeq	lr, r0, r4, lsl #10
    fdc8:	strdeq	r0, [r0], -r8
    fdcc:	andeq	r0, r0, r4, lsl #2
    fdd0:	andeq	r5, r0, ip, asr #19
    fdd4:	andeq	r5, r0, r0, lsl #19
    fdd8:	andeq	r5, r0, r8, asr r9
    fddc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fde0:	cmp	r1, #15
    fde4:	ldr	r3, [pc, #292]	; ff10 <rpmMD5Update@@Base+0x1070>
    fde8:	mov	r4, r0
    fdec:	add	r3, pc, r3
    fdf0:	ble	fee8 <rpmMD5Update@@Base+0x1048>
    fdf4:	ldrb	r0, [r0]
    fdf8:	cmp	r0, #142	; 0x8e
    fdfc:	bne	fee8 <rpmMD5Update@@Base+0x1048>
    fe00:	ldrb	r0, [r4, #1]
    fe04:	cmp	r0, #173	; 0xad
    fe08:	bne	fee8 <rpmMD5Update@@Base+0x1048>
    fe0c:	ldrb	r0, [r4, #2]
    fe10:	cmp	r0, #232	; 0xe8
    fe14:	bne	fee8 <rpmMD5Update@@Base+0x1048>
    fe18:	ldrb	r0, [r4, #3]
    fe1c:	cmp	r0, #1
    fe20:	bne	fee8 <rpmMD5Update@@Base+0x1048>
    fe24:	ldrb	r6, [r4, #13]
    fe28:	ldrb	lr, [r4, #12]
    fe2c:	ldrb	ip, [r4, #15]
    fe30:	ldrb	r0, [r4, #14]
    fe34:	lsl	r6, r6, #16
    fe38:	ldrb	r8, [r4, #9]
    fe3c:	orr	r6, r6, lr, lsl #24
    fe40:	ldrb	lr, [r4, #8]
    fe44:	orr	r6, r6, ip
    fe48:	orr	r6, r6, r0, lsl #8
    fe4c:	ldrb	ip, [r4, #11]
    fe50:	lsl	r8, r8, #16
    fe54:	ldrb	r0, [r4, #10]
    fe58:	orr	r8, r8, lr, lsl #24
    fe5c:	ands	r5, r6, #7
    fe60:	orr	r8, r8, ip
    fe64:	orr	r8, r8, r0, lsl #8
    fe68:	beq	fe78 <rpmMD5Update@@Base+0xfd8>
    fe6c:	cmp	r2, #0
    fe70:	rsbne	r5, r5, #8
    fe74:	addne	r6, r6, r5
    fe78:	add	r7, r8, #1
    fe7c:	lsl	r7, r7, #4
    fe80:	add	r2, r7, r6
    fe84:	cmp	r1, r2
    fe88:	blt	fee8 <rpmMD5Update@@Base+0x1048>
    fe8c:	add	r0, r7, #16
    fe90:	sub	fp, r7, #16
    fe94:	add	r0, r0, r6
    fe98:	bl	f164 <rpmMD5Update@@Base+0x2c4>
    fe9c:	ldr	sl, [r4]
    fea0:	ldr	r9, [r4, #4]
    fea4:	add	r1, r4, #16
    fea8:	ldr	lr, [r4, #8]
    feac:	add	r2, r6, fp
    feb0:	ldr	ip, [r4, #12]
    feb4:	mov	r5, r0
    feb8:	add	r0, r0, #28
    febc:	str	sl, [r5, #12]
    fec0:	add	r7, r5, r7
    fec4:	str	r9, [r5, #16]
    fec8:	add	r7, r7, #12
    fecc:	str	lr, [r5, #20]
    fed0:	str	ip, [r5, #24]
    fed4:	bl	916c <memcpy@plt>
    fed8:	mov	r0, r5
    fedc:	str	r8, [r5]
    fee0:	stmib	r5, {r6, r7}
    fee4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fee8:	ldr	ip, [pc, #36]	; ff14 <rpmMD5Update@@Base+0x1074>
    feec:	mov	r1, #1
    fef0:	ldr	r0, [pc, #32]	; ff18 <rpmMD5Update@@Base+0x1078>
    fef4:	mov	r2, #11
    fef8:	ldr	r3, [r3, ip]
    fefc:	add	r0, pc, r0
    ff00:	ldr	r3, [r3]
    ff04:	bl	91fc <fwrite@plt>
    ff08:	mov	r0, #0
    ff0c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ff10:	andeq	lr, r0, r8, lsr #6
    ff14:	andeq	r0, r0, r4, lsl #2
    ff18:	andeq	r5, r0, r4, lsl r8
    ff1c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    ff20:	lsr	r9, r1, #24
    ff24:	ldr	r5, [r0]
    ff28:	ubfx	r7, r1, #16, #8
    ff2c:	ubfx	r6, r1, #8, #8
    ff30:	mov	r8, r2
    ff34:	cmp	r5, #0
    ff38:	add	r3, r0, #28
    ff3c:	uxtb	r1, r1
    ff40:	beq	10080 <rpmMD5Update@@Base+0x11e0>
    ff44:	mov	ip, #0
    ff48:	b	ff5c <rpmMD5Update@@Base+0x10bc>
    ff4c:	add	ip, ip, #1
    ff50:	add	r3, r3, #16
    ff54:	cmp	ip, r5
    ff58:	beq	10080 <rpmMD5Update@@Base+0x11e0>
    ff5c:	ldrb	r4, [r3, #3]
    ff60:	cmp	r4, r1
    ff64:	bne	ff4c <rpmMD5Update@@Base+0x10ac>
    ff68:	ldrb	r4, [r3, #2]
    ff6c:	cmp	r4, r6
    ff70:	bne	ff4c <rpmMD5Update@@Base+0x10ac>
    ff74:	ldrb	r2, [r3, #1]
    ff78:	cmp	r2, r7
    ff7c:	bne	ff4c <rpmMD5Update@@Base+0x10ac>
    ff80:	ldrb	r2, [r3]
    ff84:	cmp	r2, r9
    ff88:	bne	ff4c <rpmMD5Update@@Base+0x10ac>
    ff8c:	cmp	r5, ip
    ff90:	bls	10080 <rpmMD5Update@@Base+0x11e0>
    ff94:	ldrb	r2, [r3, #4]
    ff98:	cmp	r2, #0
    ff9c:	bne	10080 <rpmMD5Update@@Base+0x11e0>
    ffa0:	ldrb	r1, [r3, #5]
    ffa4:	cmp	r1, #0
    ffa8:	bne	10080 <rpmMD5Update@@Base+0x11e0>
    ffac:	ldrb	r5, [r3, #6]
    ffb0:	cmp	r5, #0
    ffb4:	bne	10080 <rpmMD5Update@@Base+0x11e0>
    ffb8:	ldrb	r2, [r3, #7]
    ffbc:	cmp	r2, #4
    ffc0:	bne	10080 <rpmMD5Update@@Base+0x11e0>
    ffc4:	ldrb	ip, [r3, #13]
    ffc8:	ldrb	r5, [r3, #12]
    ffcc:	ldrb	r2, [r3, #9]
    ffd0:	lsl	ip, ip, #16
    ffd4:	ldrb	r1, [r3, #15]
    ffd8:	ldrb	r6, [r3, #14]
    ffdc:	orr	r5, ip, r5, lsl #24
    ffe0:	ldrb	ip, [r3, #8]
    ffe4:	orr	r5, r5, r1
    ffe8:	lsl	r2, r2, #16
    ffec:	ldrb	r1, [r3, #11]
    fff0:	ldrb	r4, [r3, #10]
    fff4:	orr	r5, r5, r6, lsl #8
    fff8:	orr	r3, r2, ip, lsl #24
    fffc:	ldr	r2, [r0, #4]
   10000:	orr	r3, r3, r1
   10004:	lsl	r7, r5, #2
   10008:	orr	r3, r3, r4, lsl #8
   1000c:	add	r1, r7, r3
   10010:	cmp	r1, r2
   10014:	bhi	10080 <rpmMD5Update@@Base+0x11e0>
   10018:	cmp	r5, #0
   1001c:	ldr	r4, [r0, #8]
   10020:	mov	r1, #4
   10024:	movne	r0, r5
   10028:	moveq	r0, #1
   1002c:	add	r4, r4, r3
   10030:	bl	f1b8 <rpmMD5Update@@Base+0x318>
   10034:	cmp	r8, #0
   10038:	strne	r5, [r8]
   1003c:	cmp	r5, #0
   10040:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   10044:	add	r7, r4, r7
   10048:	sub	r3, r0, #4
   1004c:	ldrb	r2, [r4, #1]
   10050:	add	r4, r4, #4
   10054:	ldrb	r6, [r4, #-4]
   10058:	ldrb	ip, [r4, #-1]
   1005c:	ldrb	r1, [r4, #-2]
   10060:	lsl	r2, r2, #16
   10064:	orr	r2, r2, r6, lsl #24
   10068:	cmp	r4, r7
   1006c:	orr	r2, r2, ip
   10070:	orr	r2, r2, r1, lsl #8
   10074:	str	r2, [r3, #4]!
   10078:	bne	1004c <rpmMD5Update@@Base+0x11ac>
   1007c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   10080:	mov	r0, #0
   10084:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   10088:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1008c:	lsr	r9, r1, #24
   10090:	ldr	r5, [r0]
   10094:	ubfx	r8, r1, #16, #8
   10098:	ubfx	r6, r1, #8, #8
   1009c:	mov	r7, r2
   100a0:	cmp	r5, #0
   100a4:	add	r3, r0, #28
   100a8:	uxtb	r1, r1
   100ac:	beq	101d8 <rpmMD5Update@@Base+0x1338>
   100b0:	mov	ip, #0
   100b4:	b	100c8 <rpmMD5Update@@Base+0x1228>
   100b8:	add	ip, ip, #1
   100bc:	add	r3, r3, #16
   100c0:	cmp	ip, r5
   100c4:	beq	101d8 <rpmMD5Update@@Base+0x1338>
   100c8:	ldrb	r4, [r3, #3]
   100cc:	cmp	r4, r1
   100d0:	bne	100b8 <rpmMD5Update@@Base+0x1218>
   100d4:	ldrb	r4, [r3, #2]
   100d8:	cmp	r4, r6
   100dc:	bne	100b8 <rpmMD5Update@@Base+0x1218>
   100e0:	ldrb	r2, [r3, #1]
   100e4:	cmp	r2, r8
   100e8:	bne	100b8 <rpmMD5Update@@Base+0x1218>
   100ec:	ldrb	r2, [r3]
   100f0:	cmp	r2, r9
   100f4:	bne	100b8 <rpmMD5Update@@Base+0x1218>
   100f8:	cmp	ip, r5
   100fc:	bcs	101d8 <rpmMD5Update@@Base+0x1338>
   10100:	ldrb	r2, [r3, #4]
   10104:	cmp	r2, #0
   10108:	bne	101d8 <rpmMD5Update@@Base+0x1338>
   1010c:	ldrb	r1, [r3, #5]
   10110:	cmp	r1, #0
   10114:	bne	101d8 <rpmMD5Update@@Base+0x1338>
   10118:	ldrb	r5, [r3, #6]
   1011c:	cmp	r5, #0
   10120:	bne	101d8 <rpmMD5Update@@Base+0x1338>
   10124:	ldrb	r2, [r3, #7]
   10128:	cmp	r2, #3
   1012c:	bne	101d8 <rpmMD5Update@@Base+0x1338>
   10130:	ldrb	ip, [r3, #13]
   10134:	ldrb	r5, [r3, #12]
   10138:	ldrb	r2, [r3, #9]
   1013c:	lsl	ip, ip, #16
   10140:	ldrb	r1, [r3, #15]
   10144:	ldrb	r6, [r3, #14]
   10148:	orr	r5, ip, r5, lsl #24
   1014c:	ldrb	ip, [r3, #8]
   10150:	orr	r5, r5, r1
   10154:	lsl	r2, r2, #16
   10158:	ldrb	r1, [r3, #11]
   1015c:	ldrb	r4, [r3, #10]
   10160:	orr	r6, r5, r6, lsl #8
   10164:	orr	r3, r2, ip, lsl #24
   10168:	ldr	r2, [r0, #4]
   1016c:	orr	r3, r3, r1
   10170:	lsl	r8, r6, #1
   10174:	orr	r3, r3, r4, lsl #8
   10178:	add	r1, r8, r3
   1017c:	cmp	r1, r2
   10180:	bhi	101d8 <rpmMD5Update@@Base+0x1338>
   10184:	cmp	r6, #0
   10188:	ldr	r4, [r0, #8]
   1018c:	mov	r1, #4
   10190:	movne	r0, r6
   10194:	moveq	r0, #1
   10198:	add	r4, r4, r3
   1019c:	bl	f1b8 <rpmMD5Update@@Base+0x318>
   101a0:	cmp	r7, #0
   101a4:	strne	r6, [r7]
   101a8:	cmp	r6, #0
   101ac:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   101b0:	add	ip, r4, r8
   101b4:	sub	r3, r0, #4
   101b8:	ldrb	r1, [r4]
   101bc:	add	r4, r4, #2
   101c0:	ldrb	r2, [r4, #-1]
   101c4:	cmp	r4, ip
   101c8:	orr	r2, r2, r1, lsl #8
   101cc:	str	r2, [r3, #4]!
   101d0:	bne	101b8 <rpmMD5Update@@Base+0x1318>
   101d4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   101d8:	mov	r0, #0
   101dc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   101e0:	push	{r4, r5, r6, r7}
   101e4:	add	r3, r0, #28
   101e8:	ldr	r4, [r0]
   101ec:	lsr	r7, r1, #24
   101f0:	ubfx	r6, r1, #16, #8
   101f4:	ubfx	r5, r1, #8, #8
   101f8:	cmp	r4, #0
   101fc:	uxtb	r1, r1
   10200:	beq	102c0 <rpmMD5Update@@Base+0x1420>
   10204:	mov	r2, #0
   10208:	b	1021c <rpmMD5Update@@Base+0x137c>
   1020c:	add	r2, r2, #1
   10210:	add	r3, r3, #16
   10214:	cmp	r2, r4
   10218:	beq	102b4 <rpmMD5Update@@Base+0x1414>
   1021c:	ldrb	ip, [r3, #3]
   10220:	cmp	ip, r1
   10224:	bne	1020c <rpmMD5Update@@Base+0x136c>
   10228:	ldrb	ip, [r3, #2]
   1022c:	cmp	ip, r5
   10230:	bne	1020c <rpmMD5Update@@Base+0x136c>
   10234:	ldrb	ip, [r3, #1]
   10238:	cmp	ip, r6
   1023c:	bne	1020c <rpmMD5Update@@Base+0x136c>
   10240:	ldrb	ip, [r3]
   10244:	cmp	ip, r7
   10248:	bne	1020c <rpmMD5Update@@Base+0x136c>
   1024c:	cmp	r2, r4
   10250:	bcs	102b4 <rpmMD5Update@@Base+0x1414>
   10254:	ldrb	r2, [r3, #4]
   10258:	cmp	r2, #0
   1025c:	bne	102b4 <rpmMD5Update@@Base+0x1414>
   10260:	ldrb	r1, [r3, #5]
   10264:	cmp	r1, #0
   10268:	bne	102cc <rpmMD5Update@@Base+0x142c>
   1026c:	ldrb	r4, [r3, #6]
   10270:	cmp	r4, #0
   10274:	bne	102d4 <rpmMD5Update@@Base+0x1434>
   10278:	ldrb	r2, [r3, #7]
   1027c:	cmp	r2, #6
   10280:	bne	102c0 <rpmMD5Update@@Base+0x1420>
   10284:	ldrb	ip, [r3, #9]
   10288:	ldrb	r4, [r3, #8]
   1028c:	ldrb	r1, [r3, #11]
   10290:	ldrb	r2, [r3, #10]
   10294:	lsl	ip, ip, #16
   10298:	orr	r3, ip, r4, lsl #24
   1029c:	ldr	r0, [r0, #8]
   102a0:	orr	r3, r3, r1
   102a4:	orr	r3, r3, r2, lsl #8
   102a8:	add	r0, r0, r3
   102ac:	pop	{r4, r5, r6, r7}
   102b0:	bx	lr
   102b4:	mov	r0, #0
   102b8:	pop	{r4, r5, r6, r7}
   102bc:	bx	lr
   102c0:	mov	r0, r4
   102c4:	pop	{r4, r5, r6, r7}
   102c8:	bx	lr
   102cc:	mov	r0, r2
   102d0:	b	102b8 <rpmMD5Update@@Base+0x1418>
   102d4:	mov	r0, r1
   102d8:	b	102b8 <rpmMD5Update@@Base+0x1418>
   102dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   102e0:	add	r3, r0, #28
   102e4:	ldr	r5, [r0]
   102e8:	lsr	sl, r1, #24
   102ec:	ubfx	r8, r1, #16, #8
   102f0:	ubfx	r6, r1, #8, #8
   102f4:	cmp	r5, #0
   102f8:	mov	r7, r0
   102fc:	mov	r9, r2
   10300:	uxtb	r1, r1
   10304:	beq	10458 <rpmMD5Update@@Base+0x15b8>
   10308:	mov	ip, #0
   1030c:	b	10320 <rpmMD5Update@@Base+0x1480>
   10310:	add	ip, ip, #1
   10314:	add	r3, r3, #16
   10318:	cmp	ip, r5
   1031c:	beq	10438 <rpmMD5Update@@Base+0x1598>
   10320:	ldrb	r4, [r3, #3]
   10324:	cmp	r4, r1
   10328:	bne	10310 <rpmMD5Update@@Base+0x1470>
   1032c:	ldrb	r0, [r3, #2]
   10330:	cmp	r0, r6
   10334:	bne	10310 <rpmMD5Update@@Base+0x1470>
   10338:	ldrb	r2, [r3, #1]
   1033c:	cmp	r2, r8
   10340:	bne	10310 <rpmMD5Update@@Base+0x1470>
   10344:	ldrb	r2, [r3]
   10348:	cmp	r2, sl
   1034c:	bne	10310 <rpmMD5Update@@Base+0x1470>
   10350:	cmp	ip, r5
   10354:	bcs	10438 <rpmMD5Update@@Base+0x1598>
   10358:	ldrb	r2, [r3, #4]
   1035c:	cmp	r2, #0
   10360:	bne	10438 <rpmMD5Update@@Base+0x1598>
   10364:	ldrb	r1, [r3, #5]
   10368:	cmp	r1, #0
   1036c:	bne	10438 <rpmMD5Update@@Base+0x1598>
   10370:	ldrb	r0, [r3, #6]
   10374:	cmp	r0, #0
   10378:	bne	10438 <rpmMD5Update@@Base+0x1598>
   1037c:	ldrb	r2, [r3, #7]
   10380:	cmp	r2, #8
   10384:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   10388:	ldrb	r2, [r3, #13]
   1038c:	mov	r1, #4
   10390:	ldrb	ip, [r3, #12]
   10394:	ldrb	r0, [r3, #15]
   10398:	lsl	r2, r2, #16
   1039c:	ldrb	r8, [r3, #14]
   103a0:	ldrb	lr, [r3, #9]
   103a4:	orr	r2, r2, ip, lsl #24
   103a8:	orr	r2, r2, r0
   103ac:	ldrb	r0, [r3, #8]
   103b0:	ldrb	ip, [r3, #11]
   103b4:	orrs	r8, r2, r8, lsl #8
   103b8:	ldrb	r4, [r3, #10]
   103bc:	lsl	r2, lr, #16
   103c0:	orr	r3, r2, r0, lsl #24
   103c4:	movne	r0, r8
   103c8:	moveq	r0, #1
   103cc:	orr	r3, r3, ip
   103d0:	orr	r4, r3, r4, lsl #8
   103d4:	bl	f1b8 <rpmMD5Update@@Base+0x318>
   103d8:	cmp	r9, #0
   103dc:	ldr	r3, [r7, #8]
   103e0:	strne	r8, [r9]
   103e4:	cmp	r8, #0
   103e8:	add	r4, r3, r4
   103ec:	mov	r5, r0
   103f0:	beq	10458 <rpmMD5Update@@Base+0x15b8>
   103f4:	ldr	sl, [r7, #4]
   103f8:	sub	r9, r0, #4
   103fc:	mov	r6, #0
   10400:	add	r6, r6, #1
   10404:	mov	r0, r4
   10408:	cmp	r8, r6
   1040c:	str	r4, [r9, #4]!
   10410:	bls	10440 <rpmMD5Update@@Base+0x15a0>
   10414:	bl	9298 <strlen@plt>
   10418:	ldr	r3, [r7, #8]
   1041c:	add	r3, r3, sl
   10420:	add	r0, r0, #1
   10424:	add	r4, r4, r0
   10428:	cmp	r4, r3
   1042c:	bcc	10400 <rpmMD5Update@@Base+0x1560>
   10430:	mov	r0, r5
   10434:	bl	9148 <free@plt>
   10438:	mov	r0, #0
   1043c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10440:	ldr	r3, [r7, #8]
   10444:	add	r3, r3, sl
   10448:	cmp	r4, r3
   1044c:	bcs	10430 <rpmMD5Update@@Base+0x1590>
   10450:	cmp	r8, r6
   10454:	bne	10400 <rpmMD5Update@@Base+0x1560>
   10458:	mov	r0, r5
   1045c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10460:	push	{r4, r5, r6, r7, r8}
   10464:	add	r3, r0, #28
   10468:	ldr	r5, [r0]
   1046c:	lsr	r8, r1, #24
   10470:	ubfx	r7, r1, #16, #8
   10474:	ubfx	r6, r1, #8, #8
   10478:	cmp	r5, #0
   1047c:	uxtb	r1, r1
   10480:	beq	10568 <rpmMD5Update@@Base+0x16c8>
   10484:	mov	ip, #0
   10488:	b	1049c <rpmMD5Update@@Base+0x15fc>
   1048c:	add	ip, ip, #1
   10490:	add	r3, r3, #16
   10494:	cmp	ip, r5
   10498:	beq	1055c <rpmMD5Update@@Base+0x16bc>
   1049c:	ldrb	r4, [r3, #3]
   104a0:	cmp	r4, r1
   104a4:	bne	1048c <rpmMD5Update@@Base+0x15ec>
   104a8:	ldrb	r4, [r3, #2]
   104ac:	cmp	r4, r6
   104b0:	bne	1048c <rpmMD5Update@@Base+0x15ec>
   104b4:	ldrb	r4, [r3, #1]
   104b8:	cmp	r4, r7
   104bc:	bne	1048c <rpmMD5Update@@Base+0x15ec>
   104c0:	ldrb	r4, [r3]
   104c4:	cmp	r4, r8
   104c8:	bne	1048c <rpmMD5Update@@Base+0x15ec>
   104cc:	cmp	ip, r5
   104d0:	bcs	1055c <rpmMD5Update@@Base+0x16bc>
   104d4:	ldrb	r1, [r3, #4]
   104d8:	cmp	r1, #0
   104dc:	bne	1055c <rpmMD5Update@@Base+0x16bc>
   104e0:	ldrb	ip, [r3, #5]
   104e4:	cmp	ip, #0
   104e8:	bne	10574 <rpmMD5Update@@Base+0x16d4>
   104ec:	ldrb	r5, [r3, #6]
   104f0:	cmp	r5, #0
   104f4:	bne	1057c <rpmMD5Update@@Base+0x16dc>
   104f8:	ldrb	r1, [r3, #7]
   104fc:	cmp	r1, #7
   10500:	bne	10568 <rpmMD5Update@@Base+0x16c8>
   10504:	ldrb	r1, [r3, #13]
   10508:	ldrb	r5, [r3, #12]
   1050c:	ldrb	r4, [r3, #15]
   10510:	lsl	r1, r1, #16
   10514:	ldrb	ip, [r3, #14]
   10518:	orr	r1, r1, r5, lsl #24
   1051c:	orr	r1, r1, r4
   10520:	orr	r1, r1, ip, lsl #8
   10524:	cmp	r1, r2
   10528:	bne	1055c <rpmMD5Update@@Base+0x16bc>
   1052c:	ldrb	ip, [r3, #9]
   10530:	ldrb	r4, [r3, #8]
   10534:	ldrb	r1, [r3, #11]
   10538:	ldrb	r2, [r3, #10]
   1053c:	lsl	ip, ip, #16
   10540:	orr	r3, ip, r4, lsl #24
   10544:	ldr	r0, [r0, #8]
   10548:	orr	r3, r3, r1
   1054c:	orr	r3, r3, r2, lsl #8
   10550:	add	r0, r0, r3
   10554:	pop	{r4, r5, r6, r7, r8}
   10558:	bx	lr
   1055c:	mov	r0, #0
   10560:	pop	{r4, r5, r6, r7, r8}
   10564:	bx	lr
   10568:	mov	r0, r5
   1056c:	pop	{r4, r5, r6, r7, r8}
   10570:	bx	lr
   10574:	mov	r0, r1
   10578:	b	10560 <rpmMD5Update@@Base+0x16c0>
   1057c:	mov	r0, ip
   10580:	b	10560 <rpmMD5Update@@Base+0x16c0>
   10584:	push	{r4, r5, r6, r7}
   10588:	add	r3, r0, #28
   1058c:	ldr	r4, [r0]
   10590:	lsr	r7, r1, #24
   10594:	ubfx	r6, r1, #16, #8
   10598:	ubfx	r5, r1, #8, #8
   1059c:	cmp	r4, #0
   105a0:	uxtb	r1, r1
   105a4:	beq	10620 <rpmMD5Update@@Base+0x1780>
   105a8:	mov	r2, #0
   105ac:	b	105bc <rpmMD5Update@@Base+0x171c>
   105b0:	cmp	r2, r4
   105b4:	add	r3, r3, #16
   105b8:	beq	10614 <rpmMD5Update@@Base+0x1774>
   105bc:	ldrb	ip, [r3, #3]
   105c0:	add	r2, r2, #1
   105c4:	cmp	ip, r1
   105c8:	bne	105b0 <rpmMD5Update@@Base+0x1710>
   105cc:	ldrb	r0, [r3, #2]
   105d0:	cmp	r0, r5
   105d4:	bne	105b0 <rpmMD5Update@@Base+0x1710>
   105d8:	ldrb	r0, [r3, #1]
   105dc:	cmp	r0, r6
   105e0:	bne	105b0 <rpmMD5Update@@Base+0x1710>
   105e4:	ldrb	r0, [r3]
   105e8:	cmp	r0, r7
   105ec:	bne	105b0 <rpmMD5Update@@Base+0x1710>
   105f0:	ldrb	r1, [r3, #5]
   105f4:	ldrb	ip, [r3, #4]
   105f8:	ldrb	r2, [r3, #7]
   105fc:	ldrb	r0, [r3, #6]
   10600:	lsl	r1, r1, #16
   10604:	orr	r3, r1, ip, lsl #24
   10608:	orr	r3, r3, r2
   1060c:	orr	r0, r3, r0, lsl #8
   10610:	b	10618 <rpmMD5Update@@Base+0x1778>
   10614:	mov	r0, #0
   10618:	pop	{r4, r5, r6, r7}
   1061c:	bx	lr
   10620:	mov	r0, r4
   10624:	b	10618 <rpmMD5Update@@Base+0x1778>
   10628:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1062c:	mov	r5, r1
   10630:	sub	sp, sp, #28
   10634:	movw	r1, #1027	; 0x403
   10638:	mov	r2, r5
   1063c:	mov	r6, r0
   10640:	bl	102dc <rpmMD5Update@@Base+0x143c>
   10644:	subs	r4, r0, #0
   10648:	movne	r0, r4
   1064c:	beq	10658 <rpmMD5Update@@Base+0x17b8>
   10650:	add	sp, sp, #28
   10654:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10658:	movw	r1, #1117	; 0x45d
   1065c:	mov	r2, r5
   10660:	mov	r0, r6
   10664:	bl	102dc <rpmMD5Update@@Base+0x143c>
   10668:	mov	r2, r4
   1066c:	movw	r1, #1118	; 0x45e
   10670:	str	r0, [sp, #12]
   10674:	mov	r0, r6
   10678:	bl	102dc <rpmMD5Update@@Base+0x143c>
   1067c:	mov	r2, r4
   10680:	movw	r1, #1116	; 0x45c
   10684:	mov	r7, r0
   10688:	mov	r0, r6
   1068c:	bl	ff1c <rpmMD5Update@@Base+0x107c>
   10690:	ldr	r3, [sp, #12]
   10694:	cmp	r7, #0
   10698:	cmpne	r3, #0
   1069c:	movne	r4, #0
   106a0:	moveq	r4, #1
   106a4:	mov	fp, r0
   106a8:	beq	107c0 <rpmMD5Update@@Base+0x1920>
   106ac:	cmp	r0, #0
   106b0:	beq	107c0 <rpmMD5Update@@Base+0x1920>
   106b4:	ldr	r9, [r5]
   106b8:	cmp	r9, #0
   106bc:	lslle	r9, r9, #2
   106c0:	movle	r0, r4
   106c4:	ble	10708 <rpmMD5Update@@Base+0x1868>
   106c8:	ldr	sl, [sp, #12]
   106cc:	lsl	r9, r9, #2
   106d0:	mov	r6, r4
   106d4:	ldr	r3, [fp, r4]
   106d8:	add	r6, r6, #1
   106dc:	ldr	r0, [r7, r3, lsl #2]
   106e0:	bl	9298 <strlen@plt>
   106e4:	mov	r8, r0
   106e8:	ldr	r0, [sl, r4]
   106ec:	bl	9298 <strlen@plt>
   106f0:	add	r4, r4, #4
   106f4:	cmp	r4, r9
   106f8:	add	r6, r6, r8
   106fc:	add	r6, r6, r0
   10700:	bne	106d4 <rpmMD5Update@@Base+0x1834>
   10704:	mov	r0, r6
   10708:	add	r0, r0, r9
   1070c:	bl	f164 <rpmMD5Update@@Base+0x2c4>
   10710:	ldr	r4, [r5]
   10714:	cmp	r4, #0
   10718:	str	r0, [sp, #16]
   1071c:	add	r4, r0, r4, lsl #2
   10720:	ble	107a0 <rpmMD5Update@@Base+0x1900>
   10724:	ldr	r3, [sp, #12]
   10728:	sub	sl, fp, #4
   1072c:	ldr	ip, [pc, #152]	; 107cc <rpmMD5Update@@Base+0x192c>
   10730:	mov	r6, #0
   10734:	sub	r9, r3, #4
   10738:	ldr	r3, [sp, #16]
   1073c:	add	ip, pc, ip
   10740:	str	fp, [sp, #20]
   10744:	sub	r8, r3, #4
   10748:	mov	fp, r5
   1074c:	mov	r5, ip
   10750:	ldr	lr, [sl, #4]!
   10754:	mov	r1, #1
   10758:	mov	r3, r5
   1075c:	mov	r0, r4
   10760:	mvn	r2, #0
   10764:	add	r6, r6, r1
   10768:	ldr	lr, [r7, lr, lsl #2]
   1076c:	str	lr, [sp]
   10770:	ldr	lr, [r9, #4]!
   10774:	str	lr, [sp, #4]
   10778:	bl	92e0 <__sprintf_chk@plt>
   1077c:	str	r4, [r8, #4]!
   10780:	mov	r0, r4
   10784:	bl	9298 <strlen@plt>
   10788:	ldr	r3, [fp]
   1078c:	cmp	r3, r6
   10790:	add	r0, r0, #1
   10794:	add	r4, r4, r0
   10798:	bgt	10750 <rpmMD5Update@@Base+0x18b0>
   1079c:	ldr	fp, [sp, #20]
   107a0:	ldr	r0, [sp, #12]
   107a4:	bl	9148 <free@plt>
   107a8:	mov	r0, r7
   107ac:	bl	9148 <free@plt>
   107b0:	mov	r0, fp
   107b4:	bl	9148 <free@plt>
   107b8:	ldr	r0, [sp, #16]
   107bc:	b	10650 <rpmMD5Update@@Base+0x17b0>
   107c0:	mov	r0, #0
   107c4:	str	r0, [r5]
   107c8:	b	10650 <rpmMD5Update@@Base+0x17b0>
   107cc:	andeq	r4, r0, r0, ror #31
   107d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   107d4:	sub	sp, sp, #52	; 0x34
   107d8:	ldr	r9, [pc, #540]	; 109fc <rpmMD5Update@@Base+0x1b5c>
   107dc:	add	r5, sp, #48	; 0x30
   107e0:	ldr	r2, [pc, #536]	; 10a00 <rpmMD5Update@@Base+0x1b60>
   107e4:	mov	r3, #0
   107e8:	add	r9, pc, r9
   107ec:	mov	r1, #1000	; 0x3e8
   107f0:	mov	r4, r0
   107f4:	ldr	sl, [r9, r2]
   107f8:	str	r3, [r5, #-20]!	; 0xffffffec
   107fc:	ldr	r3, [sl]
   10800:	str	r3, [sp, #44]	; 0x2c
   10804:	bl	101e0 <rpmMD5Update@@Base+0x1340>
   10808:	movw	r1, #1001	; 0x3e9
   1080c:	mov	r7, r0
   10810:	mov	r0, r4
   10814:	bl	101e0 <rpmMD5Update@@Base+0x1340>
   10818:	movw	r1, #1002	; 0x3ea
   1081c:	mov	r6, r0
   10820:	mov	r0, r4
   10824:	bl	101e0 <rpmMD5Update@@Base+0x1340>
   10828:	mov	r2, r5
   1082c:	movw	r1, #1003	; 0x3eb
   10830:	mov	r8, r0
   10834:	mov	r0, r4
   10838:	bl	ff1c <rpmMD5Update@@Base+0x107c>
   1083c:	cmp	r6, #0
   10840:	cmpne	r7, #0
   10844:	mov	r4, r0
   10848:	beq	109d4 <rpmMD5Update@@Base+0x1b34>
   1084c:	cmp	r8, #0
   10850:	beq	109d4 <rpmMD5Update@@Base+0x1b34>
   10854:	cmp	r0, #0
   10858:	beq	10978 <rpmMD5Update@@Base+0x1ad8>
   1085c:	ldr	r3, [sp, #28]
   10860:	cmp	r3, #0
   10864:	bne	108e0 <rpmMD5Update@@Base+0x1a40>
   10868:	mov	r0, r7
   1086c:	bl	9298 <strlen@plt>
   10870:	mov	r9, r0
   10874:	mov	r0, r6
   10878:	bl	9298 <strlen@plt>
   1087c:	mov	r5, r0
   10880:	mov	r0, r8
   10884:	bl	9298 <strlen@plt>
   10888:	add	r0, r9, r0
   1088c:	add	r0, r0, #3
   10890:	add	r0, r0, r5
   10894:	bl	f164 <rpmMD5Update@@Base+0x2c4>
   10898:	ldr	r3, [pc, #356]	; 10a04 <rpmMD5Update@@Base+0x1b64>
   1089c:	str	r7, [sp]
   108a0:	mov	r1, #1
   108a4:	str	r6, [sp, #4]
   108a8:	mvn	r2, #0
   108ac:	str	r8, [sp, #8]
   108b0:	add	r3, pc, r3
   108b4:	mov	r5, r0
   108b8:	bl	92e0 <__sprintf_chk@plt>
   108bc:	mov	r0, r4
   108c0:	bl	9148 <free@plt>
   108c4:	ldr	r2, [sp, #44]	; 0x2c
   108c8:	mov	r0, r5
   108cc:	ldr	r3, [sl]
   108d0:	cmp	r2, r3
   108d4:	bne	109d0 <rpmMD5Update@@Base+0x1b30>
   108d8:	add	sp, sp, #52	; 0x34
   108dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   108e0:	ldr	ip, [r0]
   108e4:	add	r9, sp, #32
   108e8:	ldr	r3, [pc, #280]	; 10a08 <rpmMD5Update@@Base+0x1b68>
   108ec:	mov	r1, #1
   108f0:	mov	r2, #11
   108f4:	mov	r0, r9
   108f8:	str	ip, [sp]
   108fc:	add	r3, pc, r3
   10900:	bl	92e0 <__sprintf_chk@plt>
   10904:	mov	r0, r7
   10908:	bl	9298 <strlen@plt>
   1090c:	mov	r3, r0
   10910:	mov	r0, r9
   10914:	str	r3, [sp, #20]
   10918:	bl	9298 <strlen@plt>
   1091c:	mov	fp, r0
   10920:	mov	r0, r6
   10924:	bl	9298 <strlen@plt>
   10928:	mov	r5, r0
   1092c:	mov	r0, r8
   10930:	bl	9298 <strlen@plt>
   10934:	ldr	r3, [sp, #20]
   10938:	add	r3, r3, fp
   1093c:	add	r3, r3, #4
   10940:	add	r5, r3, r5
   10944:	add	r0, r5, r0
   10948:	bl	f164 <rpmMD5Update@@Base+0x2c4>
   1094c:	ldr	r3, [pc, #184]	; 10a0c <rpmMD5Update@@Base+0x1b6c>
   10950:	str	r9, [sp, #4]
   10954:	mov	r1, #1
   10958:	str	r7, [sp]
   1095c:	mvn	r2, #0
   10960:	str	r6, [sp, #8]
   10964:	add	r3, pc, r3
   10968:	str	r8, [sp, #12]
   1096c:	mov	r5, r0
   10970:	bl	92e0 <__sprintf_chk@plt>
   10974:	b	108bc <rpmMD5Update@@Base+0x1a1c>
   10978:	mov	r0, r7
   1097c:	bl	9298 <strlen@plt>
   10980:	mov	r5, r0
   10984:	mov	r0, r6
   10988:	bl	9298 <strlen@plt>
   1098c:	mov	r4, r0
   10990:	mov	r0, r8
   10994:	bl	9298 <strlen@plt>
   10998:	add	r4, r5, r4
   1099c:	add	r4, r4, #3
   109a0:	add	r0, r4, r0
   109a4:	bl	f164 <rpmMD5Update@@Base+0x2c4>
   109a8:	ldr	r3, [pc, #96]	; 10a10 <rpmMD5Update@@Base+0x1b70>
   109ac:	str	r7, [sp]
   109b0:	mov	r1, #1
   109b4:	str	r6, [sp, #4]
   109b8:	mvn	r2, #0
   109bc:	str	r8, [sp, #8]
   109c0:	add	r3, pc, r3
   109c4:	mov	r5, r0
   109c8:	bl	92e0 <__sprintf_chk@plt>
   109cc:	b	108c4 <rpmMD5Update@@Base+0x1a24>
   109d0:	bl	91a8 <__stack_chk_fail@plt>
   109d4:	ldr	r3, [pc, #56]	; 10a14 <rpmMD5Update@@Base+0x1b74>
   109d8:	mov	r1, #1
   109dc:	ldr	r0, [pc, #52]	; 10a18 <rpmMD5Update@@Base+0x1b78>
   109e0:	mov	r2, #27
   109e4:	ldr	r3, [r9, r3]
   109e8:	add	r0, pc, r0
   109ec:	ldr	r3, [r3]
   109f0:	bl	91fc <fwrite@plt>
   109f4:	mov	r0, #1
   109f8:	bl	9280 <exit@plt>
   109fc:	andeq	sp, r0, ip, lsr #18
   10a00:	strdeq	r0, [r0], -r8
   10a04:	andeq	r4, r0, r0, lsr #29
   10a08:	andeq	r4, r0, r4, asr #28
   10a0c:	andeq	r4, r0, r0, ror #27
   10a10:	muleq	r0, r0, sp
   10a14:	andeq	r0, r0, r4, lsl #2
   10a18:	andeq	r4, r0, ip, lsr sp
   10a1c:	push	{r3, r4, r5, lr}
   10a20:	sub	r2, r0, #1
   10a24:	ldr	r5, [pc, #116]	; 10aa0 <rpmMD5Update@@Base+0x1c00>
   10a28:	add	r4, r0, #7
   10a2c:	mov	r0, #0
   10a30:	add	r5, pc, r5
   10a34:	ldrb	r3, [r2, #1]!
   10a38:	sub	r1, r3, #48	; 0x30
   10a3c:	uxtb	ip, r1
   10a40:	cmp	ip, #9
   10a44:	orrls	r0, r1, r0, lsl #4
   10a48:	bls	10a6c <rpmMD5Update@@Base+0x1bcc>
   10a4c:	sub	r1, r3, #97	; 0x61
   10a50:	cmp	r1, #5
   10a54:	bls	10a64 <rpmMD5Update@@Base+0x1bc4>
   10a58:	sub	r1, r3, #65	; 0x41
   10a5c:	cmp	r1, #5
   10a60:	bhi	10a78 <rpmMD5Update@@Base+0x1bd8>
   10a64:	sub	r3, r3, #87	; 0x57
   10a68:	orr	r0, r3, r0, lsl #4
   10a6c:	cmp	r2, r4
   10a70:	bne	10a34 <rpmMD5Update@@Base+0x1b94>
   10a74:	pop	{r3, r4, r5, pc}
   10a78:	ldr	r3, [pc, #36]	; 10aa4 <rpmMD5Update@@Base+0x1c04>
   10a7c:	mov	r1, #1
   10a80:	ldr	r0, [pc, #32]	; 10aa8 <rpmMD5Update@@Base+0x1c08>
   10a84:	mov	r2, #17
   10a88:	ldr	r3, [r5, r3]
   10a8c:	add	r0, pc, r0
   10a90:	ldr	r3, [r3]
   10a94:	bl	91fc <fwrite@plt>
   10a98:	mov	r0, #1
   10a9c:	bl	9280 <exit@plt>
   10aa0:	andeq	sp, r0, r4, ror #13
   10aa4:	andeq	r0, r0, r4, lsl #2
   10aa8:	ldrdeq	r4, [r0], -r0
   10aac:	push	{r4, lr}
   10ab0:	mov	r4, r0
   10ab4:	ldr	r0, [r0]
   10ab8:	bl	9148 <free@plt>
   10abc:	mov	r0, r4
   10ac0:	pop	{r4, lr}
   10ac4:	b	9148 <free@plt>
   10ac8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10acc:	sub	sp, sp, #92	; 0x5c
   10ad0:	ldr	ip, [r0]
   10ad4:	mov	r8, r1
   10ad8:	ldr	r7, [sp, #128]	; 0x80
   10adc:	mov	fp, r2
   10ae0:	ldr	r4, [sp, #136]	; 0x88
   10ae4:	mov	sl, r3
   10ae8:	sub	r7, r7, #16
   10aec:	ldr	r0, [r0, #4]
   10af0:	cmp	r4, r7
   10af4:	str	r7, [sp, #20]
   10af8:	str	ip, [sp, #36]	; 0x24
   10afc:	str	r0, [sp, #44]	; 0x2c
   10b00:	movhi	r6, #0
   10b04:	bhi	10b34 <rpmMD5Update@@Base+0x1c94>
   10b08:	ldr	r0, [pc, #1592]	; 11148 <rpmMD5Update@@Base+0x22a8>
   10b0c:	add	r3, r3, r4
   10b10:	movw	r6, #7668	; 0x1df4
   10b14:	add	r1, r3, #16
   10b18:	add	r0, pc, r0
   10b1c:	movt	r6, #33747	; 0x83d3
   10b20:	ldrb	r2, [r3], #1
   10b24:	cmp	r3, r1
   10b28:	ldr	r2, [r0, r2, lsl #2]
   10b2c:	eor	r6, r2, r6, ror #31
   10b30:	bne	10b20 <rpmMD5Update@@Base+0x1c80>
   10b34:	ldr	ip, [sp, #132]	; 0x84
   10b38:	mov	r7, r4
   10b3c:	ldr	r3, [pc, #1544]	; 1114c <rpmMD5Update@@Base+0x22ac>
   10b40:	mov	r5, #0
   10b44:	rsb	ip, ip, sl
   10b48:	str	ip, [sp, #52]	; 0x34
   10b4c:	ldr	ip, [pc, #1532]	; 11150 <rpmMD5Update@@Base+0x22b0>
   10b50:	add	r3, pc, r3
   10b54:	str	r3, [sp, #60]	; 0x3c
   10b58:	add	ip, pc, ip
   10b5c:	ldr	r3, [sp, #132]	; 0x84
   10b60:	str	ip, [sp, #76]	; 0x4c
   10b64:	ldr	ip, [pc, #1512]	; 11154 <rpmMD5Update@@Base+0x22b4>
   10b68:	add	r3, r3, #1
   10b6c:	str	r3, [sp, #84]	; 0x54
   10b70:	sub	r3, fp, #16
   10b74:	add	ip, pc, ip
   10b78:	str	r3, [sp, #64]	; 0x40
   10b7c:	str	ip, [sp, #80]	; 0x50
   10b80:	ldr	r3, [sp, #44]	; 0x2c
   10b84:	ldr	ip, [pc, #1484]	; 11158 <rpmMD5Update@@Base+0x22b8>
   10b88:	sub	r3, r3, #1
   10b8c:	str	r5, [sp, #12]
   10b90:	add	ip, pc, ip
   10b94:	str	r5, [sp, #8]
   10b98:	str	r5, [sp, #28]
   10b9c:	str	r5, [sp, #40]	; 0x28
   10ba0:	str	r5, [sp, #16]
   10ba4:	str	r3, [sp, #72]	; 0x48
   10ba8:	str	ip, [sp, #32]
   10bac:	ldr	ip, [sp, #20]
   10bb0:	cmp	r4, ip
   10bb4:	bcc	10d38 <rpmMD5Update@@Base+0x1e98>
   10bb8:	cmp	r5, #31
   10bbc:	bls	11098 <rpmMD5Update@@Base+0x21f8>
   10bc0:	ldr	ip, [sp, #8]
   10bc4:	ldr	r0, [sp, #132]	; 0x84
   10bc8:	add	r3, ip, r0
   10bcc:	ldr	ip, [sp, #12]
   10bd0:	cmp	ip, r3
   10bd4:	beq	10f9c <rpmMD5Update@@Base+0x20fc>
   10bd8:	ldr	ip, [sp, #8]
   10bdc:	ldr	r3, [sp, #12]
   10be0:	cmp	ip, r7
   10be4:	cmpne	r3, #0
   10be8:	rsb	r7, r7, ip
   10bec:	beq	110cc <rpmMD5Update@@Base+0x222c>
   10bf0:	cmp	ip, #0
   10bf4:	beq	110cc <rpmMD5Update@@Base+0x222c>
   10bf8:	sub	r3, r3, #1
   10bfc:	sub	r4, ip, #1
   10c00:	ldrb	r1, [r8, r3]
   10c04:	ldrb	r2, [sl, r4]
   10c08:	cmp	r1, r2
   10c0c:	bne	110cc <rpmMD5Update@@Base+0x222c>
   10c10:	ldr	ip, [sp, #12]
   10c14:	rsb	r7, ip, r7
   10c18:	b	10c3c <rpmMD5Update@@Base+0x1d9c>
   10c1c:	cmp	r4, #0
   10c20:	beq	10c58 <rpmMD5Update@@Base+0x1db8>
   10c24:	ldrb	ip, [r8, r2]
   10c28:	ldrb	r0, [sl, r1]
   10c2c:	cmp	ip, r0
   10c30:	bne	10c58 <rpmMD5Update@@Base+0x1db8>
   10c34:	mov	r4, r1
   10c38:	mov	r3, r2
   10c3c:	add	r0, r7, r3
   10c40:	sub	r2, r3, #1
   10c44:	cmp	r0, #0
   10c48:	cmpne	r3, #0
   10c4c:	sub	r1, r4, #1
   10c50:	add	r5, r5, #1
   10c54:	bne	10c1c <rpmMD5Update@@Base+0x1d7c>
   10c58:	ldr	r7, [sp, #28]
   10c5c:	add	r2, r7, #1
   10c60:	cmp	r2, r4
   10c64:	movne	r2, r4
   10c68:	beq	10fe8 <rpmMD5Update@@Base+0x2148>
   10c6c:	add	r1, r5, r4
   10c70:	cmp	r1, r2
   10c74:	bls	110d8 <rpmMD5Update@@Base+0x2238>
   10c78:	ldr	r7, [sp, #132]	; 0x84
   10c7c:	mov	ip, #0
   10c80:	mov	r9, ip
   10c84:	str	ip, [sp, #16]
   10c88:	add	r2, r2, r7
   10c8c:	add	r1, r1, r7
   10c90:	ldr	r7, [sp, #52]	; 0x34
   10c94:	cmp	fp, r2
   10c98:	bls	10cac <rpmMD5Update@@Base+0x1e0c>
   10c9c:	ldrb	ip, [r8, r2]
   10ca0:	ldrb	r0, [r7, r2]
   10ca4:	cmp	ip, r0
   10ca8:	addeq	r9, r9, #1
   10cac:	add	r2, r2, #1
   10cb0:	cmp	r2, r1
   10cb4:	bne	10c94 <rpmMD5Update@@Base+0x1df4>
   10cb8:	str	r9, [sp, #16]
   10cbc:	str	r4, [sp, #28]
   10cc0:	str	r5, [sp, #40]	; 0x28
   10cc4:	ldr	ip, [sp, #16]
   10cc8:	rsb	r2, ip, r5
   10ccc:	cmp	r2, #31
   10cd0:	bhi	1108c <rpmMD5Update@@Base+0x21ec>
   10cd4:	cmp	r5, #80	; 0x50
   10cd8:	ldr	r3, [sp, #8]
   10cdc:	addhi	r4, r4, r5
   10ce0:	ldr	r7, [sp, #128]	; 0x80
   10ce4:	subhi	r4, r4, #80	; 0x50
   10ce8:	cmp	r4, r3
   10cec:	addls	r4, r3, #1
   10cf0:	add	r3, r4, #16
   10cf4:	cmp	r7, r3
   10cf8:	bls	10d24 <rpmMD5Update@@Base+0x1e84>
   10cfc:	add	r3, sl, r4
   10d00:	ldr	r0, [sp, #60]	; 0x3c
   10d04:	movw	r6, #7668	; 0x1df4
   10d08:	add	r1, r3, #16
   10d0c:	movt	r6, #33747	; 0x83d3
   10d10:	ldrb	r2, [r3], #1
   10d14:	cmp	r3, r1
   10d18:	ldr	r2, [r0, r2, lsl #2]
   10d1c:	eor	r6, r2, r6, ror #31
   10d20:	bne	10d10 <rpmMD5Update@@Base+0x1e70>
   10d24:	mov	r7, r4
   10d28:	mov	r5, #0
   10d2c:	ldr	ip, [sp, #20]
   10d30:	cmp	r4, ip
   10d34:	bcs	10bb8 <rpmMD5Update@@Base+0x1d18>
   10d38:	mov	r0, r6
   10d3c:	ldr	r1, [sp, #44]	; 0x2c
   10d40:	bl	14c30 <rpmMD5Update@@Base+0x5d90>
   10d44:	ldr	r3, [sp, #36]	; 0x24
   10d48:	ldr	r2, [r3, r1, lsl #2]
   10d4c:	mov	r9, r1
   10d50:	lsl	r3, r1, #2
   10d54:	cmp	r2, #0
   10d58:	beq	10f50 <rpmMD5Update@@Base+0x20b0>
   10d5c:	add	ip, sl, r4
   10d60:	sub	r2, r2, #1
   10d64:	add	r0, r8, r2
   10d68:	str	r2, [sp, #24]
   10d6c:	mov	r1, ip
   10d70:	mov	r2, #16
   10d74:	str	r3, [sp]
   10d78:	str	ip, [sp, #48]	; 0x30
   10d7c:	bl	9190 <memcmp@plt>
   10d80:	ldr	r3, [sp]
   10d84:	cmp	r0, #0
   10d88:	beq	10dcc <rpmMD5Update@@Base+0x1f2c>
   10d8c:	ldr	ip, [sp, #72]	; 0x48
   10d90:	cmp	ip, r9
   10d94:	ldr	ip, [sp, #36]	; 0x24
   10d98:	addne	r3, r3, #4
   10d9c:	moveq	r3, #0
   10da0:	ldr	r3, [ip, r3]
   10da4:	cmp	r3, #0
   10da8:	beq	10f50 <rpmMD5Update@@Base+0x20b0>
   10dac:	sub	r3, r3, #1
   10db0:	ldr	r1, [sp, #48]	; 0x30
   10db4:	add	r0, r8, r3
   10db8:	mov	r2, #16
   10dbc:	str	r3, [sp, #24]
   10dc0:	bl	9190 <memcmp@plt>
   10dc4:	cmp	r0, #0
   10dc8:	bne	10f50 <rpmMD5Update@@Base+0x20b0>
   10dcc:	ldr	r3, [sp, #24]
   10dd0:	add	r2, r4, #16
   10dd4:	ldr	ip, [sp, #128]	; 0x80
   10dd8:	add	r2, sl, r2
   10ddc:	add	r9, r3, #16
   10de0:	ldr	r0, [sp, #64]	; 0x40
   10de4:	ldr	r1, [sp, #24]
   10de8:	rsb	ip, r4, ip
   10dec:	add	r9, r8, r9
   10df0:	sub	r3, ip, #16
   10df4:	str	ip, [sp, #56]	; 0x38
   10df8:	rsb	ip, r1, r0
   10dfc:	cmp	ip, r3
   10e00:	addls	ip, r9, ip
   10e04:	addhi	ip, r9, r3
   10e08:	mov	r3, r9
   10e0c:	b	10e20 <rpmMD5Update@@Base+0x1f80>
   10e10:	ldrb	r0, [r3], #1
   10e14:	ldrb	r1, [r2], #1
   10e18:	cmp	r0, r1
   10e1c:	bne	110c0 <rpmMD5Update@@Base+0x2220>
   10e20:	cmp	r3, ip
   10e24:	bne	10e10 <rpmMD5Update@@Base+0x1f70>
   10e28:	rsb	r9, r9, r3
   10e2c:	ldr	ip, [sp, #128]	; 0x80
   10e30:	add	r3, r4, #64	; 0x40
   10e34:	add	r9, r9, #16
   10e38:	cmp	ip, r3
   10e3c:	bcc	10f3c <rpmMD5Update@@Base+0x209c>
   10e40:	add	r2, r4, #48	; 0x30
   10e44:	ldr	lr, [sp, #80]	; 0x50
   10e48:	add	r2, sl, r2
   10e4c:	movw	r0, #7668	; 0x1df4
   10e50:	add	ip, r2, #16
   10e54:	movt	r0, #33747	; 0x83d3
   10e58:	mov	r3, r2
   10e5c:	ldrb	r1, [r3], #1
   10e60:	cmp	r3, ip
   10e64:	ldr	r1, [lr, r1, lsl #2]
   10e68:	eor	r0, r1, r0, ror #31
   10e6c:	bne	10e5c <rpmMD5Update@@Base+0x1fbc>
   10e70:	ldr	r1, [sp, #44]	; 0x2c
   10e74:	str	r2, [sp, #4]
   10e78:	bl	14c30 <rpmMD5Update@@Base+0x5d90>
   10e7c:	ldr	r0, [sp, #36]	; 0x24
   10e80:	ldr	r2, [sp, #4]
   10e84:	ldr	ip, [r0, r1, lsl #2]
   10e88:	mov	r3, r1
   10e8c:	lsl	r1, r1, #2
   10e90:	str	r1, [sp, #68]	; 0x44
   10e94:	cmp	ip, #0
   10e98:	beq	10f3c <rpmMD5Update@@Base+0x209c>
   10e9c:	sub	r1, ip, #1
   10ea0:	mov	r0, r2
   10ea4:	add	r1, r8, r1
   10ea8:	mov	r2, #16
   10eac:	stm	sp, {r3, ip}
   10eb0:	bl	9190 <memcmp@plt>
   10eb4:	ldm	sp, {r3, ip}
   10eb8:	cmp	r0, #0
   10ebc:	bne	110ec <rpmMD5Update@@Base+0x224c>
   10ec0:	cmp	ip, #49	; 0x31
   10ec4:	bls	10f3c <rpmMD5Update@@Base+0x209c>
   10ec8:	ldr	r3, [sp, #24]
   10ecc:	sub	ip, ip, #49	; 0x31
   10ed0:	cmp	ip, r3
   10ed4:	beq	10f3c <rpmMD5Update@@Base+0x209c>
   10ed8:	add	r0, r8, ip
   10edc:	str	r0, [sp, #68]	; 0x44
   10ee0:	ldr	r3, [sp, #56]	; 0x38
   10ee4:	rsb	r0, ip, fp
   10ee8:	ldr	r1, [sp, #68]	; 0x44
   10eec:	str	r7, [sp, #56]	; 0x38
   10ef0:	cmp	r0, r3
   10ef4:	addls	r1, r1, r0
   10ef8:	addhi	r1, r1, r3
   10efc:	ldr	r2, [sp, #48]	; 0x30
   10f00:	ldr	r3, [sp, #68]	; 0x44
   10f04:	mov	r0, r1
   10f08:	b	10f1c <rpmMD5Update@@Base+0x207c>
   10f0c:	ldrb	r7, [r3], #1
   10f10:	ldrb	r1, [r2], #1
   10f14:	cmp	r7, r1
   10f18:	bne	11128 <rpmMD5Update@@Base+0x2288>
   10f1c:	cmp	r3, r0
   10f20:	bne	10f0c <rpmMD5Update@@Base+0x206c>
   10f24:	ldr	r1, [sp, #68]	; 0x44
   10f28:	ldr	r7, [sp, #56]	; 0x38
   10f2c:	rsb	r3, r1, r3
   10f30:	cmp	r9, r3
   10f34:	strcc	ip, [sp, #24]
   10f38:	movcc	r9, r3
   10f3c:	cmp	r9, r5
   10f40:	ldrhi	ip, [sp, #24]
   10f44:	movhi	r5, r9
   10f48:	strhi	r4, [sp, #8]
   10f4c:	strhi	ip, [sp, #12]
   10f50:	cmp	r5, #31
   10f54:	bls	10f68 <rpmMD5Update@@Base+0x20c8>
   10f58:	ldr	ip, [sp, #8]
   10f5c:	rsb	r3, ip, r4
   10f60:	cmp	r3, #15
   10f64:	bhi	10bc0 <rpmMD5Update@@Base+0x1d20>
   10f68:	add	r2, sl, r4
   10f6c:	ldrb	r1, [sl, r4]
   10f70:	ldr	ip, [sp, #32]
   10f74:	movw	r3, #9757	; 0x261d
   10f78:	ldrb	r2, [r2, #16]
   10f7c:	movt	r3, #33909	; 0x8475
   10f80:	add	r4, r4, #1
   10f84:	ldr	r1, [ip, r1, lsl #2]
   10f88:	ldr	r2, [ip, r2, lsl #2]
   10f8c:	eor	r3, r1, r3
   10f90:	eor	r6, r2, r6, ror #31
   10f94:	eor	r6, r6, r3, ror #16
   10f98:	b	10bac <rpmMD5Update@@Base+0x1d0c>
   10f9c:	ldr	r3, [sp, #8]
   10fa0:	ldr	r7, [sp, #128]	; 0x80
   10fa4:	add	r4, r5, r3
   10fa8:	add	r3, r4, #16
   10fac:	cmp	r7, r3
   10fb0:	bls	10d24 <rpmMD5Update@@Base+0x1e84>
   10fb4:	add	r3, sl, r4
   10fb8:	ldr	r0, [sp, #76]	; 0x4c
   10fbc:	movw	r6, #7668	; 0x1df4
   10fc0:	add	r1, r3, #16
   10fc4:	movt	r6, #33747	; 0x83d3
   10fc8:	ldrb	r2, [r3], #1
   10fcc:	cmp	r3, r1
   10fd0:	ldr	r2, [r0, r2, lsl #2]
   10fd4:	eor	r6, r2, r6, ror #31
   10fd8:	bne	10fc8 <rpmMD5Update@@Base+0x2128>
   10fdc:	mov	r7, r4
   10fe0:	mov	r5, #0
   10fe4:	b	10d2c <rpmMD5Update@@Base+0x1e8c>
   10fe8:	ldr	ip, [sp, #40]	; 0x28
   10fec:	cmp	ip, #0
   10ff0:	beq	10c6c <rpmMD5Update@@Base+0x1dcc>
   10ff4:	sub	r1, ip, #1
   10ff8:	cmp	r1, r5
   10ffc:	bhi	10c6c <rpmMD5Update@@Base+0x1dcc>
   11000:	ldr	r7, [sp, #28]
   11004:	ldr	ip, [sp, #132]	; 0x84
   11008:	add	r0, r7, ip
   1100c:	cmp	fp, r0
   11010:	bhi	1110c <rpmMD5Update@@Base+0x226c>
   11014:	cmp	r1, r5
   11018:	add	r0, r1, r2
   1101c:	bcs	1113c <rpmMD5Update@@Base+0x229c>
   11020:	ldr	r7, [sp, #84]	; 0x54
   11024:	mov	r9, r5
   11028:	ldr	r1, [sp, #40]	; 0x28
   1102c:	rsb	ip, r1, r7
   11030:	ldr	r7, [sp, #132]	; 0x84
   11034:	add	r1, r0, r7
   11038:	add	r0, ip, r0
   1103c:	ldr	r7, [sp, #52]	; 0x34
   11040:	add	r0, r0, r5
   11044:	cmp	fp, r1
   11048:	bls	11064 <rpmMD5Update@@Base+0x21c4>
   1104c:	ldrb	ip, [r7, r1]
   11050:	ldrb	r5, [r8, r1]
   11054:	cmp	r5, ip
   11058:	ldreq	ip, [sp, #16]
   1105c:	addeq	ip, ip, #1
   11060:	streq	ip, [sp, #16]
   11064:	add	r1, r1, #1
   11068:	cmp	r1, r0
   1106c:	bne	11044 <rpmMD5Update@@Base+0x21a4>
   11070:	ldr	ip, [sp, #16]
   11074:	mov	r5, r9
   11078:	str	r2, [sp, #28]
   1107c:	rsb	r2, ip, r5
   11080:	str	r9, [sp, #40]	; 0x28
   11084:	cmp	r2, #31
   11088:	bls	10cd4 <rpmMD5Update@@Base+0x1e34>
   1108c:	ldr	ip, [sp, #20]
   11090:	cmp	ip, r4
   11094:	bhi	110a4 <rpmMD5Update@@Base+0x2204>
   11098:	ldr	r4, [sp, #128]	; 0x80
   1109c:	mov	r5, #0
   110a0:	mov	r3, r5
   110a4:	ldr	r7, [sp, #140]	; 0x8c
   110a8:	mov	r0, r4
   110ac:	ldr	ip, [sp, #144]	; 0x90
   110b0:	str	r3, [r7]
   110b4:	str	r5, [ip]
   110b8:	add	sp, sp, #92	; 0x5c
   110bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   110c0:	rsb	r9, r9, r3
   110c4:	sub	r9, r9, #1
   110c8:	b	10e2c <rpmMD5Update@@Base+0x1f8c>
   110cc:	ldr	r3, [sp, #12]
   110d0:	ldr	r4, [sp, #8]
   110d4:	b	10c58 <rpmMD5Update@@Base+0x1db8>
   110d8:	mov	r7, #0
   110dc:	str	r4, [sp, #28]
   110e0:	str	r5, [sp, #40]	; 0x28
   110e4:	str	r7, [sp, #16]
   110e8:	b	10cc4 <rpmMD5Update@@Base+0x1e24>
   110ec:	ldr	ip, [sp, #44]	; 0x2c
   110f0:	cmp	r3, ip
   110f4:	ldrne	r3, [sp, #68]	; 0x44
   110f8:	moveq	ip, #0
   110fc:	addne	ip, r3, #4
   11100:	ldr	r3, [sp, #36]	; 0x24
   11104:	ldr	ip, [r3, ip]
   11108:	b	10ec0 <rpmMD5Update@@Base+0x2020>
   1110c:	ldrb	ip, [r8, r0]
   11110:	ldrb	r0, [sl, r7]
   11114:	cmp	ip, r0
   11118:	ldreq	r7, [sp, #16]
   1111c:	subeq	r7, r7, #1
   11120:	streq	r7, [sp, #16]
   11124:	b	11014 <rpmMD5Update@@Base+0x2174>
   11128:	ldr	r0, [sp, #68]	; 0x44
   1112c:	ldr	r7, [sp, #56]	; 0x38
   11130:	rsb	r3, r0, r3
   11134:	sub	r3, r3, #1
   11138:	b	10f30 <rpmMD5Update@@Base+0x2090>
   1113c:	str	r2, [sp, #28]
   11140:	str	r1, [sp, #40]	; 0x28
   11144:	b	10cc4 <rpmMD5Update@@Base+0x1e24>
   11148:	andeq	r4, r0, r8, asr ip
   1114c:	andeq	r4, r0, r0, lsr #24
   11150:	andeq	r4, r0, r8, lsl ip
   11154:	strdeq	r4, [r0], -ip
   11158:	andeq	r4, r0, r0, ror #23
   1115c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11160:	sub	sp, sp, #20
   11164:	mov	r9, r1
   11168:	str	r0, [sp, #8]
   1116c:	mov	r0, #8
   11170:	bl	9250 <malloc@plt>
   11174:	cmp	r0, #0
   11178:	str	r0, [sp, #12]
   1117c:	beq	112bc <rpmMD5Update@@Base+0x241c>
   11180:	add	r1, r9, #15
   11184:	ldr	r3, [pc, #328]	; 112d4 <rpmMD5Update@@Base+0x2434>
   11188:	lsr	r1, r1, #4
   1118c:	add	r3, pc, r3
   11190:	add	r2, r3, #1120	; 0x460
   11194:	add	r3, r3, #1020	; 0x3fc
   11198:	add	r2, r2, #4
   1119c:	lsl	r1, r1, #2
   111a0:	b	111ac <rpmMD5Update@@Base+0x230c>
   111a4:	cmp	r3, r2
   111a8:	beq	112b4 <rpmMD5Update@@Base+0x2414>
   111ac:	ldr	r7, [r3, #4]!
   111b0:	cmp	r1, r7
   111b4:	bcs	111a4 <rpmMD5Update@@Base+0x2304>
   111b8:	mov	r0, r7
   111bc:	mov	r1, #4
   111c0:	bl	90d0 <calloc@plt>
   111c4:	subs	sl, r0, #0
   111c8:	beq	112c4 <rpmMD5Update@@Base+0x2424>
   111cc:	cmp	r9, #15
   111d0:	bls	1129c <rpmMD5Update@@Base+0x23fc>
   111d4:	ldr	r6, [sp, #8]
   111d8:	sub	r3, r7, #1
   111dc:	ldr	r5, [pc, #244]	; 112d8 <rpmMD5Update@@Base+0x2438>
   111e0:	rsb	fp, r6, #1
   111e4:	str	r3, [sp, #4]
   111e8:	add	r5, pc, r5
   111ec:	movw	r0, #7668	; 0x1df4
   111f0:	add	r4, r6, #16
   111f4:	movt	r0, #33747	; 0x83d3
   111f8:	mov	r2, r6
   111fc:	ldrb	r3, [r2], #1
   11200:	cmp	r2, r4
   11204:	ldr	r3, [r5, r3, lsl #2]
   11208:	eor	r0, r3, r0, ror #31
   1120c:	bne	111fc <rpmMD5Update@@Base+0x235c>
   11210:	mov	r1, r7
   11214:	bl	14c30 <rpmMD5Update@@Base+0x5d90>
   11218:	mov	r8, r1
   1121c:	ldr	r1, [sl, r1, lsl #2]
   11220:	lsl	ip, r8, #2
   11224:	cmp	r1, #0
   11228:	add	r2, sl, ip
   1122c:	beq	11284 <rpmMD5Update@@Base+0x23e4>
   11230:	ldr	r3, [sp, #4]
   11234:	cmp	r3, r8
   11238:	addne	r2, ip, #4
   1123c:	moveq	r2, #0
   11240:	ldr	r2, [sl, r2]
   11244:	cmp	r2, #0
   11248:	bne	1128c <rpmMD5Update@@Base+0x23ec>
   1124c:	ldr	r3, [sp, #8]
   11250:	mov	r0, r6
   11254:	mov	r2, #16
   11258:	str	ip, [sp]
   1125c:	add	r1, r3, r1
   11260:	bl	9190 <memcmp@plt>
   11264:	ldr	ip, [sp]
   11268:	cmp	r0, #0
   1126c:	beq	1128c <rpmMD5Update@@Base+0x23ec>
   11270:	ldr	r3, [sp, #4]
   11274:	cmp	r8, r3
   11278:	addne	r2, ip, #4
   1127c:	addne	r2, sl, r2
   11280:	moveq	r2, sl
   11284:	add	r6, r6, fp
   11288:	str	r6, [r2]
   1128c:	sub	r9, r9, #16
   11290:	mov	r6, r4
   11294:	cmp	r9, #15
   11298:	bhi	111ec <rpmMD5Update@@Base+0x234c>
   1129c:	ldr	r3, [sp, #12]
   112a0:	mov	r0, r3
   112a4:	str	sl, [r3]
   112a8:	str	r7, [r3, #4]
   112ac:	add	sp, sp, #20
   112b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112b4:	mvn	r7, #0
   112b8:	b	111b8 <rpmMD5Update@@Base+0x2318>
   112bc:	ldr	r0, [sp, #12]
   112c0:	b	112ac <rpmMD5Update@@Base+0x240c>
   112c4:	ldr	r0, [sp, #12]
   112c8:	bl	9148 <free@plt>
   112cc:	mov	r0, sl
   112d0:	b	112ac <rpmMD5Update@@Base+0x240c>
   112d4:	andeq	r4, r0, r4, ror #11
   112d8:	andeq	r4, r0, r8, lsl #11
   112dc:	push	{r3, r4, r5, lr}
   112e0:	mov	r0, #56	; 0x38
   112e4:	bl	9250 <malloc@plt>
   112e8:	subs	r4, r0, #0
   112ec:	beq	1133c <rpmMD5Update@@Base+0x249c>
   112f0:	mov	r5, #0
   112f4:	mov	r3, #30
   112f8:	add	r0, r4, #8
   112fc:	str	r5, [r4, #44]	; 0x2c
   11300:	mov	r2, r5
   11304:	str	r5, [r4, #48]	; 0x30
   11308:	mov	r1, #9
   1130c:	str	r5, [r4, #52]	; 0x34
   11310:	str	r5, [r4, #4]
   11314:	bl	9208 <BZ2_bzCompressInit@plt>
   11318:	subs	r3, r0, #0
   1131c:	bne	11344 <rpmMD5Update@@Base+0x24a4>
   11320:	str	r3, [r4]
   11324:	mov	r0, r4
   11328:	str	r3, [r4, #12]
   1132c:	str	r3, [r4, #8]
   11330:	str	r3, [r4, #28]
   11334:	str	r3, [r4, #24]
   11338:	pop	{r3, r4, r5, pc}
   1133c:	mov	r0, r4
   11340:	pop	{r3, r4, r5, pc}
   11344:	mov	r0, r4
   11348:	bl	9148 <free@plt>
   1134c:	mov	r0, r5
   11350:	pop	{r3, r4, r5, pc}
   11354:	push	{r3, r4, r5, r6, r7, lr}
   11358:	subs	r7, r2, #0
   1135c:	mov	r4, r0
   11360:	ble	11418 <rpmMD5Update@@Base+0x2578>
   11364:	ldr	r3, [r0, #4]
   11368:	add	r5, r0, #8
   1136c:	mov	r6, #8192	; 0x2000
   11370:	str	r7, [r0, #12]
   11374:	str	r1, [r0, #8]
   11378:	b	113d0 <rpmMD5Update@@Base+0x2530>
   1137c:	bl	91b4 <realloc@plt>
   11380:	mov	ip, r0
   11384:	cmp	ip, #0
   11388:	str	r0, [r4]
   1138c:	beq	11410 <rpmMD5Update@@Base+0x2570>
   11390:	ldr	r3, [r4, #4]
   11394:	str	r6, [r4, #28]
   11398:	add	r3, ip, r3
   1139c:	mov	r1, #0
   113a0:	mov	r0, r5
   113a4:	str	r3, [r4, #24]
   113a8:	bl	92b0 <BZ2_bzCompress@plt>
   113ac:	cmp	r0, #1
   113b0:	bne	11410 <rpmMD5Update@@Base+0x2570>
   113b4:	ldr	r1, [r4, #12]
   113b8:	ldr	r2, [r4, #24]
   113bc:	ldr	r3, [r4]
   113c0:	cmp	r1, #0
   113c4:	rsb	r3, r3, r2
   113c8:	str	r3, [r4, #4]
   113cc:	beq	11424 <rpmMD5Update@@Base+0x2584>
   113d0:	ldr	r1, [r4, #28]
   113d4:	cmp	r1, #4096	; 0x1000
   113d8:	ldrcs	ip, [r4]
   113dc:	bcs	11398 <rpmMD5Update@@Base+0x24f8>
   113e0:	adds	r3, r3, #8192	; 0x2000
   113e4:	mov	r1, r3
   113e8:	bcs	11410 <rpmMD5Update@@Base+0x2570>
   113ec:	ldr	r0, [r4]
   113f0:	cmp	r0, #0
   113f4:	bne	1137c <rpmMD5Update@@Base+0x24dc>
   113f8:	mov	r0, r3
   113fc:	bl	9250 <malloc@plt>
   11400:	mov	ip, r0
   11404:	cmp	ip, #0
   11408:	str	r0, [r4]
   1140c:	bne	11390 <rpmMD5Update@@Base+0x24f0>
   11410:	mvn	r0, #0
   11414:	pop	{r3, r4, r5, r6, r7, pc}
   11418:	moveq	r0, #0
   1141c:	mvnne	r0, #0
   11420:	pop	{r3, r4, r5, r6, r7, pc}
   11424:	mov	r0, r7
   11428:	pop	{r3, r4, r5, r6, r7, pc}
   1142c:	ldr	r2, [pc, #112]	; 114a4 <rpmMD5Update@@Base+0x2604>
   11430:	subs	r3, r1, #0
   11434:	ldr	r1, [pc, #108]	; 114a8 <rpmMD5Update@@Base+0x2608>
   11438:	rsblt	r3, r3, #0
   1143c:	add	r2, pc, r2
   11440:	movlt	ip, #128	; 0x80
   11444:	push	{r4, lr}
   11448:	sub	sp, sp, #16
   1144c:	ldr	r4, [r2, r1]
   11450:	add	r1, sp, #10
   11454:	movge	ip, #0
   11458:	ldr	r2, [r4]
   1145c:	str	r2, [sp, #12]
   11460:	add	r2, sp, #3
   11464:	strb	r3, [r2, #1]!
   11468:	cmp	r2, r1
   1146c:	asr	r3, r3, #8
   11470:	bne	11464 <rpmMD5Update@@Base+0x25c4>
   11474:	mov	r2, #8
   11478:	add	r1, sp, #4
   1147c:	orr	r3, r3, ip
   11480:	strb	r3, [sp, #11]
   11484:	bl	11354 <rpmMD5Update@@Base+0x24b4>
   11488:	ldr	r2, [sp, #12]
   1148c:	ldr	r3, [r4]
   11490:	cmp	r2, r3
   11494:	bne	114a0 <rpmMD5Update@@Base+0x2600>
   11498:	add	sp, sp, #16
   1149c:	pop	{r4, pc}
   114a0:	bl	91a8 <__stack_chk_fail@plt>
   114a4:	ldrdeq	ip, [r0], -r8
   114a8:	strdeq	r0, [r0], -r8
   114ac:	push	{r4, r5, r6, r7, r8, lr}
   114b0:	mov	r7, r2
   114b4:	mov	r4, r0
   114b8:	mov	r2, #0
   114bc:	add	r5, r0, #8
   114c0:	ldr	r3, [r0, #4]
   114c4:	mov	r8, r1
   114c8:	mov	r6, #8192	; 0x2000
   114cc:	str	r2, [r0, #12]
   114d0:	str	r2, [r0, #8]
   114d4:	b	1152c <rpmMD5Update@@Base+0x268c>
   114d8:	bl	91b4 <realloc@plt>
   114dc:	mov	ip, r0
   114e0:	cmp	ip, #0
   114e4:	str	r0, [r4]
   114e8:	beq	1156c <rpmMD5Update@@Base+0x26cc>
   114ec:	ldr	r3, [r4, #4]
   114f0:	str	r6, [r4, #28]
   114f4:	add	r3, ip, r3
   114f8:	mov	r1, #2
   114fc:	str	r3, [r4, #24]
   11500:	mov	r0, r5
   11504:	bl	92b0 <BZ2_bzCompress@plt>
   11508:	sub	r3, r0, #3
   1150c:	cmp	r3, #1
   11510:	bhi	1156c <rpmMD5Update@@Base+0x26cc>
   11514:	ldr	r2, [r4, #24]
   11518:	cmp	r0, #4
   1151c:	ldr	r3, [r4]
   11520:	rsb	r3, r3, r2
   11524:	str	r3, [r4, #4]
   11528:	beq	11574 <rpmMD5Update@@Base+0x26d4>
   1152c:	ldr	r2, [r4, #28]
   11530:	cmp	r2, #4096	; 0x1000
   11534:	ldrcs	ip, [r4]
   11538:	bcs	114f4 <rpmMD5Update@@Base+0x2654>
   1153c:	adds	r3, r3, #8192	; 0x2000
   11540:	mov	r1, r3
   11544:	bcs	1156c <rpmMD5Update@@Base+0x26cc>
   11548:	ldr	r0, [r4]
   1154c:	cmp	r0, #0
   11550:	bne	114d8 <rpmMD5Update@@Base+0x2638>
   11554:	mov	r0, r3
   11558:	bl	9250 <malloc@plt>
   1155c:	mov	ip, r0
   11560:	cmp	ip, #0
   11564:	str	r0, [r4]
   11568:	bne	114ec <rpmMD5Update@@Base+0x264c>
   1156c:	mvn	r0, #0
   11570:	pop	{r4, r5, r6, r7, r8, pc}
   11574:	mov	r0, r5
   11578:	bl	9244 <BZ2_bzCompressEnd@plt>
   1157c:	ldm	r4, {r2, r3}
   11580:	mov	r0, r4
   11584:	str	r2, [r8]
   11588:	str	r3, [r7]
   1158c:	bl	9148 <free@plt>
   11590:	mov	r0, #0
   11594:	pop	{r4, r5, r6, r7, r8, pc}
   11598:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1159c:	sub	sp, sp, #4224	; 0x1080
   115a0:	sub	sp, sp, #36	; 0x24
   115a4:	ldr	r4, [pc, #2284]	; 11e98 <rpmMD5Update@@Base+0x2ff8>
   115a8:	add	ip, sp, #8192	; 0x2000
   115ac:	ubfx	r0, r0, #8, #1
   115b0:	str	r1, [sp, #40]	; 0x28
   115b4:	add	r4, pc, r4
   115b8:	ldr	ip, [ip, #-3876]	; 0xfffff0dc
   115bc:	add	lr, sp, #8192	; 0x2000
   115c0:	ldr	r1, [pc, #2260]	; 11e9c <rpmMD5Update@@Base+0x2ffc>
   115c4:	mov	r6, r3
   115c8:	str	r4, [sp, #28]
   115cc:	cmp	ip, #0
   115d0:	str	ip, [sp, #84]	; 0x54
   115d4:	add	ip, sp, #8192	; 0x2000
   115d8:	str	r2, [sp, #48]	; 0x30
   115dc:	str	r0, [sp, #64]	; 0x40
   115e0:	ldr	r1, [r4, r1]
   115e4:	add	r4, sp, #8192	; 0x2000
   115e8:	ldr	ip, [ip, #-3888]	; 0xfffff0d0
   115ec:	ldr	r4, [r4, #-3892]	; 0xfffff0cc
   115f0:	ldr	r3, [r1]
   115f4:	str	ip, [sp, #140]	; 0x8c
   115f8:	add	ip, sp, #8192	; 0x2000
   115fc:	str	r4, [sp, #96]	; 0x60
   11600:	add	r4, sp, #8192	; 0x2000
   11604:	ldr	ip, [ip, #-3880]	; 0xfffff0d8
   11608:	ldr	r4, [r4, #-3884]	; 0xfffff0d4
   1160c:	str	r3, [lr, #-3940]	; 0xfffff09c
   11610:	movne	r3, #0
   11614:	str	ip, [sp, #104]	; 0x68
   11618:	str	r4, [sp, #72]	; 0x48
   1161c:	ldr	r4, [lr, #-3872]	; 0xfffff0e0
   11620:	ldr	ip, [lr, #-3868]	; 0xfffff0e4
   11624:	str	r1, [sp, #124]	; 0x7c
   11628:	str	r4, [sp, #108]	; 0x6c
   1162c:	ldr	r4, [lr, #-3864]	; 0xfffff0e8
   11630:	str	ip, [sp, #76]	; 0x4c
   11634:	ldrne	ip, [sp, #84]	; 0x54
   11638:	str	r4, [sp, #112]	; 0x70
   1163c:	ldrne	r4, [sp, #108]	; 0x6c
   11640:	strne	r3, [ip]
   11644:	ldr	ip, [sp, #76]	; 0x4c
   11648:	strne	r3, [r4]
   1164c:	cmp	ip, #0
   11650:	ldrne	r4, [sp, #112]	; 0x70
   11654:	movne	r3, #0
   11658:	strne	r3, [ip]
   1165c:	strne	r3, [r4]
   11660:	ldr	ip, [sp, #72]	; 0x48
   11664:	cmp	ip, #0
   11668:	ldrne	r4, [sp, #104]	; 0x68
   1166c:	movne	r3, #0
   11670:	strne	r3, [ip]
   11674:	ldr	ip, [sp, #64]	; 0x40
   11678:	strne	r3, [r4]
   1167c:	eor	ip, ip, #1
   11680:	ldr	r4, [sp, #84]	; 0x54
   11684:	str	ip, [sp, #100]	; 0x64
   11688:	mov	r3, ip
   1168c:	cmp	r4, #0
   11690:	moveq	r3, #0
   11694:	andne	r3, r3, #1
   11698:	cmp	r3, #0
   1169c:	streq	r3, [sp, #68]	; 0x44
   116a0:	bne	11e10 <rpmMD5Update@@Base+0x2f70>
   116a4:	ldr	r4, [sp, #76]	; 0x4c
   116a8:	cmp	r4, #0
   116ac:	beq	11e04 <rpmMD5Update@@Base+0x2f64>
   116b0:	bl	112dc <rpmMD5Update@@Base+0x243c>
   116b4:	cmp	r0, #0
   116b8:	str	r0, [sp, #56]	; 0x38
   116bc:	beq	11dec <rpmMD5Update@@Base+0x2f4c>
   116c0:	ldr	ip, [sp, #72]	; 0x48
   116c4:	cmp	ip, #0
   116c8:	beq	11de0 <rpmMD5Update@@Base+0x2f40>
   116cc:	bl	112dc <rpmMD5Update@@Base+0x243c>
   116d0:	cmp	r0, #0
   116d4:	str	r0, [sp, #60]	; 0x3c
   116d8:	beq	11e7c <rpmMD5Update@@Base+0x2fdc>
   116dc:	ldr	r4, [sp, #28]
   116e0:	ldr	r3, [pc, #1976]	; 11ea0 <rpmMD5Update@@Base+0x3000>
   116e4:	ldr	r0, [sp, #40]	; 0x28
   116e8:	ldr	r1, [sp, #48]	; 0x30
   116ec:	ldr	r3, [r4, r3]
   116f0:	str	r3, [sp, #88]	; 0x58
   116f4:	ldr	r3, [r3, #4]
   116f8:	blx	r3
   116fc:	cmp	r0, #0
   11700:	str	r0, [sp, #92]	; 0x5c
   11704:	beq	11e34 <rpmMD5Update@@Base+0x2f94>
   11708:	add	ip, sp, #8192	; 0x2000
   1170c:	add	lr, sp, #4224	; 0x1080
   11710:	movw	r3, #61432	; 0xeff8
   11714:	add	lr, lr, #32
   11718:	ldr	ip, [ip, #-3896]	; 0xfffff0c8
   1171c:	movt	r3, #65535	; 0xffff
   11720:	mov	r2, #0
   11724:	cmp	ip, #0
   11728:	str	r2, [lr, r3]
   1172c:	beq	11c64 <rpmMD5Update@@Base+0x2dc4>
   11730:	add	fp, sp, #156	; 0x9c
   11734:	mov	sl, r2
   11738:	mov	r5, r2
   1173c:	mov	r3, r2
   11740:	movw	r4, #61428	; 0xeff4
   11744:	add	ip, sp, #148	; 0x94
   11748:	movt	r4, #65535	; 0xffff
   1174c:	str	ip, [sp, #116]	; 0x74
   11750:	str	r4, [sp, #80]	; 0x50
   11754:	add	r4, sp, #152	; 0x98
   11758:	str	r2, [sp, #36]	; 0x24
   1175c:	str	r4, [sp, #120]	; 0x78
   11760:	str	r2, [sp, #44]	; 0x2c
   11764:	ldr	ip, [sp, #64]	; 0x40
   11768:	cmp	ip, #0
   1176c:	bne	11824 <rpmMD5Update@@Base+0x2984>
   11770:	add	lr, sp, #8192	; 0x2000
   11774:	ldr	r4, [sp, #88]	; 0x58
   11778:	add	r1, sp, #148	; 0x94
   1177c:	add	r2, sp, #152	; 0x98
   11780:	ldr	lr, [lr, #-3896]	; 0xfffff0c8
   11784:	rsb	r7, r5, sl
   11788:	str	r3, [sp, #8]
   1178c:	mov	r3, r6
   11790:	str	r1, [sp, #12]
   11794:	str	lr, [sp]
   11798:	str	r2, [sp, #16]
   1179c:	ldr	r1, [sp, #40]	; 0x28
   117a0:	ldr	r2, [sp, #48]	; 0x30
   117a4:	str	r7, [sp, #4]
   117a8:	ldr	r0, [sp, #92]	; 0x5c
   117ac:	ldr	ip, [r4, #8]
   117b0:	ldr	r4, [sp, #64]	; 0x40
   117b4:	blx	ip
   117b8:	ldr	r2, [sp, #64]	; 0x40
   117bc:	mov	r3, r5
   117c0:	ldr	ip, [sp, #40]	; 0x28
   117c4:	mov	lr, r2
   117c8:	mov	r1, r2
   117cc:	add	r9, ip, sl
   117d0:	mov	r8, r0
   117d4:	b	117dc <rpmMD5Update@@Base+0x293c>
   117d8:	add	r3, r3, #1
   117dc:	cmp	r3, r8
   117e0:	bcs	11c5c <rpmMD5Update@@Base+0x2dbc>
   117e4:	ldr	ip, [sp, #48]	; 0x30
   117e8:	add	r0, r7, r3
   117ec:	cmp	r0, ip
   117f0:	bcs	11c5c <rpmMD5Update@@Base+0x2dbc>
   117f4:	ldrb	ip, [r9, r2]
   117f8:	add	r2, r2, #1
   117fc:	ldrb	r0, [r6, r3]
   11800:	cmp	ip, r0
   11804:	bne	117d8 <rpmMD5Update@@Base+0x2938>
   11808:	add	r1, r1, #1
   1180c:	rsb	r0, r1, r2
   11810:	add	r0, r0, lr
   11814:	cmp	r1, r0
   11818:	rsbcs	lr, r2, r1, lsl #1
   1181c:	movcs	r4, r2
   11820:	b	117d8 <rpmMD5Update@@Base+0x2938>
   11824:	ldr	r4, [sp, #48]	; 0x30
   11828:	add	ip, sp, #8192	; 0x2000
   1182c:	add	lr, sp, #152	; 0x98
   11830:	ldr	r0, [sp, #92]	; 0x5c
   11834:	ldr	ip, [ip, #-3896]	; 0xfffff0c8
   11838:	mov	r2, r4
   1183c:	str	r4, [sp, #4]
   11840:	ldr	r4, [sp, #88]	; 0x58
   11844:	str	ip, [sp]
   11848:	add	ip, sp, #148	; 0x94
   1184c:	str	r3, [sp, #8]
   11850:	mov	r3, r6
   11854:	str	ip, [sp, #12]
   11858:	str	lr, [sp, #16]
   1185c:	ldr	r1, [sp, #40]	; 0x28
   11860:	ldr	ip, [r4, #8]
   11864:	blx	ip
   11868:	cmp	r0, r5
   1186c:	mov	r8, r0
   11870:	bls	11dcc <rpmMD5Update@@Base+0x2f2c>
   11874:	ldr	ip, [sp, #48]	; 0x30
   11878:	cmp	ip, sl
   1187c:	bls	11dcc <rpmMD5Update@@Base+0x2f2c>
   11880:	ldr	r4, [sp, #40]	; 0x28
   11884:	add	r3, r6, r5
   11888:	ldrb	r2, [r6, r5]
   1188c:	add	r1, r4, sl
   11890:	ldrb	r0, [r4, sl]
   11894:	cmp	r0, r2
   11898:	bne	11dcc <rpmMD5Update@@Base+0x2f2c>
   1189c:	rsb	r7, r5, r8
   118a0:	rsb	r9, sl, ip
   118a4:	mov	r4, #1
   118a8:	b	118cc <rpmMD5Update@@Base+0x2a2c>
   118ac:	cmp	r4, r9
   118b0:	beq	118d8 <rpmMD5Update@@Base+0x2a38>
   118b4:	ldrb	lr, [r1, #1]!
   118b8:	add	r0, r4, #1
   118bc:	ldrb	ip, [r3, #1]!
   118c0:	cmp	lr, ip
   118c4:	bne	118d8 <rpmMD5Update@@Base+0x2a38>
   118c8:	mov	r4, r0
   118cc:	cmp	r4, r7
   118d0:	add	r2, r4, r5
   118d4:	bne	118ac <rpmMD5Update@@Base+0x2a0c>
   118d8:	add	lr, sp, #8192	; 0x2000
   118dc:	ldr	r9, [sp, #100]	; 0x64
   118e0:	ldr	lr, [lr, #-3896]	; 0xfffff0c8
   118e4:	cmp	lr, r8
   118e8:	movls	r9, #0
   118ec:	andhi	r9, r9, #1
   118f0:	cmp	r9, #0
   118f4:	beq	1199c <rpmMD5Update@@Base+0x2afc>
   118f8:	add	r3, r5, #1
   118fc:	cmp	r8, r3
   11900:	bcc	11dd8 <rpmMD5Update@@Base+0x2f38>
   11904:	add	lr, sp, #4224	; 0x1080
   11908:	ldr	ip, [sp, #80]	; 0x50
   1190c:	add	lr, lr, #32
   11910:	ldr	r1, [lr, ip]
   11914:	cmp	r1, #0
   11918:	beq	11dc4 <rpmMD5Update@@Base+0x2f24>
   1191c:	ldr	ip, [sp, #40]	; 0x28
   11920:	mov	r9, #0
   11924:	add	lr, r6, r8
   11928:	str	r9, [sp, #32]
   1192c:	add	r7, ip, r1
   11930:	mov	r0, r9
   11934:	mov	r3, #1
   11938:	str	r4, [sp, #52]	; 0x34
   1193c:	b	11958 <rpmMD5Update@@Base+0x2ab8>
   11940:	add	r3, r3, #1
   11944:	add	ip, r3, r5
   11948:	cmp	ip, r8
   1194c:	bhi	11998 <rpmMD5Update@@Base+0x2af8>
   11950:	cmp	r3, r1
   11954:	bhi	11998 <rpmMD5Update@@Base+0x2af8>
   11958:	ldrb	r4, [r7, #-1]!
   1195c:	ldrb	ip, [lr, #-1]!
   11960:	cmp	r4, ip
   11964:	bne	11940 <rpmMD5Update@@Base+0x2aa0>
   11968:	ldr	r4, [sp, #32]
   1196c:	add	r0, r0, #1
   11970:	add	ip, r3, r4
   11974:	rsb	ip, r0, ip
   11978:	cmp	r0, ip
   1197c:	rsbcs	ip, r3, r0, lsl #1
   11980:	strcs	ip, [sp, #32]
   11984:	movcs	r9, r3
   11988:	add	r3, r3, #1
   1198c:	add	ip, r3, r5
   11990:	cmp	ip, r8
   11994:	bls	11950 <rpmMD5Update@@Base+0x2ab0>
   11998:	ldr	r4, [sp, #52]	; 0x34
   1199c:	rsb	r3, r9, r8
   119a0:	cmp	r3, r2
   119a4:	bcs	11a78 <rpmMD5Update@@Base+0x2bd8>
   119a8:	rsb	r1, r8, r9
   119ac:	adds	lr, r1, r2
   119b0:	beq	11d8c <rpmMD5Update@@Base+0x2eec>
   119b4:	ldr	ip, [sp, #80]	; 0x50
   119b8:	add	r0, sp, #4224	; 0x1080
   119bc:	add	r0, r0, #32
   119c0:	add	r2, r4, sl
   119c4:	add	r3, r6, r3
   119c8:	rsb	r2, lr, r2
   119cc:	ldr	r7, [r0, ip]
   119d0:	rsb	r1, r1, r6
   119d4:	ldr	ip, [sp, #40]	; 0x28
   119d8:	rsb	r7, r9, r7
   119dc:	str	r3, [sp, #128]	; 0x80
   119e0:	mov	r3, #0
   119e4:	str	r1, [sp, #132]	; 0x84
   119e8:	add	r2, ip, r2
   119ec:	add	r7, ip, r7
   119f0:	str	r2, [sp, #136]	; 0x88
   119f4:	mov	r0, r3
   119f8:	str	r3, [sp, #32]
   119fc:	mov	r1, r3
   11a00:	str	r3, [sp, #52]	; 0x34
   11a04:	str	r4, [sp, #24]
   11a08:	b	11a10 <rpmMD5Update@@Base+0x2b70>
   11a0c:	mov	r3, r2
   11a10:	ldr	r2, [sp, #132]	; 0x84
   11a14:	ldr	r4, [sp, #136]	; 0x88
   11a18:	ldrb	ip, [r2, r3]
   11a1c:	ldrb	r2, [r4, r3]
   11a20:	ldr	r4, [sp, #128]	; 0x80
   11a24:	cmp	ip, r2
   11a28:	ldrb	ip, [r7], #1
   11a2c:	add	r2, r3, #1
   11a30:	addeq	r1, r1, #1
   11a34:	ldrb	r3, [r4, r3]
   11a38:	cmp	r3, ip
   11a3c:	addeq	r0, r0, #1
   11a40:	cmp	r1, r0
   11a44:	bls	11a5c <rpmMD5Update@@Base+0x2bbc>
   11a48:	ldr	ip, [sp, #52]	; 0x34
   11a4c:	rsb	r3, r0, r1
   11a50:	cmp	r3, ip
   11a54:	strhi	r3, [sp, #52]	; 0x34
   11a58:	strhi	r2, [sp, #32]
   11a5c:	cmp	lr, r2
   11a60:	bhi	11a0c <rpmMD5Update@@Base+0x2b6c>
   11a64:	ldr	r4, [sp, #24]
   11a68:	rsb	r4, lr, r4
   11a6c:	ldr	lr, [sp, #32]
   11a70:	rsb	r9, lr, r9
   11a74:	add	r4, r4, lr
   11a78:	ldr	ip, [sp, #96]	; 0x60
   11a7c:	cmp	ip, #0
   11a80:	beq	11af0 <rpmMD5Update@@Base+0x2c50>
   11a84:	ldr	ip, [sp, #36]	; 0x24
   11a88:	tst	ip, #31
   11a8c:	bne	11ac0 <rpmMD5Update@@Base+0x2c20>
   11a90:	ldr	ip, [sp, #44]	; 0x2c
   11a94:	cmp	ip, #0
   11a98:	ldr	ip, [sp, #36]	; 0x24
   11a9c:	beq	11db0 <rpmMD5Update@@Base+0x2f10>
   11aa0:	add	r1, ip, #32
   11aa4:	ldr	r0, [sp, #44]	; 0x2c
   11aa8:	lsl	r1, r1, #4
   11aac:	bl	91b4 <realloc@plt>
   11ab0:	str	r0, [sp, #44]	; 0x2c
   11ab4:	ldr	ip, [sp, #44]	; 0x2c
   11ab8:	cmp	ip, #0
   11abc:	beq	11d94 <rpmMD5Update@@Base+0x2ef4>
   11ac0:	ldr	ip, [sp, #36]	; 0x24
   11ac4:	add	r2, r4, r5
   11ac8:	ldr	lr, [sp, #44]	; 0x2c
   11acc:	rsb	r1, r9, r8
   11ad0:	add	r3, lr, ip, lsl #4
   11ad4:	str	r4, [lr, ip, lsl #4]
   11ad8:	add	ip, ip, #1
   11adc:	str	r2, [r3, #8]
   11ae0:	rsb	r2, r2, r1
   11ae4:	str	ip, [sp, #36]	; 0x24
   11ae8:	str	sl, [r3, #12]
   11aec:	str	r2, [r3, #4]
   11af0:	ldr	ip, [sp, #60]	; 0x3c
   11af4:	cmp	ip, #0
   11af8:	beq	11b40 <rpmMD5Update@@Base+0x2ca0>
   11afc:	mov	r0, ip
   11b00:	mov	r1, r4
   11b04:	bl	1142c <rpmMD5Update@@Base+0x258c>
   11b08:	rsb	r1, r9, r8
   11b0c:	rsb	r1, r4, r1
   11b10:	ldr	r0, [sp, #60]	; 0x3c
   11b14:	rsb	r1, r5, r1
   11b18:	bl	1142c <rpmMD5Update@@Base+0x258c>
   11b1c:	add	lr, sp, #4224	; 0x1080
   11b20:	ldr	ip, [sp, #80]	; 0x50
   11b24:	add	lr, lr, #32
   11b28:	ldr	r0, [sp, #60]	; 0x3c
   11b2c:	ldr	r1, [lr, ip]
   11b30:	rsb	r1, r9, r1
   11b34:	rsb	r1, r4, r1
   11b38:	rsb	r1, sl, r1
   11b3c:	bl	1142c <rpmMD5Update@@Base+0x258c>
   11b40:	ldr	ip, [sp, #56]	; 0x38
   11b44:	cmp	ip, #0
   11b48:	beq	11b9c <rpmMD5Update@@Base+0x2cfc>
   11b4c:	add	ip, r4, r5
   11b50:	rsb	r3, r9, r8
   11b54:	subs	r3, r3, ip
   11b58:	beq	11b9c <rpmMD5Update@@Base+0x2cfc>
   11b5c:	str	r4, [sp, #32]
   11b60:	mov	r4, ip
   11b64:	str	r5, [sp, #52]	; 0x34
   11b68:	mov	r5, r3
   11b6c:	cmp	r5, #1073741824	; 0x40000000
   11b70:	movcc	r7, r5
   11b74:	movcs	r7, #1073741824	; 0x40000000
   11b78:	add	r1, r6, r4
   11b7c:	ldr	r0, [sp, #56]	; 0x38
   11b80:	add	r4, r4, r7
   11b84:	mov	r2, r7
   11b88:	bl	11354 <rpmMD5Update@@Base+0x24b4>
   11b8c:	subs	r5, r5, r7
   11b90:	bne	11b6c <rpmMD5Update@@Base+0x2ccc>
   11b94:	ldr	r4, [sp, #32]
   11b98:	ldr	r5, [sp, #52]	; 0x34
   11b9c:	ldr	ip, [sp, #68]	; 0x44
   11ba0:	cmp	ip, #0
   11ba4:	beq	11c28 <rpmMD5Update@@Base+0x2d88>
   11ba8:	cmp	r4, #0
   11bac:	beq	11c28 <rpmMD5Update@@Base+0x2d88>
   11bb0:	str	r9, [sp, #32]
   11bb4:	str	r8, [sp, #52]	; 0x34
   11bb8:	mov	r8, r5
   11bbc:	ldr	r9, [sp, #68]	; 0x44
   11bc0:	ldr	r5, [sp, #40]	; 0x28
   11bc4:	cmp	r4, #4096	; 0x1000
   11bc8:	movcc	r7, r4
   11bcc:	movcs	r7, #4096	; 0x1000
   11bd0:	add	lr, r5, sl
   11bd4:	add	r0, r6, r8
   11bd8:	mov	r3, #0
   11bdc:	ldrb	r1, [r0, r3]
   11be0:	ldrb	r2, [lr, r3]
   11be4:	rsb	r2, r2, r1
   11be8:	strb	r2, [fp, r3]
   11bec:	add	r3, r3, #1
   11bf0:	cmp	r7, r3
   11bf4:	bhi	11bdc <rpmMD5Update@@Base+0x2d3c>
   11bf8:	mov	r0, r9
   11bfc:	mov	r1, fp
   11c00:	mov	r2, r7
   11c04:	bl	11354 <rpmMD5Update@@Base+0x24b4>
   11c08:	cmp	r7, r0
   11c0c:	bne	11d60 <rpmMD5Update@@Base+0x2ec0>
   11c10:	subs	r4, r4, r7
   11c14:	add	r8, r8, r7
   11c18:	add	sl, sl, r7
   11c1c:	bne	11bc4 <rpmMD5Update@@Base+0x2d24>
   11c20:	ldr	r9, [sp, #32]
   11c24:	ldr	r8, [sp, #52]	; 0x34
   11c28:	add	lr, sp, #8192	; 0x2000
   11c2c:	add	ip, sp, #4224	; 0x1080
   11c30:	ldr	r4, [sp, #80]	; 0x50
   11c34:	add	ip, ip, #32
   11c38:	ldr	lr, [lr, #-3896]	; 0xfffff0c8
   11c3c:	rsb	r5, r9, r8
   11c40:	ldr	r3, [sp, #152]	; 0x98
   11c44:	ldr	sl, [ip, r4]
   11c48:	cmp	lr, r5
   11c4c:	add	r3, r8, r3
   11c50:	rsb	sl, r9, sl
   11c54:	bhi	11764 <rpmMD5Update@@Base+0x28c4>
   11c58:	b	11c74 <rpmMD5Update@@Base+0x2dd4>
   11c5c:	add	r2, r4, r5
   11c60:	b	118d8 <rpmMD5Update@@Base+0x2a38>
   11c64:	add	ip, sp, #8192	; 0x2000
   11c68:	ldr	ip, [ip, #-3896]	; 0xfffff0c8
   11c6c:	str	ip, [sp, #36]	; 0x24
   11c70:	str	ip, [sp, #44]	; 0x2c
   11c74:	ldr	r4, [sp, #68]	; 0x44
   11c78:	cmp	r4, #0
   11c7c:	beq	11c98 <rpmMD5Update@@Base+0x2df8>
   11c80:	mov	r0, r4
   11c84:	ldr	r1, [sp, #84]	; 0x54
   11c88:	ldr	r2, [sp, #108]	; 0x6c
   11c8c:	bl	114ac <rpmMD5Update@@Base+0x260c>
   11c90:	cmp	r0, #0
   11c94:	bne	11e4c <rpmMD5Update@@Base+0x2fac>
   11c98:	ldr	r4, [sp, #56]	; 0x38
   11c9c:	cmp	r4, #0
   11ca0:	beq	11cbc <rpmMD5Update@@Base+0x2e1c>
   11ca4:	mov	r0, r4
   11ca8:	ldr	r1, [sp, #76]	; 0x4c
   11cac:	ldr	r2, [sp, #112]	; 0x70
   11cb0:	bl	114ac <rpmMD5Update@@Base+0x260c>
   11cb4:	cmp	r0, #0
   11cb8:	bne	11e64 <rpmMD5Update@@Base+0x2fc4>
   11cbc:	ldr	r4, [sp, #60]	; 0x3c
   11cc0:	cmp	r4, #0
   11cc4:	beq	11ce0 <rpmMD5Update@@Base+0x2e40>
   11cc8:	mov	r0, r4
   11ccc:	ldr	r1, [sp, #72]	; 0x48
   11cd0:	ldr	r2, [sp, #104]	; 0x68
   11cd4:	bl	114ac <rpmMD5Update@@Base+0x260c>
   11cd8:	cmp	r0, #0
   11cdc:	bne	11d30 <rpmMD5Update@@Base+0x2e90>
   11ce0:	ldr	r4, [sp, #96]	; 0x60
   11ce4:	ldr	r0, [sp, #92]	; 0x5c
   11ce8:	cmp	r4, #0
   11cec:	ldrne	ip, [sp, #44]	; 0x2c
   11cf0:	strne	ip, [r4]
   11cf4:	ldrne	r4, [sp, #36]	; 0x24
   11cf8:	ldrne	ip, [sp, #140]	; 0x8c
   11cfc:	strne	r4, [ip]
   11d00:	ldr	r4, [sp, #88]	; 0x58
   11d04:	ldr	r3, [r4, #12]
   11d08:	blx	r3
   11d0c:	ldr	r4, [sp, #124]	; 0x7c
   11d10:	add	ip, sp, #8192	; 0x2000
   11d14:	ldr	r2, [ip, #-3940]	; 0xfffff09c
   11d18:	ldr	r3, [r4]
   11d1c:	cmp	r2, r3
   11d20:	bne	11d5c <rpmMD5Update@@Base+0x2ebc>
   11d24:	add	sp, sp, #4224	; 0x1080
   11d28:	add	sp, sp, #36	; 0x24
   11d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d30:	ldr	r0, [pc, #364]	; 11ea4 <rpmMD5Update@@Base+0x3004>
   11d34:	mov	r1, #1
   11d38:	ldr	r3, [pc, #360]	; 11ea8 <rpmMD5Update@@Base+0x3008>
   11d3c:	mov	r2, #28
   11d40:	add	r0, pc, r0
   11d44:	ldr	ip, [sp, #28]
   11d48:	ldr	r3, [ip, r3]
   11d4c:	ldr	r3, [r3]
   11d50:	bl	91fc <fwrite@plt>
   11d54:	mov	r0, #1
   11d58:	bl	9280 <exit@plt>
   11d5c:	bl	91a8 <__stack_chk_fail@plt>
   11d60:	ldr	r0, [pc, #324]	; 11eac <rpmMD5Update@@Base+0x300c>
   11d64:	mov	r1, #1
   11d68:	ldr	r3, [pc, #312]	; 11ea8 <rpmMD5Update@@Base+0x3008>
   11d6c:	mov	r2, #31
   11d70:	ldr	r4, [sp, #28]
   11d74:	add	r0, pc, r0
   11d78:	ldr	r3, [r4, r3]
   11d7c:	ldr	r3, [r3]
   11d80:	bl	91fc <fwrite@plt>
   11d84:	mov	r0, #1
   11d88:	bl	9280 <exit@plt>
   11d8c:	str	lr, [sp, #32]
   11d90:	b	11a68 <rpmMD5Update@@Base+0x2bc8>
   11d94:	ldr	r0, [pc, #276]	; 11eb0 <rpmMD5Update@@Base+0x3010>
   11d98:	mov	r1, #1
   11d9c:	ldr	r3, [pc, #260]	; 11ea8 <rpmMD5Update@@Base+0x3008>
   11da0:	mov	r2, #14
   11da4:	add	r0, pc, r0
   11da8:	ldr	r4, [sp, #28]
   11dac:	b	11d78 <rpmMD5Update@@Base+0x2ed8>
   11db0:	add	r0, ip, #32
   11db4:	lsl	r0, r0, #4
   11db8:	bl	9250 <malloc@plt>
   11dbc:	str	r0, [sp, #44]	; 0x2c
   11dc0:	b	11ab4 <rpmMD5Update@@Base+0x2c14>
   11dc4:	mov	r9, r1
   11dc8:	b	1199c <rpmMD5Update@@Base+0x2afc>
   11dcc:	mov	r2, r5
   11dd0:	mov	r4, #0
   11dd4:	b	118d8 <rpmMD5Update@@Base+0x2a38>
   11dd8:	mov	r9, #0
   11ddc:	b	1199c <rpmMD5Update@@Base+0x2afc>
   11de0:	ldr	ip, [sp, #72]	; 0x48
   11de4:	str	ip, [sp, #60]	; 0x3c
   11de8:	b	116dc <rpmMD5Update@@Base+0x283c>
   11dec:	ldr	r0, [pc, #192]	; 11eb4 <rpmMD5Update@@Base+0x3014>
   11df0:	mov	r1, #1
   11df4:	ldr	r3, [pc, #172]	; 11ea8 <rpmMD5Update@@Base+0x3008>
   11df8:	add	r0, pc, r0
   11dfc:	mov	r2, #44	; 0x2c
   11e00:	b	11d44 <rpmMD5Update@@Base+0x2ea4>
   11e04:	ldr	r4, [sp, #76]	; 0x4c
   11e08:	str	r4, [sp, #56]	; 0x38
   11e0c:	b	116c0 <rpmMD5Update@@Base+0x2820>
   11e10:	bl	112dc <rpmMD5Update@@Base+0x243c>
   11e14:	cmp	r0, #0
   11e18:	str	r0, [sp, #68]	; 0x44
   11e1c:	bne	116a4 <rpmMD5Update@@Base+0x2804>
   11e20:	ldr	r0, [pc, #144]	; 11eb8 <rpmMD5Update@@Base+0x3018>
   11e24:	mov	r1, #1
   11e28:	ldr	r3, [pc, #120]	; 11ea8 <rpmMD5Update@@Base+0x3008>
   11e2c:	add	r0, pc, r0
   11e30:	b	11dfc <rpmMD5Update@@Base+0x2f5c>
   11e34:	ldr	r0, [pc, #128]	; 11ebc <rpmMD5Update@@Base+0x301c>
   11e38:	mov	r1, #1
   11e3c:	ldr	r3, [pc, #100]	; 11ea8 <rpmMD5Update@@Base+0x3008>
   11e40:	mov	r2, #30
   11e44:	add	r0, pc, r0
   11e48:	b	11d78 <rpmMD5Update@@Base+0x2ed8>
   11e4c:	ldr	r0, [pc, #108]	; 11ec0 <rpmMD5Update@@Base+0x3020>
   11e50:	mov	r1, #1
   11e54:	ldr	r3, [pc, #76]	; 11ea8 <rpmMD5Update@@Base+0x3008>
   11e58:	mov	r2, #27
   11e5c:	add	r0, pc, r0
   11e60:	b	11d44 <rpmMD5Update@@Base+0x2ea4>
   11e64:	ldr	r0, [pc, #88]	; 11ec4 <rpmMD5Update@@Base+0x3024>
   11e68:	mov	r1, #1
   11e6c:	ldr	r3, [pc, #52]	; 11ea8 <rpmMD5Update@@Base+0x3008>
   11e70:	mov	r2, #28
   11e74:	add	r0, pc, r0
   11e78:	b	11d44 <rpmMD5Update@@Base+0x2ea4>
   11e7c:	ldr	r0, [pc, #68]	; 11ec8 <rpmMD5Update@@Base+0x3028>
   11e80:	mov	r1, #1
   11e84:	ldr	r3, [pc, #28]	; 11ea8 <rpmMD5Update@@Base+0x3008>
   11e88:	mov	r2, #44	; 0x2c
   11e8c:	add	r0, pc, r0
   11e90:	ldr	r4, [sp, #28]
   11e94:	b	11d78 <rpmMD5Update@@Base+0x2ed8>
   11e98:	andeq	ip, r0, r0, ror #22
   11e9c:	strdeq	r0, [r0], -r8
   11ea0:	andeq	r0, r0, r8, lsr #2
   11ea4:	andeq	r3, r0, r8, asr #30
   11ea8:	andeq	r0, r0, r4, lsl #2
   11eac:			; <UNDEFINED> instruction: 0x00003eb8
   11eb0:	andeq	r3, r0, r4, lsl r0
   11eb4:	andeq	r3, r0, r4, ror #27
   11eb8:			; <UNDEFINED> instruction: 0x00003db0
   11ebc:	andeq	r3, r0, r8, asr #27
   11ec0:	strdeq	r3, [r0], -r0
   11ec4:	strdeq	r3, [r0], -r4
   11ec8:	andeq	r3, r0, r0, asr sp
   11ecc:	push	{r3, r4, r5, lr}
   11ed0:	mov	r1, #12
   11ed4:	ubfx	r5, r0, #8, #1
   11ed8:	mov	r0, #1
   11edc:	bl	90d0 <calloc@plt>
   11ee0:	ldr	r4, [pc, #32]	; 11f08 <rpmMD5Update@@Base+0x3068>
   11ee4:	add	r4, pc, r4
   11ee8:	cmp	r0, #0
   11eec:	popeq	{r3, r4, r5, pc}
   11ef0:	ldr	r3, [pc, #20]	; 11f0c <rpmMD5Update@@Base+0x306c>
   11ef4:	mov	r2, #0
   11ef8:	ldr	r3, [r4, r3]
   11efc:	stmib	r0, {r2, r5}
   11f00:	str	r3, [r0]
   11f04:	pop	{r3, r4, r5, pc}
   11f08:	andeq	ip, r0, r0, lsr r2
   11f0c:	andeq	r0, r0, r8, lsr #2
   11f10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f14:	sub	sp, sp, #84	; 0x54
   11f18:	ldr	r6, [pc, #1020]	; 1231c <rpmMD5Update@@Base+0x347c>
   11f1c:	mov	r8, r2
   11f20:	ldr	ip, [pc, #1016]	; 12320 <rpmMD5Update@@Base+0x3480>
   11f24:	mov	r5, r0
   11f28:	add	r6, pc, r6
   11f2c:	str	r1, [sp, #32]
   11f30:	ldr	r2, [sp, #128]	; 0x80
   11f34:	mov	r4, r3
   11f38:	ldr	ip, [r6, ip]
   11f3c:	ldr	r1, [sp, #124]	; 0x7c
   11f40:	ldr	r0, [r0, #4]
   11f44:	ldr	r3, [ip]
   11f48:	str	r1, [sp, #40]	; 0x28
   11f4c:	cmp	r0, #0
   11f50:	str	r2, [sp, #44]	; 0x2c
   11f54:	ldr	r1, [sp, #132]	; 0x84
   11f58:	ldr	r2, [sp, #136]	; 0x88
   11f5c:	ldr	r7, [r5]
   11f60:	str	ip, [sp, #56]	; 0x38
   11f64:	str	r1, [sp, #48]	; 0x30
   11f68:	str	r3, [sp, #76]	; 0x4c
   11f6c:	str	r2, [sp, #52]	; 0x34
   11f70:	beq	122b8 <rpmMD5Update@@Base+0x3418>
   11f74:	ldr	r6, [sp, #44]	; 0x2c
   11f78:	ldr	r2, [r5, #8]
   11f7c:	ldr	r1, [sp, #32]
   11f80:	ldr	r3, [r6]
   11f84:	cmp	r2, #0
   11f88:	ldr	r6, [sp, #52]	; 0x34
   11f8c:	movne	r2, r8
   11f90:	ldr	fp, [r6]
   11f94:	ldr	r6, [sp, #48]	; 0x30
   11f98:	ldr	r6, [r6]
   11f9c:	rsbeq	r2, fp, r6
   11fa0:	stmib	sp, {r2, r3}
   11fa4:	str	r6, [sp, #36]	; 0x24
   11fa8:	add	r3, sp, #68	; 0x44
   11fac:	ldr	r6, [sp, #120]	; 0x78
   11fb0:	mov	r2, r8
   11fb4:	str	r3, [sp, #12]
   11fb8:	add	r3, sp, #72	; 0x48
   11fbc:	str	r3, [sp, #16]
   11fc0:	mov	r3, r4
   11fc4:	str	r6, [sp]
   11fc8:	ldr	ip, [r7, #8]
   11fcc:	blx	ip
   11fd0:	ldr	r5, [r5, #8]
   11fd4:	cmp	r5, #0
   11fd8:	bne	121ac <rpmMD5Update@@Base+0x330c>
   11fdc:	ldr	r7, [sp, #36]	; 0x24
   11fe0:	mov	r3, fp
   11fe4:	ldr	r6, [sp, #32]
   11fe8:	mov	ip, r5
   11fec:	mov	sl, r5
   11ff0:	mov	r2, r5
   11ff4:	rsb	r1, fp, r7
   11ff8:	add	r9, r6, r7
   11ffc:	b	12004 <rpmMD5Update@@Base+0x3164>
   12000:	add	r3, r3, #1
   12004:	cmp	r0, r3
   12008:	bls	12048 <rpmMD5Update@@Base+0x31a8>
   1200c:	add	r6, r1, r3
   12010:	cmp	r8, r6
   12014:	bls	12048 <rpmMD5Update@@Base+0x31a8>
   12018:	ldrb	r6, [r9, r5]
   1201c:	add	r5, r5, #1
   12020:	ldrb	r7, [r4, r3]
   12024:	cmp	r6, r7
   12028:	bne	12000 <rpmMD5Update@@Base+0x3160>
   1202c:	add	r2, r2, #1
   12030:	rsb	r6, r2, r5
   12034:	add	r6, r6, sl
   12038:	cmp	r2, r6
   1203c:	rsbcs	sl, r5, r2, lsl #1
   12040:	movcs	ip, r5
   12044:	b	12000 <rpmMD5Update@@Base+0x3160>
   12048:	ldr	r6, [sp, #120]	; 0x78
   1204c:	cmp	r6, r0
   12050:	bhi	12224 <rpmMD5Update@@Base+0x3384>
   12054:	add	r8, ip, fp
   12058:	mov	r7, #0
   1205c:	str	r7, [sp, #28]
   12060:	ldr	r7, [sp, #28]
   12064:	rsb	r3, r7, r0
   12068:	cmp	r3, r8
   1206c:	bcs	12130 <rpmMD5Update@@Base+0x3290>
   12070:	rsb	sl, r0, r7
   12074:	adds	r8, sl, r8
   12078:	beq	12308 <rpmMD5Update@@Base+0x3468>
   1207c:	ldr	r7, [sp, #36]	; 0x24
   12080:	rsb	sl, sl, r4
   12084:	ldr	r6, [sp, #68]	; 0x44
   12088:	add	r3, r4, r3
   1208c:	ldr	r1, [sp, #28]
   12090:	add	r9, ip, r7
   12094:	ldr	r4, [sp, #32]
   12098:	mov	r2, #0
   1209c:	rsb	r9, r8, r9
   120a0:	rsb	r6, r1, r6
   120a4:	add	r6, r4, r6
   120a8:	add	r9, r4, r9
   120ac:	str	r2, [sp, #32]
   120b0:	mov	r7, r2
   120b4:	mov	r5, r2
   120b8:	mov	r4, r2
   120bc:	str	ip, [sp, #60]	; 0x3c
   120c0:	b	120c8 <rpmMD5Update@@Base+0x3228>
   120c4:	mov	r2, r1
   120c8:	ldrb	ip, [sl, r2]
   120cc:	ldrb	r1, [r9, r2]
   120d0:	cmp	ip, r1
   120d4:	ldrb	ip, [r6], #1
   120d8:	add	r1, r2, #1
   120dc:	ldrb	r2, [r3, r2]
   120e0:	addeq	r4, r4, #1
   120e4:	cmp	r2, ip
   120e8:	addeq	r5, r5, #1
   120ec:	cmp	r4, r5
   120f0:	bls	12104 <rpmMD5Update@@Base+0x3264>
   120f4:	rsb	r2, r5, r4
   120f8:	cmp	r2, r7
   120fc:	strhi	r1, [sp, #32]
   12100:	movhi	r7, r2
   12104:	cmp	r8, r1
   12108:	bhi	120c4 <rpmMD5Update@@Base+0x3224>
   1210c:	ldr	ip, [sp, #60]	; 0x3c
   12110:	ldr	r6, [sp, #28]
   12114:	rsb	ip, r8, ip
   12118:	ldr	r7, [sp, #32]
   1211c:	rsb	r6, r7, r6
   12120:	add	ip, ip, r7
   12124:	rsb	r3, r6, r0
   12128:	add	r8, ip, fp
   1212c:	str	r6, [sp, #28]
   12130:	ldr	r7, [sp, #36]	; 0x24
   12134:	rsb	r2, r8, r3
   12138:	ldr	r6, [sp, #40]	; 0x28
   1213c:	ldr	r4, [sp, #120]	; 0x78
   12140:	ldr	r1, [sp, #72]	; 0x48
   12144:	cmp	r4, r0
   12148:	str	r7, [r6, #12]
   1214c:	str	ip, [r6]
   12150:	add	r0, r0, r1
   12154:	str	r2, [r6, #4]
   12158:	str	r8, [r6, #8]
   1215c:	ldr	r4, [sp, #44]	; 0x2c
   12160:	ldr	r6, [sp, #52]	; 0x34
   12164:	ldreq	r7, [sp, #48]	; 0x30
   12168:	str	r0, [r4]
   1216c:	ldrne	r7, [sp, #28]
   12170:	str	r3, [r6]
   12174:	ldrne	r3, [sp, #68]	; 0x44
   12178:	ldreq	r6, [sp, #36]	; 0x24
   1217c:	rsbne	r3, r7, r3
   12180:	ldrne	r4, [sp, #48]	; 0x30
   12184:	addeq	ip, ip, r6
   12188:	streq	ip, [r7]
   1218c:	ldr	r7, [sp, #56]	; 0x38
   12190:	strne	r3, [r4]
   12194:	ldr	r2, [sp, #76]	; 0x4c
   12198:	ldr	r3, [r7]
   1219c:	cmp	r2, r3
   121a0:	bne	12318 <rpmMD5Update@@Base+0x3478>
   121a4:	add	sp, sp, #84	; 0x54
   121a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121ac:	cmp	fp, r0
   121b0:	bcs	122fc <rpmMD5Update@@Base+0x345c>
   121b4:	ldr	r7, [sp, #36]	; 0x24
   121b8:	cmp	r8, r7
   121bc:	bls	122fc <rpmMD5Update@@Base+0x345c>
   121c0:	ldr	r6, [sp, #32]
   121c4:	add	r3, r4, fp
   121c8:	ldrb	r1, [r4, fp]
   121cc:	add	r2, r6, r7
   121d0:	ldrb	ip, [r6, r7]
   121d4:	cmp	ip, r1
   121d8:	bne	122fc <rpmMD5Update@@Base+0x345c>
   121dc:	rsb	r9, r7, r8
   121e0:	mov	ip, #1
   121e4:	rsb	r7, fp, r0
   121e8:	b	1220c <rpmMD5Update@@Base+0x336c>
   121ec:	cmp	ip, r9
   121f0:	beq	12218 <rpmMD5Update@@Base+0x3378>
   121f4:	ldrb	r5, [r2, #1]!
   121f8:	add	r6, ip, #1
   121fc:	ldrb	r1, [r3, #1]!
   12200:	cmp	r5, r1
   12204:	bne	12218 <rpmMD5Update@@Base+0x3378>
   12208:	mov	ip, r6
   1220c:	cmp	ip, r7
   12210:	add	r8, ip, fp
   12214:	bne	121ec <rpmMD5Update@@Base+0x334c>
   12218:	mov	r1, #0
   1221c:	str	r1, [sp, #28]
   12220:	b	12060 <rpmMD5Update@@Base+0x31c0>
   12224:	add	r3, fp, #1
   12228:	cmp	r0, r3
   1222c:	bcc	12310 <rpmMD5Update@@Base+0x3470>
   12230:	ldr	r8, [sp, #68]	; 0x44
   12234:	cmp	r8, #0
   12238:	streq	r8, [sp, #28]
   1223c:	addeq	r8, ip, fp
   12240:	beq	12060 <rpmMD5Update@@Base+0x31c0>
   12244:	ldr	r6, [sp, #32]
   12248:	mov	r2, #0
   1224c:	mov	sl, r2
   12250:	str	r2, [sp, #28]
   12254:	mov	r7, r2
   12258:	add	r1, r6, r8
   1225c:	add	r2, r4, r0
   12260:	rsb	r9, fp, r0
   12264:	mov	r3, #1
   12268:	b	12280 <rpmMD5Update@@Base+0x33e0>
   1226c:	cmp	r3, r9
   12270:	beq	122b0 <rpmMD5Update@@Base+0x3410>
   12274:	add	r3, r3, #1
   12278:	cmp	r3, r8
   1227c:	bhi	122b0 <rpmMD5Update@@Base+0x3410>
   12280:	ldrb	r6, [r1, #-1]!
   12284:	ldrb	r5, [r2, #-1]!
   12288:	cmp	r6, r5
   1228c:	bne	1226c <rpmMD5Update@@Base+0x33cc>
   12290:	add	r7, r7, #1
   12294:	add	r5, r3, sl
   12298:	rsb	r5, r7, r5
   1229c:	cmp	r7, r5
   122a0:	strcs	r3, [sp, #28]
   122a4:	rsbcs	sl, r3, r7, lsl #1
   122a8:	cmp	r3, r9
   122ac:	bne	12274 <rpmMD5Update@@Base+0x33d4>
   122b0:	add	r8, ip, fp
   122b4:	b	12060 <rpmMD5Update@@Base+0x31c0>
   122b8:	ldr	r3, [r7, #4]
   122bc:	mov	r1, r8
   122c0:	ldr	r0, [sp, #32]
   122c4:	blx	r3
   122c8:	cmp	r0, #0
   122cc:	str	r0, [r5, #4]
   122d0:	bne	11f74 <rpmMD5Update@@Base+0x30d4>
   122d4:	ldr	r3, [pc, #72]	; 12324 <rpmMD5Update@@Base+0x3484>
   122d8:	mov	r1, #1
   122dc:	ldr	r0, [pc, #68]	; 12328 <rpmMD5Update@@Base+0x3488>
   122e0:	mov	r2, #30
   122e4:	ldr	r3, [r6, r3]
   122e8:	add	r0, pc, r0
   122ec:	ldr	r3, [r3]
   122f0:	bl	91fc <fwrite@plt>
   122f4:	mov	r0, #1
   122f8:	bl	9280 <exit@plt>
   122fc:	mov	r8, fp
   12300:	mov	ip, #0
   12304:	b	12218 <rpmMD5Update@@Base+0x3378>
   12308:	str	r8, [sp, #32]
   1230c:	b	12110 <rpmMD5Update@@Base+0x3270>
   12310:	add	r8, ip, fp
   12314:	b	12218 <rpmMD5Update@@Base+0x3378>
   12318:	bl	91a8 <__stack_chk_fail@plt>
   1231c:	andeq	ip, r0, ip, ror #3
   12320:	strdeq	r0, [r0], -r8
   12324:	andeq	r0, r0, r4, lsl #2
   12328:	andeq	r3, r0, r4, lsr #18
   1232c:	push	{r4, lr}
   12330:	mov	r4, r0
   12334:	ldr	r0, [r0, #4]
   12338:	ldr	r3, [r4]
   1233c:	cmp	r0, #0
   12340:	beq	1234c <rpmMD5Update@@Base+0x34ac>
   12344:	ldr	r3, [r3, #12]
   12348:	blx	r3
   1234c:	mov	r3, #0
   12350:	str	r3, [r4, #4]
   12354:	pop	{r4, pc}
   12358:	push	{r4, lr}
   1235c:	mov	r4, r0
   12360:	ldr	r0, [r0, #4]
   12364:	ldr	r3, [r4]
   12368:	cmp	r0, #0
   1236c:	beq	12378 <rpmMD5Update@@Base+0x34d8>
   12370:	ldr	r3, [r3, #12]
   12374:	blx	r3
   12378:	mov	r0, r4
   1237c:	pop	{r4, lr}
   12380:	b	9148 <free@plt>
   12384:	push	{r3, r4, r5, lr}
   12388:	movw	r2, #4148	; 0x1034
   1238c:	ldr	r3, [r0, #16]
   12390:	add	r1, r0, #20
   12394:	mov	r4, r0
   12398:	ldr	r0, [r0, r2]
   1239c:	cmn	r3, #1
   123a0:	movne	r5, r3
   123a4:	moveq	r5, #0
   123a8:	cmp	r0, r1
   123ac:	beq	123b4 <rpmMD5Update@@Base+0x3514>
   123b0:	bl	9148 <free@plt>
   123b4:	mov	r0, r4
   123b8:	bl	9148 <free@plt>
   123bc:	mov	r0, r5
   123c0:	pop	{r3, r4, r5, pc}
   123c4:	push	{r4, r5, r6, lr}
   123c8:	mov	r4, r0
   123cc:	add	r0, r0, #4096	; 0x1000
   123d0:	add	r0, r0, #56	; 0x38
   123d4:	bl	928c <inflateEnd@plt>
   123d8:	ldr	r3, [r4]
   123dc:	cmn	r3, #3
   123e0:	beq	12430 <rpmMD5Update@@Base+0x3590>
   123e4:	cmn	r3, #100	; 0x64
   123e8:	beq	12470 <rpmMD5Update@@Base+0x35d0>
   123ec:	movw	r3, #4156	; 0x103c
   123f0:	ldr	r5, [r4, r3]
   123f4:	ldr	r3, [r4, #16]
   123f8:	movw	r1, #4148	; 0x1034
   123fc:	ldr	r1, [r4, r1]
   12400:	add	r0, r4, #20
   12404:	cmn	r3, #1
   12408:	moveq	r3, #0
   1240c:	cmp	r1, r0
   12410:	add	r5, r3, r5
   12414:	beq	12420 <rpmMD5Update@@Base+0x3580>
   12418:	mov	r0, r1
   1241c:	bl	9148 <free@plt>
   12420:	mov	r0, r4
   12424:	bl	9148 <free@plt>
   12428:	mov	r0, r5
   1242c:	pop	{r4, r5, r6, pc}
   12430:	movw	r6, #4156	; 0x103c
   12434:	ldr	r2, [r4, r6]
   12438:	cmp	r2, #0
   1243c:	moveq	r5, r2
   12440:	beq	123f4 <rpmMD5Update@@Base+0x3554>
   12444:	ldr	r0, [r4, #4]
   12448:	movw	r3, #4252	; 0x109c
   1244c:	movw	r1, #4152	; 0x1038
   12450:	ldr	r1, [r4, r1]
   12454:	ldr	r3, [r0, r3]
   12458:	blx	r3
   1245c:	ldr	r3, [r4]
   12460:	cmn	r0, #1
   12464:	movne	r2, #0
   12468:	strne	r2, [r4, r6]
   1246c:	b	123e4 <rpmMD5Update@@Base+0x3544>
   12470:	ldr	r0, [r4, #4]
   12474:	movw	r3, #4248	; 0x1098
   12478:	ldr	r3, [r0, r3]
   1247c:	blx	r3
   12480:	b	123ec <rpmMD5Update@@Base+0x354c>
   12484:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12488:	movw	r7, #4144	; 0x1030
   1248c:	ldr	r3, [r0, r7]
   12490:	mov	r4, r0
   12494:	mov	r6, r2
   12498:	mov	r8, r1
   1249c:	cmp	r2, r3
   124a0:	movlt	r5, r2
   124a4:	movge	r5, r3
   124a8:	cmp	r5, #0
   124ac:	bne	12504 <rpmMD5Update@@Base+0x3664>
   124b0:	cmp	r3, #0
   124b4:	bne	124d0 <rpmMD5Update@@Base+0x3630>
   124b8:	movw	r3, #4256	; 0x10a0
   124bc:	movw	r2, #4240	; 0x1090
   124c0:	ldr	r1, [r4, r3]
   124c4:	mov	r0, #0
   124c8:	str	r0, [r4, r3]
   124cc:	str	r1, [r4, r2]
   124d0:	cmp	r6, #0
   124d4:	bne	124e0 <rpmMD5Update@@Base+0x3640>
   124d8:	mov	r0, r5
   124dc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   124e0:	movw	r3, #4240	; 0x1090
   124e4:	mov	r1, r8
   124e8:	mov	r2, r6
   124ec:	ldr	r3, [r4, r3]
   124f0:	mov	r0, r4
   124f4:	blx	r3
   124f8:	cmn	r0, #1
   124fc:	addne	r0, r5, r0
   12500:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12504:	movw	r9, #4148	; 0x1034
   12508:	mov	r0, r1
   1250c:	mov	r2, r5
   12510:	ldr	r1, [r4, r9]
   12514:	bl	916c <memcpy@plt>
   12518:	movw	r3, #4128	; 0x1020
   1251c:	ldr	r3, [r4, r3]
   12520:	rsb	r6, r5, r6
   12524:	ldr	r2, [r4, r7]
   12528:	add	r8, r8, r5
   1252c:	cmp	r3, #0
   12530:	rsb	r2, r5, r2
   12534:	str	r2, [r4, r7]
   12538:	beq	12554 <rpmMD5Update@@Base+0x36b4>
   1253c:	movw	r2, #4124	; 0x101c
   12540:	ldr	r1, [r4, r9]
   12544:	ldr	r0, [r4, r2]
   12548:	mov	r2, r5
   1254c:	blx	r3
   12550:	ldr	r2, [r4, r7]
   12554:	movw	r3, #4140	; 0x102c
   12558:	cmp	r2, #0
   1255c:	ldr	r1, [r4, r3]
   12560:	add	r1, r5, r1
   12564:	str	r1, [r4, r3]
   12568:	bne	12598 <rpmMD5Update@@Base+0x36f8>
   1256c:	movw	r7, #4148	; 0x1034
   12570:	add	r3, r4, #20
   12574:	ldr	r0, [r4, r7]
   12578:	cmp	r0, r3
   1257c:	beq	124b8 <rpmMD5Update@@Base+0x3618>
   12580:	bl	9148 <free@plt>
   12584:	movw	r3, #4144	; 0x1030
   12588:	ldr	r3, [r4, r3]
   1258c:	mov	r2, #0
   12590:	str	r2, [r4, r7]
   12594:	b	124b0 <rpmMD5Update@@Base+0x3610>
   12598:	movw	r3, #4148	; 0x1034
   1259c:	ldr	r0, [r4, r3]
   125a0:	add	r1, r0, r5
   125a4:	bl	913c <memmove@plt>
   125a8:	movw	r3, #4144	; 0x1030
   125ac:	ldr	r3, [r4, r3]
   125b0:	cmp	r3, #0
   125b4:	bne	124d0 <rpmMD5Update@@Base+0x3630>
   125b8:	b	1256c <rpmMD5Update@@Base+0x36cc>
   125bc:	push	{r3, r4, r5, lr}
   125c0:	subs	r4, r2, #0
   125c4:	mov	r5, r0
   125c8:	blt	126a8 <rpmMD5Update@@Base+0x3808>
   125cc:	ldr	r3, [r0, #16]
   125d0:	cmn	r3, #1
   125d4:	beq	125e0 <rpmMD5Update@@Base+0x3740>
   125d8:	cmp	r4, r3
   125dc:	movcs	r4, r3
   125e0:	cmp	r4, #0
   125e4:	beq	12640 <rpmMD5Update@@Base+0x37a0>
   125e8:	ldr	r0, [r5]
   125ec:	cmn	r0, #5
   125f0:	beq	126a8 <rpmMD5Update@@Base+0x3808>
   125f4:	ble	12650 <rpmMD5Update@@Base+0x37b0>
   125f8:	cmn	r0, #3
   125fc:	beq	126e4 <rpmMD5Update@@Base+0x3844>
   12600:	blt	126b0 <rpmMD5Update@@Base+0x3810>
   12604:	cmn	r0, #2
   12608:	bne	126d4 <rpmMD5Update@@Base+0x3834>
   1260c:	cmn	r3, #1
   12610:	mov	r0, r1
   12614:	beq	12724 <rpmMD5Update@@Base+0x3884>
   12618:	mov	r1, r4
   1261c:	mov	r2, #1
   12620:	ldr	r3, [r5, #4]
   12624:	bl	922c <fread@plt>
   12628:	cmp	r0, #1
   1262c:	bne	126a8 <rpmMD5Update@@Base+0x3808>
   12630:	ldr	r3, [r5, #16]
   12634:	cmn	r3, #1
   12638:	rsbne	r3, r4, r3
   1263c:	strne	r3, [r5, #16]
   12640:	movw	r3, #4116	; 0x1014
   12644:	mov	r0, r4
   12648:	str	r4, [r5, r3]
   1264c:	pop	{r3, r4, r5, pc}
   12650:	cmn	r0, #100	; 0x64
   12654:	beq	12674 <rpmMD5Update@@Base+0x37d4>
   12658:	cmn	r0, #6
   1265c:	moveq	r4, #0
   12660:	bne	126d4 <rpmMD5Update@@Base+0x3834>
   12664:	cmn	r3, #1
   12668:	rsbne	r3, r4, r3
   1266c:	strne	r3, [r5, #16]
   12670:	b	12640 <rpmMD5Update@@Base+0x37a0>
   12674:	ldr	r0, [r5, #4]
   12678:	movw	r3, #4240	; 0x1090
   1267c:	mov	r2, r4
   12680:	ldr	r3, [r0, r3]
   12684:	blx	r3
   12688:	ldr	r3, [r5, #4]
   1268c:	movw	r2, #4144	; 0x1030
   12690:	ldr	r2, [r3, r2]
   12694:	cmp	r2, #0
   12698:	mov	r4, r0
   1269c:	beq	12700 <rpmMD5Update@@Base+0x3860>
   126a0:	cmp	r4, #0
   126a4:	bge	12630 <rpmMD5Update@@Base+0x3790>
   126a8:	mvn	r0, #0
   126ac:	pop	{r3, r4, r5, pc}
   126b0:	mov	r0, r1
   126b4:	mov	r2, r4
   126b8:	ldr	r1, [r5, #4]
   126bc:	bl	916c <memcpy@plt>
   126c0:	ldr	r2, [r5, #4]
   126c4:	ldr	r3, [r5, #16]
   126c8:	add	r2, r2, r4
   126cc:	str	r2, [r5, #4]
   126d0:	b	12664 <rpmMD5Update@@Base+0x37c4>
   126d4:	mov	r2, r4
   126d8:	bl	9130 <read@plt>
   126dc:	mov	r4, r0
   126e0:	b	126a0 <rpmMD5Update@@Base+0x3800>
   126e4:	ldr	r0, [r5, #4]
   126e8:	movw	r3, #4240	; 0x1090
   126ec:	mov	r2, r4
   126f0:	ldr	r3, [r0, r3]
   126f4:	blx	r3
   126f8:	mov	r4, r0
   126fc:	b	126a0 <rpmMD5Update@@Base+0x3800>
   12700:	ldr	r1, [r3, #4]
   12704:	movw	ip, #4248	; 0x1098
   12708:	ldr	r2, [r3]
   1270c:	mov	r0, r3
   12710:	ldr	r3, [r3, ip]
   12714:	str	r1, [r5, #4]
   12718:	str	r2, [r5]
   1271c:	blx	r3
   12720:	b	126a0 <rpmMD5Update@@Base+0x3800>
   12724:	mov	r2, r4
   12728:	mov	r1, #1
   1272c:	ldr	r3, [r5, #4]
   12730:	bl	922c <fread@plt>
   12734:	subs	r4, r0, #0
   12738:	bne	126a0 <rpmMD5Update@@Base+0x3800>
   1273c:	ldr	r0, [r5, #4]
   12740:	bl	9160 <ferror@plt>
   12744:	cmp	r0, #0
   12748:	beq	12630 <rpmMD5Update@@Base+0x3790>
   1274c:	b	126a8 <rpmMD5Update@@Base+0x3808>
   12750:	push	{r4, r5, r6, lr}
   12754:	mov	r5, r0
   12758:	mov	r6, r1
   1275c:	bl	125bc <rpmMD5Update@@Base+0x371c>
   12760:	cmn	r0, #1
   12764:	mov	r4, r0
   12768:	beq	12794 <rpmMD5Update@@Base+0x38f4>
   1276c:	movw	r3, #4128	; 0x1020
   12770:	ldr	r3, [r5, r3]
   12774:	cmp	r3, #0
   12778:	beq	12784 <rpmMD5Update@@Base+0x38e4>
   1277c:	cmp	r0, #0
   12780:	bne	1279c <rpmMD5Update@@Base+0x38fc>
   12784:	movw	r3, #4140	; 0x102c
   12788:	ldr	r2, [r5, r3]
   1278c:	add	r2, r4, r2
   12790:	str	r2, [r5, r3]
   12794:	mov	r0, r4
   12798:	pop	{r4, r5, r6, pc}
   1279c:	movw	r2, #4124	; 0x101c
   127a0:	mov	r1, r6
   127a4:	ldr	r0, [r5, r2]
   127a8:	mov	r2, r4
   127ac:	blx	r3
   127b0:	b	12784 <rpmMD5Update@@Base+0x38e4>
   127b4:	push	{r4, r5, r6, lr}
   127b8:	mov	r4, r0
   127bc:	add	r0, r0, #4096	; 0x1000
   127c0:	add	r0, r0, #56	; 0x38
   127c4:	bl	92c8 <lzma_end@plt>
   127c8:	ldr	r3, [r4]
   127cc:	cmn	r3, #3
   127d0:	beq	12818 <rpmMD5Update@@Base+0x3978>
   127d4:	movw	r3, #4156	; 0x103c
   127d8:	ldr	r5, [r4, r3]
   127dc:	ldr	r3, [r4, #16]
   127e0:	movw	r1, #4148	; 0x1034
   127e4:	ldr	r1, [r4, r1]
   127e8:	add	r0, r4, #20
   127ec:	cmn	r3, #1
   127f0:	moveq	r3, #0
   127f4:	cmp	r1, r0
   127f8:	add	r5, r3, r5
   127fc:	beq	12808 <rpmMD5Update@@Base+0x3968>
   12800:	mov	r0, r1
   12804:	bl	9148 <free@plt>
   12808:	mov	r0, r4
   1280c:	bl	9148 <free@plt>
   12810:	mov	r0, r5
   12814:	pop	{r4, r5, r6, pc}
   12818:	movw	r6, #4156	; 0x103c
   1281c:	ldr	r2, [r4, r6]
   12820:	cmp	r2, #0
   12824:	moveq	r5, r2
   12828:	beq	127dc <rpmMD5Update@@Base+0x393c>
   1282c:	ldr	r0, [r4, #4]
   12830:	movw	r3, #4252	; 0x109c
   12834:	movw	r1, #4152	; 0x1038
   12838:	ldr	r1, [r4, r1]
   1283c:	ldr	r3, [r0, r3]
   12840:	blx	r3
   12844:	cmn	r0, #1
   12848:	movne	r5, #0
   1284c:	ldreq	r5, [r4, r6]
   12850:	strne	r5, [r4, r6]
   12854:	b	127dc <rpmMD5Update@@Base+0x393c>
   12858:	push	{r3, r4, r5, lr}
   1285c:	mov	r4, r0
   12860:	add	r0, r0, #4096	; 0x1000
   12864:	add	r0, r0, #56	; 0x38
   12868:	bl	91cc <BZ2_bzDecompressEnd@plt>
   1286c:	ldr	r3, [r4]
   12870:	cmn	r3, #3
   12874:	beq	128bc <rpmMD5Update@@Base+0x3a1c>
   12878:	movw	r3, #4156	; 0x103c
   1287c:	ldr	r2, [r4, r3]
   12880:	ldr	r3, [r4, #16]
   12884:	movw	r1, #4148	; 0x1034
   12888:	ldr	r1, [r4, r1]
   1288c:	add	r0, r4, #20
   12890:	cmn	r3, #1
   12894:	moveq	r3, #0
   12898:	cmp	r1, r0
   1289c:	add	r5, r3, r2
   128a0:	beq	128ac <rpmMD5Update@@Base+0x3a0c>
   128a4:	mov	r0, r1
   128a8:	bl	9148 <free@plt>
   128ac:	mov	r0, r4
   128b0:	bl	9148 <free@plt>
   128b4:	mov	r0, r5
   128b8:	pop	{r3, r4, r5, pc}
   128bc:	movw	r5, #4156	; 0x103c
   128c0:	ldr	r2, [r4, r5]
   128c4:	cmp	r2, #0
   128c8:	beq	12880 <rpmMD5Update@@Base+0x39e0>
   128cc:	ldr	r0, [r4, #4]
   128d0:	movw	r3, #4252	; 0x109c
   128d4:	movw	r1, #4152	; 0x1038
   128d8:	ldr	r1, [r4, r1]
   128dc:	ldr	r3, [r0, r3]
   128e0:	blx	r3
   128e4:	cmn	r0, #1
   128e8:	movne	r2, #0
   128ec:	ldreq	r2, [r4, r5]
   128f0:	strne	r2, [r4, r5]
   128f4:	b	12880 <rpmMD5Update@@Base+0x39e0>
   128f8:	push	{r4, r5, r6, r7, lr}
   128fc:	sub	sp, sp, #100	; 0x64
   12900:	add	r5, r0, #4096	; 0x1000
   12904:	add	r6, sp, #8
   12908:	add	r5, r5, #56	; 0x38
   1290c:	mov	r1, #0
   12910:	mov	r2, #88	; 0x58
   12914:	mov	r4, r0
   12918:	mov	r0, r6
   1291c:	mov	r7, r1
   12920:	bl	92ec <memset@plt>
   12924:	mov	r1, r6
   12928:	mov	r2, #88	; 0x58
   1292c:	mov	r0, r5
   12930:	bl	916c <memcpy@plt>
   12934:	mov	r2, #33554432	; 0x2000000
   12938:	mov	r0, r5
   1293c:	str	r7, [sp]
   12940:	mov	r3, #0
   12944:	bl	9214 <lzma_auto_decoder@plt>
   12948:	subs	r2, r0, #0
   1294c:	bne	12988 <rpmMD5Update@@Base+0x3ae8>
   12950:	movw	r3, #4116	; 0x1014
   12954:	movw	ip, #4156	; 0x103c
   12958:	ldr	r3, [r4, r3]
   1295c:	movw	r5, #4120	; 0x1018
   12960:	movw	r1, #4152	; 0x1038
   12964:	mov	r0, r4
   12968:	cmn	r3, #1
   1296c:	str	r2, [r4, r5]
   12970:	moveq	r3, #0
   12974:	str	r3, [r4, ip]
   12978:	add	r3, r4, #20
   1297c:	str	r3, [r4, r1]
   12980:	add	sp, sp, #100	; 0x64
   12984:	pop	{r4, r5, r6, r7, pc}
   12988:	mov	r0, r4
   1298c:	bl	9148 <free@plt>
   12990:	mov	r0, r7
   12994:	b	12980 <rpmMD5Update@@Base+0x3ae0>
   12998:	push	{r4, lr}
   1299c:	mov	r4, r0
   129a0:	ldr	r0, [r0]
   129a4:	cmp	r0, #0
   129a8:	popeq	{r4, pc}
   129ac:	ldr	r1, [r1]
   129b0:	bl	91b4 <realloc@plt>
   129b4:	cmp	r0, #0
   129b8:	strne	r0, [r4]
   129bc:	pop	{r4, pc}
   129c0:	push	{r3, r4, r5, lr}
   129c4:	movw	r2, #4140	; 0x102c
   129c8:	ldr	r3, [r0]
   129cc:	mov	r4, r0
   129d0:	ldr	r5, [r0, r2]
   129d4:	cmn	r3, #5
   129d8:	beq	129ec <rpmMD5Update@@Base+0x3b4c>
   129dc:	mov	r0, r4
   129e0:	bl	9148 <free@plt>
   129e4:	mov	r0, r5
   129e8:	pop	{r3, r4, r5, pc}
   129ec:	add	r1, r0, #4096	; 0x1000
   129f0:	ldr	r0, [r0, #4]
   129f4:	add	r1, r1, #44	; 0x2c
   129f8:	bl	12998 <rpmMD5Update@@Base+0x3af8>
   129fc:	b	129dc <rpmMD5Update@@Base+0x3b3c>
   12a00:	cmp	r1, #0
   12a04:	cmneq	r2, #2
   12a08:	push	{r4, r5, r6, r7, r8, lr}
   12a0c:	mov	r5, r2
   12a10:	mov	r6, r1
   12a14:	mov	r4, r0
   12a18:	beq	12ac4 <rpmMD5Update@@Base+0x3c24>
   12a1c:	cmp	r2, #0
   12a20:	blt	12b54 <rpmMD5Update@@Base+0x3cb4>
   12a24:	beq	12abc <rpmMD5Update@@Base+0x3c1c>
   12a28:	cmp	r3, #0
   12a2c:	bne	12ad0 <rpmMD5Update@@Base+0x3c30>
   12a30:	movw	r2, #4144	; 0x1030
   12a34:	movw	r3, #4148	; 0x1034
   12a38:	ldr	r7, [r0, r2]
   12a3c:	ldr	r0, [r0, r3]
   12a40:	cmp	r0, #0
   12a44:	beq	12a54 <rpmMD5Update@@Base+0x3bb4>
   12a48:	add	r3, r4, #20
   12a4c:	cmp	r0, r3
   12a50:	bne	12af4 <rpmMD5Update@@Base+0x3c54>
   12a54:	add	r0, r5, r7
   12a58:	bl	9250 <malloc@plt>
   12a5c:	subs	r8, r0, #0
   12a60:	beq	12b54 <rpmMD5Update@@Base+0x3cb4>
   12a64:	cmp	r7, #0
   12a68:	bne	12b3c <rpmMD5Update@@Base+0x3c9c>
   12a6c:	mov	r1, r6
   12a70:	mov	r2, r5
   12a74:	mov	r0, r8
   12a78:	movw	r6, #4148	; 0x1034
   12a7c:	bl	916c <memcpy@plt>
   12a80:	movw	r1, #4240	; 0x1090
   12a84:	ldr	r0, [pc, #208]	; 12b5c <rpmMD5Update@@Base+0x3cbc>
   12a88:	movw	r3, #4144	; 0x1030
   12a8c:	ldr	r2, [r4, r1]
   12a90:	ldr	ip, [r4, r3]
   12a94:	add	r0, pc, r0
   12a98:	cmp	r2, r0
   12a9c:	str	r8, [r4, r6]
   12aa0:	add	r5, r5, ip
   12aa4:	str	r5, [r4, r3]
   12aa8:	addne	r3, r3, #112	; 0x70
   12aac:	strne	r0, [r4, r1]
   12ab0:	mov	r0, #0
   12ab4:	strne	r2, [r4, r3]
   12ab8:	pop	{r4, r5, r6, r7, r8, pc}
   12abc:	mov	r0, r2
   12ac0:	pop	{r4, r5, r6, r7, r8, pc}
   12ac4:	movw	r3, #4144	; 0x1030
   12ac8:	ldr	r0, [r0, r3]
   12acc:	pop	{r4, r5, r6, r7, r8, pc}
   12ad0:	movw	r3, #4148	; 0x1034
   12ad4:	ldr	r0, [r0, r3]
   12ad8:	movw	r3, #4144	; 0x1030
   12adc:	ldr	r7, [r4, r3]
   12ae0:	cmp	r0, #0
   12ae4:	beq	12b28 <rpmMD5Update@@Base+0x3c88>
   12ae8:	add	r3, r4, #20
   12aec:	cmp	r0, r3
   12af0:	beq	12b28 <rpmMD5Update@@Base+0x3c88>
   12af4:	add	r1, r5, r7
   12af8:	bl	91b4 <realloc@plt>
   12afc:	subs	r8, r0, #0
   12b00:	movwne	r3, #4144	; 0x1030
   12b04:	ldrne	r7, [r4, r3]
   12b08:	beq	12b54 <rpmMD5Update@@Base+0x3cb4>
   12b0c:	cmp	r7, #0
   12b10:	beq	12a6c <rpmMD5Update@@Base+0x3bcc>
   12b14:	mov	r2, r7
   12b18:	add	r0, r8, r5
   12b1c:	mov	r1, r8
   12b20:	bl	913c <memmove@plt>
   12b24:	b	12a6c <rpmMD5Update@@Base+0x3bcc>
   12b28:	rsb	r3, r7, #4096	; 0x1000
   12b2c:	cmp	r5, r3
   12b30:	addls	r8, r4, #20
   12b34:	bls	12b0c <rpmMD5Update@@Base+0x3c6c>
   12b38:	b	12a40 <rpmMD5Update@@Base+0x3ba0>
   12b3c:	mov	r2, r7
   12b40:	add	r1, r4, #20
   12b44:	bl	916c <memcpy@plt>
   12b48:	movw	r3, #4144	; 0x1030
   12b4c:	ldr	r7, [r4, r3]
   12b50:	b	12b0c <rpmMD5Update@@Base+0x3c6c>
   12b54:	mvn	r0, #0
   12b58:	pop	{r4, r5, r6, r7, r8, pc}
   12b5c:			; <UNDEFINED> instruction: 0xfffff9e8
   12b60:	mov	r3, #0
   12b64:	b	12a00 <rpmMD5Update@@Base+0x3b60>
   12b68:	mov	r3, #0
   12b6c:	b	12a00 <rpmMD5Update@@Base+0x3b60>
   12b70:	mov	r3, #0
   12b74:	b	12a00 <rpmMD5Update@@Base+0x3b60>
   12b78:	mov	r3, #1
   12b7c:	b	12a00 <rpmMD5Update@@Base+0x3b60>
   12b80:	movw	r3, #4120	; 0x1018
   12b84:	ldr	r3, [r0, r3]
   12b88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b8c:	cmp	r3, #0
   12b90:	sub	sp, sp, #12
   12b94:	mov	r4, r0
   12b98:	movne	r0, #0
   12b9c:	str	r2, [sp, #4]
   12ba0:	bne	12dbc <rpmMD5Update@@Base+0x3f1c>
   12ba4:	ldr	r3, [sp, #4]
   12ba8:	add	r9, r4, #4096	; 0x1000
   12bac:	movw	r0, #4168	; 0x1048
   12bb0:	movw	r2, #4164	; 0x1044
   12bb4:	add	sl, r4, #20
   12bb8:	add	r9, r9, #56	; 0x38
   12bbc:	str	r3, [r4, r0]
   12bc0:	movw	fp, #4156	; 0x103c
   12bc4:	movw	r8, #4116	; 0x1014
   12bc8:	str	r1, [r4, r2]
   12bcc:	b	12c54 <rpmMD5Update@@Base+0x3db4>
   12bd0:	mov	r0, r9
   12bd4:	mov	r1, #0
   12bd8:	bl	9124 <inflate@plt>
   12bdc:	cmp	r0, #1
   12be0:	mov	r5, r0
   12be4:	bhi	12dc4 <rpmMD5Update@@Base+0x3f24>
   12be8:	ldr	r2, [r4, fp]
   12bec:	subs	r6, r6, r2
   12bf0:	beq	12c20 <rpmMD5Update@@Base+0x3d80>
   12bf4:	movw	r2, #4128	; 0x1020
   12bf8:	ldr	ip, [r4, r2]
   12bfc:	cmp	ip, #0
   12c00:	beq	12c20 <rpmMD5Update@@Base+0x3d80>
   12c04:	add	r2, r2, #24
   12c08:	movw	r0, #4124	; 0x101c
   12c0c:	ldr	r0, [r4, r0]
   12c10:	ldr	r1, [r4, r2]
   12c14:	mov	r2, r6
   12c18:	rsb	r1, r6, r1
   12c1c:	blx	ip
   12c20:	movw	r7, #4140	; 0x102c
   12c24:	cmp	r5, #1
   12c28:	ldr	r2, [r4, r7]
   12c2c:	add	r6, r6, r2
   12c30:	str	r6, [r4, r7]
   12c34:	beq	12c98 <rpmMD5Update@@Base+0x3df8>
   12c38:	movw	r2, #4168	; 0x1048
   12c3c:	ldr	r2, [r4, r2]
   12c40:	cmp	r2, #0
   12c44:	beq	12dd0 <rpmMD5Update@@Base+0x3f30>
   12c48:	ldr	r2, [r4, r8]
   12c4c:	cmp	r2, #0
   12c50:	beq	12dc4 <rpmMD5Update@@Base+0x3f24>
   12c54:	ldr	r6, [r4, fp]
   12c58:	cmp	r6, #0
   12c5c:	bne	12bd0 <rpmMD5Update@@Base+0x3d30>
   12c60:	ldr	r6, [r4, r8]
   12c64:	cmp	r6, #0
   12c68:	beq	12bd0 <rpmMD5Update@@Base+0x3d30>
   12c6c:	mov	r0, r4
   12c70:	mov	r1, sl
   12c74:	mov	r2, #4096	; 0x1000
   12c78:	bl	125bc <rpmMD5Update@@Base+0x371c>
   12c7c:	cmn	r0, #1
   12c80:	beq	12dc4 <rpmMD5Update@@Base+0x3f24>
   12c84:	ldr	r6, [r4, r8]
   12c88:	movw	r2, #4152	; 0x1038
   12c8c:	str	sl, [r4, r2]
   12c90:	str	r6, [r4, fp]
   12c94:	b	12bd0 <rpmMD5Update@@Base+0x3d30>
   12c98:	movw	r8, #4156	; 0x103c
   12c9c:	movw	r3, #4120	; 0x1018
   12ca0:	ldr	r2, [r4, r8]
   12ca4:	str	r5, [r4, r3]
   12ca8:	cmp	r2, #7
   12cac:	bhi	12ddc <rpmMD5Update@@Base+0x3f3c>
   12cb0:	cmp	r2, #0
   12cb4:	streq	r6, [r4, r7]
   12cb8:	beq	12d18 <rpmMD5Update@@Base+0x3e78>
   12cbc:	add	r3, r3, #8
   12cc0:	ldr	r3, [r4, r3]
   12cc4:	cmp	r3, #0
   12cc8:	beq	12e00 <rpmMD5Update@@Base+0x3f60>
   12ccc:	movw	r0, #4124	; 0x101c
   12cd0:	movw	r1, #4152	; 0x1038
   12cd4:	ldr	r0, [r4, r0]
   12cd8:	ldr	r1, [r4, r1]
   12cdc:	blx	r3
   12ce0:	ldr	r2, [r4, r8]
   12ce4:	ldr	r3, [r4, r7]
   12ce8:	cmp	r2, #0
   12cec:	add	r3, r2, r3
   12cf0:	str	r3, [r4, r7]
   12cf4:	beq	12d18 <rpmMD5Update@@Base+0x3e78>
   12cf8:	movw	r3, #4152	; 0x1038
   12cfc:	add	r0, r4, #20
   12d00:	ldr	r1, [r4, r3]
   12d04:	cmp	r0, r1
   12d08:	beq	12d10 <rpmMD5Update@@Base+0x3e70>
   12d0c:	bl	913c <memmove@plt>
   12d10:	movw	r3, #4156	; 0x103c
   12d14:	ldr	r2, [r4, r3]
   12d18:	rsb	r5, r2, #8
   12d1c:	add	r1, r4, r2
   12d20:	add	r1, r1, #20
   12d24:	mov	r0, r4
   12d28:	mov	r2, r5
   12d2c:	bl	125bc <rpmMD5Update@@Base+0x371c>
   12d30:	cmp	r5, r0
   12d34:	bne	12dc4 <rpmMD5Update@@Base+0x3f24>
   12d38:	add	r6, r4, #28
   12d3c:	movw	r2, #4152	; 0x1038
   12d40:	movw	r3, #4156	; 0x103c
   12d44:	str	r6, [r4, r2]
   12d48:	mov	r1, r6
   12d4c:	mov	r2, #0
   12d50:	str	r2, [r4, r3]
   12d54:	movw	r3, #4128	; 0x1020
   12d58:	ldr	r3, [r4, r3]
   12d5c:	cmp	r3, #0
   12d60:	beq	12d80 <rpmMD5Update@@Base+0x3ee0>
   12d64:	movw	r2, #4124	; 0x101c
   12d68:	rsb	r1, r5, r1
   12d6c:	ldr	r0, [r4, r2]
   12d70:	mov	r2, r5
   12d74:	blx	r3
   12d78:	movw	r3, #4152	; 0x1038
   12d7c:	ldr	r1, [r4, r3]
   12d80:	cmp	r6, r1
   12d84:	beq	12d9c <rpmMD5Update@@Base+0x3efc>
   12d88:	rsb	r0, r5, r4
   12d8c:	rsb	r1, r5, r1
   12d90:	add	r0, r0, #28
   12d94:	mov	r2, r5
   12d98:	bl	913c <memmove@plt>
   12d9c:	movw	r3, #4140	; 0x102c
   12da0:	movw	r1, #4168	; 0x1048
   12da4:	ldr	r2, [r4, r3]
   12da8:	ldr	r0, [r4, r1]
   12dac:	add	r5, r5, r2
   12db0:	str	r5, [r4, r3]
   12db4:	ldr	r3, [sp, #4]
   12db8:	rsb	r0, r0, r3
   12dbc:	add	sp, sp, #12
   12dc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12dc4:	mvn	r0, #0
   12dc8:	add	sp, sp, #12
   12dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12dd0:	ldr	r0, [sp, #4]
   12dd4:	add	sp, sp, #12
   12dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ddc:	movw	r3, #4152	; 0x1038
   12de0:	mov	r5, #8
   12de4:	ldr	r1, [r4, r3]
   12de8:	sub	r2, r2, #8
   12dec:	add	r6, r4, #28
   12df0:	str	r2, [r4, r8]
   12df4:	add	r1, r1, r5
   12df8:	str	r1, [r4, r3]
   12dfc:	b	12d54 <rpmMD5Update@@Base+0x3eb4>
   12e00:	add	r6, r6, r2
   12e04:	str	r6, [r4, r7]
   12e08:	b	12cf8 <rpmMD5Update@@Base+0x3e58>
   12e0c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e10:	movw	r3, #4120	; 0x1018
   12e14:	ldr	r3, [r0, r3]
   12e18:	mov	r4, r0
   12e1c:	mov	sl, r2
   12e20:	cmp	r3, #0
   12e24:	bne	12f18 <rpmMD5Update@@Base+0x4078>
   12e28:	add	r8, r0, #4096	; 0x1000
   12e2c:	movw	r2, #4172	; 0x104c
   12e30:	movw	r3, #4168	; 0x1048
   12e34:	str	sl, [r0, r2]
   12e38:	add	r9, r0, #20
   12e3c:	add	r8, r8, #56	; 0x38
   12e40:	movw	fp, #4156	; 0x103c
   12e44:	movw	r7, #4116	; 0x1014
   12e48:	str	r1, [r0, r3]
   12e4c:	b	12ed4 <rpmMD5Update@@Base+0x4034>
   12e50:	mov	r0, r8
   12e54:	mov	r1, #0
   12e58:	bl	910c <lzma_code@plt>
   12e5c:	cmp	r0, #1
   12e60:	mov	r5, r0
   12e64:	bhi	12f20 <rpmMD5Update@@Base+0x4080>
   12e68:	ldr	r2, [r4, fp]
   12e6c:	subs	r6, r6, r2
   12e70:	beq	12ea0 <rpmMD5Update@@Base+0x4000>
   12e74:	movw	r3, #4128	; 0x1020
   12e78:	ldr	r3, [r4, r3]
   12e7c:	cmp	r3, #0
   12e80:	beq	12ea0 <rpmMD5Update@@Base+0x4000>
   12e84:	movw	r2, #4152	; 0x1038
   12e88:	movw	r0, #4124	; 0x101c
   12e8c:	ldr	r1, [r4, r2]
   12e90:	mov	r2, r6
   12e94:	ldr	r0, [r4, r0]
   12e98:	rsb	r1, r6, r1
   12e9c:	blx	r3
   12ea0:	movw	r3, #4140	; 0x102c
   12ea4:	cmp	r5, #1
   12ea8:	ldr	r2, [r4, r3]
   12eac:	add	r6, r6, r2
   12eb0:	str	r6, [r4, r3]
   12eb4:	beq	12f28 <rpmMD5Update@@Base+0x4088>
   12eb8:	movw	r3, #4172	; 0x104c
   12ebc:	ldr	r3, [r4, r3]
   12ec0:	cmp	r3, #0
   12ec4:	beq	12f40 <rpmMD5Update@@Base+0x40a0>
   12ec8:	ldr	r3, [r4, r7]
   12ecc:	cmp	r3, #0
   12ed0:	beq	12f20 <rpmMD5Update@@Base+0x4080>
   12ed4:	ldr	r6, [r4, fp]
   12ed8:	cmp	r6, #0
   12edc:	bne	12e50 <rpmMD5Update@@Base+0x3fb0>
   12ee0:	ldr	r6, [r4, r7]
   12ee4:	cmp	r6, #0
   12ee8:	beq	12e50 <rpmMD5Update@@Base+0x3fb0>
   12eec:	mov	r0, r4
   12ef0:	mov	r1, r9
   12ef4:	mov	r2, #4096	; 0x1000
   12ef8:	bl	125bc <rpmMD5Update@@Base+0x371c>
   12efc:	cmn	r0, #1
   12f00:	beq	12f20 <rpmMD5Update@@Base+0x4080>
   12f04:	ldr	r6, [r4, r7]
   12f08:	movw	r3, #4152	; 0x1038
   12f0c:	str	r9, [r4, r3]
   12f10:	str	r6, [r4, fp]
   12f14:	b	12e50 <rpmMD5Update@@Base+0x3fb0>
   12f18:	mov	r0, #0
   12f1c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f20:	mvn	r0, #0
   12f24:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f28:	movw	r2, #4172	; 0x104c
   12f2c:	movw	r3, #4120	; 0x1018
   12f30:	ldr	r0, [r4, r2]
   12f34:	str	r5, [r4, r3]
   12f38:	rsb	r0, r0, sl
   12f3c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f40:	mov	r0, sl
   12f44:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f48:	push	{r3, r4, r5, r6, r7, lr}
   12f4c:	subs	r4, r2, #0
   12f50:	mov	r5, r0
   12f54:	mov	r6, r1
   12f58:	beq	13074 <rpmMD5Update@@Base+0x41d4>
   12f5c:	ldr	r3, [r0, #16]
   12f60:	cmn	r3, #1
   12f64:	beq	12f70 <rpmMD5Update@@Base+0x40d0>
   12f68:	cmp	r3, r4
   12f6c:	bcc	130e0 <rpmMD5Update@@Base+0x4240>
   12f70:	ldr	r0, [r5]
   12f74:	add	r3, r0, #6
   12f78:	cmp	r3, #4
   12f7c:	addls	pc, pc, r3, lsl #2
   12f80:	b	130e8 <rpmMD5Update@@Base+0x4248>
   12f84:	b	13018 <rpmMD5Update@@Base+0x4178>
   12f88:	b	12f98 <rpmMD5Update@@Base+0x40f8>
   12f8c:	b	130c0 <rpmMD5Update@@Base+0x4220>
   12f90:	b	130a0 <rpmMD5Update@@Base+0x4200>
   12f94:	b	1307c <rpmMD5Update@@Base+0x41dc>
   12f98:	movw	r3, #4140	; 0x102c
   12f9c:	ldr	r7, [r5, #4]
   12fa0:	ldr	r3, [r5, r3]
   12fa4:	adds	r2, r4, r3
   12fa8:	bcs	13098 <rpmMD5Update@@Base+0x41f8>
   12fac:	cmp	r3, #0
   12fb0:	beq	130fc <rpmMD5Update@@Base+0x425c>
   12fb4:	sub	r1, r2, #1
   12fb8:	sub	r0, r3, #1
   12fbc:	eor	r1, r1, r0
   12fc0:	bic	r1, r1, #8128	; 0x1fc0
   12fc4:	bic	r1, r1, #63	; 0x3f
   12fc8:	cmp	r1, #0
   12fcc:	beq	1311c <rpmMD5Update@@Base+0x427c>
   12fd0:	add	r1, r2, #8128	; 0x1fc0
   12fd4:	add	r1, r1, #63	; 0x3f
   12fd8:	bic	r1, r1, #8128	; 0x1fc0
   12fdc:	bic	r1, r1, #63	; 0x3f
   12fe0:	cmp	r2, r1
   12fe4:	bhi	13098 <rpmMD5Update@@Base+0x41f8>
   12fe8:	ldr	r0, [r7]
   12fec:	bl	91b4 <realloc@plt>
   12ff0:	cmp	r0, #0
   12ff4:	beq	13098 <rpmMD5Update@@Base+0x41f8>
   12ff8:	movw	r3, #4140	; 0x102c
   12ffc:	mov	r2, r0
   13000:	ldr	r3, [r5, r3]
   13004:	str	r0, [r7]
   13008:	add	r0, r2, r3
   1300c:	mov	r1, r6
   13010:	mov	r2, r4
   13014:	bl	916c <memcpy@plt>
   13018:	cmn	r4, #1
   1301c:	beq	13098 <rpmMD5Update@@Base+0x41f8>
   13020:	ldr	r3, [r5, #16]
   13024:	cmn	r3, #1
   13028:	rsbne	r3, r4, r3
   1302c:	strne	r3, [r5, #16]
   13030:	cmp	r4, #0
   13034:	beq	1305c <rpmMD5Update@@Base+0x41bc>
   13038:	movw	r3, #4128	; 0x1020
   1303c:	ldr	r3, [r5, r3]
   13040:	cmp	r3, #0
   13044:	beq	1305c <rpmMD5Update@@Base+0x41bc>
   13048:	movw	r2, #4124	; 0x101c
   1304c:	mov	r1, r6
   13050:	ldr	r0, [r5, r2]
   13054:	mov	r2, r4
   13058:	blx	r3
   1305c:	movw	r3, #4140	; 0x102c
   13060:	mov	r0, r4
   13064:	ldr	r2, [r5, r3]
   13068:	add	r4, r4, r2
   1306c:	str	r4, [r5, r3]
   13070:	pop	{r3, r4, r5, r6, r7, pc}
   13074:	mov	r0, r4
   13078:	pop	{r3, r4, r5, r6, r7, pc}
   1307c:	mov	r0, r6
   13080:	mov	r1, r4
   13084:	mov	r2, #1
   13088:	ldr	r3, [r5, #4]
   1308c:	bl	91fc <fwrite@plt>
   13090:	cmp	r0, #1
   13094:	beq	13018 <rpmMD5Update@@Base+0x4178>
   13098:	mvn	r0, #0
   1309c:	pop	{r3, r4, r5, r6, r7, pc}
   130a0:	ldr	r0, [r5, #4]
   130a4:	movw	r3, #4244	; 0x1094
   130a8:	mov	r2, r4
   130ac:	mov	r1, r6
   130b0:	ldr	r3, [r0, r3]
   130b4:	blx	r3
   130b8:	mov	r4, r0
   130bc:	b	13018 <rpmMD5Update@@Base+0x4178>
   130c0:	ldr	r0, [r5, #4]
   130c4:	mov	r1, r6
   130c8:	mov	r2, r4
   130cc:	bl	916c <memcpy@plt>
   130d0:	ldr	r3, [r5, #4]
   130d4:	add	r3, r3, r4
   130d8:	str	r3, [r5, #4]
   130dc:	b	13018 <rpmMD5Update@@Base+0x4178>
   130e0:	mov	r0, #0
   130e4:	pop	{r3, r4, r5, r6, r7, pc}
   130e8:	mov	r2, r4
   130ec:	mov	r1, r6
   130f0:	bl	92f8 <write@plt>
   130f4:	mov	r4, r0
   130f8:	b	13018 <rpmMD5Update@@Base+0x4178>
   130fc:	add	r0, r4, #8128	; 0x1fc0
   13100:	add	r0, r0, #63	; 0x3f
   13104:	bic	r0, r0, #8128	; 0x1fc0
   13108:	bic	r0, r0, #63	; 0x3f
   1310c:	cmp	r2, r0
   13110:	bhi	13098 <rpmMD5Update@@Base+0x41f8>
   13114:	bl	9250 <malloc@plt>
   13118:	b	12ff0 <rpmMD5Update@@Base+0x4150>
   1311c:	ldr	r2, [r7]
   13120:	b	13008 <rpmMD5Update@@Base+0x4168>
   13124:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13128:	sub	sp, sp, #12
   1312c:	add	r3, r0, #4096	; 0x1000
   13130:	movw	r1, #4156	; 0x103c
   13134:	movw	r2, #4152	; 0x1038
   13138:	str	r3, [sp, #4]
   1313c:	add	r8, r3, #56	; 0x38
   13140:	mov	r4, r0
   13144:	mov	r3, #0
   13148:	add	r6, r0, #20
   1314c:	str	r3, [r0, r1]
   13150:	movw	r7, #4172	; 0x104c
   13154:	mov	sl, #4096	; 0x1000
   13158:	movw	r9, #4168	; 0x1048
   1315c:	str	r3, [r0, r2]
   13160:	b	1318c <rpmMD5Update@@Base+0x42ec>
   13164:	ldr	r5, [r4, r7]
   13168:	rsb	r5, r5, #4096	; 0x1000
   1316c:	cmp	r5, #0
   13170:	mov	r2, r5
   13174:	ble	13184 <rpmMD5Update@@Base+0x42e4>
   13178:	bl	12f48 <rpmMD5Update@@Base+0x40a8>
   1317c:	cmp	r5, r0
   13180:	bne	131b4 <rpmMD5Update@@Base+0x4314>
   13184:	cmp	fp, #1
   13188:	beq	131c0 <rpmMD5Update@@Base+0x4320>
   1318c:	str	sl, [r4, r7]
   13190:	mov	r1, #3
   13194:	mov	r0, r8
   13198:	str	r6, [r4, r9]
   1319c:	bl	910c <lzma_code@plt>
   131a0:	mov	r1, r6
   131a4:	mov	fp, r0
   131a8:	cmp	fp, #1
   131ac:	mov	r0, r4
   131b0:	bls	13164 <rpmMD5Update@@Base+0x42c4>
   131b4:	mvn	r0, #0
   131b8:	add	sp, sp, #12
   131bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131c0:	mov	r0, r8
   131c4:	bl	92c8 <lzma_end@plt>
   131c8:	ldr	r3, [r4]
   131cc:	cmn	r3, #5
   131d0:	beq	131f0 <rpmMD5Update@@Base+0x4350>
   131d4:	movw	r3, #4140	; 0x102c
   131d8:	mov	r0, r4
   131dc:	ldr	r4, [r4, r3]
   131e0:	bl	9148 <free@plt>
   131e4:	mov	r0, r4
   131e8:	add	sp, sp, #12
   131ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131f0:	ldr	r3, [sp, #4]
   131f4:	ldr	r0, [r4, #4]
   131f8:	add	r1, r3, #44	; 0x2c
   131fc:	bl	12998 <rpmMD5Update@@Base+0x3af8>
   13200:	b	131d4 <rpmMD5Update@@Base+0x4334>
   13204:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13208:	cmp	r2, #0
   1320c:	sub	sp, sp, #12
   13210:	mov	r4, r0
   13214:	str	r2, [sp, #4]
   13218:	ble	132b8 <rpmMD5Update@@Base+0x4418>
   1321c:	add	r7, r0, #4096	; 0x1000
   13220:	add	r5, r0, #20
   13224:	ldr	r0, [sp, #4]
   13228:	movw	r3, #4156	; 0x103c
   1322c:	movw	r2, #4152	; 0x1038
   13230:	add	r7, r7, #56	; 0x38
   13234:	mov	sl, r3
   13238:	movw	r6, #4172	; 0x104c
   1323c:	str	r0, [r4, r3]
   13240:	mov	r9, #4096	; 0x1000
   13244:	movw	r8, #4168	; 0x1048
   13248:	str	r1, [r4, r2]
   1324c:	b	1327c <rpmMD5Update@@Base+0x43dc>
   13250:	ldr	r3, [r4, r6]
   13254:	rsb	fp, r3, #4096	; 0x1000
   13258:	cmp	fp, #0
   1325c:	mov	r2, fp
   13260:	ble	13270 <rpmMD5Update@@Base+0x43d0>
   13264:	bl	12f48 <rpmMD5Update@@Base+0x40a8>
   13268:	cmp	fp, r0
   1326c:	bne	132a0 <rpmMD5Update@@Base+0x4400>
   13270:	ldr	r3, [r4, sl]
   13274:	cmp	r3, #0
   13278:	beq	132ac <rpmMD5Update@@Base+0x440c>
   1327c:	str	r9, [r4, r6]
   13280:	mov	r1, #0
   13284:	mov	r0, r7
   13288:	str	r5, [r4, r8]
   1328c:	bl	910c <lzma_code@plt>
   13290:	mov	r1, r5
   13294:	cmp	r0, #0
   13298:	mov	r0, r4
   1329c:	beq	13250 <rpmMD5Update@@Base+0x43b0>
   132a0:	mvn	r0, #0
   132a4:	add	sp, sp, #12
   132a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   132ac:	ldr	r0, [sp, #4]
   132b0:	add	sp, sp, #12
   132b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   132b8:	moveq	r0, #0
   132bc:	mvnne	r0, #0
   132c0:	add	sp, sp, #12
   132c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   132c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   132cc:	sub	sp, sp, #12
   132d0:	add	r3, r0, #4096	; 0x1000
   132d4:	mov	r4, r0
   132d8:	str	r3, [sp, #4]
   132dc:	add	r8, r3, #56	; 0x38
   132e0:	add	r6, r0, #20
   132e4:	movw	r7, #4168	; 0x1048
   132e8:	mov	sl, #4096	; 0x1000
   132ec:	movw	r9, #4164	; 0x1044
   132f0:	b	1331c <rpmMD5Update@@Base+0x447c>
   132f4:	ldr	r5, [r4, r7]
   132f8:	rsb	r5, r5, #4096	; 0x1000
   132fc:	cmp	r5, #0
   13300:	mov	r2, r5
   13304:	ble	13314 <rpmMD5Update@@Base+0x4474>
   13308:	bl	12f48 <rpmMD5Update@@Base+0x40a8>
   1330c:	cmp	r5, r0
   13310:	bne	13344 <rpmMD5Update@@Base+0x44a4>
   13314:	cmp	fp, #1
   13318:	beq	13350 <rpmMD5Update@@Base+0x44b0>
   1331c:	str	sl, [r4, r7]
   13320:	mov	r1, #4
   13324:	mov	r0, r8
   13328:	str	r6, [r4, r9]
   1332c:	bl	91d8 <deflate@plt>
   13330:	mov	r1, r6
   13334:	mov	fp, r0
   13338:	cmp	fp, #1
   1333c:	mov	r0, r4
   13340:	bls	132f4 <rpmMD5Update@@Base+0x4454>
   13344:	mvn	r0, #0
   13348:	add	sp, sp, #12
   1334c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13350:	mov	r0, r8
   13354:	bl	9304 <deflateEnd@plt>
   13358:	movw	r2, #4132	; 0x1024
   1335c:	movw	r3, #4136	; 0x1028
   13360:	ldr	ip, [r4, r2]
   13364:	ldr	r3, [r4, r3]
   13368:	mov	r2, #8
   1336c:	mov	r1, r6
   13370:	mov	r0, r4
   13374:	lsr	r5, ip, r2
   13378:	lsr	lr, ip, #16
   1337c:	strb	ip, [r4, #20]
   13380:	lsr	ip, ip, #24
   13384:	strb	lr, [r4, #22]
   13388:	lsr	lr, r3, r2
   1338c:	strb	r3, [r4, #24]
   13390:	strb	ip, [r4, #23]
   13394:	lsr	ip, r3, #16
   13398:	strb	r5, [r4, #21]
   1339c:	lsr	r3, r3, #24
   133a0:	strb	lr, [r4, #25]
   133a4:	strb	ip, [r4, #26]
   133a8:	strb	r3, [r4, #27]
   133ac:	bl	12f48 <rpmMD5Update@@Base+0x40a8>
   133b0:	cmp	r0, #8
   133b4:	bne	13344 <rpmMD5Update@@Base+0x44a4>
   133b8:	ldr	r3, [r4]
   133bc:	cmn	r3, #5
   133c0:	beq	133e0 <rpmMD5Update@@Base+0x4540>
   133c4:	movw	r3, #4140	; 0x102c
   133c8:	mov	r0, r4
   133cc:	ldr	r4, [r4, r3]
   133d0:	bl	9148 <free@plt>
   133d4:	mov	r0, r4
   133d8:	add	sp, sp, #12
   133dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   133e0:	ldr	r3, [sp, #4]
   133e4:	ldr	r0, [r4, #4]
   133e8:	add	r1, r3, #44	; 0x2c
   133ec:	bl	12998 <rpmMD5Update@@Base+0x3af8>
   133f0:	b	133c4 <rpmMD5Update@@Base+0x4524>
   133f4:	b	12f48 <rpmMD5Update@@Base+0x40a8>
   133f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   133fc:	cmp	r2, #0
   13400:	sub	sp, sp, #12
   13404:	mov	r4, r0
   13408:	str	r2, [sp, #4]
   1340c:	ble	134ac <rpmMD5Update@@Base+0x460c>
   13410:	add	r7, r0, #4096	; 0x1000
   13414:	add	r5, r0, #20
   13418:	ldr	r0, [sp, #4]
   1341c:	movw	r3, #4156	; 0x103c
   13420:	movw	r2, #4152	; 0x1038
   13424:	add	r7, r7, #56	; 0x38
   13428:	mov	sl, r3
   1342c:	movw	r6, #4172	; 0x104c
   13430:	str	r0, [r4, r3]
   13434:	mov	r9, #4096	; 0x1000
   13438:	movw	r8, #4168	; 0x1048
   1343c:	str	r1, [r4, r2]
   13440:	b	13470 <rpmMD5Update@@Base+0x45d0>
   13444:	ldr	r3, [r4, r6]
   13448:	rsb	fp, r3, #4096	; 0x1000
   1344c:	cmp	fp, #0
   13450:	mov	r2, fp
   13454:	ble	13464 <rpmMD5Update@@Base+0x45c4>
   13458:	bl	12f48 <rpmMD5Update@@Base+0x40a8>
   1345c:	cmp	fp, r0
   13460:	bne	13494 <rpmMD5Update@@Base+0x45f4>
   13464:	ldr	r3, [r4, sl]
   13468:	cmp	r3, #0
   1346c:	beq	134a0 <rpmMD5Update@@Base+0x4600>
   13470:	str	r9, [r4, r6]
   13474:	mov	r1, #0
   13478:	mov	r0, r7
   1347c:	str	r5, [r4, r8]
   13480:	bl	92b0 <BZ2_bzCompress@plt>
   13484:	mov	r1, r5
   13488:	cmp	r0, #1
   1348c:	mov	r0, r4
   13490:	beq	13444 <rpmMD5Update@@Base+0x45a4>
   13494:	mvn	r0, #0
   13498:	add	sp, sp, #12
   1349c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   134a0:	ldr	r0, [sp, #4]
   134a4:	add	sp, sp, #12
   134a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   134ac:	moveq	r0, #0
   134b0:	mvnne	r0, #0
   134b4:	add	sp, sp, #12
   134b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   134bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   134c0:	sub	sp, sp, #12
   134c4:	add	r3, r0, #4096	; 0x1000
   134c8:	movw	r1, #4156	; 0x103c
   134cc:	movw	r2, #4152	; 0x1038
   134d0:	str	r3, [sp, #4]
   134d4:	add	r8, r3, #56	; 0x38
   134d8:	mov	r4, r0
   134dc:	mov	r3, #0
   134e0:	add	r6, r0, #20
   134e4:	str	r3, [r0, r1]
   134e8:	movw	r7, #4172	; 0x104c
   134ec:	mov	sl, #4096	; 0x1000
   134f0:	movw	r9, #4168	; 0x1048
   134f4:	str	r3, [r0, r2]
   134f8:	b	13524 <rpmMD5Update@@Base+0x4684>
   134fc:	ldr	r5, [r4, r7]
   13500:	rsb	r5, r5, #4096	; 0x1000
   13504:	cmp	r5, #0
   13508:	mov	r2, r5
   1350c:	ble	1351c <rpmMD5Update@@Base+0x467c>
   13510:	bl	12f48 <rpmMD5Update@@Base+0x40a8>
   13514:	cmp	r5, r0
   13518:	bne	13550 <rpmMD5Update@@Base+0x46b0>
   1351c:	cmp	fp, #4
   13520:	beq	1355c <rpmMD5Update@@Base+0x46bc>
   13524:	str	sl, [r4, r7]
   13528:	mov	r1, #2
   1352c:	mov	r0, r8
   13530:	str	r6, [r4, r9]
   13534:	bl	92b0 <BZ2_bzCompress@plt>
   13538:	mov	r1, r6
   1353c:	mov	fp, r0
   13540:	sub	r2, fp, #3
   13544:	cmp	r2, #1
   13548:	mov	r0, r4
   1354c:	bls	134fc <rpmMD5Update@@Base+0x465c>
   13550:	mvn	r0, #0
   13554:	add	sp, sp, #12
   13558:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1355c:	mov	r0, r8
   13560:	bl	9244 <BZ2_bzCompressEnd@plt>
   13564:	ldr	r3, [r4]
   13568:	cmn	r3, #5
   1356c:	beq	1358c <rpmMD5Update@@Base+0x46ec>
   13570:	movw	r3, #4140	; 0x102c
   13574:	mov	r0, r4
   13578:	ldr	r4, [r4, r3]
   1357c:	bl	9148 <free@plt>
   13580:	mov	r0, r4
   13584:	add	sp, sp, #12
   13588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1358c:	ldr	r3, [sp, #4]
   13590:	ldr	r0, [r4, #4]
   13594:	add	r1, r3, #44	; 0x2c
   13598:	bl	12998 <rpmMD5Update@@Base+0x3af8>
   1359c:	b	13570 <rpmMD5Update@@Base+0x46d0>
   135a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   135a4:	cmp	r2, #0
   135a8:	sub	sp, sp, #12
   135ac:	mov	fp, r0
   135b0:	str	r2, [sp]
   135b4:	str	r1, [sp, #4]
   135b8:	ble	1368c <rpmMD5Update@@Base+0x47ec>
   135bc:	ldr	r3, [sp]
   135c0:	movw	r2, #4156	; 0x103c
   135c4:	add	r6, r0, #4096	; 0x1000
   135c8:	movw	r1, #4152	; 0x1038
   135cc:	add	r6, r6, #56	; 0x38
   135d0:	add	r4, r0, #20
   135d4:	str	r3, [r0, r2]
   135d8:	mov	r9, r2
   135dc:	ldr	r3, [sp, #4]
   135e0:	movw	r5, #4168	; 0x1048
   135e4:	mov	r8, #4096	; 0x1000
   135e8:	movw	r7, #4164	; 0x1044
   135ec:	str	r3, [r0, r1]
   135f0:	b	13620 <rpmMD5Update@@Base+0x4780>
   135f4:	ldr	ip, [fp, r5]
   135f8:	rsb	sl, ip, #4096	; 0x1000
   135fc:	cmp	sl, #0
   13600:	mov	r2, sl
   13604:	ble	13614 <rpmMD5Update@@Base+0x4774>
   13608:	bl	12f48 <rpmMD5Update@@Base+0x40a8>
   1360c:	cmp	sl, r0
   13610:	bne	13644 <rpmMD5Update@@Base+0x47a4>
   13614:	ldr	r2, [fp, r9]
   13618:	cmp	r2, #0
   1361c:	beq	13654 <rpmMD5Update@@Base+0x47b4>
   13620:	str	r8, [fp, r5]
   13624:	mov	r1, #0
   13628:	mov	r0, r6
   1362c:	str	r4, [fp, r7]
   13630:	bl	91d8 <deflate@plt>
   13634:	mov	r1, r4
   13638:	cmp	r0, #0
   1363c:	mov	r0, fp
   13640:	beq	135f4 <rpmMD5Update@@Base+0x4754>
   13644:	mvn	sl, #0
   13648:	mov	r0, sl
   1364c:	add	sp, sp, #12
   13650:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13654:	movw	ip, #4136	; 0x1028
   13658:	ldr	r2, [sp]
   1365c:	ldr	lr, [fp, ip]
   13660:	movw	r4, #4132	; 0x1024
   13664:	ldr	r0, [fp, r4]
   13668:	add	lr, r2, lr
   1366c:	ldr	r1, [sp, #4]
   13670:	str	lr, [fp, ip]
   13674:	bl	9154 <crc32@plt>
   13678:	ldr	sl, [sp]
   1367c:	str	r0, [fp, r4]
   13680:	mov	r0, sl
   13684:	add	sp, sp, #12
   13688:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1368c:	moveq	sl, #0
   13690:	mvnne	sl, #0
   13694:	mov	r0, sl
   13698:	add	sp, sp, #12
   1369c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   136a0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   136a4:	movw	r3, #4120	; 0x1018
   136a8:	ldr	r3, [r0, r3]
   136ac:	mov	r4, r0
   136b0:	mov	r9, r2
   136b4:	cmp	r3, #0
   136b8:	bne	137a8 <rpmMD5Update@@Base+0x4908>
   136bc:	add	r7, r0, #4096	; 0x1000
   136c0:	movw	r2, #4172	; 0x104c
   136c4:	movw	r3, #4168	; 0x1048
   136c8:	str	r9, [r0, r2]
   136cc:	add	r8, r0, #20
   136d0:	add	r7, r7, #56	; 0x38
   136d4:	movw	sl, #4156	; 0x103c
   136d8:	movw	fp, #4116	; 0x1014
   136dc:	str	r1, [r0, r3]
   136e0:	b	13764 <rpmMD5Update@@Base+0x48c4>
   136e4:	mov	r0, r7
   136e8:	bl	9310 <BZ2_bzDecompress@plt>
   136ec:	bics	r3, r0, #4
   136f0:	mov	r6, r0
   136f4:	bne	137b0 <rpmMD5Update@@Base+0x4910>
   136f8:	ldr	r3, [r4, sl]
   136fc:	subs	r5, r5, r3
   13700:	beq	13730 <rpmMD5Update@@Base+0x4890>
   13704:	movw	r3, #4128	; 0x1020
   13708:	ldr	r3, [r4, r3]
   1370c:	cmp	r3, #0
   13710:	beq	13730 <rpmMD5Update@@Base+0x4890>
   13714:	movw	r2, #4152	; 0x1038
   13718:	movw	r0, #4124	; 0x101c
   1371c:	ldr	r1, [r4, r2]
   13720:	mov	r2, r5
   13724:	ldr	r0, [r4, r0]
   13728:	rsb	r1, r5, r1
   1372c:	blx	r3
   13730:	movw	r3, #4140	; 0x102c
   13734:	cmp	r6, #4
   13738:	ldr	r2, [r4, r3]
   1373c:	add	r5, r5, r2
   13740:	str	r5, [r4, r3]
   13744:	beq	137b8 <rpmMD5Update@@Base+0x4918>
   13748:	movw	r3, #4172	; 0x104c
   1374c:	ldr	r3, [r4, r3]
   13750:	cmp	r3, #0
   13754:	beq	137d4 <rpmMD5Update@@Base+0x4934>
   13758:	ldr	r3, [r4, fp]
   1375c:	cmp	r3, #0
   13760:	beq	137b0 <rpmMD5Update@@Base+0x4910>
   13764:	ldr	r5, [r4, sl]
   13768:	cmp	r5, #0
   1376c:	bne	136e4 <rpmMD5Update@@Base+0x4844>
   13770:	ldr	r3, [r4, fp]
   13774:	cmp	r3, #0
   13778:	beq	136e4 <rpmMD5Update@@Base+0x4844>
   1377c:	mov	r0, r4
   13780:	mov	r1, r8
   13784:	mov	r2, #4096	; 0x1000
   13788:	bl	125bc <rpmMD5Update@@Base+0x371c>
   1378c:	cmn	r0, #1
   13790:	beq	137b0 <rpmMD5Update@@Base+0x4910>
   13794:	ldr	r5, [r4, fp]
   13798:	movw	r3, #4152	; 0x1038
   1379c:	str	r8, [r4, r3]
   137a0:	str	r5, [r4, sl]
   137a4:	b	136e4 <rpmMD5Update@@Base+0x4844>
   137a8:	mov	r0, #0
   137ac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   137b0:	mvn	r0, #0
   137b4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   137b8:	movw	r2, #4172	; 0x104c
   137bc:	movw	r3, #4120	; 0x1018
   137c0:	ldr	r0, [r4, r2]
   137c4:	mov	r2, #1
   137c8:	str	r2, [r4, r3]
   137cc:	rsb	r0, r0, r9
   137d0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   137d4:	mov	r0, r9
   137d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   137dc:	ldr	ip, [pc, #2572]	; 141f0 <rpmMD5Update@@Base+0x5350>
   137e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   137e4:	mov	r6, r0
   137e8:	ldr	r0, [pc, #2564]	; 141f4 <rpmMD5Update@@Base+0x5354>
   137ec:	add	ip, pc, ip
   137f0:	mov	fp, r3
   137f4:	subs	r3, r6, #119	; 0x77
   137f8:	rsbs	r9, r3, #0
   137fc:	mov	r7, r1
   13800:	ldr	r5, [ip, r0]
   13804:	adcs	r9, r9, r3
   13808:	subs	r4, fp, #255	; 0xff
   1380c:	mov	r1, ip
   13810:	rsbs	sl, r4, #0
   13814:	sub	sp, sp, #228	; 0xe4
   13818:	adcs	sl, sl, r4
   1381c:	ldr	r1, [r5]
   13820:	tst	sl, r9
   13824:	mov	r8, r2
   13828:	ldr	ip, [sp, #268]	; 0x10c
   1382c:	ldr	r2, [sp, #272]	; 0x110
   13830:	str	r1, [sp, #220]	; 0xdc
   13834:	bne	139d8 <rpmMD5Update@@Base+0x4b38>
   13838:	cmp	r6, #119	; 0x77
   1383c:	cmpne	r6, #114	; 0x72
   13840:	bne	139d8 <rpmMD5Update@@Base+0x4b38>
   13844:	cmn	r7, #99	; 0x63
   13848:	beq	13910 <rpmMD5Update@@Base+0x4a70>
   1384c:	movw	r0, #4264	; 0x10a8
   13850:	str	r2, [sp, #24]
   13854:	str	ip, [sp, #20]
   13858:	bl	9250 <malloc@plt>
   1385c:	ldr	r2, [sp, #24]
   13860:	ldr	ip, [sp, #20]
   13864:	subs	r4, r0, #0
   13868:	beq	139d8 <rpmMD5Update@@Base+0x4b38>
   1386c:	ldr	r3, [sp, #264]	; 0x108
   13870:	cmn	r7, #5
   13874:	movw	r0, #4140	; 0x102c
   13878:	str	r7, [r4]
   1387c:	str	r8, [r4, #4]
   13880:	movne	r1, #0
   13884:	str	r3, [r4, #16]
   13888:	moveq	r1, #1
   1388c:	movw	r7, #4144	; 0x1030
   13890:	tst	r9, r1
   13894:	mov	r1, #0
   13898:	str	r1, [r4, r0]
   1389c:	add	r0, r0, #8
   138a0:	str	r1, [r4, r7]
   138a4:	add	r7, r7, #112	; 0x70
   138a8:	str	r1, [r4, r0]
   138ac:	movw	r0, #4128	; 0x1020
   138b0:	str	r1, [r4, r7]
   138b4:	movw	r7, #4124	; 0x101c
   138b8:	str	ip, [r4, r0]
   138bc:	movw	r0, #4116	; 0x1014
   138c0:	str	r2, [r4, r7]
   138c4:	mvn	r2, #0
   138c8:	str	r2, [r4, r0]
   138cc:	strne	r1, [r8]
   138d0:	cmp	sl, #0
   138d4:	bne	139f4 <rpmMD5Update@@Base+0x4b54>
   138d8:	uxtb	r3, fp
   138dc:	ubfx	fp, fp, #8, #8
   138e0:	str	r3, [r4, #8]
   138e4:	str	fp, [r4, #12]
   138e8:	cmp	r3, #6
   138ec:	addls	pc, pc, r3, lsl #2
   138f0:	b	139d0 <rpmMD5Update@@Base+0x4b30>
   138f4:	b	13cb0 <rpmMD5Update@@Base+0x4e10>
   138f8:	b	13930 <rpmMD5Update@@Base+0x4a90>
   138fc:	b	13c10 <rpmMD5Update@@Base+0x4d70>
   13900:	b	13930 <rpmMD5Update@@Base+0x4a90>
   13904:	b	139d0 <rpmMD5Update@@Base+0x4b30>
   13908:	b	13b40 <rpmMD5Update@@Base+0x4ca0>
   1390c:	b	13a80 <rpmMD5Update@@Base+0x4be0>
   13910:	ldr	r7, [r8]
   13914:	mov	r4, r8
   13918:	ldr	r8, [r8, #4]
   1391c:	b	1386c <rpmMD5Update@@Base+0x49cc>
   13920:	mov	r2, #1
   13924:	mov	r3, #0
   13928:	str	r2, [r4, #8]
   1392c:	str	r3, [r4, #12]
   13930:	cmp	r6, #114	; 0x72
   13934:	movw	r0, #4184	; 0x1058
   13938:	movw	r1, #4188	; 0x105c
   1393c:	movw	r2, #4192	; 0x1060
   13940:	mov	r3, #0
   13944:	str	r3, [r4, r0]
   13948:	str	r3, [r4, r1]
   1394c:	str	r3, [r4, r2]
   13950:	beq	13f2c <rpmMD5Update@@Base+0x508c>
   13954:	cmp	r9, #0
   13958:	movw	r1, #4240	; 0x1090
   1395c:	movw	r2, #4252	; 0x109c
   13960:	str	r3, [r4, r1]
   13964:	str	r3, [r4, r2]
   13968:	movweq	r3, #4244	; 0x1094
   1396c:	streq	r9, [r4, r3]
   13970:	ldrne	r2, [pc, #2176]	; 141f8 <rpmMD5Update@@Base+0x5358>
   13974:	movwne	r3, #4244	; 0x1094
   13978:	addne	r2, pc, r2
   1397c:	strne	r2, [r4, r3]
   13980:	ldr	ip, [pc, #2164]	; 141fc <rpmMD5Update@@Base+0x535c>
   13984:	movw	r3, #4248	; 0x1098
   13988:	mov	r0, #0
   1398c:	add	ip, pc, ip
   13990:	mov	r1, r0
   13994:	mov	r2, r0
   13998:	str	ip, [r4, r3]
   1399c:	bl	9154 <crc32@plt>
   139a0:	ldr	r1, [r4, #12]
   139a4:	movw	r3, #4132	; 0x1024
   139a8:	movw	r2, #4136	; 0x1028
   139ac:	cmp	r1, #0
   139b0:	mov	r1, #0
   139b4:	str	r1, [r4, r2]
   139b8:	str	r0, [r4, r3]
   139bc:	moveq	r3, #9
   139c0:	streq	r3, [r4, #12]
   139c4:	ldr	r3, [r4, #8]
   139c8:	cmp	r3, #3
   139cc:	bne	13d00 <rpmMD5Update@@Base+0x4e60>
   139d0:	mov	r0, r4
   139d4:	bl	9148 <free@plt>
   139d8:	mov	r0, #0
   139dc:	ldr	r2, [sp, #220]	; 0xdc
   139e0:	ldr	r3, [r5]
   139e4:	cmp	r2, r3
   139e8:	bne	141ec <rpmMD5Update@@Base+0x534c>
   139ec:	add	sp, sp, #228	; 0xe4
   139f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139f4:	ldr	r2, [sp, #264]	; 0x108
   139f8:	cmp	r2, #1
   139fc:	bls	13ca4 <rpmMD5Update@@Base+0x4e04>
   13a00:	mov	r0, r4
   13a04:	add	r1, r4, #20
   13a08:	mov	r2, #4096	; 0x1000
   13a0c:	bl	125bc <rpmMD5Update@@Base+0x371c>
   13a10:	cmn	r0, #1
   13a14:	beq	139d0 <rpmMD5Update@@Base+0x4b30>
   13a18:	ldrh	r3, [r4, #20]
   13a1c:	movw	r2, #23106	; 0x5a42
   13a20:	cmp	r3, r2
   13a24:	beq	13c00 <rpmMD5Update@@Base+0x4d60>
   13a28:	movw	r2, #35615	; 0x8b1f
   13a2c:	cmp	r3, r2
   13a30:	beq	13920 <rpmMD5Update@@Base+0x4a80>
   13a34:	ldr	r1, [r4, #20]
   13a38:	movw	r3, #19711	; 0x4cff
   13a3c:	movt	r3, #90	; 0x5a
   13a40:	bic	r2, r1, #-16777216	; 0xff000000
   13a44:	cmp	r2, r3
   13a48:	beq	13b30 <rpmMD5Update@@Base+0x4c90>
   13a4c:	cmp	r2, #93	; 0x5d
   13a50:	beq	13b30 <rpmMD5Update@@Base+0x4c90>
   13a54:	movw	r3, #14333	; 0x37fd
   13a58:	movt	r3, #22650	; 0x587a
   13a5c:	cmp	r1, r3
   13a60:	bne	13ca4 <rpmMD5Update@@Base+0x4e04>
   13a64:	ldrb	r3, [r4, #24]
   13a68:	cmp	r3, #90	; 0x5a
   13a6c:	bne	13ca4 <rpmMD5Update@@Base+0x4e04>
   13a70:	mov	fp, #0
   13a74:	mov	r3, #6
   13a78:	str	fp, [r4, #12]
   13a7c:	str	r3, [r4, #8]
   13a80:	cmp	r6, #114	; 0x72
   13a84:	movw	r1, #4184	; 0x1058
   13a88:	movw	r2, #4188	; 0x105c
   13a8c:	mov	r3, #0
   13a90:	str	r3, [r4, r1]
   13a94:	str	r3, [r4, r2]
   13a98:	beq	14120 <rpmMD5Update@@Base+0x5280>
   13a9c:	cmp	r9, #0
   13aa0:	movw	r1, #4240	; 0x1090
   13aa4:	movw	r2, #4252	; 0x109c
   13aa8:	str	r3, [r4, r1]
   13aac:	str	r3, [r4, r2]
   13ab0:	movweq	r3, #4244	; 0x1094
   13ab4:	streq	r9, [r4, r3]
   13ab8:	ldrne	r2, [pc, #1856]	; 14200 <rpmMD5Update@@Base+0x5360>
   13abc:	movwne	r3, #4244	; 0x1094
   13ac0:	addne	r2, pc, r2
   13ac4:	strne	r2, [r4, r3]
   13ac8:	ldr	ip, [pc, #1844]	; 14204 <rpmMD5Update@@Base+0x5364>
   13acc:	add	r6, sp, #120	; 0x78
   13ad0:	movw	r3, #4248	; 0x1098
   13ad4:	mov	r1, #0
   13ad8:	add	ip, pc, ip
   13adc:	mov	r0, r6
   13ae0:	mov	r2, #88	; 0x58
   13ae4:	str	ip, [r4, r3]
   13ae8:	bl	92ec <memset@plt>
   13aec:	cmp	fp, #0
   13af0:	moveq	r7, #3
   13af4:	streq	r7, [r4, #12]
   13af8:	bne	13dcc <rpmMD5Update@@Base+0x4f2c>
   13afc:	add	r3, r4, #4096	; 0x1000
   13b00:	mov	r1, r6
   13b04:	add	r3, r3, #56	; 0x38
   13b08:	mov	r2, #88	; 0x58
   13b0c:	mov	r0, r3
   13b10:	bl	916c <memcpy@plt>
   13b14:	mov	r1, r7
   13b18:	mov	r2, #10
   13b1c:	bl	919c <lzma_easy_encoder@plt>
   13b20:	cmp	r0, #0
   13b24:	mov	r0, r4
   13b28:	beq	139dc <rpmMD5Update@@Base+0x4b3c>
   13b2c:	b	139d4 <rpmMD5Update@@Base+0x4b34>
   13b30:	mov	fp, #0
   13b34:	mov	r3, #5
   13b38:	str	fp, [r4, #12]
   13b3c:	str	r3, [r4, #8]
   13b40:	cmp	r6, #114	; 0x72
   13b44:	movw	r1, #4184	; 0x1058
   13b48:	movw	r2, #4188	; 0x105c
   13b4c:	mov	r3, #0
   13b50:	str	r3, [r4, r1]
   13b54:	str	r3, [r4, r2]
   13b58:	beq	13ee8 <rpmMD5Update@@Base+0x5048>
   13b5c:	cmp	r9, #0
   13b60:	movw	r1, #4240	; 0x1090
   13b64:	movw	r2, #4252	; 0x109c
   13b68:	str	r3, [r4, r1]
   13b6c:	str	r3, [r4, r2]
   13b70:	movweq	r3, #4244	; 0x1094
   13b74:	streq	r9, [r4, r3]
   13b78:	ldrne	r2, [pc, #1672]	; 14208 <rpmMD5Update@@Base+0x5368>
   13b7c:	movwne	r3, #4244	; 0x1094
   13b80:	addne	r2, pc, r2
   13b84:	strne	r2, [r4, r3]
   13b88:	ldr	ip, [pc, #1660]	; 1420c <rpmMD5Update@@Base+0x536c>
   13b8c:	add	r7, sp, #32
   13b90:	movw	r3, #4248	; 0x1098
   13b94:	mov	r1, #0
   13b98:	add	ip, pc, ip
   13b9c:	mov	r0, r7
   13ba0:	mov	r2, #88	; 0x58
   13ba4:	str	ip, [r4, r3]
   13ba8:	bl	92ec <memset@plt>
   13bac:	cmp	fp, #0
   13bb0:	moveq	r8, #2
   13bb4:	streq	r8, [r4, #12]
   13bb8:	bne	13dc4 <rpmMD5Update@@Base+0x4f24>
   13bbc:	add	r6, r4, #4096	; 0x1000
   13bc0:	mov	r1, r7
   13bc4:	add	r6, r6, #56	; 0x38
   13bc8:	add	r7, sp, #120	; 0x78
   13bcc:	mov	r2, #88	; 0x58
   13bd0:	mov	r0, r6
   13bd4:	bl	916c <memcpy@plt>
   13bd8:	mov	r1, r8
   13bdc:	mov	r0, r7
   13be0:	bl	9358 <lzma_lzma_preset@plt>
   13be4:	mov	r0, r6
   13be8:	mov	r1, r7
   13bec:	bl	9334 <lzma_alone_encoder@plt>
   13bf0:	cmp	r0, #0
   13bf4:	mov	r0, r4
   13bf8:	beq	139dc <rpmMD5Update@@Base+0x4b3c>
   13bfc:	b	139d4 <rpmMD5Update@@Base+0x4b34>
   13c00:	mov	fp, #0
   13c04:	mov	r3, #2
   13c08:	str	fp, [r4, #12]
   13c0c:	str	r3, [r4, #8]
   13c10:	cmp	r6, #114	; 0x72
   13c14:	movw	r1, #4188	; 0x105c
   13c18:	movw	r2, #4192	; 0x1060
   13c1c:	movw	r3, #4196	; 0x1064
   13c20:	mov	r6, #0
   13c24:	str	r6, [r4, r1]
   13c28:	str	r6, [r4, r2]
   13c2c:	str	r6, [r4, r3]
   13c30:	beq	13e60 <rpmMD5Update@@Base+0x4fc0>
   13c34:	cmp	r9, #0
   13c38:	movw	r3, #4252	; 0x109c
   13c3c:	movw	r2, #4240	; 0x1090
   13c40:	str	r6, [r4, r2]
   13c44:	str	r6, [r4, r3]
   13c48:	movweq	r3, #4244	; 0x1094
   13c4c:	streq	r9, [r4, r3]
   13c50:	ldrne	r2, [pc, #1464]	; 14210 <rpmMD5Update@@Base+0x5370>
   13c54:	movwne	r3, #4244	; 0x1094
   13c58:	addne	r2, pc, r2
   13c5c:	strne	r2, [r4, r3]
   13c60:	cmp	fp, #0
   13c64:	ldr	r2, [pc, #1448]	; 14214 <rpmMD5Update@@Base+0x5374>
   13c68:	movw	r3, #4248	; 0x1098
   13c6c:	add	r2, pc, r2
   13c70:	moveq	r1, #9
   13c74:	str	r2, [r4, r3]
   13c78:	streq	r1, [r4, #12]
   13c7c:	bne	13dd4 <rpmMD5Update@@Base+0x4f34>
   13c80:	add	r0, r4, #4096	; 0x1000
   13c84:	mov	r2, #0
   13c88:	add	r0, r0, #56	; 0x38
   13c8c:	mov	r3, #30
   13c90:	bl	9208 <BZ2_bzCompressInit@plt>
   13c94:	cmp	r0, #0
   13c98:	mov	r0, r4
   13c9c:	beq	139dc <rpmMD5Update@@Base+0x4b3c>
   13ca0:	b	139d4 <rpmMD5Update@@Base+0x4b34>
   13ca4:	mov	r3, #0
   13ca8:	str	r3, [r4, #8]
   13cac:	str	r3, [r4, #12]
   13cb0:	cmp	r6, #114	; 0x72
   13cb4:	beq	13ddc <rpmMD5Update@@Base+0x4f3c>
   13cb8:	cmp	r9, #0
   13cbc:	movw	r1, #4240	; 0x1090
   13cc0:	movw	r2, #4252	; 0x109c
   13cc4:	mov	r3, #0
   13cc8:	str	r3, [r4, r1]
   13ccc:	str	r3, [r4, r2]
   13cd0:	movweq	r3, #4244	; 0x1094
   13cd4:	streq	r9, [r4, r3]
   13cd8:	ldrne	r2, [pc, #1336]	; 14218 <rpmMD5Update@@Base+0x5378>
   13cdc:	movwne	r3, #4244	; 0x1094
   13ce0:	addne	r2, pc, r2
   13ce4:	strne	r2, [r4, r3]
   13ce8:	ldr	r2, [pc, #1324]	; 1421c <rpmMD5Update@@Base+0x537c>
   13cec:	movw	r3, #4248	; 0x1098
   13cf0:	mov	r0, r4
   13cf4:	add	r2, pc, r2
   13cf8:	str	r2, [r4, r3]
   13cfc:	b	139dc <rpmMD5Update@@Base+0x4b3c>
   13d00:	ldr	r3, [pc, #1304]	; 14220 <rpmMD5Update@@Base+0x5380>
   13d04:	mov	r6, #8
   13d08:	add	r0, r4, #4096	; 0x1000
   13d0c:	ldr	r1, [r4, #12]
   13d10:	add	r3, pc, r3
   13d14:	mov	ip, #0
   13d18:	str	r3, [sp, #8]
   13d1c:	mov	r2, r6
   13d20:	mov	r3, #56	; 0x38
   13d24:	str	r6, [sp]
   13d28:	str	r3, [sp, #12]
   13d2c:	add	r0, r0, #56	; 0x38
   13d30:	str	ip, [sp, #4]
   13d34:	mvn	r3, #14
   13d38:	bl	9238 <deflateInit2_@plt>
   13d3c:	cmp	r0, #0
   13d40:	bne	139d0 <rpmMD5Update@@Base+0x4b30>
   13d44:	ldr	r3, [r4, #12]
   13d48:	movw	r7, #4156	; 0x103c
   13d4c:	movw	lr, #4152	; 0x1038
   13d50:	strb	r6, [r4, #22]
   13d54:	cmp	r3, #9
   13d58:	strb	r0, [r4, #23]
   13d5c:	strb	r0, [r4, #27]
   13d60:	add	r1, r4, #20
   13d64:	strb	r0, [r4, #26]
   13d68:	mov	ip, #31
   13d6c:	strb	r0, [r4, #25]
   13d70:	mvn	r2, #116	; 0x74
   13d74:	strb	r0, [r4, #24]
   13d78:	moveq	r3, #2
   13d7c:	str	r0, [r4, r7]
   13d80:	str	r1, [r4, lr]
   13d84:	strb	ip, [r4, #20]
   13d88:	strb	r2, [r4, #21]
   13d8c:	beq	13d9c <rpmMD5Update@@Base+0x4efc>
   13d90:	cmp	r3, #1
   13d94:	movle	r3, #4
   13d98:	movgt	r3, #0
   13d9c:	strb	r3, [r4, #28]
   13da0:	mov	r0, r4
   13da4:	mov	r3, #3
   13da8:	mov	r2, #10
   13dac:	strb	r3, [r4, #29]
   13db0:	bl	12f48 <rpmMD5Update@@Base+0x40a8>
   13db4:	cmp	r0, #10
   13db8:	mov	r0, r4
   13dbc:	beq	139dc <rpmMD5Update@@Base+0x4b3c>
   13dc0:	b	139d4 <rpmMD5Update@@Base+0x4b34>
   13dc4:	ldr	r8, [r4, #12]
   13dc8:	b	13bbc <rpmMD5Update@@Base+0x4d1c>
   13dcc:	ldr	r7, [r4, #12]
   13dd0:	b	13afc <rpmMD5Update@@Base+0x4c5c>
   13dd4:	ldr	r1, [r4, #12]
   13dd8:	b	13c80 <rpmMD5Update@@Base+0x4de0>
   13ddc:	movw	r3, #4116	; 0x1014
   13de0:	ldr	r2, [pc, #1084]	; 14224 <rpmMD5Update@@Base+0x5384>
   13de4:	ldr	r1, [r4, r3]
   13de8:	add	r3, r3, #124	; 0x7c
   13dec:	ldr	r8, [pc, #1076]	; 14228 <rpmMD5Update@@Base+0x5388>
   13df0:	movw	ip, #4252	; 0x109c
   13df4:	add	r0, r1, #1
   13df8:	ldr	r7, [pc, #1068]	; 1422c <rpmMD5Update@@Base+0x538c>
   13dfc:	cmp	r0, #1
   13e00:	movw	r6, #4248	; 0x1098
   13e04:	movw	r0, #4244	; 0x1094
   13e08:	add	r2, pc, r2
   13e0c:	add	r8, pc, r8
   13e10:	str	r2, [r4, r3]
   13e14:	add	r7, pc, r7
   13e18:	str	r8, [r4, ip]
   13e1c:	mov	ip, #0
   13e20:	str	r7, [r4, r6]
   13e24:	str	ip, [r4, r0]
   13e28:	movls	r0, r4
   13e2c:	bls	139dc <rpmMD5Update@@Base+0x4b3c>
   13e30:	ldr	r0, [pc, #1016]	; 14230 <rpmMD5Update@@Base+0x5390>
   13e34:	movw	r6, #4148	; 0x1034
   13e38:	movw	r8, #4144	; 0x1030
   13e3c:	movw	ip, #4256	; 0x10a0
   13e40:	str	r1, [r4, r8]
   13e44:	add	r0, pc, r0
   13e48:	add	r7, r4, #20
   13e4c:	str	r0, [r4, r3]
   13e50:	str	r7, [r4, r6]
   13e54:	mov	r0, r4
   13e58:	str	r2, [r4, ip]
   13e5c:	b	139dc <rpmMD5Update@@Base+0x4b3c>
   13e60:	ldr	r8, [pc, #972]	; 14234 <rpmMD5Update@@Base+0x5394>
   13e64:	movw	r1, #4252	; 0x109c
   13e68:	ldr	lr, [pc, #968]	; 14238 <rpmMD5Update@@Base+0x5398>
   13e6c:	movw	r2, #4248	; 0x1098
   13e70:	ldr	ip, [pc, #964]	; 1423c <rpmMD5Update@@Base+0x539c>
   13e74:	movw	r3, #4244	; 0x1094
   13e78:	movw	r7, #4240	; 0x1090
   13e7c:	add	r0, r4, #4096	; 0x1000
   13e80:	add	lr, pc, lr
   13e84:	add	ip, pc, ip
   13e88:	add	r8, pc, r8
   13e8c:	add	r0, r0, #56	; 0x38
   13e90:	str	r8, [r4, r7]
   13e94:	str	lr, [r4, r1]
   13e98:	mov	r1, r6
   13e9c:	str	ip, [r4, r2]
   13ea0:	mov	r2, r6
   13ea4:	str	r6, [r4, r3]
   13ea8:	bl	91c0 <BZ2_bzDecompressInit@plt>
   13eac:	cmp	r0, #0
   13eb0:	bne	141e4 <rpmMD5Update@@Base+0x5344>
   13eb4:	movw	r3, #4116	; 0x1014
   13eb8:	movw	r1, #4120	; 0x1018
   13ebc:	ldr	r3, [r4, r3]
   13ec0:	movw	ip, #4156	; 0x103c
   13ec4:	movw	r2, #4152	; 0x1038
   13ec8:	str	r0, [r4, r1]
   13ecc:	cmn	r3, #1
   13ed0:	add	r1, r4, #20
   13ed4:	mov	r0, r4
   13ed8:	moveq	r3, #0
   13edc:	str	r3, [r4, ip]
   13ee0:	str	r1, [r4, r2]
   13ee4:	b	139dc <rpmMD5Update@@Base+0x4b3c>
   13ee8:	ldr	r7, [pc, #848]	; 14240 <rpmMD5Update@@Base+0x53a0>
   13eec:	movw	r6, #4240	; 0x1090
   13ef0:	ldr	lr, [pc, #844]	; 14244 <rpmMD5Update@@Base+0x53a4>
   13ef4:	movw	r0, #4252	; 0x109c
   13ef8:	ldr	ip, [pc, #840]	; 14248 <rpmMD5Update@@Base+0x53a8>
   13efc:	add	r7, pc, r7
   13f00:	add	lr, pc, lr
   13f04:	add	ip, pc, ip
   13f08:	movw	r1, #4248	; 0x1098
   13f0c:	movw	r2, #4244	; 0x1094
   13f10:	str	r7, [r4, r6]
   13f14:	str	lr, [r4, r0]
   13f18:	mov	r0, r4
   13f1c:	str	ip, [r4, r1]
   13f20:	str	r3, [r4, r2]
   13f24:	bl	128f8 <rpmMD5Update@@Base+0x3a58>
   13f28:	b	139dc <rpmMD5Update@@Base+0x4b3c>
   13f2c:	movw	r6, #4116	; 0x1014
   13f30:	ldr	r9, [pc, #788]	; 1424c <rpmMD5Update@@Base+0x53ac>
   13f34:	ldr	r2, [r4, r6]
   13f38:	movw	r8, #4240	; 0x1090
   13f3c:	ldr	r7, [pc, #780]	; 14250 <rpmMD5Update@@Base+0x53b0>
   13f40:	movw	lr, #4252	; 0x109c
   13f44:	ldr	ip, [pc, #776]	; 14254 <rpmMD5Update@@Base+0x53b4>
   13f48:	cmn	r2, #1
   13f4c:	movw	r0, #4248	; 0x1098
   13f50:	movw	r1, #4244	; 0x1094
   13f54:	add	r9, pc, r9
   13f58:	add	r7, pc, r7
   13f5c:	str	r9, [r4, r8]
   13f60:	add	ip, pc, ip
   13f64:	str	r7, [r4, lr]
   13f68:	str	ip, [r4, r0]
   13f6c:	str	r3, [r4, r1]
   13f70:	beq	141b8 <rpmMD5Update@@Base+0x5318>
   13f74:	cmp	r2, #9
   13f78:	ble	139d0 <rpmMD5Update@@Base+0x4b30>
   13f7c:	ldr	r1, [r4, #20]
   13f80:	movw	r3, #35615	; 0x8b1f
   13f84:	ldrb	r6, [r4, #23]
   13f88:	movt	r3, #8
   13f8c:	bic	r1, r1, #-16777216	; 0xff000000
   13f90:	cmp	r1, r3
   13f94:	mov	sl, r6
   13f98:	bne	139d0 <rpmMD5Update@@Base+0x4b30>
   13f9c:	tst	r6, #224	; 0xe0
   13fa0:	bne	139d0 <rpmMD5Update@@Base+0x4b30>
   13fa4:	movw	r3, #4128	; 0x1020
   13fa8:	ldr	r3, [r4, r3]
   13fac:	cmp	r3, #0
   13fb0:	beq	13fd0 <rpmMD5Update@@Base+0x5130>
   13fb4:	movw	r2, #4124	; 0x101c
   13fb8:	add	r1, r4, #20
   13fbc:	ldr	r0, [r4, r2]
   13fc0:	mov	r2, #10
   13fc4:	blx	r3
   13fc8:	movw	r3, #4116	; 0x1014
   13fcc:	ldr	r2, [r4, r3]
   13fd0:	movw	r3, #4140	; 0x102c
   13fd4:	cmp	r6, #0
   13fd8:	ldr	r0, [r4, r3]
   13fdc:	movw	ip, #4156	; 0x103c
   13fe0:	movw	r1, #4152	; 0x1038
   13fe4:	sub	r2, r2, #10
   13fe8:	add	r0, r0, #10
   13fec:	str	r2, [r4, ip]
   13ff0:	str	r0, [r4, r3]
   13ff4:	add	r3, r4, #30
   13ff8:	str	r3, [r4, r1]
   13ffc:	beq	14144 <rpmMD5Update@@Base+0x52a4>
   14000:	tst	r6, #2
   14004:	mov	r3, #0
   14008:	eorne	sl, r6, #98	; 0x62
   1400c:	str	r3, [sp, #28]
   14010:	tst	sl, #4
   14014:	mov	r6, #1
   14018:	orrne	sl, sl, #3
   1401c:	movw	r8, #4156	; 0x103c
   14020:	and	r7, sl, #1
   14024:	movw	fp, #4140	; 0x102c
   14028:	movw	r9, #4152	; 0x1038
   1402c:	b	1405c <rpmMD5Update@@Base+0x51bc>
   14030:	cmp	r6, #64	; 0x40
   14034:	beq	140c8 <rpmMD5Update@@Base+0x5228>
   14038:	cmp	r6, #4
   1403c:	beq	14194 <rpmMD5Update@@Base+0x52f4>
   14040:	ldrb	r3, [r1]
   14044:	cmp	r3, #0
   14048:	bne	1405c <rpmMD5Update@@Base+0x51bc>
   1404c:	lsl	r6, r6, #1
   14050:	cmp	r6, #64	; 0x40
   14054:	beq	14144 <rpmMD5Update@@Base+0x52a4>
   14058:	and	r7, r6, sl
   1405c:	cmp	r7, #0
   14060:	beq	1404c <rpmMD5Update@@Base+0x51ac>
   14064:	ldr	r3, [r4, r8]
   14068:	cmp	r3, #0
   1406c:	beq	140e0 <rpmMD5Update@@Base+0x5240>
   14070:	ldr	r1, [r4, r9]
   14074:	movw	r2, #4128	; 0x1020
   14078:	ldr	r3, [r4, r2]
   1407c:	cmp	r3, #0
   14080:	beq	14098 <rpmMD5Update@@Base+0x51f8>
   14084:	movw	r2, #4124	; 0x101c
   14088:	ldr	r0, [r4, r2]
   1408c:	mov	r2, #1
   14090:	blx	r3
   14094:	ldr	r1, [r4, r9]
   14098:	sub	r3, r6, #1
   1409c:	ldr	r2, [r4, fp]
   140a0:	cmp	r6, #32
   140a4:	cmpne	r3, #1
   140a8:	ldr	r3, [r4, r8]
   140ac:	add	r2, r2, #1
   140b0:	str	r2, [r4, fp]
   140b4:	sub	r3, r3, #1
   140b8:	str	r3, [r4, r8]
   140bc:	add	r3, r1, #1
   140c0:	str	r3, [r4, r9]
   140c4:	bhi	14030 <rpmMD5Update@@Base+0x5190>
   140c8:	ldrb	r3, [r1]
   140cc:	ldr	r2, [sp, #28]
   140d0:	lsl	r3, r3, #8
   140d4:	orr	r2, r3, r2, asr #8
   140d8:	str	r2, [sp, #28]
   140dc:	b	1404c <rpmMD5Update@@Base+0x51ac>
   140e0:	add	ip, r4, #20
   140e4:	mov	r0, r4
   140e8:	mov	r2, #4096	; 0x1000
   140ec:	str	ip, [sp, #20]
   140f0:	mov	r1, ip
   140f4:	str	r3, [sp, #24]
   140f8:	bl	125bc <rpmMD5Update@@Base+0x371c>
   140fc:	ldr	ip, [sp, #20]
   14100:	cmn	r0, #1
   14104:	beq	141d0 <rpmMD5Update@@Base+0x5330>
   14108:	movw	r3, #4116	; 0x1014
   1410c:	str	ip, [r4, r9]
   14110:	ldr	r3, [r4, r3]
   14114:	mov	r1, ip
   14118:	str	r3, [r4, r8]
   1411c:	b	14074 <rpmMD5Update@@Base+0x51d4>
   14120:	ldr	r7, [pc, #304]	; 14258 <rpmMD5Update@@Base+0x53b8>
   14124:	movw	r6, #4240	; 0x1090
   14128:	ldr	lr, [pc, #300]	; 1425c <rpmMD5Update@@Base+0x53bc>
   1412c:	movw	r0, #4252	; 0x109c
   14130:	ldr	ip, [pc, #296]	; 14260 <rpmMD5Update@@Base+0x53c0>
   14134:	add	r7, pc, r7
   14138:	add	lr, pc, lr
   1413c:	add	ip, pc, ip
   14140:	b	13f08 <rpmMD5Update@@Base+0x5068>
   14144:	movw	r1, #4120	; 0x1018
   14148:	movw	r3, #4168	; 0x1048
   1414c:	movw	r2, #4164	; 0x1044
   14150:	mov	r6, #0
   14154:	str	r6, [r4, r1]
   14158:	add	r0, r4, #4096	; 0x1000
   1415c:	str	r6, [r4, r3]
   14160:	add	r0, r0, #56	; 0x38
   14164:	str	r6, [r4, r2]
   14168:	mvn	r1, #14
   1416c:	ldr	r2, [pc, #240]	; 14264 <rpmMD5Update@@Base+0x53c4>
   14170:	mov	r3, #56	; 0x38
   14174:	add	r2, pc, r2
   14178:	bl	934c <inflateInit2_@plt>
   1417c:	cmp	r0, r6
   14180:	mov	r0, r4
   14184:	beq	139dc <rpmMD5Update@@Base+0x4b3c>
   14188:	bl	9148 <free@plt>
   1418c:	mov	r0, r6
   14190:	b	139dc <rpmMD5Update@@Base+0x4b3c>
   14194:	ldr	r3, [sp, #28]
   14198:	cmp	r3, #0
   1419c:	mvneq	r3, #0
   141a0:	streq	r3, [sp, #28]
   141a4:	beq	14040 <rpmMD5Update@@Base+0x51a0>
   141a8:	ldr	r3, [sp, #28]
   141ac:	sub	r3, r3, #1
   141b0:	str	r3, [sp, #28]
   141b4:	b	1405c <rpmMD5Update@@Base+0x51bc>
   141b8:	mov	r2, #4096	; 0x1000
   141bc:	mov	r0, r4
   141c0:	add	r1, r4, #20
   141c4:	bl	125bc <rpmMD5Update@@Base+0x371c>
   141c8:	ldr	r2, [r4, r6]
   141cc:	b	13f74 <rpmMD5Update@@Base+0x50d4>
   141d0:	mov	r0, r4
   141d4:	bl	9148 <free@plt>
   141d8:	ldr	r3, [sp, #24]
   141dc:	mov	r0, r3
   141e0:	b	139dc <rpmMD5Update@@Base+0x4b3c>
   141e4:	mov	r0, r4
   141e8:	b	14188 <rpmMD5Update@@Base+0x52e8>
   141ec:	bl	91a8 <__stack_chk_fail@plt>
   141f0:	andeq	sl, r0, r8, lsr #18
   141f4:	strdeq	r0, [r0], -r8
   141f8:			; <UNDEFINED> instruction: 0xfffffc20
   141fc:			; <UNDEFINED> instruction: 0xfffff934
   14200:			; <UNDEFINED> instruction: 0xfffff73c
   14204:			; <UNDEFINED> instruction: 0xfffff644
   14208:			; <UNDEFINED> instruction: 0xfffff67c
   1420c:			; <UNDEFINED> instruction: 0xfffff584
   14210:			; <UNDEFINED> instruction: 0xfffff798
   14214:			; <UNDEFINED> instruction: 0xfffff848
   14218:			; <UNDEFINED> instruction: 0xfffff70c
   1421c:			; <UNDEFINED> instruction: 0xffffecc4
   14220:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   14224:			; <UNDEFINED> instruction: 0xffffe940
   14228:			; <UNDEFINED> instruction: 0xffffed64
   1422c:			; <UNDEFINED> instruction: 0xffffe568
   14230:			; <UNDEFINED> instruction: 0xffffe638
   14234:			; <UNDEFINED> instruction: 0xfffff810
   14238:			; <UNDEFINED> instruction: 0xffffece0
   1423c:			; <UNDEFINED> instruction: 0xffffe9cc
   14240:			; <UNDEFINED> instruction: 0xffffef08
   14244:			; <UNDEFINED> instruction: 0xffffec58
   14248:			; <UNDEFINED> instruction: 0xffffe8a8
   1424c:			; <UNDEFINED> instruction: 0xffffec24
   14250:			; <UNDEFINED> instruction: 0xffffec10
   14254:			; <UNDEFINED> instruction: 0xffffe45c
   14258:			; <UNDEFINED> instruction: 0xffffecd0
   1425c:			; <UNDEFINED> instruction: 0xffffea20
   14260:			; <UNDEFINED> instruction: 0xffffe670
   14264:	andeq	r1, r0, r4, lsr fp
   14268:	ldr	r3, [pc, #1348]	; 147b4 <rpmMD5Update@@Base+0x5914>
   1426c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14270:	sub	sp, sp, #8384	; 0x20c0
   14274:	ldr	r1, [pc, #1340]	; 147b8 <rpmMD5Update@@Base+0x5918>
   14278:	sub	sp, sp, #52	; 0x34
   1427c:	add	r3, pc, r3
   14280:	ldr	r2, [r0, #8]
   14284:	str	r0, [sp, #36]	; 0x24
   14288:	add	r0, sp, #8192	; 0x2000
   1428c:	ldr	r1, [r3, r1]
   14290:	cmp	r2, #1
   14294:	ldr	r3, [r1]
   14298:	str	r1, [sp, #56]	; 0x38
   1429c:	str	r3, [r0, #236]	; 0xec
   142a0:	movne	r0, #0
   142a4:	beq	142cc <rpmMD5Update@@Base+0x542c>
   142a8:	ldr	r6, [sp, #56]	; 0x38
   142ac:	add	r1, sp, #8192	; 0x2000
   142b0:	ldr	r2, [r1, #236]	; 0xec
   142b4:	ldr	r3, [r6]
   142b8:	cmp	r2, r3
   142bc:	bne	146d0 <rpmMD5Update@@Base+0x5830>
   142c0:	add	sp, sp, #8384	; 0x20c0
   142c4:	add	sp, sp, #52	; 0x34
   142c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142cc:	ldr	r6, [sp, #36]	; 0x24
   142d0:	movw	r5, #4156	; 0x103c
   142d4:	ldr	r0, [r6, r5]
   142d8:	add	r0, r0, #4096	; 0x1000
   142dc:	bl	9250 <malloc@plt>
   142e0:	subs	r8, r0, #0
   142e4:	beq	146c8 <rpmMD5Update@@Base+0x5828>
   142e8:	ldr	r6, [pc, #1228]	; 147bc <rpmMD5Update@@Base+0x591c>
   142ec:	add	r4, sp, #68	; 0x44
   142f0:	mvn	r1, #14
   142f4:	mov	r3, #56	; 0x38
   142f8:	add	r6, pc, r6
   142fc:	mov	r0, r4
   14300:	mov	ip, #0
   14304:	str	ip, [r4, #32]
   14308:	mov	r2, r6
   1430c:	str	ip, [r4, #36]	; 0x24
   14310:	str	ip, [r4, #40]	; 0x28
   14314:	bl	934c <inflateInit2_@plt>
   14318:	add	r7, sp, #112	; 0x70
   1431c:	mov	sl, r4
   14320:	str	r7, [sp, #44]	; 0x2c
   14324:	subs	lr, r0, #0
   14328:	bne	147a4 <rpmMD5Update@@Base+0x5904>
   1432c:	add	fp, sp, #124	; 0x7c
   14330:	mov	r3, #8
   14334:	str	lr, [sp, #4]
   14338:	mov	r2, r3
   1433c:	str	r3, [sp]
   14340:	mov	r0, fp
   14344:	str	r6, [sp, #8]
   14348:	mov	r3, #56	; 0x38
   1434c:	mov	r1, #9
   14350:	str	r3, [sp, #12]
   14354:	mvn	r3, #14
   14358:	str	lr, [fp, #32]
   1435c:	str	lr, [fp, #36]	; 0x24
   14360:	str	lr, [fp, #40]	; 0x28
   14364:	bl	9238 <deflateInit2_@plt>
   14368:	cmp	r0, #0
   1436c:	bne	1479c <rpmMD5Update@@Base+0x58fc>
   14370:	ldr	ip, [sp, #36]	; 0x24
   14374:	ldr	r6, [ip, r5]
   14378:	cmp	r6, #0
   1437c:	str	r6, [r4, #4]
   14380:	bne	146d4 <rpmMD5Update@@Base+0x5834>
   14384:	add	r5, sp, #4288	; 0x10c0
   14388:	movw	r7, #57228	; 0xdf8c
   1438c:	add	r5, r5, #48	; 0x30
   14390:	movt	r7, #65535	; 0xffff
   14394:	sub	r5, r5, #4
   14398:	str	r7, [sp, #24]
   1439c:	mov	r7, r6
   143a0:	add	r3, sp, #236	; 0xec
   143a4:	mov	r4, #0
   143a8:	str	r3, [sp, #20]
   143ac:	mov	ip, #1
   143b0:	movw	r3, #57172	; 0xdf54
   143b4:	str	r4, [sp, #40]	; 0x28
   143b8:	movt	r3, #65535	; 0xffff
   143bc:	str	ip, [sp, #32]
   143c0:	str	r3, [sp, #60]	; 0x3c
   143c4:	cmp	r7, #0
   143c8:	strne	r7, [sp, #48]	; 0x30
   143cc:	movne	r3, #0
   143d0:	strne	r3, [sp, #52]	; 0x34
   143d4:	beq	145a4 <rpmMD5Update@@Base+0x5704>
   143d8:	ldr	r7, [sp, #48]	; 0x30
   143dc:	cmp	r7, #0
   143e0:	blt	145e0 <rpmMD5Update@@Base+0x5740>
   143e4:	ldr	ip, [sp, #40]	; 0x28
   143e8:	add	r6, r8, ip
   143ec:	ldr	r3, [sp, #48]	; 0x30
   143f0:	add	ip, sp, #8384	; 0x20c0
   143f4:	ldr	r7, [sp, #60]	; 0x3c
   143f8:	add	ip, ip, #48	; 0x30
   143fc:	mov	r2, r3
   14400:	cmp	r2, #0
   14404:	str	r3, [sl, #4]
   14408:	mov	r3, #0
   1440c:	str	r6, [ip, r7]
   14410:	mov	r7, #4096	; 0x1000
   14414:	str	r3, [sp, #28]
   14418:	beq	14538 <rpmMD5Update@@Base+0x5698>
   1441c:	ldr	r6, [sp, #28]
   14420:	cmp	r6, #0
   14424:	bne	14598 <rpmMD5Update@@Base+0x56f8>
   14428:	ldr	r6, [sp, #20]
   1442c:	add	r2, sl, #16
   14430:	str	r7, [sl, #16]
   14434:	ldr	r1, [sp, #28]
   14438:	str	r6, [sl, #12]
   1443c:	add	sl, sp, #68	; 0x44
   14440:	str	r2, [sp, #16]
   14444:	mov	r0, sl
   14448:	bl	9124 <inflate@plt>
   1444c:	ldr	r2, [sp, #16]
   14450:	cmp	r0, #1
   14454:	mov	r6, r0
   14458:	bhi	14598 <rpmMD5Update@@Base+0x56f8>
   1445c:	ldr	r2, [r2]
   14460:	cmp	r2, #4096	; 0x1000
   14464:	beq	1451c <rpmMD5Update@@Base+0x567c>
   14468:	ldr	r2, [sp, #28]
   1446c:	mov	r9, fp
   14470:	tst	r2, #1
   14474:	mov	r1, r2
   14478:	bne	14514 <rpmMD5Update@@Base+0x5674>
   1447c:	cmp	r1, #0
   14480:	bne	14590 <rpmMD5Update@@Base+0x56f0>
   14484:	ldr	r2, [sl, #16]
   14488:	add	r0, sp, #8384	; 0x20c0
   1448c:	ldr	r3, [sp, #20]
   14490:	add	r0, r0, #48	; 0x30
   14494:	rsb	r2, r2, #4096	; 0x1000
   14498:	ldr	ip, [sp, #24]
   1449c:	cmp	r2, #0
   144a0:	str	r2, [r9, #4]
   144a4:	str	r3, [r0, ip]
   144a8:	beq	14508 <rpmMD5Update@@Base+0x5668>
   144ac:	cmp	r6, #1
   144b0:	mov	r0, r9
   144b4:	str	r7, [r9, #16]
   144b8:	moveq	r1, #4
   144bc:	movne	r1, #0
   144c0:	str	r5, [r9, #12]
   144c4:	bl	91d8 <deflate@plt>
   144c8:	cmp	r0, #1
   144cc:	bhi	1457c <rpmMD5Update@@Base+0x56dc>
   144d0:	ldr	r2, [r9, #16]
   144d4:	cmp	r2, #4096	; 0x1000
   144d8:	beq	144fc <rpmMD5Update@@Base+0x565c>
   144dc:	rsb	fp, r2, #4096	; 0x1000
   144e0:	add	r0, r8, r4
   144e4:	mov	r1, r5
   144e8:	mov	r2, fp
   144ec:	bl	9190 <memcmp@plt>
   144f0:	cmp	r0, #0
   144f4:	bne	1457c <rpmMD5Update@@Base+0x56dc>
   144f8:	add	r4, r4, fp
   144fc:	ldr	r2, [r9, #4]
   14500:	cmp	r2, #0
   14504:	bne	144ac <rpmMD5Update@@Base+0x560c>
   14508:	mov	r1, #1
   1450c:	tst	r2, #1
   14510:	beq	1447c <rpmMD5Update@@Base+0x55dc>
   14514:	mov	fp, r9
   14518:	str	r2, [sp, #28]
   1451c:	cmp	r6, #1
   14520:	ldr	r2, [sl, #4]
   14524:	ldr	r3, [sp, #28]
   14528:	moveq	r3, #1
   1452c:	cmp	r2, #0
   14530:	str	r3, [sp, #28]
   14534:	bne	1441c <rpmMD5Update@@Base+0x557c>
   14538:	ldr	r7, [sp, #40]	; 0x28
   1453c:	ldr	ip, [sp, #48]	; 0x30
   14540:	ldr	r6, [sp, #52]	; 0x34
   14544:	add	r7, r7, ip
   14548:	str	r7, [sp, #40]	; 0x28
   1454c:	ldr	r7, [sp, #28]
   14550:	orrs	r6, r6, r7
   14554:	bne	145f8 <rpmMD5Update@@Base+0x5758>
   14558:	ldr	ip, [sp, #40]	; 0x28
   1455c:	mov	r0, r8
   14560:	add	r1, ip, #4096	; 0x1000
   14564:	bl	91b4 <realloc@plt>
   14568:	cmp	r0, #0
   1456c:	beq	14644 <rpmMD5Update@@Base+0x57a4>
   14570:	mov	r8, r0
   14574:	ldr	r7, [sl, #4]
   14578:	b	143c4 <rpmMD5Update@@Base+0x5524>
   1457c:	mov	ip, #3
   14580:	mov	r2, #1
   14584:	str	ip, [sp, #32]
   14588:	mov	r1, #1
   1458c:	b	1450c <rpmMD5Update@@Base+0x566c>
   14590:	mov	fp, r9
   14594:	b	1451c <rpmMD5Update@@Base+0x567c>
   14598:	mov	r3, #1
   1459c:	str	r3, [sp, #28]
   145a0:	b	14538 <rpmMD5Update@@Base+0x5698>
   145a4:	ldr	ip, [sp, #40]	; 0x28
   145a8:	mov	r2, #4096	; 0x1000
   145ac:	ldr	r0, [sp, #36]	; 0x24
   145b0:	add	r6, r8, ip
   145b4:	mov	r1, r6
   145b8:	bl	125bc <rpmMD5Update@@Base+0x371c>
   145bc:	cmp	r0, #4096	; 0x1000
   145c0:	str	r0, [sp, #48]	; 0x30
   145c4:	strge	r7, [sp, #52]	; 0x34
   145c8:	bge	143ec <rpmMD5Update@@Base+0x554c>
   145cc:	ldr	r7, [sp, #48]	; 0x30
   145d0:	mov	r6, #1
   145d4:	str	r6, [sp, #52]	; 0x34
   145d8:	cmp	r7, #0
   145dc:	bge	143e4 <rpmMD5Update@@Base+0x5544>
   145e0:	mov	r3, #0
   145e4:	str	r3, [sp, #28]
   145e8:	ldr	r6, [sp, #52]	; 0x34
   145ec:	ldr	r7, [sp, #28]
   145f0:	orrs	r6, r6, r7
   145f4:	beq	14558 <rpmMD5Update@@Base+0x56b8>
   145f8:	mov	r0, fp
   145fc:	bl	9304 <deflateEnd@plt>
   14600:	mov	r0, sl
   14604:	bl	928c <inflateEnd@plt>
   14608:	ldr	r6, [sp, #40]	; 0x28
   1460c:	ldr	ip, [sp, #36]	; 0x24
   14610:	movw	r1, #4116	; 0x1014
   14614:	ldr	r7, [sp, #32]
   14618:	cmp	r6, #0
   1461c:	movw	r3, #4156	; 0x103c
   14620:	mvn	r0, #0
   14624:	mov	r2, #0
   14628:	str	r7, [ip, #8]
   1462c:	str	r0, [ip, r1]
   14630:	str	r2, [ip, r3]
   14634:	bne	14680 <rpmMD5Update@@Base+0x57e0>
   14638:	mov	r0, r8
   1463c:	bl	9148 <free@plt>
   14640:	b	14774 <rpmMD5Update@@Base+0x58d4>
   14644:	mov	r6, r0
   14648:	mov	r0, fp
   1464c:	bl	9304 <deflateEnd@plt>
   14650:	mov	r0, sl
   14654:	bl	928c <inflateEnd@plt>
   14658:	ldr	r7, [sp, #36]	; 0x24
   1465c:	movw	r1, #4116	; 0x1014
   14660:	movw	r2, #4156	; 0x103c
   14664:	mvn	r3, #0
   14668:	str	r3, [sp, #32]
   1466c:	str	r3, [r7, r1]
   14670:	str	r6, [r7, r2]
   14674:	ldr	r6, [sp, #40]	; 0x28
   14678:	cmp	r6, #0
   1467c:	beq	14638 <rpmMD5Update@@Base+0x5798>
   14680:	ldr	r7, [sp, #36]	; 0x24
   14684:	ldr	r1, [r7]
   14688:	cmn	r1, #100	; 0x64
   1468c:	cmnne	r1, #3
   14690:	movne	r0, #0
   14694:	moveq	r0, #1
   14698:	bne	146ec <rpmMD5Update@@Base+0x584c>
   1469c:	ldr	r0, [r7, #4]
   146a0:	movw	r3, #4252	; 0x109c
   146a4:	mov	r1, r8
   146a8:	mov	r2, r6
   146ac:	ldr	r3, [r0, r3]
   146b0:	blx	r3
   146b4:	cmp	r0, #0
   146b8:	mov	r0, r8
   146bc:	beq	147a8 <rpmMD5Update@@Base+0x5908>
   146c0:	bl	9148 <free@plt>
   146c4:	b	1475c <rpmMD5Update@@Base+0x58bc>
   146c8:	mvn	r0, #0
   146cc:	b	142a8 <rpmMD5Update@@Base+0x5408>
   146d0:	bl	91a8 <__stack_chk_fail@plt>
   146d4:	movw	r3, #4152	; 0x1038
   146d8:	mov	r0, r8
   146dc:	ldr	r1, [ip, r3]
   146e0:	mov	r2, r6
   146e4:	bl	916c <memcpy@plt>
   146e8:	b	14384 <rpmMD5Update@@Base+0x54e4>
   146ec:	ldr	ip, [sp, #36]	; 0x24
   146f0:	mov	r3, r0
   146f4:	mvn	r4, #0
   146f8:	ldr	r2, [ip, #4]
   146fc:	str	r0, [sp, #4]
   14700:	str	r0, [sp, #8]
   14704:	mov	r0, #114	; 0x72
   14708:	str	r4, [sp]
   1470c:	bl	137dc <rpmMD5Update@@Base+0x493c>
   14710:	subs	r3, r0, #0
   14714:	beq	1478c <rpmMD5Update@@Base+0x58ec>
   14718:	movw	r2, #4240	; 0x1090
   1471c:	ldr	r6, [sp, #36]	; 0x24
   14720:	ldr	r4, [r3, r2]
   14724:	movw	ip, #4256	; 0x10a0
   14728:	ldr	r7, [sp, #36]	; 0x24
   1472c:	movw	r0, #4148	; 0x1034
   14730:	ldr	r5, [pc, #136]	; 147c0 <rpmMD5Update@@Base+0x5920>
   14734:	movw	r1, #4144	; 0x1030
   14738:	str	r3, [r6, #4]
   1473c:	mvn	r6, #99	; 0x63
   14740:	add	r5, pc, r5
   14744:	str	r6, [r7]
   14748:	str	r5, [r3, r2]
   1474c:	str	r4, [r3, ip]
   14750:	ldr	ip, [sp, #40]	; 0x28
   14754:	str	r8, [r3, r0]
   14758:	str	ip, [r3, r1]
   1475c:	ldr	r6, [sp, #36]	; 0x24
   14760:	ldr	r3, [r6, #16]
   14764:	cmn	r3, #1
   14768:	ldrne	r7, [sp, #40]	; 0x28
   1476c:	addne	r3, r7, r3
   14770:	strne	r3, [r6, #16]
   14774:	ldr	ip, [sp, #32]
   14778:	cmn	ip, #1
   1477c:	movne	r0, #0
   14780:	moveq	r0, #1
   14784:	rsb	r0, r0, #0
   14788:	b	142a8 <rpmMD5Update@@Base+0x5408>
   1478c:	mov	r0, r8
   14790:	bl	9148 <free@plt>
   14794:	mov	r0, r4
   14798:	b	142a8 <rpmMD5Update@@Base+0x5408>
   1479c:	mov	r0, r4
   147a0:	bl	928c <inflateEnd@plt>
   147a4:	mov	r0, r8
   147a8:	bl	9148 <free@plt>
   147ac:	mvn	r0, #0
   147b0:	b	142a8 <rpmMD5Update@@Base+0x5408>
   147b4:	muleq	r0, r8, lr
   147b8:	strdeq	r0, [r0], -r8
   147bc:			; <UNDEFINED> instruction: 0x000019b0
   147c0:			; <UNDEFINED> instruction: 0xffffdd3c
   147c4:	ldr	r3, [pc, #320]	; 1490c <rpmMD5Update@@Base+0x5a6c>
   147c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   147cc:	mov	r5, r0
   147d0:	ldr	r0, [pc, #312]	; 14910 <rpmMD5Update@@Base+0x5a70>
   147d4:	add	r3, pc, r3
   147d8:	sub	sp, sp, #8192	; 0x2000
   147dc:	mov	sl, r2
   147e0:	sub	sp, sp, #12
   147e4:	cmp	r1, #0
   147e8:	cmpne	r5, #0
   147ec:	ldr	fp, [r3, r0]
   147f0:	add	r2, sp, #8192	; 0x2000
   147f4:	mov	r6, r1
   147f8:	ldr	r3, [fp]
   147fc:	str	r3, [r2, #4]
   14800:	beq	14900 <rpmMD5Update@@Base+0x5a60>
   14804:	add	r7, sp, #4
   14808:	movw	r8, #4240	; 0x1090
   1480c:	movw	r9, #4244	; 0x1094
   14810:	b	14830 <rpmMD5Update@@Base+0x5990>
   14814:	ldr	r3, [r6, r9]
   14818:	mov	r0, r6
   1481c:	mov	r1, r7
   14820:	mov	r2, r4
   14824:	blx	r3
   14828:	cmp	r4, r0
   1482c:	bne	14890 <rpmMD5Update@@Base+0x59f0>
   14830:	ldr	r3, [r5, r8]
   14834:	mov	r0, r5
   14838:	mov	r1, r7
   1483c:	mov	r2, #8192	; 0x2000
   14840:	blx	r3
   14844:	subs	r4, r0, #0
   14848:	bgt	14814 <rpmMD5Update@@Base+0x5974>
   1484c:	cmn	r4, #1
   14850:	beq	14890 <rpmMD5Update@@Base+0x59f0>
   14854:	tst	sl, #1
   14858:	mov	r4, #0
   1485c:	andeq	sl, sl, #2
   14860:	bne	148a0 <rpmMD5Update@@Base+0x5a00>
   14864:	cmp	sl, #0
   14868:	moveq	r0, r4
   1486c:	bne	148d0 <rpmMD5Update@@Base+0x5a30>
   14870:	add	r3, sp, #8192	; 0x2000
   14874:	ldr	r2, [r3, #4]
   14878:	ldr	r3, [fp]
   1487c:	cmp	r2, r3
   14880:	bne	14908 <rpmMD5Update@@Base+0x5a68>
   14884:	add	sp, sp, #8192	; 0x2000
   14888:	add	sp, sp, #12
   1488c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14890:	tst	sl, #1
   14894:	mvn	r4, #0
   14898:	andeq	sl, sl, #2
   1489c:	beq	14864 <rpmMD5Update@@Base+0x59c4>
   148a0:	movw	r3, #4248	; 0x1098
   148a4:	mov	r0, r5
   148a8:	ldr	r3, [r5, r3]
   148ac:	blx	r3
   148b0:	cmp	r0, #0
   148b4:	andeq	sl, sl, #2
   148b8:	bne	148ec <rpmMD5Update@@Base+0x5a4c>
   148bc:	cmn	r4, #1
   148c0:	movne	r4, r0
   148c4:	cmp	sl, #0
   148c8:	moveq	r0, r4
   148cc:	beq	14870 <rpmMD5Update@@Base+0x59d0>
   148d0:	movw	r3, #4248	; 0x1098
   148d4:	mov	r0, r6
   148d8:	ldr	r3, [r6, r3]
   148dc:	blx	r3
   148e0:	cmn	r4, #1
   148e4:	mvneq	r0, #0
   148e8:	b	14870 <rpmMD5Update@@Base+0x59d0>
   148ec:	ands	sl, sl, #2
   148f0:	mvnne	r0, #0
   148f4:	cmn	r4, #1
   148f8:	movne	r4, r0
   148fc:	b	148c4 <rpmMD5Update@@Base+0x5a24>
   14900:	mvn	r0, #0
   14904:	b	14870 <rpmMD5Update@@Base+0x59d0>
   14908:	bl	91a8 <__stack_chk_fail@plt>
   1490c:	andeq	r9, r0, r0, asr #18
   14910:	strdeq	r0, [r0], -r8
   14914:	push	{r4, r5, lr}
   14918:	ubfx	r4, r0, #8, #8
   1491c:	cmp	r4, #0
   14920:	sub	sp, sp, #12
   14924:	bne	14950 <rpmMD5Update@@Base+0x5ab0>
   14928:	cmp	r0, #6
   1492c:	addls	pc, pc, r0, lsl #2
   14930:	b	149ec <rpmMD5Update@@Base+0x5b4c>
   14934:	b	149dc <rpmMD5Update@@Base+0x5b3c>
   14938:	b	1498c <rpmMD5Update@@Base+0x5aec>
   1493c:	b	1499c <rpmMD5Update@@Base+0x5afc>
   14940:	b	149ac <rpmMD5Update@@Base+0x5b0c>
   14944:	b	149ec <rpmMD5Update@@Base+0x5b4c>
   14948:	b	149bc <rpmMD5Update@@Base+0x5b1c>
   1494c:	b	149cc <rpmMD5Update@@Base+0x5b2c>
   14950:	uxtb	r0, r0
   14954:	ldr	r5, [pc, #160]	; 149fc <rpmMD5Update@@Base+0x5b5c>
   14958:	bl	14914 <rpmMD5Update@@Base+0x5a74>
   1495c:	ldr	r3, [pc, #156]	; 14a00 <rpmMD5Update@@Base+0x5b60>
   14960:	add	r5, pc, r5
   14964:	str	r4, [sp, #4]
   14968:	mov	r1, #1
   1496c:	mov	r2, #64	; 0x40
   14970:	add	r3, pc, r3
   14974:	str	r0, [sp]
   14978:	mov	r0, r5
   1497c:	bl	92e0 <__sprintf_chk@plt>
   14980:	mov	r0, r5
   14984:	add	sp, sp, #12
   14988:	pop	{r4, r5, pc}
   1498c:	ldr	r0, [pc, #112]	; 14a04 <rpmMD5Update@@Base+0x5b64>
   14990:	add	r0, pc, r0
   14994:	add	sp, sp, #12
   14998:	pop	{r4, r5, pc}
   1499c:	ldr	r0, [pc, #100]	; 14a08 <rpmMD5Update@@Base+0x5b68>
   149a0:	add	r0, pc, r0
   149a4:	add	sp, sp, #12
   149a8:	pop	{r4, r5, pc}
   149ac:	ldr	r0, [pc, #88]	; 14a0c <rpmMD5Update@@Base+0x5b6c>
   149b0:	add	r0, pc, r0
   149b4:	add	sp, sp, #12
   149b8:	pop	{r4, r5, pc}
   149bc:	ldr	r0, [pc, #76]	; 14a10 <rpmMD5Update@@Base+0x5b70>
   149c0:	add	r0, pc, r0
   149c4:	add	sp, sp, #12
   149c8:	pop	{r4, r5, pc}
   149cc:	ldr	r0, [pc, #64]	; 14a14 <rpmMD5Update@@Base+0x5b74>
   149d0:	add	r0, pc, r0
   149d4:	add	sp, sp, #12
   149d8:	pop	{r4, r5, pc}
   149dc:	ldr	r0, [pc, #52]	; 14a18 <rpmMD5Update@@Base+0x5b78>
   149e0:	add	r0, pc, r0
   149e4:	add	sp, sp, #12
   149e8:	pop	{r4, r5, pc}
   149ec:	ldr	r0, [pc, #40]	; 14a1c <rpmMD5Update@@Base+0x5b7c>
   149f0:	add	r0, pc, r0
   149f4:	add	sp, sp, #12
   149f8:	pop	{r4, r5, pc}
   149fc:	andeq	r9, r0, ip, lsl r9
   14a00:	andeq	r1, r0, r8, asr r3
   14a04:	andeq	r0, r0, r8, asr r4
   14a08:	andeq	r1, r0, r8, lsl r3
   14a0c:	andeq	r0, r0, r0, asr #8
   14a10:	andeq	r0, r0, r0, asr #8
   14a14:	strdeq	r1, [r0], -r0
   14a18:	ldrdeq	r1, [r0], -r0
   14a1c:	ldrdeq	r1, [r0], -r4
   14a20:	uxtb	r0, r0
   14a24:	sub	r3, r0, #1
   14a28:	cmp	r3, #2
   14a2c:	movls	r3, #9
   14a30:	movhi	r3, #0
   14a34:	cmp	r1, #0
   14a38:	cmpne	r1, r3
   14a3c:	orrne	r0, r0, r1, lsl #8
   14a40:	bx	lr
   14a44:	subs	r2, r1, #1
   14a48:	bxeq	lr
   14a4c:	bcc	14c24 <rpmMD5Update@@Base+0x5d84>
   14a50:	cmp	r0, r1
   14a54:	bls	14c08 <rpmMD5Update@@Base+0x5d68>
   14a58:	tst	r1, r2
   14a5c:	beq	14c14 <rpmMD5Update@@Base+0x5d74>
   14a60:	clz	r3, r0
   14a64:	clz	r2, r1
   14a68:	sub	r3, r2, r3
   14a6c:	rsbs	r3, r3, #31
   14a70:	addne	r3, r3, r3, lsl #1
   14a74:	mov	r2, #0
   14a78:	addne	pc, pc, r3, lsl #2
   14a7c:	nop	{0}
   14a80:	cmp	r0, r1, lsl #31
   14a84:	adc	r2, r2, r2
   14a88:	subcs	r0, r0, r1, lsl #31
   14a8c:	cmp	r0, r1, lsl #30
   14a90:	adc	r2, r2, r2
   14a94:	subcs	r0, r0, r1, lsl #30
   14a98:	cmp	r0, r1, lsl #29
   14a9c:	adc	r2, r2, r2
   14aa0:	subcs	r0, r0, r1, lsl #29
   14aa4:	cmp	r0, r1, lsl #28
   14aa8:	adc	r2, r2, r2
   14aac:	subcs	r0, r0, r1, lsl #28
   14ab0:	cmp	r0, r1, lsl #27
   14ab4:	adc	r2, r2, r2
   14ab8:	subcs	r0, r0, r1, lsl #27
   14abc:	cmp	r0, r1, lsl #26
   14ac0:	adc	r2, r2, r2
   14ac4:	subcs	r0, r0, r1, lsl #26
   14ac8:	cmp	r0, r1, lsl #25
   14acc:	adc	r2, r2, r2
   14ad0:	subcs	r0, r0, r1, lsl #25
   14ad4:	cmp	r0, r1, lsl #24
   14ad8:	adc	r2, r2, r2
   14adc:	subcs	r0, r0, r1, lsl #24
   14ae0:	cmp	r0, r1, lsl #23
   14ae4:	adc	r2, r2, r2
   14ae8:	subcs	r0, r0, r1, lsl #23
   14aec:	cmp	r0, r1, lsl #22
   14af0:	adc	r2, r2, r2
   14af4:	subcs	r0, r0, r1, lsl #22
   14af8:	cmp	r0, r1, lsl #21
   14afc:	adc	r2, r2, r2
   14b00:	subcs	r0, r0, r1, lsl #21
   14b04:	cmp	r0, r1, lsl #20
   14b08:	adc	r2, r2, r2
   14b0c:	subcs	r0, r0, r1, lsl #20
   14b10:	cmp	r0, r1, lsl #19
   14b14:	adc	r2, r2, r2
   14b18:	subcs	r0, r0, r1, lsl #19
   14b1c:	cmp	r0, r1, lsl #18
   14b20:	adc	r2, r2, r2
   14b24:	subcs	r0, r0, r1, lsl #18
   14b28:	cmp	r0, r1, lsl #17
   14b2c:	adc	r2, r2, r2
   14b30:	subcs	r0, r0, r1, lsl #17
   14b34:	cmp	r0, r1, lsl #16
   14b38:	adc	r2, r2, r2
   14b3c:	subcs	r0, r0, r1, lsl #16
   14b40:	cmp	r0, r1, lsl #15
   14b44:	adc	r2, r2, r2
   14b48:	subcs	r0, r0, r1, lsl #15
   14b4c:	cmp	r0, r1, lsl #14
   14b50:	adc	r2, r2, r2
   14b54:	subcs	r0, r0, r1, lsl #14
   14b58:	cmp	r0, r1, lsl #13
   14b5c:	adc	r2, r2, r2
   14b60:	subcs	r0, r0, r1, lsl #13
   14b64:	cmp	r0, r1, lsl #12
   14b68:	adc	r2, r2, r2
   14b6c:	subcs	r0, r0, r1, lsl #12
   14b70:	cmp	r0, r1, lsl #11
   14b74:	adc	r2, r2, r2
   14b78:	subcs	r0, r0, r1, lsl #11
   14b7c:	cmp	r0, r1, lsl #10
   14b80:	adc	r2, r2, r2
   14b84:	subcs	r0, r0, r1, lsl #10
   14b88:	cmp	r0, r1, lsl #9
   14b8c:	adc	r2, r2, r2
   14b90:	subcs	r0, r0, r1, lsl #9
   14b94:	cmp	r0, r1, lsl #8
   14b98:	adc	r2, r2, r2
   14b9c:	subcs	r0, r0, r1, lsl #8
   14ba0:	cmp	r0, r1, lsl #7
   14ba4:	adc	r2, r2, r2
   14ba8:	subcs	r0, r0, r1, lsl #7
   14bac:	cmp	r0, r1, lsl #6
   14bb0:	adc	r2, r2, r2
   14bb4:	subcs	r0, r0, r1, lsl #6
   14bb8:	cmp	r0, r1, lsl #5
   14bbc:	adc	r2, r2, r2
   14bc0:	subcs	r0, r0, r1, lsl #5
   14bc4:	cmp	r0, r1, lsl #4
   14bc8:	adc	r2, r2, r2
   14bcc:	subcs	r0, r0, r1, lsl #4
   14bd0:	cmp	r0, r1, lsl #3
   14bd4:	adc	r2, r2, r2
   14bd8:	subcs	r0, r0, r1, lsl #3
   14bdc:	cmp	r0, r1, lsl #2
   14be0:	adc	r2, r2, r2
   14be4:	subcs	r0, r0, r1, lsl #2
   14be8:	cmp	r0, r1, lsl #1
   14bec:	adc	r2, r2, r2
   14bf0:	subcs	r0, r0, r1, lsl #1
   14bf4:	cmp	r0, r1
   14bf8:	adc	r2, r2, r2
   14bfc:	subcs	r0, r0, r1
   14c00:	mov	r0, r2
   14c04:	bx	lr
   14c08:	moveq	r0, #1
   14c0c:	movne	r0, #0
   14c10:	bx	lr
   14c14:	clz	r2, r1
   14c18:	rsb	r2, r2, #31
   14c1c:	lsr	r0, r0, r2
   14c20:	bx	lr
   14c24:	cmp	r0, #0
   14c28:	mvnne	r0, #0
   14c2c:	b	14c50 <rpmMD5Update@@Base+0x5db0>
   14c30:	cmp	r1, #0
   14c34:	beq	14c24 <rpmMD5Update@@Base+0x5d84>
   14c38:	push	{r0, r1, lr}
   14c3c:	bl	14a44 <rpmMD5Update@@Base+0x5ba4>
   14c40:	pop	{r1, r2, lr}
   14c44:	mul	r3, r2, r0
   14c48:	sub	r1, r1, r3
   14c4c:	bx	lr
   14c50:	push	{r1, lr}
   14c54:	mov	r0, #8
   14c58:	bl	90e8 <raise@plt>
   14c5c:	pop	{r1, pc}
   14c60:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   14c64:	mov	r7, r0
   14c68:	ldr	r6, [pc, #76]	; 14cbc <rpmMD5Update@@Base+0x5e1c>
   14c6c:	mov	r8, r1
   14c70:	ldr	r5, [pc, #72]	; 14cc0 <rpmMD5Update@@Base+0x5e20>
   14c74:	mov	r9, r2
   14c78:	add	r6, pc, r6
   14c7c:	bl	90a4 <_init@@Base>
   14c80:	add	r5, pc, r5
   14c84:	rsb	r6, r5, r6
   14c88:	asrs	r6, r6, #2
   14c8c:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   14c90:	sub	r5, r5, #4
   14c94:	mov	r4, #0
   14c98:	add	r4, r4, #1
   14c9c:	ldr	r3, [r5, #4]!
   14ca0:	mov	r0, r7
   14ca4:	mov	r1, r8
   14ca8:	mov	r2, r9
   14cac:	blx	r3
   14cb0:	cmp	r4, r6
   14cb4:	bne	14c98 <rpmMD5Update@@Base+0x5df8>
   14cb8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14cbc:	andeq	r9, r0, r4, lsl #7
   14cc0:	andeq	r9, r0, r8, ror r3
   14cc4:	bx	lr

Disassembly of section .fini:

00014cc8 <_fini@@Base>:
   14cc8:	push	{r3, lr}
   14ccc:	pop	{r3, pc}
