# Two meta-prototype compute cores plus pooling, SIMD and an off-chip DRAM controller
name: meta-proto-2-core-with-pooling-and-offchip-cores

# Core catalogue (id ➜ YAML description)
cores:
  0: meta_prototype.yaml   # compute-core A
  1: meta_prototype.yaml   # compute-core B
  2: pooling.yaml          # dedicated pooling engine
  3: simd.yaml             # general SIMD unit
  4: offchip.yaml          # DRAM controller

offchip_core_id: 4         # which core provides external memory
unit_energy_cost: 0        # default energy per word

# Explicit on-chip topology
core_connectivity:
  # ───── 2-D mesh link between the two compute cores ─────
  - type: link
    cores: [0, 1]
    bandwidth: 64

  # ───── Pooling core connected to each compute core ────
  - type: link
    cores: [0, 2]
    bandwidth: 64
  - type: link
    cores: [1, 2]
    bandwidth: 64

  # ───── SIMD core connected to each compute core ───────
  - type: link
    cores: [0, 3]
    bandwidth: 64
  - type: link
    cores: [1, 3]
    bandwidth: 64

  # ───── Shared off-chip bus (all cores ↔ DRAM) ─────────
  - type: bus
    cores: [0, 1, 2, 3, 4]   # includes the DRAM controller itself
    bandwidth: 128           # fatter than on-chip links
