#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Fri Feb 18 11:31:15 2011
# Process ID: 4736
# Log file: M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/planAhead_run_1/planAhead.log
# Journal file: M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/pa.fromNetlist.tcl
# create_project -name top_cru -dir "M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/planAhead_run_1" -part xc5vfx30tff665-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {M:/MASTER/COMPET/Trigger/HW/HDL/top/ise} }
# set_param project.paUcfFile  "M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf"
# add_files "M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Run is defaulting to constrset part: xc5vfx30tff665-1
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-4736-fyspc-epf02\ngc2edif\top.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-4736-fyspc-epf02\ngc2edif\top.edif'
INFO: [HD-ArchReader 18] Reading macro library C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5fx/hd_int_macros.edn
INFO: [HD-EDIFIN 0] Parsing Edif File 'C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5fx/hd_int_macros.edn'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File 'C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5fx/hd_int_macros.edn'
WARN: [HD-NETLIST 3] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' defined in file 'top.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
INFO: [HD-ArchReader 15] Reading bus macro file C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/virtex5/pr_bus_macros.xml
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5fx/xc5vfx30t/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5fx/xc5vfx30t/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5fx/xc5vfx30t/ff665/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/virtex5/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5fx/xc5vfx30t/ff665/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/virtex5/drc.xml
INFO: [HD-UCFReader 0] Parsing UCF File : M:\MASTER\COMPET\Trigger\HW\HDL\top\top.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : M:\MASTER\COMPET\Trigger\HW\HDL\top\top.ucf

DESIGN RULE CHECK VIOLATION REPORT
   Build: PlanAhead v12.4 by hdbuild
          on  Tue Nov  9 17:32:56 MST 2010
  Report: by kimei on host fyspc-epf02, pid 4736
          on Fri Feb 18 11:31:47 2011

REPORT SUMMARY
            Netlist: netlist
          Floorplan: <none>
      Design limits: <entire design considered>
             Checks: Unknown block name
                     Unknown Unisim pin name
                     Mismatching Attribute
           Max vios: <unlimited>
         Vios found: 0

REPORT DETAILS
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5.lib .
startgroup
set_property loc IOB_X1Y21 [get_ports MCLK100]
set_property is_fixed true  [get_ports MCLK100]
endgroup
startgroup
set_property loc IOB_X1Y129 [get_ports FPGA100M]
set_property is_fixed true  [get_ports FPGA100M]
endgroup
startgroup
set_property loc IOB_X0Y21 [get_ports RESET]
set_property is_fixed true  [get_ports RESET]
endgroup
startgroup
set_property loc IOB_X0Y23 [get_ports RESET_ROC]
set_property is_fixed true  [get_ports RESET_ROC]
endgroup
set_property loc "" [get_ports RESET_ROC]
startgroup
set_property loc IOB_X0Y21 [get_ports RESET]
set_property is_fixed true  [get_ports RESET]
endgroup
startgroup
set_property loc IOB_X0Y23 [get_ports RESET_ROC]
set_property is_fixed true  [get_ports RESET_ROC]
endgroup
startgroup
set_property loc IOB_X0Y23 [get_ports RESET_ROC]
set_property is_fixed true  [get_ports RESET_ROC]
endgroup
save_design
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
