<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="esercizio_13.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="omega_network.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="omega_network.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="omega_network.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="omega_network.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="omega_network.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="omega_network.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="omega_network.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="omega_network.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="omega_network.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="omega_network.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="omega_network.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="omega_network.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="omega_network.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="omega_network.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="omega_network.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="omega_network.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="omega_network.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="omega_network.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="omega_network.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="omega_network.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="omega_network.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="omega_network.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="omega_network.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="omega_network_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="omega_network_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="omega_network_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="omega_network_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="omega_network_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="omega_network_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="omega_network_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="omega_network_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="omega_network_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="omega_network_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="omega_network_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="omega_network_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="omega_network_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="omega_network_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="omega_network_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="omega_network_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="omega_network_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="omega_network_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="omega_network_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1576281750" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1576281750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576283364" xil_pn:in_ck="-6398967133225560165" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1576283364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="decoder_2_4.vhd"/>
      <outfile xil_pn:name="demux_1_2.vhd"/>
      <outfile xil_pn:name="demux_1_4.vhd"/>
      <outfile xil_pn:name="logic_arbiter.vhd"/>
      <outfile xil_pn:name="mux_2_1.vhd"/>
      <outfile xil_pn:name="mux_4_1.vhd"/>
      <outfile xil_pn:name="omega_network.vhd"/>
      <outfile xil_pn:name="omega_network_tb.vhd"/>
      <outfile xil_pn:name="operative_unit.vhd"/>
      <outfile xil_pn:name="switch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1576282703" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6225120333942508487" xil_pn:start_ts="1576282703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576282703" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6199597005870942107" xil_pn:start_ts="1576282703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576281750" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5404833367887419425" xil_pn:start_ts="1576281750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576283364" xil_pn:in_ck="-6398967133225560165" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1576283364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="decoder_2_4.vhd"/>
      <outfile xil_pn:name="demux_1_2.vhd"/>
      <outfile xil_pn:name="demux_1_4.vhd"/>
      <outfile xil_pn:name="logic_arbiter.vhd"/>
      <outfile xil_pn:name="mux_2_1.vhd"/>
      <outfile xil_pn:name="mux_4_1.vhd"/>
      <outfile xil_pn:name="omega_network.vhd"/>
      <outfile xil_pn:name="omega_network_tb.vhd"/>
      <outfile xil_pn:name="operative_unit.vhd"/>
      <outfile xil_pn:name="switch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1576283367" xil_pn:in_ck="-6398967133225560165" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6807681163143677388" xil_pn:start_ts="1576283364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="omega_network_tb_beh.prj"/>
      <outfile xil_pn:name="omega_network_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1576283368" xil_pn:in_ck="2946116977619967799" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5595543336628159383" xil_pn:start_ts="1576283367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="omega_network_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1576195394" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1576195394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576195394" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7719237830007349977" xil_pn:start_ts="1576195394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576195394" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5404833367887419425" xil_pn:start_ts="1576195394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576195394" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1576195394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576195394" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3687887276565182853" xil_pn:start_ts="1576195394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576195394" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1576195394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576195394" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="823457250256354859" xil_pn:start_ts="1576195394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576283478" xil_pn:in_ck="5554358482913022948" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6486729934229200894" xil_pn:start_ts="1576283468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="omega_network.lso"/>
      <outfile xil_pn:name="omega_network.ngc"/>
      <outfile xil_pn:name="omega_network.ngr"/>
      <outfile xil_pn:name="omega_network.prj"/>
      <outfile xil_pn:name="omega_network.stx"/>
      <outfile xil_pn:name="omega_network.syr"/>
      <outfile xil_pn:name="omega_network.xst"/>
      <outfile xil_pn:name="omega_network_tb_beh.prj"/>
      <outfile xil_pn:name="omega_network_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1576196207" xil_pn:in_ck="58760364243309699" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3675903224776802470" xil_pn:start_ts="1576196207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1576196214" xil_pn:in_ck="-458984949720662725" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6646155261163830866" xil_pn:start_ts="1576196207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="omega_network.bld"/>
      <outfile xil_pn:name="omega_network.ngd"/>
      <outfile xil_pn:name="omega_network_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1576196239" xil_pn:in_ck="-458984949720662724" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1576196214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="omega_network.pcf"/>
      <outfile xil_pn:name="omega_network_map.map"/>
      <outfile xil_pn:name="omega_network_map.mrp"/>
      <outfile xil_pn:name="omega_network_map.ncd"/>
      <outfile xil_pn:name="omega_network_map.ngm"/>
      <outfile xil_pn:name="omega_network_map.xrpt"/>
      <outfile xil_pn:name="omega_network_summary.xml"/>
      <outfile xil_pn:name="omega_network_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1576196268" xil_pn:in_ck="6633571430184208981" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1576196239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="omega_network.ncd"/>
      <outfile xil_pn:name="omega_network.pad"/>
      <outfile xil_pn:name="omega_network.par"/>
      <outfile xil_pn:name="omega_network.ptwx"/>
      <outfile xil_pn:name="omega_network.unroutes"/>
      <outfile xil_pn:name="omega_network.xpi"/>
      <outfile xil_pn:name="omega_network_pad.csv"/>
      <outfile xil_pn:name="omega_network_pad.txt"/>
      <outfile xil_pn:name="omega_network_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1576196296" xil_pn:in_ck="-9037107713405357611" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1576196268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="omega_network.bgn"/>
      <outfile xil_pn:name="omega_network.bit"/>
      <outfile xil_pn:name="omega_network.drc"/>
      <outfile xil_pn:name="omega_network.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1576196990" xil_pn:in_ck="-9037107713405370465" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1576196990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1576196268" xil_pn:in_ck="-458984949720662856" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1576196256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="omega_network.twr"/>
      <outfile xil_pn:name="omega_network.twx"/>
    </transform>
  </transforms>

</generated_project>
