$date
	Fri Oct 30 23:20:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ejercicio3_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module JK_Flip_Flop $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # enable $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ( q1 $end
$var wire 1 ) q2 $end
$var wire 1 & reset $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 ! q $end
$scope module JK $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # enable $end
$var wire 1 & reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
0'
1&
0%
0$
1#
1"
0!
$end
#5
0&
0"
#10
1"
#15
1'
1*
0"
1$
#20
0*
1+
0(
1)
1!
1"
#25
0"
#30
1"
#35
0"
#40
1"
#45
0"
#50
1"
#55
0"
#60
1"
#65
0'
0+
0"
1%
#70
1'
1*
1(
0)
0!
1"
#75
0"
#80
0'
0*
0(
1)
1!
1"
#85
0"
#90
1'
1*
1(
0)
0!
1"
#95
0"
#100
0'
0*
0(
1)
1!
1"
#105
0"
#110
1'
1*
1(
0)
0!
1"
#115
0'
0*
0"
0$
#120
1"
#125
1'
1*
0"
0%
1$
#130
0*
1+
0(
1)
1!
1"
#135
0"
0$
#140
1"
#145
0"
#150
1"
#155
0"
#160
1"
#165
0'
0+
0"
1%
#170
1(
0)
0!
1"
#175
0"
#180
1"
#185
0"
#190
1"
#195
0"
#200
1"
#205
0"
#210
1"
#215
0"
