{"sha": "a0f4ee6ee5336997f2a3eeaca330d225ae82ace8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTBmNGVlNmVlNTMzNjk5N2YyYTNlZWFjYTMzMGQyMjVhZTgyYWNlOA==", "commit": {"author": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2015-07-06T16:56:11Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2015-07-06T16:56:11Z"}, "message": "Optimize i?86-*-elfiamcu for iamcu by default\n\nDefault -mtune=/-march= to iamcu for i[34567]86-*-elfiamcu targets.\n\n\t* config.gcc (x86_archs): Add iamcu.\n\t(with_cpu): Default to iamcu for i[34567]86-*-elfiamcu.\n\t(with_arch): Likewise.\n\t* doc/invoke.texi: Add iamcu.\n\nFrom-SVN: r225464", "tree": {"sha": "76ab9546cff1a7baaf0e1b0fde5749d5862116fb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/76ab9546cff1a7baaf0e1b0fde5749d5862116fb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a0f4ee6ee5336997f2a3eeaca330d225ae82ace8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a0f4ee6ee5336997f2a3eeaca330d225ae82ace8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a0f4ee6ee5336997f2a3eeaca330d225ae82ace8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a0f4ee6ee5336997f2a3eeaca330d225ae82ace8/comments", "author": null, "committer": null, "parents": [{"sha": "ee40b04429bbf86e94579b11e29b7ece7b3c08a9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ee40b04429bbf86e94579b11e29b7ece7b3c08a9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ee40b04429bbf86e94579b11e29b7ece7b3c08a9"}], "stats": {"total": 11, "additions": 10, "deletions": 1}, "files": [{"sha": "f0405fe2bcd780402a38ab5e6a8f1ad656e30bc4", "filename": "gcc/config.gcc", "status": "modified", "additions": 7, "deletions": 1, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a0f4ee6ee5336997f2a3eeaca330d225ae82ace8/gcc%2Fconfig.gcc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a0f4ee6ee5336997f2a3eeaca330d225ae82ace8/gcc%2Fconfig.gcc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig.gcc?ref=a0f4ee6ee5336997f2a3eeaca330d225ae82ace8", "patch": "@@ -585,7 +585,7 @@ tm_defines=\"$tm_defines LIBC_GLIBC=1 LIBC_UCLIBC=2 LIBC_BIONIC=3 LIBC_MUSL=4\"\n x86_archs=\"athlon athlon-4 athlon-fx athlon-mp athlon-tbird \\\n athlon-xp k6 k6-2 k6-3 geode c3 c3-2 winchip-c6 winchip2 i386 i486 \\\n i586 i686 pentium pentium-m pentium-mmx pentium2 pentium3 pentium3m \\\n-pentium4 pentium4m pentiumpro prescott\"\n+pentium4 pentium4m pentiumpro prescott iamcu\"\n \n # 64-bit x86 processors supported by --with-arch=.  Each processor\n # MUST be separated by exactly one space.\n@@ -3278,6 +3278,9 @@ esac\n # This block sets nothing except for with_cpu.\n if test x$with_cpu = x ; then\n   case ${target} in\n+    i[34567]86-*-elfiamcu)\n+      with_cpu=iamcu\n+      ;;\n     i[34567]86-*-*|x86_64-*-*)\n       with_cpu=$cpu\n       ;;\n@@ -3370,6 +3373,9 @@ if test x$with_arch = x ; then\n       # Default arch is set via TARGET_SUBTARGET32_ISA_DEFAULT\n       # and TARGET_SUBTARGET64_ISA_DEFAULT in config/i386/darwin.h.\n       ;;\n+    i[34567]86-*-elfiamcu)\n+      with_arch=iamcu\n+      ;;\n     i[34567]86-*-*)\n       # --with-fpmath sets the default ISA to SSE2, which is the same\n       # ISA supported by Pentium 4."}, {"sha": "b28e5d60f5c9180f53e7f10df76f7a3fc31964f4", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a0f4ee6ee5336997f2a3eeaca330d225ae82ace8/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a0f4ee6ee5336997f2a3eeaca330d225ae82ace8/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=a0f4ee6ee5336997f2a3eeaca330d225ae82ace8", "patch": "@@ -22250,6 +22250,9 @@ Intel i486 CPU@.  (No scheduling is implemented for this chip.)\n @itemx pentium\n Intel Pentium CPU with no MMX support.\n \n+@item iamcu\n+Intel MCU, based on Intel Pentium CPU.\n+\n @item pentium-mmx\n Intel Pentium MMX CPU, based on Pentium core with MMX instruction set support.\n "}]}