// Seed: 1609702602
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri0 id_6#(.id_10(1'b0 - 1)),
    input tri0 id_7,
    input wor id_8
);
  wire id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri0 id_5
);
  wire id_7;
  module_0(
      id_0, id_4, id_5, id_0, id_5, id_0, id_1, id_1, id_2
  );
endmodule
