

================================================================
== Vitis HLS Report for 'ddr_write_1'
================================================================
* Date:           Thu Dec 15 12:14:16 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      138|      359|  1.380 us|  3.590 us|  138|  359|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_ddr_write_1_Pipeline_1_fu_354  |ddr_write_1_Pipeline_1  |      207|      207|   2.070 us|   2.070 us|  207|  207|       no|
        |grp_ddr_write_1_Pipeline_2_fu_364  |ddr_write_1_Pipeline_2  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       84|       84|         3|          -|          -|    28|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    206|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     429|    451|    -|
|Memory           |        0|    -|      16|      4|    0|
|Multiplexer      |        -|    -|       -|    756|    -|
|Register         |        -|    -|     400|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     845|   1417|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+----------------------------+---------+----+-----+-----+-----+
    |              Instance             |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+----------------------------+---------+----+-----+-----+-----+
    |grp_ddr_write_1_Pipeline_1_fu_354  |ddr_write_1_Pipeline_1      |        0|   0|   21|   71|    0|
    |grp_ddr_write_1_Pipeline_2_fu_364  |ddr_write_1_Pipeline_2      |        0|   0|   14|   71|    0|
    |mul_32s_9ns_32_1_1_U14             |mul_32s_9ns_32_1_1          |        0|   1|    0|   21|    0|
    |mul_3ns_9ns_11_1_1_U15             |mul_3ns_9ns_11_1_1          |        0|   0|    0|   50|    0|
    |urem_32ns_32ns_32_36_seq_1_U13     |urem_32ns_32ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    +-----------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                              |                            |        0|   1|  429|  451|    0|
    +-----------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                       Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |ringbuffer_header_bytes_U  |ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W  |        0|  16|   4|    0|    28|    8|     1|          224|
    +---------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                   |        0|  16|   4|    0|    28|    8|     1|          224|
    +---------------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln148_fu_572_p2    |         +|   0|  0|  16|          16|           1|
    |add_ln149_1_fu_584_p2  |         +|   0|  0|   8|           8|           1|
    |add_ln149_fu_483_p2    |         +|   0|  0|  32|          32|           3|
    |add_ln154_1_fu_499_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln154_fu_494_p2    |         +|   0|  0|  32|          32|           5|
    |add_ln17_fu_519_p2     |         +|   0|  0|  32|          32|           5|
    |empty_83_fu_406_p2     |         +|   0|  0|   7|           5|           1|
    |grp_fu_447_p0          |         +|   0|  0|  32|          32|           1|
    |ap_block_state65       |       and|   0|  0|   1|           1|           1|
    |exitcond116_fu_400_p2  |      icmp|   0|  0|   2|           5|           4|
    |icmp_ln147_fu_465_p2   |      icmp|   0|  0|  12|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 206|         227|          86|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  331|         73|    1|         73|
    |loop_index9_fu_122                |    9|          2|    5|         10|
    |m_axi_ps_ddr_AWADDR               |   25|          6|   32|        192|
    |m_axi_ps_ddr_AWBURST              |   13|          3|    2|          6|
    |m_axi_ps_ddr_AWCACHE              |   13|          3|    4|         12|
    |m_axi_ps_ddr_AWID                 |   13|          3|    1|          3|
    |m_axi_ps_ddr_AWLEN                |   25|          6|   32|        192|
    |m_axi_ps_ddr_AWLOCK               |   13|          3|    2|          6|
    |m_axi_ps_ddr_AWPROT               |   13|          3|    3|          9|
    |m_axi_ps_ddr_AWQOS                |   13|          3|    4|         12|
    |m_axi_ps_ddr_AWREGION             |   13|          3|    4|         12|
    |m_axi_ps_ddr_AWSIZE               |   13|          3|    3|          9|
    |m_axi_ps_ddr_AWUSER               |   13|          3|    1|          3|
    |m_axi_ps_ddr_AWVALID              |   17|          4|    1|          4|
    |m_axi_ps_ddr_BREADY               |   17|          4|    1|          4|
    |m_axi_ps_ddr_WDATA                |   17|          4|    8|         32|
    |m_axi_ps_ddr_WID                  |   13|          3|    1|          3|
    |m_axi_ps_ddr_WLAST                |   13|          3|    1|          3|
    |m_axi_ps_ddr_WSTRB                |   17|          4|    1|          4|
    |m_axi_ps_ddr_WUSER                |   13|          3|    1|          3|
    |m_axi_ps_ddr_WVALID               |   17|          4|    1|          4|
    |ps_ddr_blk_n_AR                   |    9|          2|    1|          2|
    |ps_ddr_blk_n_AW                   |    9|          2|    1|          2|
    |ps_ddr_blk_n_B                    |    9|          2|    1|          2|
    |ps_ddr_blk_n_R                    |    9|          2|    1|          2|
    |ps_ddr_blk_n_W                    |    9|          2|    1|          2|
    |reg_375                           |    9|          2|    8|         16|
    |reg_380                           |    9|          2|    8|         16|
    |ringbuffer_header_bytes_address0  |   33|          8|    5|         40|
    |ringbuffer_header_bytes_address1  |   29|          7|    5|         35|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  756|        172|  140|        713|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln149_1_reg_794                             |   8|   0|    8|          0|
    |add_ln154_1_reg_747                             |  32|   0|   32|          0|
    |add_ln17_reg_763                                |  32|   0|   32|          0|
    |ap_CS_fsm                                       |  72|   0|   72|          0|
    |dropped_uart_counter                            |  16|   0|   16|          0|
    |empty_85_reg_758                                |  11|   0|   11|          0|
    |grp_ddr_write_1_Pipeline_1_fu_354_ap_start_reg  |   1|   0|    1|          0|
    |grp_ddr_write_1_Pipeline_2_fu_364_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln147_reg_732                              |   1|   0|    1|          0|
    |loop_index9_fu_122                              |   5|   0|    5|          0|
    |loop_index9_load_reg_616                        |   5|   0|    5|          0|
    |mul_ln154_reg_736                               |  32|   0|   32|          0|
    |nextWriteUartIndex_reg_724                      |  32|   0|   32|          0|
    |ps_ddr_addr_7_reg_741                           |  32|   0|   32|          0|
    |ps_ddr_addr_read_reg_634                        |   8|   0|    8|          0|
    |reg_375                                         |   8|   0|    8|          0|
    |reg_380                                         |   8|   0|    8|          0|
    |ringbuffer_header_bytes_load_24_reg_649         |   8|   0|    8|          0|
    |ringbuffer_header_bytes_load_25_reg_654         |   8|   0|    8|          0|
    |ringbuffer_header_bytes_load_30_reg_669         |   8|   0|    8|          0|
    |ringbuffer_header_bytes_load_31_reg_674         |   8|   0|    8|          0|
    |writeUartIndex_reg_694                          |  32|   0|   32|          0|
    |write_index_array_0_reg_774                     |   8|   0|    8|          0|
    |write_index_array_1_reg_779                     |   8|   0|    8|          0|
    |write_index_array_2_reg_784                     |   8|   0|    8|          0|
    |write_index_array_3_reg_789                     |   8|   0|    8|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 400|   0|  400|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|              ddr_write.1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|              ddr_write.1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|              ddr_write.1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|              ddr_write.1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|              ddr_write.1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|              ddr_write.1|  return value|
|m_axi_ps_ddr_AWVALID              |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY              |   in|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR               |  out|   32|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWID                 |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN                |  out|   32|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE               |  out|    3|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST              |  out|    2|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK               |  out|    2|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE              |  out|    4|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT               |  out|    3|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS                |  out|    4|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION             |  out|    4|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER               |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID               |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY               |   in|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA                |  out|    8|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB                |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST                |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_WID                  |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER                |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID              |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY              |   in|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR               |  out|   32|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARID                 |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN                |  out|   32|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE               |  out|    3|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST              |  out|    2|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK               |  out|    2|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE              |  out|    4|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT               |  out|    3|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS                |  out|    4|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION             |  out|    4|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER               |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID               |   in|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY               |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA                |   in|    8|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST                |   in|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_RID                  |   in|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM             |   in|   11|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER                |   in|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP                |   in|    2|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID               |   in|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY               |  out|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP                |   in|    2|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_BID                  |   in|    1|       m_axi|                   ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER                |   in|    1|       m_axi|                   ps_ddr|       pointer|
|ddr_header                        |   in|   32|     ap_none|               ddr_header|        scalar|
|device_id                         |   in|    3|     ap_none|                device_id|        scalar|
|uart_fifo_address0                |  out|   11|   ap_memory|                uart_fifo|         array|
|uart_fifo_ce0                     |  out|    1|   ap_memory|                uart_fifo|         array|
|uart_fifo_q0                      |   in|    8|   ap_memory|                uart_fifo|         array|
|PL_Ctrl_fifo_index_address0       |  out|    3|   ap_memory|       PL_Ctrl_fifo_index|         array|
|PL_Ctrl_fifo_index_ce0            |  out|    1|   ap_memory|       PL_Ctrl_fifo_index|         array|
|PL_Ctrl_fifo_index_we0            |  out|    1|   ap_memory|       PL_Ctrl_fifo_index|         array|
|PL_Ctrl_fifo_index_d0             |  out|   11|   ap_memory|       PL_Ctrl_fifo_index|         array|
|PL_Header_pkt_len_bytes_address0  |  out|    3|   ap_memory|  PL_Header_pkt_len_bytes|         array|
|PL_Header_pkt_len_bytes_ce0       |  out|    1|   ap_memory|  PL_Header_pkt_len_bytes|         array|
|PL_Header_pkt_len_bytes_we0       |  out|    1|   ap_memory|  PL_Header_pkt_len_bytes|         array|
|PL_Header_pkt_len_bytes_d0        |  out|   16|   ap_memory|  PL_Header_pkt_len_bytes|         array|
|PL_Ctrl_first_time_address0       |  out|    3|   ap_memory|       PL_Ctrl_first_time|         array|
|PL_Ctrl_first_time_ce0            |  out|    1|   ap_memory|       PL_Ctrl_first_time|         array|
|PL_Ctrl_first_time_we0            |  out|    1|   ap_memory|       PL_Ctrl_first_time|         array|
|PL_Ctrl_first_time_d0             |  out|    1|   ap_memory|       PL_Ctrl_first_time|         array|
|PL_Ctrl_first_timestamp_address0  |  out|    3|   ap_memory|  PL_Ctrl_first_timestamp|         array|
|PL_Ctrl_first_timestamp_ce0       |  out|    1|   ap_memory|  PL_Ctrl_first_timestamp|         array|
|PL_Ctrl_first_timestamp_we0       |  out|    1|   ap_memory|  PL_Ctrl_first_timestamp|         array|
|PL_Ctrl_first_timestamp_d0        |  out|   64|   ap_memory|  PL_Ctrl_first_timestamp|         array|
+----------------------------------+-----+-----+------------+-------------------------+--------------+

