HelpInfo,C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\bin\assistant
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||system.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/115||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||system.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/116||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||system.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/117||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||system.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/118||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||system.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/119||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||system.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/120||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||system.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/121||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||system.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/122||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||system.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/123||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||system.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/124||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||system.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/125||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||system.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/126||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||system.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/127||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||system.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/128||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||system.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/129||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||system.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/130||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||system.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/131||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||system.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/132||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||system.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/133||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||system.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/134||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||system.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/135||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||system.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/136||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||system.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/137||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||system.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/138||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||system.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/139||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||system.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/140||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||system.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/141||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||system.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/142||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||system.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/143||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||system.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/144||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||system.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/145||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||system.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/152||system_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||system.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/153||system_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||system.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/154||system_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||system.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/155||system_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||system.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/172||system_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||system.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/176||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||system.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/177||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||system.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/178||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||system.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/179||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||system.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/180||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||system.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/187||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||system.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/194||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||system.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/201||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||system.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/208||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||system.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/218||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||system.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/219||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||system.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/220||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||system.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/221||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||system.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/222||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||system.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/223||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||system.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/224||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||system.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/225||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||system.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/226||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||system.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/227||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||system.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/228||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||system.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/229||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||system.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/230||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||system.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/231||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||system.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/232||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||system.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/233||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||system.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/234||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||system.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/235||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||system.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/236||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||system.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/237||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||system.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/238||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||system.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/239||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||system.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/240||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||system.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/241||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||system.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/242||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||system.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/243||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||system.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/244||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||system.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/245||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||system.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/246||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||system.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/247||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||system.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/248||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||system.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/249||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||system.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/250||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||BN132||@W:Removing sequential instance system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||system.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/381||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||system.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/382||system_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||system.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/383||system_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||system.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/384||system_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||system.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/385||system_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||system.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/386||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||system.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/387||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||system.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/388||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||system.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/389||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||system.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/390||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||system.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/391||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||system.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/392||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||system.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/393||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||system.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/394||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||system.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/395||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||system.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/396||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||system.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/397||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/398||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/399||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/400||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/401||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/402||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/403||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/404||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/405||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/406||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/407||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/408||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||system.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/409||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||system.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/410||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||system.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/411||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||system.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/412||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||system.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/413||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||system.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/414||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||system.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/415||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||system.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/416||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||system.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/417||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||system.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/418||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||system.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/419||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||system.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/420||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||system.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/421||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist system ||system.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/422||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 39 sequential elements including system_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||system.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/452||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||system.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/453||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||system.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/455||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||system.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/526||system_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||system.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/527||system_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||system.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/528||system_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||system.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/529||system_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\system_sb\FABOSC_0\system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance system_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance system_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||system.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/530||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance system_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance system_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||system.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/531||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance system_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||system.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/532||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance system_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||system.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/533||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing sequential instance system_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 because it is equivalent to instance system_sb_0.CORERESETP_0.sm1_areset_n_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||system.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/534||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN132||@W:Removing sequential instance system_sb_0.CORERESETP_0.sm1_areset_n_clk_base because it is equivalent to instance system_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||system.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/535||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.system(verilog)) because it does not drive other instances.||system.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/555||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_state[6] (in view: work.system(verilog)) because it does not drive other instances.||system.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/556||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif1_core (in view: work.system(verilog)) because it does not drive other instances.||system.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/572||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif0_core (in view: work.system(verilog)) because it does not drive other instances.||system.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/574||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/576||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.RESET_N_M2F_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/577||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/578||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/580||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/582||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/584||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/586||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/588||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/589||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/590||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.system(verilog)) because it does not drive other instances.||system.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/591||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/592||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.system(verilog)) because it does not drive other instances.||system.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/593||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base (in view: work.system(verilog)) because it does not drive other instances.||system.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/594||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.RESET_N_M2F_clk_base (in view: work.system(verilog)) because it does not drive other instances.||system.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/595||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.system(verilog)) because it does not drive other instances.||system.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/596||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.system(verilog)) because it does not drive other instances.||system.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/597||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.system(verilog)) because it does not drive other instances.||system.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/598||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.system(verilog)) because it does not drive other instances.||system.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/599||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.system(verilog)) because it does not drive other instances.||system.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/600||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.ddr_settled (in view: work.system(verilog)) because it does not drive other instances.||system.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/601||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif3_core (in view: work.system(verilog)) because it does not drive other instances.||system.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/603||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.release_sdif2_core (in view: work.system(verilog)) because it does not drive other instances.||system.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/605||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/607||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.system(verilog)) because it does not drive other instances.||system.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/608||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/609||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.system(verilog)) because it does not drive other instances.||system.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/610||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/611||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.system(verilog)) because it does not drive other instances.||system.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/612||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.system(verilog)) because it does not drive other instances.||system.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/613||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.system(verilog)) because it does not drive other instances.||system.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/614||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.MSS_HPMS_READY_int (in view: work.system(verilog)) because it does not drive other instances.||system.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/615||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_state[5] (in view: work.system(verilog)) because it does not drive other instances.||system.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/616||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_state[4] (in view: work.system(verilog)) because it does not drive other instances.||system.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/617||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_state[3] (in view: work.system(verilog)) because it does not drive other instances.||system.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/618||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_state[2] (in view: work.system(verilog)) because it does not drive other instances.||system.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/619||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_state[1] (in view: work.system(verilog)) because it does not drive other instances.||system.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/620||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.sm0_state[0] (in view: work.system(verilog)) because it does not drive other instances.||system.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/621||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.mss_ready_state (in view: work.system(verilog)) because it does not drive other instances.||system.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/622||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BN362||@N: Removing sequential instance system_sb_0.CORERESETP_0.mss_ready_select (in view: work.system(verilog)) because it does not drive other instances.||system.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/623||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||MT420||@W:Found inferred clock system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net system_sb_0.CCC_0.GL0_net.||system.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/682||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net system_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||system.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\system.srr'/linenumber/683||null;null
Implementation;Place and Route;RootName:system
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||system_layout_log.log;liberoaction://open_report/file/system_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||system_generateBitstream.log;liberoaction://open_report/file/system_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:system
