INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/Mode1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/imports/new/hex_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/time_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.srcs/sources_1/new/watch_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watch_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aaron/Documents/ECE 316/Lab6_a/Lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
