dp ADDI(
	in a : tc(32);
	in b : tc(32);
	out add_out : tc(32)
	){
	reg r1 : tc(32);
	sig s2 : tc(32);

	always{	
		r1 = a;
		s2 = b;
		add_out = r1+s2;
	}
}
dp testAddi(out A, B:tc(32);
in R:tc(32))
{
always{
 $display($dec, "Cycle:", $cycle, ", A=", A , ", B=", B , ", R=", R);
 }

sfg test_0 { A=3; B=6; }
sfg test_1 { A=23; B=17; }
sfg test_2 { A=12; B=0; }
}

// note : State machine to control the adder testbench.
fsm f_testbench(testAddi)
{
initial s0; // begin with state s0
state s1, s2; // other states are: s1, s2
@s0 (test_0) -> s1; // run test_0 and go to s1
@s1 (test_1) -> s2; // run test_1 and go to s2
@s2 (test_2) -> s0; // run test_2 and go to s0
}
system myFirstSystem
{
ADDI(A, B, R);
testAddi(A, B, R);
}
