// Seed: 983641768
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output wire id_2,
    input  tri  id_3,
    output wor  id_4
);
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2,
    output wire id_3,
    output uwire id_4,
    input tri0 id_5
);
  supply1 id_7;
  assign id_7 = 1;
  assign id_7 = id_0;
  module_0(
      id_0, id_5, id_7, id_2, id_3
  );
endmodule
module module_3 (
    module_2,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_11 :
  assert property (@(posedge id_8) 1)
  else $display(id_4, 1, 1'b0, 1'b0, id_1);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17;
  module_2(
      id_6, id_17, id_2, id_17, id_10, id_15, id_8, id_13, id_17, id_17
  );
endmodule
