// Seed: 1049764017
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    inout id_2
);
  logic id_3;
  assign id_3 = 1;
  logic id_4;
  logic id_5 = 1'd0;
  assign id_1 = id_5;
endmodule
