
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14252588 heartbeat IPC: 1.92832 cumulative IPC: 1.95 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18783346 heartbeat IPC: 2.20714 cumulative IPC: 2.02879 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23934253 heartbeat IPC: 1.94141 cumulative IPC: 2.00621 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28739798 heartbeat IPC: 2.08093 cumulative IPC: 2.02072 (Simulation time: 0 hr 6 min 21 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33497086 heartbeat IPC: 2.10204 cumulative IPC: 2.03384 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37909302 heartbeat IPC: 2.26643 cumulative IPC: 2.0641 (Simulation time: 0 hr 8 min 34 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42266594 heartbeat IPC: 2.295 cumulative IPC: 2.09039 (Simulation time: 0 hr 9 min 38 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46602438 heartbeat IPC: 2.30636 cumulative IPC: 2.11237 (Simulation time: 0 hr 10 min 41 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50950163 heartbeat IPC: 2.30005 cumulative IPC: 2.12975 (Simulation time: 0 hr 11 min 44 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46953974 cumulative IPC: 2.12975 (Simulation time: 0 hr 11 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12975 instructions: 100000001 cycles: 46953974
cpu0_DTLB TOTAL     ACCESS:   40466121  HIT:   40458171  MISS:       7950
cpu0_DTLB LOAD      ACCESS:   32302988  HIT:   32300120  MISS:       2868
cpu0_DTLB RFO       ACCESS:    8163133  HIT:    8158051  MISS:       5082
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.961 cycles
cpu0_ITLB TOTAL     ACCESS:     797313  HIT:     797206  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797313  HIT:     797206  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64636  HIT:      64300  MISS:        336
cpu0_L1I LOAD      ACCESS:      64636  HIT:      64300  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.012 cycles
cpu0_STLB TOTAL     ACCESS:       8057  HIT:       7277  MISS:        780
cpu0_STLB LOAD      ACCESS:       2975  HIT:       2808  MISS:        167
cpu0_STLB RFO       ACCESS:       5082  HIT:       4469  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 182.21 cycles
cpu0_L1D TOTAL     ACCESS:   32256515  HIT:   31790793  MISS:     465722
cpu0_L1D LOAD      ACCESS:   28655976  HIT:   28499423  MISS:     156553
cpu0_L1D RFO       ACCESS:    3599770  HIT:    3290785  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        585  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 369.272 cycles
cpu0_L2C TOTAL     ACCESS:     772215  HIT:     485013  MISS:     287202
cpu0_L2C LOAD      ACCESS:     156889  HIT:     142195  MISS:      14694
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306157  HIT:     306120  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        167  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 581.301 cycles
LLC TOTAL     ACCESS:     557401  HIT:     280254  MISS:     277147
LLC LOAD      ACCESS:      14694  HIT:      11590  MISS:       3104
LLC RFO       ACCESS:     272306  HIT:     114722  MISS:     157584
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270384  HIT:     153933  MISS:     116451
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 580.642 cycles
Insertion Distribution: 
	LOAD 165 0 3760 478 
	RFO 1242 0 59202 127883 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 117232 
	 0 0 15 5 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2014  ROW_BUFFER_MISS:     158671
 DBUS AVG_CONGESTED_CYCLE:    3.99353
 WQ ROW_BUFFER_HIT:      10176  ROW_BUFFER_MISS:     143474  FULL:       4762


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.943
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

