[{"DBLP title": "Fine-grained DVFS using on-chip regulators.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2011, "MAG papers": [{"PaperId": 2048085362, "PaperTitle": "fine grained dvfs using on chip regulators", "Year": 2011, "CitationCount": 84, "EstimatedCitation": 133, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring the effects of on-chip thermal variation on high-performance multicore architectures.", "DBLP authors": ["Chen-Yong Cher", "Eren Kursun"], "year": 2011, "MAG papers": [{"PaperId": 2164332729, "PaperTitle": "exploring the effects of on chip thermal variation on high performance multicore architectures", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive timekeeping replacement: Fine-grained capacity management for shared CMP caches.", "DBLP authors": ["Carole-Jean Wu", "Margaret Martonosi"], "year": 2011, "MAG papers": [{"PaperId": 2074303271, "PaperTitle": "adaptive timekeeping replacement fine grained capacity management for shared cmp caches", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Deterministic finite automata characterization and optimization for scalable pattern matching.", "DBLP authors": ["Lucas Vespa", "Ning Weng"], "year": 2011, "MAG papers": [{"PaperId": 1974429469, "PaperTitle": "deterministic finite automata characterization and optimization for scalable pattern matching", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"southern illinois university carbondale": 2.0}}], "source": "ES"}, {"DBLP title": "Parallelization libraries: Characterizing and reducing overheads.", "DBLP authors": ["Abhishek Bhattacharjee", "Gilberto Contreras", "Margaret Martonosi"], "year": 2011, "MAG papers": [{"PaperId": 2011875368, "PaperTitle": "parallelization libraries characterizing and reducing overheads", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"rutgers university": 1.0, "nvidia": 1.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid checkpointing using emerging nonvolatile memories for future exascale systems.", "DBLP authors": ["Xiangyu Dong", "Yuan Xie", "Naveen Muralimanohar", "Norman P. Jouppi"], "year": 2011, "MAG papers": [{"PaperId": 1970958679, "PaperTitle": "hybrid checkpointing using emerging nonvolatile memories for future exascale systems", "Year": 2011, "CitationCount": 65, "EstimatedCitation": 82, "Affiliations": {"pennsylvania state university": 2.0, "hewlett packard": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient and effective misaligned data access handling in a dynamic binary translation system.", "DBLP authors": ["Jianjun Li", "Chenggang Wu", "Wei-Chung Hsu"], "year": 2011, "MAG papers": [{"PaperId": 2040531796, "PaperTitle": "efficient and effective misaligned data access handling in a dynamic binary translation system", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 1.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "DeFT: Design space exploration for on-the-fly detection of coherence misses.", "DBLP authors": ["Guru Venkataramani", "Christopher J. Hughes", "Sanjeev Kumar", "Milos Prvulovic"], "year": 2011, "MAG papers": [{"PaperId": 2023582707, "PaperTitle": "deft design space exploration for on the fly detection of coherence misses", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"facebook": 1.0, "george washington university": 1.0, "intel": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Evaluating indirect branch handling mechanisms in software dynamic translation systems.", "DBLP authors": ["Jason Hiser", "Daniel W. Williams", "Wei Hu", "Jack W. Davidson", "Jason Mars", "Bruce R. Childers"], "year": 2011, "MAG papers": [{"PaperId": 2029880463, "PaperTitle": "evaluating indirect branch handling mechanisms in software dynamic translation systems", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of virginia": 5.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs.", "DBLP authors": ["Xi E. Chen", "Tor M. Aamodt"], "year": 2011, "MAG papers": [{"PaperId": 2014468639, "PaperTitle": "hybrid analytical modeling of pending cache hits data prefetching and mshrs", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "CATCH: A mechanism for dynamically detecting cache-content-duplication in instruction caches.", "DBLP authors": ["Marios Kleanthous", "Yiannakis Sazeides"], "year": 2011, "MAG papers": [{"PaperId": 1985671208, "PaperTitle": "catch a mechanism for dynamically detecting cache content duplication in instruction caches", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of cyprus": 2.0}}], "source": "ES"}, {"DBLP title": "Managing SMT resource usage through speculative instruction window weighting.", "DBLP authors": ["Hans Vandierendonck", "Andr\u00e9 Seznec"], "year": 2011, "MAG papers": [{"PaperId": 2076828486, "PaperTitle": "managing smt resource usage through speculative instruction window weighting", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"french institute for research in computer science and automation": 1.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "Power gating strategies on GPUs.", "DBLP authors": ["Po-Han Wang", "Chia-Lin Yang", "Yen-Ming Chen", "Yu-Jung Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2024001079, "PaperTitle": "power gating strategies on gpus", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 71, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic access distance driven cache replacement.", "DBLP authors": ["Min Feng", "Chen Tian", "Changhui Lin", "Rajiv Gupta"], "year": 2011, "MAG papers": [{"PaperId": 2007811959, "PaperTitle": "dynamic access distance driven cache replacement", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "Evaluating placement policies for managing capacity sharing in CMP architectures with private caches.", "DBLP authors": ["Ahmad Samih", "Yan Solihin", "Anil Krishna"], "year": 2011, "MAG papers": [{"PaperId": 2015890419, "PaperTitle": "evaluating placement policies for managing capacity sharing in cmp architectures with private caches", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ibm": 1.0, "north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Maintaining performance on power gating of microprocessor functional units by using a predictive pre-wakeup strategy.", "DBLP authors": ["Chang-Ching Yeh", "Kuei-Chung Chang", "Tien-Fu Chen", "Chingwei Yeh"], "year": 2011, "MAG papers": [{"PaperId": 2122442934, "PaperTitle": "maintaining performance on power gating of microprocessor functional units by using a predictive pre wakeup strategy", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"feng chia university": 1.0, "national chung cheng university": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "DEFCAM: A design and evaluation framework for defect-tolerant cache memories.", "DBLP authors": ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "year": 2011, "MAG papers": [{"PaperId": 2003344292, "PaperTitle": "defcam a design and evaluation framework for defect tolerant cache memories", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}]