{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 01:30:20 2022 " "Info: Processing started: Sun Jun 05 01:30:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off f1 -c f1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off f1 -c f1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "f1.v(76) " "Warning (10261): Verilog HDL Event Control warning at f1.v(76): Event Control contains a complex event expression" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 76 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "f1.v(77) " "Warning (10262): Verilog HDL Event Control warning at f1.v(77): event expression is a constant" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 77 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B f1.v(21) " "Info (10281): Verilog HDL Declaration information at f1.v(21): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "f1 f1.v(18) " "Warning (10238): Verilog Module Declaration warning at f1.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"f1\"" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file f1.v" { { "Info" "ISGN_ENTITY_NAME" "1 f1 " "Info: Found entity 1: f1" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "f1 " "Info: Elaborating entity \"f1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(84) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(84): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 84 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "f1.v(84) " "Info (10264): Verilog HDL Case Statement information at f1.v(84): all case item expressions in this case statement are onehot" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(96) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(96): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 96 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(103) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(103): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 103 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(116) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(116): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 116 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(129) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(129): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 129 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(142) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(142): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 142 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(81) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(81): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 81 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index f1.v(210) " "Warning (10235): Verilog HDL Always Construct warning at f1.v(210): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "f1.v(210) " "Warning (10762): Verilog HDL Case Statement warning at f1.v(210): can't check case statement for completeness because the case expression has too many possible states" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 210 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "f1.v(210) " "Warning (10270): Verilog HDL Case Statement warning at f1.v(210): incomplete case statement has no default case item" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED f1.v(206) " "Warning (10240): Verilog HDL Always Construct warning at f1.v(206): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP f1.v(45) " "Warning (10034): Output port \"HEX0_DP\" at f1.v(45) has no driver" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP f1.v(44) " "Warning (10034): Output port \"HEX1_DP\" at f1.v(44) has no driver" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_DP f1.v(43) " "Warning (10034): Output port \"HEX2_DP\" at f1.v(43) has no driver" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_DP f1.v(42) " "Warning (10034): Output port \"HEX3_DP\" at f1.v(42) has no driver" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] f1.v(208) " "Info (10041): Inferred latch for \"LED\[0\]\" at f1.v(208)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] f1.v(208) " "Info (10041): Inferred latch for \"LED\[1\]\" at f1.v(208)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] f1.v(208) " "Info (10041): Inferred latch for \"LED\[2\]\" at f1.v(208)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] f1.v(208) " "Info (10041): Inferred latch for \"LED\[3\]\" at f1.v(208)" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_DP GND " "Warning (13410): Pin \"HEX0_DP\" is stuck at GND" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_DP GND " "Warning (13410): Pin \"HEX1_DP\" is stuck at GND" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_DP GND " "Warning (13410): Pin \"HEX2_DP\" is stuck at GND" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_DP GND " "Warning (13410): Pin \"HEX3_DP\" is stuck at GND" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.map.smsg " "Info: Generated suppressed messages file D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "Warning (15610): No output dependent on input pin \"b\[1\]\"" {  } { { "f1.v" "" { Text "D:/school_hw/Big2.2/實驗/myhw/ffffffffffff/f1.v" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "267 " "Info: Implemented 267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Info: Implemented 218 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 01:30:21 2022 " "Info: Processing ended: Sun Jun 05 01:30:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
