\subsection{F\+I\+F\+O\+\_\+\+P\+A\+C\+K\+\_\+tb.\+vhd}
\label{FIFO__PACK__tb_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/packages/sim/\+F\+I\+F\+O\+\_\+\+P\+A\+C\+K\+\_\+tb.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/packages/sim/\+F\+I\+F\+O\+\_\+\+P\+A\+C\+K\+\_\+tb.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00002 \textcolor{keyword}{-- FILE:    FIFO\_PACK\_tb.vhd}
00003 \textcolor{keyword}{-- DESCRIPTION: }
00004 \textcolor{keyword}{-- DATE:    Feb 13, 2014}
00005 \textcolor{keyword}{-- AUTHOR(s):   Lime Microsystems}
00006 \textcolor{keyword}{-- REVISIONS:}
00007 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00008 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00009 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00010 \textcolor{vhdlkeyword}{use }ieee.numeric\_std.\textcolor{keywordflow}{all};
00011 \textcolor{vhdlkeyword}{use }work.FIFO_PACK.\textcolor{keywordflow}{all};
00012 
00013 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00014 \textcolor{keyword}{-- Entity declaration}
00015 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00016 \textcolor{keywordflow}{entity }FIFO_PACK_tb \textcolor{keywordflow}{is}
00017 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{FIFO\_PACK\_tb};
00018 
00019 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00020 \textcolor{keyword}{-- Architecture}
00021 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00022 
00023 \textcolor{keywordflow}{architecture} tb\_behave \textcolor{keywordflow}{of} FIFO_PACK_tb is
00024    \textcolor{keywordflow}{constant} \textcolor{vhdlchar}{clk0_period}    \textcolor{vhdlchar}{:} \textcolor{comment}{time} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{vhdlchar}{ns};
00025    \textcolor{keywordflow}{constant} \textcolor{vhdlchar}{clk1_period}    \textcolor{vhdlchar}{:} \textcolor{comment}{time} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{vhdlchar}{ns}; 
00026 \textcolor{keyword}{   --signals}
00027    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{clk0}\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{clk1}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00028    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reset_n}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}; 
00029    
00030    \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rdwidth}          \textcolor{vhdlchar}{:} \textcolor{comment}{integer} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{FIFORD\_SIZE}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{64}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)};
00031    
00032    \textcolor{keywordflow}{constant} \textcolor{vhdlchar}{bits}           \textcolor{vhdlchar}{:} \textcolor{comment}{integer} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{FIFO\_WORDS\_TO\_Nbits}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{512}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{true}\textcolor{vhdlchar}{)};
00033    
00034 \textcolor{vhdlkeyword}{begin }
00035    
00036   
00037 
00038    
00039    
00040    
00041    
00042 
00043    
00044 
00045    
00046 
00047 
00048 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{tb\_behave};
00049   
00050   
00051 
00052 
00053   
\end{DoxyCode}
