Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 26 13:46:46 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file ElectricGoKart_wrapper_timing_summary_routed.rpt -pb ElectricGoKart_wrapper_timing_summary_routed.pb -rpx ElectricGoKart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ElectricGoKart_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.318       -0.862                      3                 3713        0.020        0.000                      0                 3713        4.020        0.000                       0                  1675  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                     ------------           ----------      --------------
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {0.000 560.000}        1120.000        0.893           
VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock    {0.000 10.000}         20.000          50.000          
clk_fpga_0                                                                                {0.000 5.000}          10.000          100.000         
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock        {0.000 560.000}        1120.000        0.893           
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                0.684        0.000                      0                 3539        0.020        0.000                      0                 3539        4.020        0.000                       0                  1586  
  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock      558.576        0.000                      0                   92        0.184        0.000                      0                   92      559.500        0.000                       0                    52  
  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock         14.406        0.000                      0                   37        0.250        0.000                      0                   37        9.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                To Clock                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                --------                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock     1108.791        0.000                      0                    1        3.471        0.000                      0                    1  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock          9.684        0.000                      0                    3        3.009        0.000                      0                    3  
ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock          clk_fpga_0                                                                                      6.055        0.000                      0                    9        0.533        0.000                      0                    9  
ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock            clk_fpga_0                                                                                     -0.318       -0.862                      3                    5        0.396        0.000                      0                    5  
VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock             1116.543        0.000                      0                   11        0.172        0.000                      0                   11  
clk_fpga_0                                                                                ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock                  4.186        0.000                      0                   36        0.353        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                From Clock                                                                                To Clock                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                ----------                                                                                --------                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                         VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock             1116.735        0.000                      0                    8        0.426        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[4]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 4.094ns (68.213%)  route 1.908ns (31.787%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.753     3.061    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y42         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.908     5.425    lopt_4
    W14                  OBUF (Prop_obuf_I_O)         3.638     9.062 r  Digital_IO_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.062    Digital_IO_tri_o[4]
    W14                                                               r  Digital_IO_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[3]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 4.068ns (69.269%)  route 1.805ns (30.731%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.754     3.062    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y46         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.805     5.323    lopt_3
    T10                  OBUF (Prop_obuf_I_O)         3.612     8.935 r  Digital_IO_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.935    Digital_IO_tri_o[3]
    T10                                                               r  Digital_IO_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 4.046ns (69.590%)  route 1.768ns (30.410%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.742     3.050    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y50         FDSE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDSE (Prop_fdse_C_Q)         0.518     3.568 f  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           1.768     5.336    Main_Relay_tri_iobuf_1/T
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528     8.865 r  Main_Relay_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     8.865    Main_Relay_tri_io[1]
    J15                                                               r  Main_Relay_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[1]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 4.073ns (70.375%)  route 1.715ns (29.625%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.741     3.049    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.715     5.220    lopt_1
    W15                  OBUF (Prop_obuf_I_O)         3.617     8.837 r  Digital_IO_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.837    Digital_IO_tri_o[1]
    W15                                                               r  Digital_IO_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[2]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 4.076ns (70.898%)  route 1.673ns (29.102%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.755     3.063    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y47         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.673     5.192    lopt_2
    T11                  OBUF (Prop_obuf_I_O)         3.620     8.812 r  Digital_IO_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.812    Digital_IO_tri_o[2]
    T11                                                               r  Digital_IO_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_IO_tri_o[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 4.080ns (70.988%)  route 1.667ns (29.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.741     3.049    ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y29         FDRE                                         r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  ElectricGoKart_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.667     5.172    lopt
    V15                  OBUF (Prop_obuf_I_O)         3.624     8.796 r  Digital_IO_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.796    Digital_IO_tri_o[0]
    V15                                                               r  Digital_IO_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Precharge_En_tri_o[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 4.043ns (70.724%)  route 1.674ns (29.276%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.753     3.061    ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y42         FDRE                                         r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  ElectricGoKart_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.674     5.191    Precharge_En_tri_o_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     8.778 r  Precharge_En_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.778    Precharge_En_tri_o[0]
    V12                                                               r  Precharge_En_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Relay_tri_io[0]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 3.987ns (71.993%)  route 1.551ns (28.007%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.749     3.057    ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y13         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.513 r  ElectricGoKart_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.551     5.064    Main_Relay_tri_iobuf_0/I
    W16                  OBUFT (Prop_obuft_I_O)       3.531     8.595 r  Main_Relay_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     8.595    Main_Relay_tri_io[0]
    W16                                                               r  Main_Relay_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.932ns (28.306%)  route 4.893ns (71.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.765     3.073    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.106     6.512    ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X25Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.636 r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.835     7.471    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.119     7.590 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.290     8.880    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.355     9.235 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.664     9.898    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.574    12.766    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X42Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.573    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.932ns (28.306%)  route 4.893ns (71.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.765     3.073    ElectricGoKart_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.106     6.512    ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X25Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.636 r  ElectricGoKart_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.835     7.471    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.119     7.590 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.290     8.880    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.355     9.235 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.664     9.898    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.574    12.766    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X42Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.573    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  2.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.610%)  route 0.197ns (51.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X19Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ElectricGoKart_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.197     1.240    ElectricGoKart_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X19Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.285 r  ElectricGoKart_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.285    ElectricGoKart_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[1]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.832     1.202    ElectricGoKart_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  ElectricGoKart_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.092     1.265    ElectricGoKart_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.200     1.265    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[52]_i_1/O
                         net (fo=1, routed)           0.000     1.310    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[52]
    SLICE_X1Y50          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.928%)  route 0.210ns (50.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.210     1.276    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.321 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.321    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.832     1.202    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.121     1.294    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.405%)  route 0.131ns (50.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.131     1.162    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X30Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.832     1.202    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X30Y49         FDRE (Hold_fdre_C_CE)       -0.070     1.103    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.405%)  route 0.131ns (50.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.131     1.162    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X30Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.832     1.202    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X30Y49         FDRE (Hold_fdre_C_CE)       -0.070     1.103    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.405%)  route 0.131ns (50.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.131     1.162    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X30Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.832     1.202    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X30Y49         FDRE (Hold_fdre_C_CE)       -0.070     1.103    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.405%)  route 0.131ns (50.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.131     1.162    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X30Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.832     1.202    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X30Y49         FDRE                                         r  ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X30Y49         FDRE (Hold_fdre_C_CE)       -0.070     1.103    ElectricGoKart_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.104%)  route 0.211ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          0.211     1.254    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X16Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.832     1.202    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         FDRE (Hold_fdre_C_R)         0.009     1.182    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.104%)  route 0.211ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          0.211     1.254    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X16Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.832     1.202    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         FDRE (Hold_fdre_C_R)         0.009     1.182    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.104%)  route 0.211ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          0.211     1.254    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X16Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.832     1.202    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y49         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         FDRE (Hold_fdre_C_R)         0.009     1.182    ElectricGoKart_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X24Y48   ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X24Y46   ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y37   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y37   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y37   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y37   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y37   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y37   ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y42   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y42   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    ElectricGoKart_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack      558.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      559.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             558.576ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            560.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.124ns (6.302%)  route 1.843ns (93.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 563.721 - 560.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671     2.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456     3.435 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          1.843     5.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124     5.402 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000     5.402    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   561.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   561.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496   562.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367   563.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.666   563.721    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism              0.379   564.101    
                         clock uncertainty           -0.154   563.947    
    SLICE_X31Y36         FDRE (Setup_fdre_C_D)        0.032   563.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                        563.979    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                558.576    

Slack (MET) :             1114.785ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.603ns  (logic 1.354ns (29.415%)  route 3.249ns (70.586%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 1683.566 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524   564.725 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=10, routed)          0.853   565.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.152   565.730 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5/O
                         net (fo=2, routed)           1.078   566.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.352   567.160 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=2, routed)           0.590   567.750    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.326   568.076 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.728   568.804    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_0
    SLICE_X29Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.510  1683.566    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X29Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.379  1683.945    
                         clock uncertainty           -0.154  1683.791    
    SLICE_X29Y37         FDCE (Setup_fdce_C_CE)      -0.202  1683.589    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.589    
                         arrival time                        -568.804    
  -------------------------------------------------------------------
                         slack                               1114.785    

Slack (MET) :             1115.029ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.393ns  (logic 1.354ns (30.822%)  route 3.039ns (69.179%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524   564.725 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=10, routed)          0.853   565.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.152   565.730 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5/O
                         net (fo=2, routed)           1.078   566.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.352   567.160 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=2, routed)           0.590   567.750    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.326   568.076 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.518   568.594    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_0
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.379  1683.979    
                         clock uncertainty           -0.154  1683.825    
    SLICE_X26Y37         FDCE (Setup_fdce_C_CE)      -0.202  1683.623    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.623    
                         arrival time                        -568.594    
  -------------------------------------------------------------------
                         slack                               1115.029    

Slack (MET) :             1115.029ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.393ns  (logic 1.354ns (30.822%)  route 3.039ns (69.179%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524   564.725 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=10, routed)          0.853   565.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.152   565.730 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5/O
                         net (fo=2, routed)           1.078   566.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.352   567.160 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=2, routed)           0.590   567.750    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.326   568.076 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.518   568.594    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_0
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.379  1683.979    
                         clock uncertainty           -0.154  1683.825    
    SLICE_X26Y37         FDCE (Setup_fdce_C_CE)      -0.202  1683.623    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.623    
                         arrival time                        -568.594    
  -------------------------------------------------------------------
                         slack                               1115.029    

Slack (MET) :             1115.029ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.393ns  (logic 1.354ns (30.822%)  route 3.039ns (69.179%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524   564.725 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=10, routed)          0.853   565.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.152   565.730 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5/O
                         net (fo=2, routed)           1.078   566.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.352   567.160 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=2, routed)           0.590   567.750    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.326   568.076 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.518   568.594    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_0
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.379  1683.979    
                         clock uncertainty           -0.154  1683.825    
    SLICE_X26Y37         FDCE (Setup_fdce_C_CE)      -0.202  1683.623    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       1683.623    
                         arrival time                        -568.594    
  -------------------------------------------------------------------
                         slack                               1115.029    

Slack (MET) :             1115.029ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.393ns  (logic 1.354ns (30.822%)  route 3.039ns (69.179%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524   564.725 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=10, routed)          0.853   565.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.152   565.730 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5/O
                         net (fo=2, routed)           1.078   566.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.352   567.160 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=2, routed)           0.590   567.750    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.326   568.076 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.518   568.594    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_0
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.379  1683.979    
                         clock uncertainty           -0.154  1683.825    
    SLICE_X26Y37         FDCE (Setup_fdce_C_CE)      -0.202  1683.623    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.623    
                         arrival time                        -568.594    
  -------------------------------------------------------------------
                         slack                               1115.029    

Slack (MET) :             1115.029ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.393ns  (logic 1.354ns (30.822%)  route 3.039ns (69.179%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524   564.725 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=10, routed)          0.853   565.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.152   565.730 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5/O
                         net (fo=2, routed)           1.078   566.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.352   567.160 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=2, routed)           0.590   567.750    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.326   568.076 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_1/O
                         net (fo=8, routed)           0.518   568.594    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_0
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.379  1683.979    
                         clock uncertainty           -0.154  1683.825    
    SLICE_X26Y37         FDCE (Setup_fdce_C_CE)      -0.202  1683.623    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.623    
                         arrival time                        -568.594    
  -------------------------------------------------------------------
                         slack                               1115.029    

Slack (MET) :             1115.110ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.592ns  (logic 1.354ns (29.488%)  route 3.238ns (70.512%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 1683.841 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=10, routed)          0.853   565.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.152   565.730 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5/O
                         net (fo=2, routed)           1.078   566.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.352   567.160 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=2, routed)           0.314   567.474    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.326   567.800 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.992   568.793    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index0
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.786  1683.841    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.221    
                         clock uncertainty           -0.154  1684.067    
    SLICE_X30Y43         FDRE (Setup_fdre_C_CE)      -0.164  1683.903    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[28]
  -------------------------------------------------------------------
                         required time                       1683.903    
                         arrival time                        -568.793    
  -------------------------------------------------------------------
                         slack                               1115.110    

Slack (MET) :             1115.110ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.592ns  (logic 1.354ns (29.488%)  route 3.238ns (70.512%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 1683.841 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=10, routed)          0.853   565.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.152   565.730 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5/O
                         net (fo=2, routed)           1.078   566.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.352   567.160 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=2, routed)           0.314   567.474    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.326   567.800 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.992   568.793    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index0
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.786  1683.841    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.221    
                         clock uncertainty           -0.154  1684.067    
    SLICE_X30Y43         FDRE (Setup_fdre_C_CE)      -0.164  1683.903    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[29]
  -------------------------------------------------------------------
                         required time                       1683.903    
                         arrival time                        -568.793    
  -------------------------------------------------------------------
                         slack                               1115.110    

Slack (MET) :             1115.110ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]/CE
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        4.592ns  (logic 1.354ns (29.488%)  route 3.238ns (70.512%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 1683.841 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524   564.725 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/Q
                         net (fo=10, routed)          0.853   565.578    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.152   565.730 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5/O
                         net (fo=2, routed)           1.078   566.808    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_5_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.352   567.160 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3/O
                         net (fo=2, routed)           0.314   567.474    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]_i_3_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I2_O)        0.326   567.800 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index[0]_i_1/O
                         net (fo=32, routed)          0.992   568.793    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index0
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.786  1683.841    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y43         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.379  1684.221    
                         clock uncertainty           -0.154  1684.067    
    SLICE_X30Y43         FDRE (Setup_fdre_C_CE)      -0.164  1683.903    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[30]
  -------------------------------------------------------------------
                         required time                       1683.903    
                         arrival time                        -568.793    
  -------------------------------------------------------------------
                         slack                               1115.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.354%)  route 0.128ns (46.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 561.313 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.271   561.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.146   561.459 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/Q
                         net (fo=2, routed)           0.128   561.587    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg_n_0_[3]
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.350   561.326    
    SLICE_X26Y37         FDCE (Hold_fdce_C_D)         0.077   561.403    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.403    
                         arrival time                         561.587    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.120%)  route 0.134ns (47.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 561.745 - 560.000 ) 
    Source Clock Delay      (SCD):    1.372ns = ( 561.372 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.330   561.372    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.146   561.518 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/Q
                         net (fo=2, routed)           0.134   561.652    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg_n_0_[0]
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.371   561.745    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.360   561.385    
    SLICE_X26Y38         FDCE (Hold_fdce_C_D)         0.077   561.462    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.462    
                         arrival time                         561.652    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.122%)  route 0.129ns (46.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 561.313 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.271   561.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.146   561.459 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/Q
                         net (fo=2, routed)           0.129   561.588    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg_n_0_[2]
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.350   561.326    
    SLICE_X26Y37         FDCE (Hold_fdce_C_D)         0.054   561.380    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.380    
                         arrival time                         561.588    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.279ns  (logic 0.146ns (52.418%)  route 0.133ns (47.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 561.354 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.311   561.354    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.146   561.500 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/Q
                         net (fo=2, routed)           0.133   561.632    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg_n_0_[1]
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.332   561.344    
    SLICE_X26Y37         FDCE (Hold_fdce_C_D)         0.077   561.421    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.421    
                         arrival time                         561.632    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.843ns  (logic 0.045ns (5.335%)  route 0.798ns (94.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 561.744 - 560.000 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 561.042 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.798   561.841    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045   561.886 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1/O
                         net (fo=1, routed)           0.000   561.886    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_i_1_n_0
    SLICE_X31Y36         FDRE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.370   561.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
                         clock pessimism             -0.332   561.412    
                         clock uncertainty            0.154   561.566    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.098   561.664    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg
  -------------------------------------------------------------------
                         required time                       -561.665    
                         arrival time                         561.886    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.067%)  route 0.164ns (52.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 561.660 - 560.000 ) 
    Source Clock Delay      (SCD):    1.319ns = ( 561.319 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.276   561.319    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146   561.465 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/Q
                         net (fo=2, routed)           0.164   561.629    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg_n_0_[7]
    SLICE_X29Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.286   561.660    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X29Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.332   561.329    
    SLICE_X29Y37         FDCE (Hold_fdce_C_D)         0.077   561.406    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.406    
                         arrival time                         561.629    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.471%)  route 0.127ns (37.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 561.744 - 560.000 ) 
    Source Clock Delay      (SCD):    1.371ns = ( 561.371 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.329   561.371    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.167   561.538 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/Q
                         net (fo=9, routed)           0.127   561.666    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]
    SLICE_X31Y36         LUT6 (Prop_lut6_I2_O)        0.045   561.711 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000   561.711    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[1]_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.370   561.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.360   561.384    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.099   561.483    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.483    
                         arrival time                         561.711    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.471%)  route 0.127ns (37.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 561.744 - 560.000 ) 
    Source Clock Delay      (SCD):    1.371ns = ( 561.371 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.329   561.371    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X30Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.167   561.538 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/Q
                         net (fo=9, routed)           0.127   561.666    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]
    SLICE_X31Y36         LUT6 (Prop_lut6_I2_O)        0.045   561.711 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000   561.711    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[2]_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.370   561.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.360   561.384    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.099   561.483    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.483    
                         arrival time                         561.711    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.393%)  route 0.190ns (56.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 561.313 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.271   561.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.146   561.459 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/Q
                         net (fo=2, routed)           0.190   561.650    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg_n_0_[4]
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.350   561.326    
    SLICE_X26Y37         FDCE (Hold_fdce_C_D)         0.079   561.405    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.405    
                         arrival time                         561.650    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.345ns  (logic 0.191ns (55.420%)  route 0.154ns (44.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 561.313 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.271   561.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.146   561.459 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/Q
                         net (fo=2, routed)           0.154   561.613    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg_n_0_[3]
    SLICE_X27Y37         LUT6 (Prop_lut6_I5_O)        0.045   561.658 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   561.658    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.363   561.313    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.099   561.412    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.412    
                         arrival time                         561.658    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 560.000 }
Period(ns):         1120.000
Sources:            { ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X31Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X31Y37  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X30Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X30Y38  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X30Y38  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X30Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X30Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X30Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X30Y39  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1120.000    1119.000   SLICE_X30Y40  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X31Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y42  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X31Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X31Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X31Y37  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y38  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y38  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y38  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y38  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y36  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         560.000     559.500    SLICE_X30Y41  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/index_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.406ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.890ns (16.978%)  route 4.352ns (83.022%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 23.869 - 20.000 ) 
    Source Clock Delay      (SCD):    4.489ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.920     4.489    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.007 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/Q
                         net (fo=10, routed)          1.557     6.563    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[21]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.687 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=1, routed)           0.452     7.139    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.263 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=33, routed)          2.343     9.607    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.731 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.731    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[29]
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.691    23.869    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]/C
                         clock pessimism              0.391    24.260    
                         clock uncertainty           -0.154    24.106    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031    24.137    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.819ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.890ns (18.425%)  route 3.940ns (81.575%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 23.869 - 20.000 ) 
    Source Clock Delay      (SCD):    4.489ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.920     4.489    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.007 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/Q
                         net (fo=10, routed)          1.557     6.563    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[21]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.687 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=1, routed)           0.452     7.139    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.263 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=33, routed)          1.932     9.195    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.319 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.319    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.691    23.869    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]/C
                         clock pessimism              0.391    24.260    
                         clock uncertainty           -0.154    24.106    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.032    24.138    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                 14.819    

Slack (MET) :             14.882ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 0.828ns (16.916%)  route 4.067ns (83.084%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 23.866 - 20.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.788     4.357    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     4.813 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/Q
                         net (fo=10, routed)          1.514     6.327    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.451 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_9/O
                         net (fo=1, routed)           0.680     7.131    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_9_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.255 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=33, routed)          1.873     9.128    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.252 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.252    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[27]
    SLICE_X39Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.688    23.866    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                         clock pessimism              0.391    24.257    
                         clock uncertainty           -0.154    24.103    
    SLICE_X39Y35         FDRE (Setup_fdre_C_D)        0.031    24.134    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         24.134    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 14.882    

Slack (MET) :             14.910ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.890ns (18.791%)  route 3.846ns (81.209%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 23.869 - 20.000 ) 
    Source Clock Delay      (SCD):    4.489ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.920     4.489    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.007 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/Q
                         net (fo=10, routed)          1.557     6.563    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[21]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.687 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=1, routed)           0.452     7.139    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.263 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=33, routed)          1.838     9.101    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.225 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.225    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[28]
    SLICE_X40Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.691    23.869    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
                         clock pessimism              0.391    24.260    
                         clock uncertainty           -0.154    24.106    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.029    24.135    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         24.135    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 14.910    

Slack (MET) :             14.988ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.890ns (19.097%)  route 3.770ns (80.903%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 23.869 - 20.000 ) 
    Source Clock Delay      (SCD):    4.489ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.920     4.489    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.007 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/Q
                         net (fo=10, routed)          1.557     6.563    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[21]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.687 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=1, routed)           0.452     7.139    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.263 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=33, routed)          1.762     9.025    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.149 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.149    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[30]
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.691    23.869    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]/C
                         clock pessimism              0.391    24.260    
                         clock uncertainty           -0.154    24.106    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031    24.137    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                 14.988    

Slack (MET) :             15.095ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.890ns (19.554%)  route 3.661ns (80.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 23.869 - 20.000 ) 
    Source Clock Delay      (SCD):    4.489ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.920     4.489    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.007 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/Q
                         net (fo=10, routed)          1.557     6.563    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[21]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.687 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10/O
                         net (fo=1, routed)           0.452     7.139    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_10_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.263 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=33, routed)          1.653     8.916    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.040 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.040    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[25]
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.691    23.869    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X41Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]/C
                         clock pessimism              0.391    24.260    
                         clock uncertainty           -0.154    24.106    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.029    24.135    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         24.135    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 15.095    

Slack (MET) :             15.099ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.358ns (25.886%)  route 3.888ns (74.114%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 23.951 - 20.000 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.412     3.981    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     4.437 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/Q
                         net (fo=17, routed)          2.499     6.936    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[10]
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.060 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.060    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0_i_7_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.610 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.610    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2/CO[3]
                         net (fo=1, routed)           1.389     9.227    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_n_0
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.774    23.951    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                         clock pessimism              0.391    24.343    
                         clock uncertainty           -0.154    24.189    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.138    24.327    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg
  -------------------------------------------------------------------
                         required time                         24.327    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                 15.099    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.828ns (18.232%)  route 3.713ns (81.768%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 23.855 - 20.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.788     4.357    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     4.813 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/Q
                         net (fo=10, routed)          1.514     6.327    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.451 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_9/O
                         net (fo=1, routed)           0.680     7.131    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_9_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.255 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=33, routed)          1.519     8.774    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.898    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[22]
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.677    23.855    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/C
                         clock pessimism              0.391    24.246    
                         clock uncertainty           -0.154    24.092    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.029    24.121    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         24.121    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.226ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.828ns (18.236%)  route 3.712ns (81.764%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 23.855 - 20.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.788     4.357    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     4.813 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/Q
                         net (fo=10, routed)          1.514     6.327    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.451 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_9/O
                         net (fo=1, routed)           0.680     7.131    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_9_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.255 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=33, routed)          1.518     8.773    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.897 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.897    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[24]
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.677    23.855    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y34         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/C
                         clock pessimism              0.391    24.246    
                         clock uncertainty           -0.154    24.092    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    24.123    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         24.123    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 15.226    

Slack (MET) :             15.297ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.828ns (18.490%)  route 3.650ns (81.510%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 23.866 - 20.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.788     4.357    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X40Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     4.813 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[28]/Q
                         net (fo=10, routed)          1.514     6.327    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[28]
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.451 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_9/O
                         net (fo=1, routed)           0.680     7.131    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_9_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.255 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3/O
                         net (fo=33, routed)          1.456     8.711    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_3_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.835 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.835    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[26]
    SLICE_X39Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.688    23.866    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/C
                         clock pessimism              0.391    24.257    
                         clock uncertainty           -0.154    24.103    
    SLICE_X39Y35         FDRE (Setup_fdre_C_D)        0.029    24.132    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         24.132    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                 15.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.410%)  route 0.162ns (43.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.267     1.356    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.520 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.162     1.681    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]
    SLICE_X42Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.726 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.726    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp[0]
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.296     1.721    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                         clock pessimism             -0.365     1.356    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121     1.477    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.254ns (42.732%)  route 0.340ns (57.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.267     1.356    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.520 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.178     1.697    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[0]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.742 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5/O
                         net (fo=4, routed)           0.163     1.905    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_5_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1/O
                         net (fo=1, routed)           0.000     1.950    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.413     1.838    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                         clock pessimism             -0.336     1.501    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120     1.621    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.527ns (63.239%)  route 0.306ns (36.761%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.209     1.298    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.439 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/Q
                         net (fo=17, routed)          0.150     1.588    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[10]
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.735 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.735    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.774 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.774    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.813 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.867 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.157     2.024    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp__0[21]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.107     2.131 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.131    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[21]
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     1.989    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
                         clock pessimism             -0.336     1.652    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     1.773    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.501ns (64.800%)  route 0.272ns (35.200%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.270     1.358    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.499 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/Q
                         net (fo=10, routed)          0.133     1.632    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[15]
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.792 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.792    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_3_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.882 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_3/O[3]
                         net (fo=1, routed)           0.140     2.021    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/plusOp[20]
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.110     2.131 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.131    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[20]
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     1.989    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/C
                         clock pessimism             -0.336     1.652    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     1.773    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.500ns (59.708%)  route 0.337ns (40.292%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.209     1.298    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.439 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/Q
                         net (fo=17, routed)          0.150     1.588    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[10]
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.735 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.735    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.774 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.774    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.839 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.188     2.027    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp__0[19]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.108     2.135 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.135    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[19]
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     1.989    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/C
                         clock pessimism             -0.336     1.652    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     1.772    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.539ns (61.653%)  route 0.335ns (38.347%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.209     1.298    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.439 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/Q
                         net (fo=17, routed)          0.150     1.588    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[10]
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.735 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.735    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]_i_2_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.774 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.774    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.813 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.878 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.186     2.064    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/minusOp__0[23]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.108     2.172 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.172    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     1.989    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/C
                         clock pessimism             -0.336     1.652    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     1.773    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.231ns (29.747%)  route 0.546ns (70.253%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.209     1.298    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.439 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/Q
                         net (fo=17, routed)          0.357     1.796    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[10]
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          0.188     2.029    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.074 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.074    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[8]
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.360     1.785    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/C
                         clock pessimism             -0.336     1.448    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.569    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.381ns (60.804%)  route 0.246ns (39.196%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.321     1.409    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.573 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/Q
                         net (fo=12, routed)          0.143     1.716    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[6]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.826 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.103     1.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/plusOp[6]
    SLICE_X42Y30         LUT6 (Prop_lut6_I2_O)        0.107     2.036 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.036    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[6]
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.360     1.785    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
                         clock pessimism             -0.375     1.409    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.530    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.358ns (59.253%)  route 0.246ns (40.747%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.270     1.358    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.499 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/Q
                         net (fo=10, routed)          0.133     1.632    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[14]
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.742 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.113     1.855    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/plusOp[14]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.107     1.962 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.962    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[14]
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.303     1.728    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
                         clock pessimism             -0.369     1.358    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.092     1.450    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.231ns (29.406%)  route 0.555ns (70.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.209     1.298    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.439 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/Q
                         net (fo=17, routed)          0.357     1.796    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[10]
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3/O
                         net (fo=31, routed)          0.197     2.038    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[31]_i_3_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.083 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.083    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.360     1.785    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                         clock pessimism             -0.336     1.448    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.569    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.514    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y32  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y32  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y32  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y32  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y33  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y37  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y31  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y32  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y32  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y33  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y33  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y33  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y34  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y33  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y34  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y32  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y39  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y28  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y32  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1108.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1108.791ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            1120.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.756ns  (logic 4.004ns (59.257%)  route 2.753ns (40.742%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1680.000 - 1680.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 564.201 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.766   564.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.459   564.660 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           2.753   567.413    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.545   570.957 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   570.957    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 f  
                         ideal clock network latency
                                                      0.000  1680.000    
                         clock pessimism              0.000  1680.000    
                         clock uncertainty           -0.152  1679.848    
                         output delay                -0.100  1679.748    
  -------------------------------------------------------------------
                         required time                       1679.748    
                         arrival time                        -570.957    
  -------------------------------------------------------------------
                         slack                               1108.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.471ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            SERIAL_CLOCK_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.252ns  (logic 1.391ns (61.782%)  route 0.861ns (38.218%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 560.000 - 560.000 ) 
    Source Clock Delay      (SCD):    1.371ns = ( 561.371 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.329   561.371    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.146   561.517 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_CLOCK_reg/Q
                         net (fo=2, routed)           0.861   562.378    SERIAL_CLOCK_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.245   563.623 r  SERIAL_CLOCK_0_OBUF_inst/O
                         net (fo=0)                   0.000   563.623    SERIAL_CLOCK_0
    V20                                                               r  SERIAL_CLOCK_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         clock pessimism              0.000   560.000    
                         clock uncertainty            0.152   560.152    
                         output delay                -0.000   560.152    
  -------------------------------------------------------------------
                         required time                       -560.152    
                         arrival time                         563.624    
  -------------------------------------------------------------------
                         slack                                  3.471    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.684ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 4.023ns (72.507%)  route 1.526ns (27.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.947     4.516    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     4.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.526     6.497    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    10.064 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.064    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  9.684    

Slack (MET) :             9.725ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.856     4.425    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.881 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.407    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616    10.023 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.023    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  9.725    

Slack (MET) :             9.736ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 4.022ns (72.501%)  route 1.526ns (27.499%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.896     4.465    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     4.921 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.526     6.446    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566    10.012 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.012    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.152    19.848    
                         output delay                -0.100    19.748    
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  9.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.009ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.408ns (83.383%)  route 0.281ns (16.617%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.385     1.473    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.281     1.895    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.161 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.161    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.037ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.409ns (83.393%)  route 0.281ns (16.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.412     1.500    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.281     1.922    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.189 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.189    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.067ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.393     1.482    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.903    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.219 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.219    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.152     0.152    
                         output delay                -0.000     0.152    
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  3.067    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.571ns  (logic 0.707ns (27.496%)  route 1.864ns (72.506%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.056ns = ( 564.056 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.621   564.056    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.459   564.515 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=1, routed)           1.245   565.760    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124   565.884 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.619   566.503    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X27Y39         LUT5 (Prop_lut5_I4_O)        0.124   566.627 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   566.627    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.497   572.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.116   572.805    
                         clock uncertainty           -0.154   572.651    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.031   572.682    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        572.682    
                         arrival time                        -566.627    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.465ns  (logic 0.842ns (34.160%)  route 1.623ns (65.843%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.056ns = ( 564.056 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.621   564.056    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.422   564.478 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=1, routed)           0.723   565.201    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.296   565.497 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.900   566.397    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.124   566.521 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   566.521    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)        0.077   572.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        572.729    
                         arrival time                        -566.521    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.151ns  (logic 0.707ns (32.874%)  route 1.444ns (67.127%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.209ns = ( 564.209 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.774   564.209    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.459   564.668 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=1, routed)           0.661   565.328    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X26Y38         LUT4 (Prop_lut4_I3_O)        0.124   565.452 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.783   566.235    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I4_O)        0.124   566.359 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   566.359    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X31Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.497   572.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.116   572.805    
                         clock uncertainty           -0.154   572.651    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)        0.029   572.680    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        572.680    
                         arrival time                        -566.359    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.934ns  (logic 0.707ns (36.550%)  route 1.227ns (63.452%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.056ns = ( 564.056 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.621   564.056    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.459   564.515 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=1, routed)           0.588   565.103    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X26Y38         LUT4 (Prop_lut4_I3_O)        0.124   565.227 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.639   565.866    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X27Y39         LUT5 (Prop_lut5_I4_O)        0.124   565.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   565.990    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.497   572.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.116   572.805    
                         clock uncertainty           -0.154   572.651    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.031   572.682    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        572.682    
                         arrival time                        -565.990    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.999ns  (logic 0.707ns (35.360%)  route 1.292ns (64.640%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.021ns = ( 564.021 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.586   564.021    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X29Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDCE (Prop_fdce_C_Q)         0.459   564.480 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=1, routed)           0.545   565.025    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.124   565.149 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.747   565.897    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.124   566.021 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   566.021    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.498   572.690    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.116   572.806    
                         clock uncertainty           -0.154   572.652    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)        0.081   572.733    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        572.733    
                         arrival time                        -566.021    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.726ns  (logic 0.707ns (40.967%)  route 1.019ns (59.033%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.209ns = ( 564.209 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.774   564.209    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.459   564.668 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=1, routed)           0.422   565.089    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.124   565.214 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.597   565.811    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124   565.935 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   565.935    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X28Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.497   572.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.116   572.805    
                         clock uncertainty           -0.154   572.651    
    SLICE_X28Y40         FDRE (Setup_fdre_C_D)        0.081   572.732    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        572.732    
                         arrival time                        -565.935    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.777ns  (logic 0.707ns (39.783%)  route 1.070ns (60.220%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.056ns = ( 564.056 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.621   564.056    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.459   564.515 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=1, routed)           0.648   565.163    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124   565.287 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.422   565.709    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.124   565.833 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   565.833    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X28Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.497   572.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.116   572.805    
                         clock uncertainty           -0.154   572.651    
    SLICE_X28Y40         FDRE (Setup_fdre_C_D)        0.077   572.728    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                        572.728    
                         arrival time                        -565.833    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@570.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        1.621ns  (logic 0.707ns (43.613%)  route 0.914ns (56.387%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 572.690 - 570.000 ) 
    Source Clock Delay      (SCD):    4.056ns = ( 564.056 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   561.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   561.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671   562.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456   563.435 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.621   564.056    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.459   564.515 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=1, routed)           0.422   564.936    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124   565.060 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.492   565.553    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X27Y39         LUT5 (Prop_lut5_I4_O)        0.124   565.677 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   565.677    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    570.000   570.000 r  
    PS7_X0Y0             PS7                          0.000   570.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   571.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   571.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.497   572.689    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.116   572.805    
                         clock uncertainty           -0.154   572.651    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.029   572.680    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        572.680    
                         arrival time                        -565.677    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.124ns (6.783%)  route 1.704ns (93.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.671     2.979    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.456     3.435 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          1.704     5.139    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.263 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     5.263    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X29Y38         FDSE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496    12.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X29Y38         FDSE (Setup_fdse_C_D)        0.031    12.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                  7.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.045ns (5.983%)  route 0.707ns (94.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561     0.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141     1.043 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.707     1.750    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.795 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     1.795    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X29Y38         FDSE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829     1.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029     1.170    
    SLICE_X29Y38         FDSE (Hold_fdse_C_D)         0.092     1.262    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.552ns  (logic 0.236ns (42.749%)  route 0.316ns (57.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 561.199 - 560.000 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 561.313 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.271   561.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.146   561.459 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/Q
                         net (fo=1, routed)           0.161   561.620    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[1]
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.045   561.665 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.155   561.820    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X27Y39         LUT5 (Prop_lut5_I4_O)        0.045   561.865 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   561.865    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.029   561.170    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.091   561.261    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.261    
                         arrival time                         561.865    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.608ns  (logic 0.236ns (38.801%)  route 0.372ns (61.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 561.313 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.271   561.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.146   561.459 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/Q
                         net (fo=1, routed)           0.224   561.683    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[4]
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.045   561.728 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.148   561.876    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.045   561.921 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   561.921    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X28Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.120   561.291    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.291    
                         arrival time                         561.921    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.596ns  (logic 0.236ns (39.612%)  route 0.360ns (60.389%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.372ns = ( 561.372 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.330   561.372    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.146   561.518 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/Q
                         net (fo=1, routed)           0.161   561.679    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[0]
    SLICE_X26Y40         LUT4 (Prop_lut4_I3_O)        0.045   561.724 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.199   561.923    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I4_O)        0.045   561.968 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   561.968    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X28Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.121   561.292    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.292    
                         arrival time                         561.968    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.694ns  (logic 0.236ns (33.986%)  route 0.458ns (66.017%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 561.296 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.253   561.296    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X29Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDCE (Prop_fdce_C_Q)         0.146   561.442 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/Q
                         net (fo=1, routed)           0.198   561.640    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[7]
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.045   561.685 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.260   561.945    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.045   561.990 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   561.990    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.121   561.292    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.292    
                         arrival time                         561.990    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.653ns  (logic 0.236ns (36.118%)  route 0.417ns (63.876%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 561.199 - 560.000 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 561.313 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.271   561.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.146   561.459 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/Q
                         net (fo=1, routed)           0.204   561.663    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[2]
    SLICE_X26Y38         LUT4 (Prop_lut4_I3_O)        0.045   561.708 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.213   561.922    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X27Y39         LUT5 (Prop_lut5_I4_O)        0.045   561.967 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   561.967    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.029   561.170    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.092   561.262    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.262    
                         arrival time                         561.967    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.717ns  (logic 0.236ns (32.930%)  route 0.481ns (67.065%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 561.199 - 560.000 ) 
    Source Clock Delay      (SCD):    1.372ns = ( 561.372 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.330   561.372    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.146   561.518 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/Q
                         net (fo=1, routed)           0.225   561.743    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[6]
    SLICE_X26Y38         LUT4 (Prop_lut4_I3_O)        0.045   561.788 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.256   562.044    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I4_O)        0.045   562.089 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   562.089    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X31Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.029   561.170    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.091   561.261    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.261    
                         arrival time                         562.089    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.854ns  (logic 0.276ns (32.320%)  route 0.578ns (67.676%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 561.200 - 560.000 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 561.313 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.271   561.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.133   561.446 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/Q
                         net (fo=1, routed)           0.255   561.702    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[5]
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.098   561.800 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.323   562.122    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.045   562.167 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   562.167    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.830   561.200    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y40         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.029   561.171    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.120   561.291    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.291    
                         arrival time                         562.167    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@560.000ns - ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        0.863ns  (logic 0.236ns (27.334%)  route 0.627ns (72.662%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 561.199 - 560.000 ) 
    Source Clock Delay      (SCD):    1.313ns = ( 561.313 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   560.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   560.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561   560.901    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.141   561.042 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.271   561.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.146   561.459 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/Q
                         net (fo=1, routed)           0.431   561.890    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position[3]
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.045   561.935 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.196   562.132    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X27Y39         LUT5 (Prop_lut5_I4_O)        0.045   562.177 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   562.177    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.029   561.170    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.092   561.262    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.262    
                         arrival time                         562.177    
  -------------------------------------------------------------------
                         slack                                  0.915    





---------------------------------------------------------------------------------------------------
From Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  To Clock:  clk_fpga_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.318ns,  Total Violation       -0.862ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 4.023ns (72.507%)  route 1.526ns (27.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.947     4.516    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     4.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           1.526     6.497    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    10.064 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.064    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 4.072ns (72.745%)  route 1.526ns (27.255%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.856     4.425    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.881 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           1.526     6.407    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616    10.023 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.023    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 4.022ns (72.501%)  route 1.526ns (27.499%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.896     4.465    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     4.921 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           1.526     6.446    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566    10.012 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.012    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -0.100     9.746    
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.518ns (35.823%)  route 0.928ns (64.177%))
  Logic Levels:           0  
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.767     4.336    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     4.854 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           0.928     5.782    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X32Y38         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.497    12.689    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X32Y38         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)       -0.031    12.620    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  6.839    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.124ns (8.537%)  route 1.328ns (91.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.743     3.051    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          1.328     4.897    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.124     5.021 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000     5.021    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    12.759    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism              0.116    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.077    12.798    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                  7.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                            (clock source 'ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock fall@10.000ns)
  Data Path Delay:        0.619ns  (logic 0.045ns (7.265%)  route 0.574ns (92.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 11.221 - 10.000 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 11.089 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    10.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584    10.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    11.089 f  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.574    11.663    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.045    11.708 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1/O
                         net (fo=1, routed)           0.000    11.708    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    10.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851    11.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/C
                         clock pessimism             -0.029    11.192    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.120    11.312    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.312    
                         arrival time                          11.708    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.164ns (28.672%)  route 0.408ns (71.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.374     1.462    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/XADC_conv_en_reg/Q
                         net (fo=1, routed)           0.408     2.034    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_in
    SLICE_X32Y38         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829     1.199    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X32Y38         FDRE                                         r  ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg/C
                         clock pessimism             -0.029     1.170    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.059     1.229    ElectricGoKart_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/convst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             3.161ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_b_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.408ns (83.383%)  route 0.281ns (16.617%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.385     1.473    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/Q
                         net (fo=1, routed)           0.281     1.895    PWM_b_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.161 r  PWM_b_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.161    PWM_b_0
    T15                                                               r  PWM_b_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.189ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_a_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.409ns (83.393%)  route 0.281ns (16.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.412     1.500    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/Q
                         net (fo=1, routed)           0.281     1.922    PWM_a_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.189 r  PWM_a_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.189    PWM_a_0
    R14                                                               r  PWM_a_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.219ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_c_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.457ns (83.852%)  route 0.281ns (16.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.393     1.482    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/Q
                         net (fo=1, routed)           0.281     1.903    PWM_c_0_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.219 r  PWM_c_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.219    PWM_c_0
    U14                                                               r  PWM_c_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  3.219    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1116.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1116.543ns  (required time - arrival time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.940ns  (logic 1.616ns (23.282%)  route 5.325ns (76.718%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.704ns = ( 1683.704 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    W20                                               0.000   560.100 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.100    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         1.492   561.592 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           5.325   566.916    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.124   567.040 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1/O
                         net (fo=1, routed)           0.000   567.040    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[1]_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.648  1683.703    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.703    
                         clock uncertainty           -0.152  1683.551    
    SLICE_X26Y36         FDRE (Setup_fdre_C_D)        0.032  1683.583    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.583    
                         arrival time                        -567.040    
  -------------------------------------------------------------------
                         slack                               1116.543    

Slack (MET) :             1116.649ns  (required time - arrival time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.859ns  (logic 1.616ns (23.559%)  route 5.243ns (76.441%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 1683.728 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    W20                                               0.000   560.100 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.100    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         1.492   561.592 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           5.243   566.835    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y38         LUT6 (Prop_lut6_I0_O)        0.124   566.959 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   566.959    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X27Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.673  1683.728    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.728    
                         clock uncertainty           -0.152  1683.576    
    SLICE_X27Y38         FDRE (Setup_fdre_C_D)        0.032  1683.608    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.608    
                         arrival time                        -566.959    
  -------------------------------------------------------------------
                         slack                               1116.649    

Slack (MET) :             1116.752ns  (required time - arrival time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.627ns  (logic 1.616ns (24.384%)  route 5.011ns (75.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    W20                                               0.000   560.100 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.100    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         1.492   561.592 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           5.011   566.603    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124   566.727 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   566.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.599    
                         clock uncertainty           -0.152  1683.447    
    SLICE_X27Y37         FDRE (Setup_fdre_C_D)        0.032  1683.479    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.479    
                         arrival time                        -566.727    
  -------------------------------------------------------------------
                         slack                               1116.752    

Slack (MET) :             1116.754ns  (required time - arrival time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.629ns  (logic 1.616ns (24.376%)  route 5.013ns (75.624%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    W20                                               0.000   560.100 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.100    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         1.492   561.592 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           5.013   566.605    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124   566.729 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           0.000   566.729    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.599    
                         clock uncertainty           -0.152  1683.447    
    SLICE_X27Y37         FDRE (Setup_fdre_C_D)        0.035  1683.482    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.482    
                         arrival time                        -566.729    
  -------------------------------------------------------------------
                         slack                               1116.754    

Slack (MET) :             1116.807ns  (required time - arrival time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.574ns  (logic 1.616ns (24.577%)  route 4.959ns (75.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    W20                                               0.000   560.100 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.100    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         1.492   561.592 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           4.959   566.550    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124   566.674 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   566.674    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.599    
                         clock uncertainty           -0.152  1683.447    
    SLICE_X27Y37         FDRE (Setup_fdre_C_D)        0.034  1683.481    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       1683.481    
                         arrival time                        -566.674    
  -------------------------------------------------------------------
                         slack                               1116.807    

Slack (MET) :             1116.860ns  (required time - arrival time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.626ns  (logic 1.616ns (24.388%)  route 5.010ns (75.612%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.704ns = ( 1683.704 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    W20                                               0.000   560.100 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.100    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         1.492   561.592 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           5.010   566.602    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.124   566.726 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   566.726    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.648  1683.703    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.703    
                         clock uncertainty           -0.152  1683.551    
    SLICE_X26Y36         FDRE (Setup_fdre_C_D)        0.034  1683.585    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.585    
                         arrival time                        -566.726    
  -------------------------------------------------------------------
                         slack                               1116.860    

Slack (MET) :             1116.939ns  (required time - arrival time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.445ns  (logic 1.616ns (25.071%)  route 4.829ns (74.930%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 1683.605 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    W20                                               0.000   560.100 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.100    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         1.492   561.592 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           4.829   566.421    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124   566.545 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   566.545    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.549  1683.604    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.604    
                         clock uncertainty           -0.152  1683.452    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)        0.032  1683.484    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.484    
                         arrival time                        -566.545    
  -------------------------------------------------------------------
                         slack                               1116.939    

Slack (MET) :             1117.135ns  (required time - arrival time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.375ns  (logic 1.616ns (25.347%)  route 4.759ns (74.653%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 1683.728 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    W20                                               0.000   560.100 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.100    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         1.492   561.592 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           4.759   566.351    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y38         LUT6 (Prop_lut6_I0_O)        0.124   566.475 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000   566.475    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X27Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.673  1683.728    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.728    
                         clock uncertainty           -0.152  1683.576    
    SLICE_X27Y38         FDRE (Setup_fdre_C_D)        0.034  1683.610    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.610    
                         arrival time                        -566.475    
  -------------------------------------------------------------------
                         slack                               1117.135    

Slack (MET) :             1117.202ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.302ns  (logic 1.607ns (25.493%)  route 4.695ns (74.507%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 1683.721 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=3, routed)           4.695   566.278    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124   566.402 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000   566.402    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[2]_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.666  1683.721    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.721    
                         clock uncertainty           -0.152  1683.569    
    SLICE_X31Y36         FDRE (Setup_fdre_C_D)        0.035  1683.604    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.604    
                         arrival time                        -566.402    
  -------------------------------------------------------------------
                         slack                               1117.202    

Slack (MET) :             1117.204ns  (required time - arrival time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.299ns  (logic 1.607ns (25.505%)  route 4.692ns (74.495%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 1683.721 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    T20                                               0.000   560.100 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         1.483   561.583 r  INC_B_0_IBUF_inst/O
                         net (fo=3, routed)           4.692   566.275    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124   566.399 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000   566.399    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[1]_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.666  1683.721    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.721    
                         clock uncertainty           -0.152  1683.569    
    SLICE_X31Y36         FDRE (Setup_fdre_C_D)        0.034  1683.603    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.603    
                         arrival time                        -566.399    
  -------------------------------------------------------------------
                         slack                               1117.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.104ns  (logic 0.295ns (14.038%)  route 1.808ns (85.960%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 561.681 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 f  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 f  INC_B_0_IBUF_inst/O
                         net (fo=3, routed)           1.808   562.059    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045   562.104 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000   562.104    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[0]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.307   561.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.681    
                         clock uncertainty            0.152   561.833    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.099   561.932    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.932    
                         arrival time                         562.104    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.230ns  (logic 0.305ns (13.660%)  route 1.925ns (86.339%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 561.745 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           1.925   562.185    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y38         LUT6 (Prop_lut6_I0_O)        0.045   562.229 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000   562.229    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[6]_i_1_n_0
    SLICE_X27Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.371   561.745    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.745    
                         clock uncertainty            0.152   561.897    
    SLICE_X27Y38         FDRE (Hold_fdre_C_D)         0.099   561.996    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.996    
                         arrival time                         562.229    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.229ns  (logic 0.295ns (13.251%)  route 1.933ns (86.748%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 561.744 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 r  INC_B_0_IBUF_inst/O
                         net (fo=3, routed)           1.933   562.184    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045   562.229 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000   562.229    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[1]_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.370   561.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.744    
                         clock uncertainty            0.152   561.896    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.099   561.995    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.995    
                         arrival time                         562.229    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 INC_B_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.230ns  (logic 0.295ns (13.245%)  route 1.934ns (86.753%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 561.744 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    T20                                               0.000   560.000 r  INC_B_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_B_0
    T20                  IBUF (Prop_ibuf_I_O)         0.250   560.250 r  INC_B_0_IBUF_inst/O
                         net (fo=3, routed)           1.934   562.185    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_B
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045   562.230 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000   562.230    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state[2]_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.370   561.744    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.744    
                         clock uncertainty            0.152   561.896    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.099   561.995    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.995    
                         arrival time                         562.230    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.222ns  (logic 0.305ns (13.708%)  route 1.917ns (86.292%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 561.681 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           1.917   562.177    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.045   562.222 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1/O
                         net (fo=1, routed)           0.000   562.222    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[7]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.307   561.681    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X31Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.681    
                         clock uncertainty            0.152   561.833    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.098   561.931    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.931    
                         arrival time                         562.222    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.312ns  (logic 0.305ns (13.170%)  route 2.008ns (86.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.008   562.267    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.045   562.312 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.000   562.312    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[2]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.676    
                         clock uncertainty            0.152   561.828    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.098   561.926    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.926    
                         arrival time                         562.312    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.313ns  (logic 0.305ns (13.165%)  route 2.009ns (86.835%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.009   562.268    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.045   562.313 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1/O
                         net (fo=1, routed)           0.000   562.313    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[4]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.676    
                         clock uncertainty            0.152   561.828    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.099   561.927    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.927    
                         arrival time                         562.313    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.366ns  (logic 0.305ns (12.871%)  route 2.062ns (87.130%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 561.726 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.062   562.321    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.045   562.366 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1/O
                         net (fo=1, routed)           0.000   562.366    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[5]_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.352   561.726    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y36         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.726    
                         clock uncertainty            0.152   561.878    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.099   561.977    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.977    
                         arrival time                         562.366    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.341ns  (logic 0.305ns (13.009%)  route 2.037ns (86.990%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.037   562.296    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.045   562.341 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1/O
                         net (fo=1, routed)           0.000   562.341    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[3]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y37         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.676    
                         clock uncertainty            0.152   561.828    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.099   561.927    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.927    
                         arrival time                         562.341    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 SERIAL_DATA_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.431ns  (logic 0.305ns (12.526%)  route 2.127ns (87.473%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 561.745 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    W20                                               0.000   560.000 r  SERIAL_DATA_0 (IN)
                         net (fo=0)                   0.000   560.000    SERIAL_DATA_0
    W20                  IBUF (Prop_ibuf_I_O)         0.260   560.260 r  SERIAL_DATA_0_IBUF_inst/O
                         net (fo=8, routed)           2.127   562.386    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/SERIAL_DATA
    SLICE_X27Y38         LUT6 (Prop_lut6_I0_O)        0.045   562.431 r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1/O
                         net (fo=1, routed)           0.000   562.431    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp[0]_i_1_n_0
    SLICE_X27Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.371   561.745    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X27Y38         FDRE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.745    
                         clock uncertainty            0.152   561.897    
    SLICE_X27Y38         FDRE (Hold_fdre_C_D)         0.098   561.995    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.995    
                         arrival time                         562.431    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.041ns  (logic 0.580ns (9.601%)  route 5.461ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 23.676 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.051    19.023    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.498    23.676    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]/C
                         clock pessimism              0.116    23.792    
                         clock uncertainty           -0.154    23.638    
    SLICE_X39Y29         FDRE (Setup_fdre_C_R)       -0.429    23.209    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.209    
                         arrival time                         -19.023    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.041ns  (logic 0.580ns (9.601%)  route 5.461ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 23.676 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.051    19.023    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.498    23.676    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]/C
                         clock pessimism              0.116    23.792    
                         clock uncertainty           -0.154    23.638    
    SLICE_X39Y29         FDRE (Setup_fdre_C_R)       -0.429    23.209    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.209    
                         arrival time                         -19.023    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.041ns  (logic 0.580ns (9.601%)  route 5.461ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 23.676 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.051    19.023    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.498    23.676    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]/C
                         clock pessimism              0.116    23.792    
                         clock uncertainty           -0.154    23.638    
    SLICE_X39Y29         FDRE (Setup_fdre_C_R)       -0.429    23.209    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.209    
                         arrival time                         -19.023    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.041ns  (logic 0.580ns (9.601%)  route 5.461ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 23.676 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.051    19.023    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.498    23.676    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y29         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]/C
                         clock pessimism              0.116    23.792    
                         clock uncertainty           -0.154    23.638    
    SLICE_X39Y29         FDRE (Setup_fdre_C_R)       -0.429    23.209    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         23.209    
                         arrival time                         -19.023    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.006ns  (logic 0.580ns (9.658%)  route 5.426ns (90.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 23.805 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.016    18.988    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.628    23.805    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]/C
                         clock pessimism              0.116    23.921    
                         clock uncertainty           -0.154    23.767    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.243    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -18.988    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.006ns  (logic 0.580ns (9.658%)  route 5.426ns (90.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 23.805 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.016    18.988    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.628    23.805    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]/C
                         clock pessimism              0.116    23.921    
                         clock uncertainty           -0.154    23.767    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.243    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -18.988    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.006ns  (logic 0.580ns (9.658%)  route 5.426ns (90.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 23.805 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.016    18.988    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.628    23.805    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]/C
                         clock pessimism              0.116    23.921    
                         clock uncertainty           -0.154    23.767    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.243    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -18.988    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.006ns  (logic 0.580ns (9.658%)  route 5.426ns (90.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 23.805 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         2.016    18.988    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.628    23.805    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y30         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]/C
                         clock pessimism              0.116    23.921    
                         clock uncertainty           -0.154    23.767    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.524    23.243    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -18.988    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.837ns  (logic 0.580ns (9.936%)  route 5.257ns (90.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 23.545 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         1.847    18.819    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.367    23.545    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]/C
                         clock pessimism              0.116    23.661    
                         clock uncertainty           -0.154    23.506    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    23.077    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         23.077    
                         arrival time                         -18.819    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.865ns  (logic 0.580ns (9.890%)  route 5.285ns (90.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 23.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.674    12.982    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456    13.438 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.410    16.848    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124    16.972 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         1.875    18.847    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.567    22.760    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.418    23.177 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.510    23.688    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y31         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]/C
                         clock pessimism              0.116    23.803    
                         clock uncertainty           -0.154    23.649    
    SLICE_X42Y31         FDRE (Setup_fdre_C_R)       -0.524    23.125    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         23.125    
                         arrival time                         -18.847    
  -------------------------------------------------------------------
                         slack                                  4.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.326ns (23.518%)  route 1.060ns (76.482%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.591     0.932    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y40         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.128     1.059 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=3, routed)           0.491     1.550    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg1[29]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.104     1.654 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.654    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_i_2_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.748 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2/CO[3]
                         net (fo=1, routed)           0.569     2.318    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b0_carry__2_n_0
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.439     1.864    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y39         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg/C
                         clock pessimism             -0.029     1.835    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.130     1.965    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_b_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.356ns (25.184%)  route 1.058ns (74.816%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.587     0.928    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=3, routed)           0.635     1.704    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X43Y25         LUT4 (Prop_lut4_I2_O)        0.043     1.747 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.747    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0_i_2_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.841 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.841    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.880 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.880    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2/CO[3]
                         net (fo=1, routed)           0.422     2.341    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c0_carry__2_n_0
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.447     1.872    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y28         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg/C
                         clock pessimism             -0.029     1.843    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.130     1.973    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_c_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.358ns (25.031%)  route 1.072ns (74.969%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.588     0.929    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y36         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=3, routed)           0.637     1.707    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.046     1.753 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.753    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__0_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.844 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.844    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__0_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.884 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.884    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.924 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2/CO[3]
                         net (fo=1, routed)           0.435     2.359    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a0_carry__2_n_0
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.465     1.890    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y37         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg/C
                         clock pessimism             -0.029     1.860    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.130     1.990    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/PWM_a_reg
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.186ns (8.958%)  route 1.890ns (91.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.890     2.934    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.045     2.979 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1/O
                         net (fo=1, routed)           0.000     2.979    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.413     1.838    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X43Y32         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg/C
                         clock pessimism             -0.029     1.808    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.091     1.899    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.186ns (7.815%)  route 2.194ns (92.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.663     2.707    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.752 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.531     3.283    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.427     1.852    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]/C
                         clock pessimism             -0.029     1.823    
    SLICE_X39Y35         FDRE (Hold_fdre_C_R)        -0.018     1.805    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.186ns (7.815%)  route 2.194ns (92.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.663     2.707    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.752 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.531     3.283    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.427     1.852    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X39Y35         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]/C
                         clock pessimism             -0.029     1.823    
    SLICE_X39Y35         FDRE (Hold_fdre_C_R)        -0.018     1.805    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.186ns (7.225%)  route 2.388ns (92.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.663     2.707    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.752 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.725     3.477    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     1.989    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]/C
                         clock pessimism             -0.029     1.960    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.969    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.186ns (7.225%)  route 2.388ns (92.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.663     2.707    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.752 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.725     3.477    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     1.989    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]/C
                         clock pessimism             -0.029     1.960    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.969    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.186ns (7.225%)  route 2.388ns (92.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.663     2.707    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.752 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.725     3.477    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     1.989    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]/C
                         clock pessimism             -0.029     1.960    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.969    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.186ns (7.225%)  route 2.388ns (92.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    ElectricGoKart_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  ElectricGoKart_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.663     2.707    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.752 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=203, routed)         0.725     3.477    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.851     1.221    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.204     1.425 r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=38, routed)          0.564     1.989    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/temp_clock
    SLICE_X42Y33         FDRE                                         r  ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]/C
                         clock pessimism             -0.029     1.960    
    SLICE_X42Y33         FDRE (Hold_fdre_C_R)         0.009     1.969    ElectricGoKart_i/PWM_Generator_0/U0/PWM_Generator_v1_0_S00_AXI_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  1.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
  To Clock:  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock

Setup :            0  Failing Endpoints,  Worst Slack     1116.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1116.735ns  (required time - arrival time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CLR
                            (recovery check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.340ns  (logic 1.498ns (23.634%)  route 4.841ns (76.366%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 1683.728 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    Y18                                               0.000   560.100 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.498   561.598 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           4.841   566.440    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y38         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.673  1683.728    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.728    
                         clock uncertainty           -0.152  1683.576    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.402  1683.174    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                       1683.174    
                         arrival time                        -566.440    
  -------------------------------------------------------------------
                         slack                               1116.735    

Slack (MET) :             1116.735ns  (required time - arrival time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CLR
                            (recovery check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.340ns  (logic 1.498ns (23.634%)  route 4.841ns (76.366%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 1683.728 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    Y18                                               0.000   560.100 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.498   561.598 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           4.841   566.440    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y38         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.673  1683.728    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.728    
                         clock uncertainty           -0.152  1683.576    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.402  1683.174    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       1683.174    
                         arrival time                        -566.440    
  -------------------------------------------------------------------
                         slack                               1116.735    

Slack (MET) :             1116.754ns  (required time - arrival time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CLR
                            (recovery check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.191ns  (logic 1.498ns (24.200%)  route 4.693ns (75.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    Y18                                               0.000   560.100 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.498   561.598 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           4.693   566.291    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.599    
                         clock uncertainty           -0.152  1683.447    
    SLICE_X26Y37         FDCE (Recov_fdce_C_CLR)     -0.402  1683.045    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       1683.045    
                         arrival time                        -566.291    
  -------------------------------------------------------------------
                         slack                               1116.754    

Slack (MET) :             1116.754ns  (required time - arrival time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CLR
                            (recovery check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.191ns  (logic 1.498ns (24.200%)  route 4.693ns (75.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    Y18                                               0.000   560.100 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.498   561.598 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           4.693   566.291    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.599    
                         clock uncertainty           -0.152  1683.447    
    SLICE_X26Y37         FDCE (Recov_fdce_C_CLR)     -0.402  1683.045    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       1683.045    
                         arrival time                        -566.291    
  -------------------------------------------------------------------
                         slack                               1116.754    

Slack (MET) :             1116.754ns  (required time - arrival time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CLR
                            (recovery check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.191ns  (logic 1.498ns (24.200%)  route 4.693ns (75.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    Y18                                               0.000   560.100 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.498   561.598 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           4.693   566.291    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.599    
                         clock uncertainty           -0.152  1683.447    
    SLICE_X26Y37         FDCE (Recov_fdce_C_CLR)     -0.402  1683.045    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       1683.045    
                         arrival time                        -566.291    
  -------------------------------------------------------------------
                         slack                               1116.754    

Slack (MET) :             1116.754ns  (required time - arrival time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CLR
                            (recovery check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.191ns  (logic 1.498ns (24.200%)  route 4.693ns (75.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    Y18                                               0.000   560.100 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.498   561.598 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           4.693   566.291    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.599    
                         clock uncertainty           -0.152  1683.447    
    SLICE_X26Y37         FDCE (Recov_fdce_C_CLR)     -0.402  1683.045    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       1683.045    
                         arrival time                        -566.291    
  -------------------------------------------------------------------
                         slack                               1116.754    

Slack (MET) :             1116.754ns  (required time - arrival time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CLR
                            (recovery check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.191ns  (logic 1.498ns (24.200%)  route 4.693ns (75.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 1683.599 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    Y18                                               0.000   560.100 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.498   561.598 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           4.693   566.291    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.544  1683.599    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.599    
                         clock uncertainty           -0.152  1683.447    
    SLICE_X26Y37         FDCE (Recov_fdce_C_CLR)     -0.402  1683.045    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       1683.045    
                         arrival time                        -566.291    
  -------------------------------------------------------------------
                         slack                               1116.754    

Slack (MET) :             1116.862ns  (required time - arrival time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CLR
                            (recovery check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1120.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@1680.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        6.050ns  (logic 1.498ns (24.767%)  route 4.551ns (75.233%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        3.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 1683.566 - 1680.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.100   560.100    
    Y18                                               0.000   560.100 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.100    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         1.498   561.598 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           4.551   566.150    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X29Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                   1680.000  1680.000 r  
    PS7_X0Y0             PS7                          0.000  1680.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  1681.101    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1681.192 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.496  1682.688    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.367  1683.055 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.510  1683.566    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X29Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1683.566    
                         clock uncertainty           -0.152  1683.414    
    SLICE_X29Y37         FDCE (Recov_fdce_C_CLR)     -0.402  1683.012    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       1683.011    
                         arrival time                        -566.150    
  -------------------------------------------------------------------
                         slack                               1116.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CLR
                            (removal check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.153ns  (logic 0.266ns (12.351%)  route 1.887ns (87.648%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 561.660 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           1.887   562.153    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X29Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.286   561.660    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X29Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.660    
                         clock uncertainty            0.152   561.812    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.085   561.727    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[7]
  -------------------------------------------------------------------
                         required time                       -561.727    
                         arrival time                         562.153    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CLR
                            (removal check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.269ns  (logic 0.266ns (11.720%)  route 2.003ns (88.279%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 561.745 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           2.003   562.269    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y38         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.371   561.745    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.745    
                         clock uncertainty            0.152   561.897    
    SLICE_X26Y38         FDCE (Remov_fdce_C_CLR)     -0.085   561.812    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[0]
  -------------------------------------------------------------------
                         required time                       -561.812    
                         arrival time                         562.269    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CLR
                            (removal check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.269ns  (logic 0.266ns (11.720%)  route 2.003ns (88.279%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 561.745 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           2.003   562.269    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y38         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.371   561.745    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y38         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.745    
                         clock uncertainty            0.152   561.897    
    SLICE_X26Y38         FDCE (Remov_fdce_C_CLR)     -0.085   561.812    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[6]
  -------------------------------------------------------------------
                         required time                       -561.812    
                         arrival time                         562.269    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CLR
                            (removal check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.206ns  (logic 0.266ns (12.057%)  route 1.940ns (87.944%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           1.940   562.206    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.676    
                         clock uncertainty            0.152   561.828    
    SLICE_X26Y37         FDCE (Remov_fdce_C_CLR)     -0.085   561.743    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[1]
  -------------------------------------------------------------------
                         required time                       -561.743    
                         arrival time                         562.206    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CLR
                            (removal check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.206ns  (logic 0.266ns (12.057%)  route 1.940ns (87.944%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           1.940   562.206    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.676    
                         clock uncertainty            0.152   561.828    
    SLICE_X26Y37         FDCE (Remov_fdce_C_CLR)     -0.085   561.743    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[2]
  -------------------------------------------------------------------
                         required time                       -561.743    
                         arrival time                         562.206    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CLR
                            (removal check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.206ns  (logic 0.266ns (12.057%)  route 1.940ns (87.944%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           1.940   562.206    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.676    
                         clock uncertainty            0.152   561.828    
    SLICE_X26Y37         FDCE (Remov_fdce_C_CLR)     -0.085   561.743    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[3]
  -------------------------------------------------------------------
                         required time                       -561.743    
                         arrival time                         562.206    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CLR
                            (removal check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.206ns  (logic 0.266ns (12.057%)  route 1.940ns (87.944%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           1.940   562.206    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.676    
                         clock uncertainty            0.152   561.828    
    SLICE_X26Y37         FDCE (Remov_fdce_C_CLR)     -0.085   561.743    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[4]
  -------------------------------------------------------------------
                         required time                       -561.743    
                         arrival time                         562.206    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 INC_Z_0
                            (input port clocked by VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Destination:            ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CLR
                            (removal check against rising-edge clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock  {rise@0.000ns fall@560.000ns period=1120.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns - VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall@560.000ns)
  Data Path Delay:        2.206ns  (logic 0.266ns (12.057%)  route 1.940ns (87.944%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 561.676 - 560.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 560.000 - 560.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 f  
                         ideal clock network latency
                                                      0.000   560.000    
                         input delay                  0.000   560.000    
    Y18                                               0.000   560.000 f  INC_Z_0 (IN)
                         net (fo=0)                   0.000   560.000    INC_Z_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.266   560.266 f  INC_Z_0_IBUF_inst/O
                         net (fo=8, routed)           1.940   562.206    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/INC_Z
    SLICE_X26Y37         FDCE                                         f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock fall edge)
                                                    560.000   560.000 r  
    PS7_X0Y0             PS7                          0.000   560.000 r  ElectricGoKart_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   560.341    ElectricGoKart_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   560.370 r  ElectricGoKart_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829   561.199    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDSE (Prop_fdse_C_Q)         0.175   561.374 f  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock_reg/Q
                         net (fo=54, routed)          0.302   561.676    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/temp_clock
    SLICE_X26Y37         FDCE                                         r  ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   561.676    
                         clock uncertainty            0.152   561.828    
    SLICE_X26Y37         FDCE (Remov_fdce_C_CLR)     -0.085   561.743    ElectricGoKart_i/Encoder_Driver_0/U0/Encoder_Driver_v1_0_S00_AXI_inst/position_reg[5]
  -------------------------------------------------------------------
                         required time                       -561.743    
                         arrival time                         562.206    
  -------------------------------------------------------------------
                         slack                                  0.463    





