# reading modelsim.ini
# Loading project uart_7segment
do 3_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:38 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: 1_rtl/uart.sv(95): (vlog-2730) Undefined variable: 'somthing'.
# -- Compiling module top
# -- Compiling module testbench
# End time: 14:55:38 on May 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/sim.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:51 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:55:51 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -L gowin 
# Start time: 14:55:51 on May 27,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(85)
#    Time: 1860484942 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 85
# 0 ps
# 1953509189 ps
do 3_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:02:00 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:02:00 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:02:00 on May 27,2024, Elapsed time: 0:06:09
# Errors: 0, Warnings: 3
# vsim work.testbench -L gowin 
# Start time: 15:02:00 on May 27,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(85)
#    Time: 1860484942 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 85
# 0 ps
# 1953509189 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:21 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:06:21 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(82)
#    Time: 1943445582 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 82
# 0 ps
# 2040617861 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:14:18 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:14:18 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(83)
#    Time: 1917446310 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 83
# 0 ps
# 2013318626 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:26 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:15:26 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(83)
#    Time: 2259436734 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 83
# 0 ps
# 2372408571 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:22 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:19:22 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-3008) [CNNODP] - Component name (dataIn) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: 2_testbench/testbench.sv Line: 87
# ** Error: (vsim-3043) Unresolved reference to 'dataIn' in dut.dataIn.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: 2_testbench/testbench.sv Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# ** Error: No Design Loaded!
# Error in macro ./3_script/rerun.do line 6
# No Design Loaded!
#     while executing
# "run -all"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:21 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# ** Error: 1_rtl/uart.sv(17): (vlog-2730) Undefined variable: 'dataIn'.
# ** Error (suppressible): 1_rtl/uart.sv(32): (vlog-2388) 'dataIn' already declared in this scope (uart) at 1_rtl/uart.sv(17).
# -- Compiling module top
# -- Compiling module testbench
# End time: 15:20:21 on May 27,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./3_script/rerun.do line 2
# /home/pol/Program/altera/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog    -file ./0_filelist/rtl.f \
#         -file ./0_filelist/tb.f"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:21:55 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:21:55 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: No Design Loaded!
# Error in macro ./3_script/rerun.do line 4
# No Design Loaded!
#     while executing
# "restartCmd -force"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart -force"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:26 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:22:26 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: No Design Loaded!
# Error in macro ./3_script/rerun.do line 4
# No Design Loaded!
#     while executing
# "restartCmd -force"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart -force"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:31 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:22:31 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: No Design Loaded!
# Error in macro ./3_script/rerun.do line 4
# No Design Loaded!
#     while executing
# "restartCmd -force"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart -force"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:23:09 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:23:09 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: No Design Loaded!
# Error in macro ./3_script/rerun.do line 4
# No Design Loaded!
#     while executing
# "restartCmd -force"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart -force"
do 3_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:23:24 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:23:24 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -L gowin 
# Start time: 15:02:00 on May 27,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(83)
#    Time: 2259436734 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 83
# 0 ps
# 2372408571 ps
add wave -position insertpoint sim:/testbench/dut/uart_m/debug
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:20 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:24:21 on May 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(83)
#    Time: 2259436734 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 83
# 0 ps
# 2372408571 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:52 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:25:52 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(83)
#    Time: 2259436734 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 83
# 0 ps
# 2372408571 ps
do 3_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:27:34 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:27:35 on May 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:27:46 on May 27,2024, Elapsed time: 0:25:46
# Errors: 0, Warnings: 3
# vsim work.testbench -L gowin 
# Start time: 15:27:46 on May 27,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(83)
#    Time: 2259436734 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 83
# 0 ps
# 2372408571 ps
add wave -position insertpoint sim:/testbench/dut/uart_m/ok
add wave -position insertpoint sim:/testbench/dut/uart_m/debug
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:08 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:28:08 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(83)
#    Time: 2259436734 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 83
# 0 ps
# 2372408571 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:29:39 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:29:39 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(83)
#    Time: 2259436734 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 83
# 0 ps
# 2372408571 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:31:57 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:31:57 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(77)
#    Time: 1390757354 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 77
# 0 ps
# 1460295222 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:38:54 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:38:55 on May 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(79)
#    Time: 1353721354 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 79
# 0 ps
# 1421407422 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:44:12 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:44:12 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(79)
#    Time: 1380683562 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 79
# 0 ps
# 1449717740 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:45 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:45:45 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 27
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(27): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(79)
#    Time: 1361424842 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 79
# 0 ps
# 1429496084 ps
# A time value could not be extracted from the current line
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:07 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:51:07 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:16 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:54:16 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
# A time value could not be extracted from the current line
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:27 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:58:27 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:50 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:58:50 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:46 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:59:46 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:06:19 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:06:19 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:06:39 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:06:39 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:45 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:21:45 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
add wave -position insertpoint sim:/testbench/dut/uart_m/leds
add wave -position insertpoint sim:/testbench/dut/uart_m/leds
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:10 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:22:10 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:02 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:28:02 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:21 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:43:21 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
do 3_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:11 on May 27,2024
# vlog -reportprogress 300 -file ./0_filelist/rtl.f -file ./0_filelist/tb.f 
# -- Compiling module Gowin_rPLL
# -- Compiling module uart
# -- Compiling module top
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:44:11 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "uart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.top
# Loading work.Gowin_rPLL
# Loading work.uart
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: 2_testbench/testbench.sv Line: 29
# ** Warning: (vsim-3722) 2_testbench/testbench.sv(29): [TFMPC] - Missing connection for port 'debug_uart'.
# Starting UART RX
# ** Note: $stop    : 2_testbench/testbench.sv(81)
#    Time: 945244270 ps  Iteration: 4  Instance: /testbench
# Break in Module testbench at 2_testbench/testbench.sv line 81
# 0 ps
# 992506484 ps
