#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Aug 31 11:45:33 2018
# Process ID: 1404
# Current directory: C:/College/Thesis/AES_2018/AES_192
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8964 C:\College\Thesis\AES_2018\AES_192\AES_192.xpr
# Log file: C:/College/Thesis/AES_2018/AES_192/vivado.log
# Journal file: C:/College/Thesis/AES_2018/AES_192\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/AES_2018/AES_192/AES_192.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 747.820 ; gain = 66.406
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/aes192.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes192
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/byte_mixcolum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_mixcolum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/keysched192.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keysched192
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/mixcolum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/word_mixcolum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_mixcolum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 559045eee210456d95513c75cce34c63 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.byte_mixcolum
Compiling module xil_defaultlib.word_mixcolum
Compiling module xil_defaultlib.mixcolum
Compiling module xil_defaultlib.keysched192
Compiling module xil_defaultlib.aes192
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 31 11:47:09 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 31 11:47:09 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 793.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 793.777 ; gain = 3.793
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 798.109 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/aes192.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes192
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/byte_mixcolum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_mixcolum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/keysched192.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keysched192
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/mixcolum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/word_mixcolum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_mixcolum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 559045eee210456d95513c75cce34c63 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.byte_mixcolum
Compiling module xil_defaultlib.word_mixcolum
Compiling module xil_defaultlib.mixcolum
Compiling module xil_defaultlib.keysched192
Compiling module xil_defaultlib.aes192
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 31 11:50:56 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 31 11:50:56 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 802.313 ; gain = 4.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 802.371 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/aes192.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes192
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/byte_mixcolum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_mixcolum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/keysched192.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keysched192
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/mixcolum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/word_mixcolum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_mixcolum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 559045eee210456d95513c75cce34c63 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.byte_mixcolum
Compiling module xil_defaultlib.word_mixcolum
Compiling module xil_defaultlib.mixcolum
Compiling module xil_defaultlib.keysched192
Compiling module xil_defaultlib.aes192
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 31 11:55:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 31 11:55:13 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_192/AES_192.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 802.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/uart_tx.v
update_compile_order -fileset sources_1
close [ open C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/top.v w ]
add_files C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/constrs_1
file mkdir C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/constrs_1/new
close [ open C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 C:/College/Thesis/AES_2018/AES_192/AES_192.srcs/constrs_1/new/constr.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Aug 31 12:04:19 2018] Launched synth_1...
Run output will be captured here: C:/College/Thesis/AES_2018/AES_192/AES_192.runs/synth_1/runme.log
[Fri Aug 31 12:04:19 2018] Launched impl_1...
Run output will be captured here: C:/College/Thesis/AES_2018/AES_192/AES_192.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Aug 31 12:05:01 2018] Launched synth_1...
Run output will be captured here: C:/College/Thesis/AES_2018/AES_192/AES_192.runs/synth_1/runme.log
[Fri Aug 31 12:05:01 2018] Launched impl_1...
Run output will be captured here: C:/College/Thesis/AES_2018/AES_192/AES_192.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274592278A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274592278A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592278A
set_property PROGRAM.FILE {C:/College/Thesis/AES_2018/AES_192/AES_192.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/College/Thesis/AES_2018/AES_192/AES_192.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
