
---------- Begin Simulation Statistics ----------
final_tick                               1120222666347                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118493                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384848                       # Number of bytes of host memory used
host_op_rate                                   136401                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20043.90                       # Real time elapsed on the host
host_tick_rate                                8095637                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2375068927                       # Number of instructions simulated
sim_ops                                    2733998056                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162268                       # Number of seconds simulated
sim_ticks                                162268116141                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       699838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1399662                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.951414                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        24720767                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     82536228                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        94548                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     72584406                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3074782                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3076044                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1262                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        86339269                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3801897                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         122138889                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        108695373                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        94398                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           85173700                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      25758954                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      6757299                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2517087                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    375068926                       # Number of instructions committed
system.switch_cpus.commit.committedOps      438845428                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    388759325                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.128836                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.285660                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    265822429     68.38%     68.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     47832618     12.30%     80.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     15822848      4.07%     84.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      9439299      2.43%     87.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     10419799      2.68%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2986333      0.77%     90.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6372591      1.64%     92.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4304454      1.11%     93.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     25758954      6.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    388759325                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      3777901                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         398158945                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              94628475                       # Number of loads committed
system.switch_cpus.commit.membars             7508073                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    266762488     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1501668      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     94628475     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     75952797     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    438845428                       # Class of committed instruction
system.switch_cpus.commit.refs              170581272                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           9291804                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           375068926                       # Number of Instructions Simulated
system.switch_cpus.committedOps             438845428                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.037495                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.037495                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     315035423                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           151                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     24642367                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      442712236                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         13357136                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          44298232                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          96334                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           554                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      16343987                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            86339269                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          46634213                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             342334819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          7386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              379835386                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          192968                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.221876                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     46699735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     31597446                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.976109                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    389131113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.141406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.482582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        302893597     77.84%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         10867272      2.79%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          8941543      2.30%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9778162      2.51%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9513597      2.44%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4183899      1.08%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6356365      1.63%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3813807      0.98%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         32782871      8.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    389131113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       140762                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         85299088                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.143875                       # Inst execution rate
system.switch_cpus.iew.exec_refs            176136175                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           76056730                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          277416                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      95010197                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      6780836                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     76225532                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    441362491                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     100079445                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       171727                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     445118434                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             21                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5039207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          96334                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5039965                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      3092674                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2626                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5256776                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       381716                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       272729                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2626                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       140181                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         402910548                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             439715595                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574629                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         231523885                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.129990                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              439763869                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        509660056                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       301873794                       # number of integer regfile writes
system.switch_cpus.ipc                       0.963860                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.963860                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     267559684     60.09%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1501668      0.34%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    100124749     22.49%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     76104059     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      445290163                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             7290708                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016373                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          754699     10.35%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2487122     34.11%     44.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4048887     55.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      438652767                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1259286022                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    430423707                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    434585958                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          434581654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         445290163                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      6780837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2517038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8957                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        23538                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2555191                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    389131113                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.144319                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.974456                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    251642683     64.67%     64.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     40789007     10.48%     75.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     21510145      5.53%     80.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     17771984      4.57%     85.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17354795      4.46%     89.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     16371996      4.21%     93.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     13100024      3.37%     97.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6438222      1.65%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4152257      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    389131113                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.144316                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       13928104                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     27725080                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      9291888                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      9296170                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      2320350                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4503834                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     95010197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     76225532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       525559014                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       27029148                       # number of misc regfile writes
system.switch_cpus.numCycles                389132173                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8327574                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     426151204                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1495208                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         21059461                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       99739147                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         47064                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     659401187                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      441957650                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    429526914                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          53591177                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           4146                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          96334                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     114275074                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3375687                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    506889772                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    191781491                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      8305998                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          96662965                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      6780851                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      6195996                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            804362730                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           883096867                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          6194572                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         3097319                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       700570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1401140                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2294                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             699788                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       554431                       # Transaction distribution
system.membus.trans_dist::CleanEvict           145395                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        699788                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1049832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1049666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2099498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2099498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     80467456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     80078720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    160546176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               160546176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            699836                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  699836    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              699836                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3232374137                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3236630351                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6524389686                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1120222666347                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            700522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1109592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          290825                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              48                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       700484                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2101596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2101710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    160728704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              160738432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          699885                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70967168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1400455                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001647                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040554                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1398148     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2307      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1400455                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1510347312                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1460609220                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     44791040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          44793216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     35674240                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       35674240                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       349930                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             349947                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       278705                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            278705                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        13410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    276031059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            276044469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        13410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           13410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     219847502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           219847502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     219847502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        13410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    276031059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           495891971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    557410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    699860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000089916850                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        31013                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        31013                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1366343                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            526986                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     349947                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    278705                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   699894                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  557410                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           187746                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            93904                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            38118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            93828                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            48380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           79324                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          140886                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            93892                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            93876                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             8798                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            38168                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            93857                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            46912                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            8844                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           79164                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           93824                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  7187786084                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3499470000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            20310798584                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10269.82                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29019.82                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  626261                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 501743                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                89.48                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.01                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               699894                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              557410                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 349898                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 349899                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 30225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 30541                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 31010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 31011                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 31012                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 31012                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 31014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 31014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 31013                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 31043                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 31044                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 31016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 31016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 31031                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 31031                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 31014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 31014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 31015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   319                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       129271                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   622.451749                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   486.831301                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   356.793868                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1688      1.31%      1.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        22067     17.07%     18.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        11338      8.77%     27.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        18888     14.61%     41.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        11254      8.71%     50.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4432      3.43%     53.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         8465      6.55%     60.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5779      4.47%     64.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        45360     35.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       129271                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        31013                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.567117                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.165102                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     4.477791                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13            1      0.00%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15            1      0.00%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17          387      1.25%      1.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         6983     22.52%     23.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         6329     20.41%     44.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         6925     22.33%     66.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         2741      8.84%     75.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         2745      8.85%     84.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         1262      4.07%     88.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         1357      4.38%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         1231      3.97%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35          689      2.22%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37          359      1.16%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        31013                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        31013                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.972560                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.970155                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.286281                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             473      1.53%      1.53% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             273      0.88%      2.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           29915     96.46%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             336      1.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              16      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        31013                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              44793216                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               35672512                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               44793216                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            35674240                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      276.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      219.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   276.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   219.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.87                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 162266483586                       # Total gap between requests
system.mem_ctrls0.avgGap                    258118.14                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     44791040                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     35672512                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 13409.904864546546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 276031059.367692530155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 219836853.032810240984                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       699860                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       557410                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1574492                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  20309224092                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3810044965908                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46308.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29018.98                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   6835264.82                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   89.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           297880800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           158323605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1635816840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         949413600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    12809097600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     41014279320                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     27772191840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       84637003605                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       521.587393                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  71690660309                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5418400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  85159055832                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           625128420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           332259840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3361426320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1960125660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    12809097600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     64744799760                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      7789015200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       91621852800                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       564.632504                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  19594781337                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5418400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 137254934804                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     44783104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          44785792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     35292928                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       35292928                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       349868                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             349889                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       275726                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            275726                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        16565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    275982153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            275998718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        16565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           16565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     217497613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           217497613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     217497613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        16565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    275982153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           493496331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    551452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    699736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000088786780                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        30777                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        30777                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1361976                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            521630                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     349889                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    275726                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   699778                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  551452                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           187722                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            95346                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8798                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            39584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            93828                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            49846                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            4398                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           79296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          140886                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            93902                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            93852                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             7330                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            39636                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            93855                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            45446                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            4398                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           79164                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           93824                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.67                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  7756896352                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3498890000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            20877733852                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11084.80                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               29834.80                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  622941                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 495586                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                89.02                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.87                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               699778                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              551452                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 349862                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 349862                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 29429                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 29477                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 30798                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 30799                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 30779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 30778                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 30777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 30777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 30778                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 30778                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 30777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 30777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 30777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 30777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 30778                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 30778                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 30777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 30777                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    49                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       132679                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   603.532556                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   461.219185                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   365.133151                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2189      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        25671     19.35%     21.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        13011      9.81%     30.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        19206     14.48%     45.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         8233      6.21%     51.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6363      4.80%     56.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5858      4.42%     60.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         6721      5.07%     65.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        45427     34.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       132679                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        30777                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.736849                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.307561                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.567767                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17          775      2.52%      2.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         7575     24.61%     27.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         4687     15.23%     42.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         5044     16.39%     58.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         4343     14.11%     72.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         3084     10.02%     82.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         1472      4.78%     87.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31          961      3.12%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         2357      7.66%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          380      1.23%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37           94      0.31%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        30777                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        30777                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.916983                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.911951                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.410691                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1301      4.23%      4.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              47      0.15%      4.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           29360     95.40%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              47      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              20      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        30777                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              44785792                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               35291584                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               44785792                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            35292928                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      276.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      217.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   276.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   217.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.86                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 162268025235                       # Total gap between requests
system.mem_ctrls1.avgGap                    259373.62                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     44783104                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     35291584                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 16565.176597381029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 275982152.655833601952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 217489330.863581389189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       699736                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       551452                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1795202                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  20875938650                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3676923893072                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     42742.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     29834.02                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   6667713.41                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   89.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           301179480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           160076895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1603915320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         926080200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    12809097600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     41299738740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     27532178880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       84632267115                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       521.558203                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  71042787499                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5418400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  85806928642                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           646170000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           343439910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3392499600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1952389620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    12809097600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     63975077460                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      8437180800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       91555854990                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       564.225784                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  21306475325                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5418400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 135543240816                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          734                       # number of demand (read+write) hits
system.l2.demand_hits::total                      734                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          734                       # number of overall hits
system.l2.overall_hits::total                     734                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       699798                       # number of demand (read+write) misses
system.l2.demand_misses::total                 699836                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       699798                       # number of overall misses
system.l2.overall_misses::total                699836                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3734652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  56000760213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      56004494865                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3734652                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  56000760213                       # number of overall miss cycles
system.l2.overall_miss_latency::total     56004494865                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       700532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               700570                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       700532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              700570                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998952                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998952                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998952                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998952                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 98280.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80024.178710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80025.169990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 98280.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80024.178710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80025.169990                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              554431                       # number of writebacks
system.l2.writebacks::total                    554431                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       699798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            699836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       699798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           699836                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3409164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  50025566814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  50028975978                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3409164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  50025566814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  50028975978                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998952                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 89714.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71485.724186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71486.713999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 89714.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71485.724186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71486.713999                       # average overall mshr miss latency
system.l2.replacements                         699885                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       555161                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           555161                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       555161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       555161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2235                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2235                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  48                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4272999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4272999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89020.812500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89020.812500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3862411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3862411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80466.895833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80466.895833                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3734652                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3734652                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 98280.315789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98280.315789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3409164                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3409164                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89714.842105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89714.842105                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       699750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          699750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  55996487214                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  55996487214                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       700484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        700484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80023.561578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80023.561578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       699750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       699750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  50021704403                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50021704403                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71485.108114                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71485.108114                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     1399717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    700397                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998462                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.019242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.153806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.013349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   511.813604                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23117917                       # Number of tag accesses
system.l2.tags.data_accesses                 23117917                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957954550206                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   162268116141                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     46634164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2048733862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099698                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     46634164                       # number of overall hits
system.cpu.icache.overall_hits::total      2048733862                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            842                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.cpu.icache.overall_misses::total           842                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4743375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4743375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4743375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4743375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     46634212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2048734704                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     46634212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2048734704                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 98820.312500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5633.461995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 98820.312500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5633.461995                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          320                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3785109                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3785109                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3785109                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3785109                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 99608.131579                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99608.131579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 99608.131579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99608.131579                       # average overall mshr miss latency
system.cpu.icache.replacements                    208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     46634164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2048733862                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           48                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           842                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4743375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4743375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     46634212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2048734704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 98820.312500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5633.461995                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3785109                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3785109                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 99608.131579                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99608.131579                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.805610                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2048734694                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2462421.507212                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   618.461414                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.344196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.008564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79900654288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79900654288                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756136939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    151863896                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        908000835                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756136939                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    151863896                       # number of overall hits
system.cpu.dcache.overall_hits::total       908000835                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6829208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3055459                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9884667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6829208                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3055459                       # number of overall misses
system.cpu.dcache.overall_misses::total       9884667                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 249611430769                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 249611430769                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 249611430769                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 249611430769                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762966147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    154919355                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    917885502                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762966147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    154919355                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    917885502                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010769                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010769                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81693.595224                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25252.386425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81693.595224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25252.386425                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          242                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6776098                       # number of writebacks
system.cpu.dcache.writebacks::total           6776098                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2354939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2354939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2354939                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2354939                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       700520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       700520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       700520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       700520                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  56882069697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56882069697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  56882069697                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56882069697                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000763                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81199.779731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81199.779731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81199.779731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81199.779731                       # average overall mshr miss latency
system.cpu.dcache.replacements                7529542                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393219004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     82668494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       475887498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2771604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3055351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5826955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 249601376067                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 249601376067                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395990608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     85723845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    481714453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81693.192064                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42835.645044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2354879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2354879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       700472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       700472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  56877736650                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56877736650                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81199.158068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81199.158068                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362917935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     69195402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      432113337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4057604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4057712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     10054702                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10054702                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366975539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     69195510                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    436171049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93099.092593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.477924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      4333047                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4333047                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90271.812500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90271.812500                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28391707                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6757313                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     35149020                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           22                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2540781                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2540781                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28391765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6757335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     35149100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 115490.045455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 31759.762500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           12                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1511208                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1511208                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data       125934                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       125934                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28391765                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6757287                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     35149052                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28391765                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6757287                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     35149052                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1120222666347                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998771                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           985828705                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7529798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.923659                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   226.596881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    29.401890                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.885144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.114851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31629406726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31629406726                       # Number of data accesses

---------- End Simulation Statistics   ----------
