/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [17:0] _03_;
  reg [8:0] _04_;
  wire [25:0] _05_;
  wire [7:0] _06_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire [31:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_34z;
  wire [31:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z[10] & celloutsig_1_1z[7]);
  assign celloutsig_1_10z = ~(celloutsig_1_7z[3] & celloutsig_1_0z[7]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z & celloutsig_0_4z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z[2] & celloutsig_0_3z[7]);
  assign celloutsig_0_8z = ~(celloutsig_0_7z & celloutsig_0_7z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[3] | celloutsig_1_0z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[1] | in_data[177]);
  assign celloutsig_0_12z = ~(celloutsig_0_11z[2] | celloutsig_0_8z);
  assign celloutsig_0_21z = ~(celloutsig_0_0z | in_data[75]);
  assign celloutsig_1_11z = ~((celloutsig_1_10z | celloutsig_1_6z) & (in_data[138] | in_data[154]));
  assign celloutsig_1_14z = ~((celloutsig_1_1z[0] | celloutsig_1_5z[11]) & (celloutsig_1_2z | celloutsig_1_5z[14]));
  assign celloutsig_0_3z = { in_data[70:63], celloutsig_0_0z } + { in_data[88:84], celloutsig_0_1z, celloutsig_0_0z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 9'h000;
    else _04_ <= celloutsig_1_5z[14:6];
  reg [25:0] _20_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 26'h0000000;
    else _20_ <= { in_data[36:14], celloutsig_0_13z };
  assign { _05_[25:14], _02_, _05_[12:9], _03_[17:16], _00_, _03_[14:11], _05_[1:0] } = _20_;
  reg [7:0] _21_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 8'h00;
    else _21_ <= { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_2z };
  assign { _06_[7:2], _01_, _06_[0] } = _21_;
  assign celloutsig_0_39z = in_data[94:88] / { 1'h1, celloutsig_0_18z[25:20] };
  assign celloutsig_1_0z = in_data[183:173] / { 1'h1, in_data[123:114] };
  assign celloutsig_1_1z = celloutsig_1_0z / { 1'h1, in_data[144:135] };
  assign celloutsig_1_3z = celloutsig_1_0z[8:6] / { 1'h1, celloutsig_1_0z[9:8] };
  assign celloutsig_1_7z = in_data[177:174] / { 1'h1, celloutsig_1_1z[3:1] };
  assign celloutsig_1_13z = { celloutsig_1_7z[2:1], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z } / { 1'h1, celloutsig_1_5z[14:5], celloutsig_1_11z };
  assign celloutsig_1_19z = celloutsig_1_13z[3:1] / { 1'h1, celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z } / { 1'h1, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z } / { 1'h1, celloutsig_0_9z[2], in_data[0] };
  assign celloutsig_0_1z = { in_data[39:38], celloutsig_0_0z } / { 1'h1, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_15z = { celloutsig_0_11z[12:0], celloutsig_0_1z } / { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z } / { 1'h1, _05_[16:14], _02_, _05_[12:9], _03_[17:16], _00_, _03_[14:11], _05_[1:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[5:3] / { 1'h1, in_data[57:56] };
  assign celloutsig_0_22z = { _06_[7], celloutsig_0_10z } / { 1'h1, celloutsig_0_11z[2:0] };
  assign celloutsig_0_26z = { in_data[23:22], celloutsig_0_13z } / { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[22:5] > in_data[91:74];
  assign celloutsig_0_4z = { celloutsig_0_3z[8:5], celloutsig_0_2z } > celloutsig_0_3z[8:2];
  assign celloutsig_0_5z = celloutsig_0_2z > in_data[25:23];
  assign celloutsig_0_14z = { celloutsig_0_9z[2:1], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_12z } > { in_data[80:79], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_8z, celloutsig_0_2z } > { celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_9z[5:4], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_20z } > { celloutsig_0_23z, celloutsig_0_5z };
  assign celloutsig_0_34z = { celloutsig_0_22z[2], celloutsig_0_26z, celloutsig_0_24z } * { celloutsig_0_23z[7:6], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_21z };
  assign celloutsig_0_38z = { celloutsig_0_18z[17:4], celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_3z } * { _02_, _05_[12:9], _03_[17:16], _00_, _03_[14], celloutsig_0_26z, celloutsig_0_9z, _06_[7:2], _01_, _06_[0], celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_1_18z = _04_[8:1] * _04_[7:0];
  assign celloutsig_0_23z = { celloutsig_0_8z, celloutsig_0_3z } * celloutsig_0_18z[25:16];
  assign celloutsig_1_5z = celloutsig_1_0z[10] ? { in_data[175:172], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } : { in_data[141:136], 1'h0, celloutsig_1_0z[9:0] };
  assign celloutsig_0_11z = celloutsig_0_7z ? { celloutsig_0_10z[0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } : { celloutsig_0_3z[8:4], 1'h0, celloutsig_0_2z, celloutsig_0_4z, 1'h0, celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_5z ? celloutsig_0_9z[2:0] : celloutsig_0_9z[4:2];
  assign { _03_[15], _03_[10:0] } = { _00_, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_3z };
  assign { _05_[13], _05_[8:2] } = { _02_, _03_[17:16], _00_, _03_[14:11] };
  assign _06_[1] = _01_;
  assign { out_data[135:128], out_data[98:96], out_data[63:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
