#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5650c6e08da0 .scope module, "UART_TX_simple_tb" "UART_TX_simple_tb" 2 2;
 .timescale -9 -12;
P_0x5650c6e08f30 .param/l "BAUD_RATE_TB" 0 2 19, +C4<00000000000000011100001000000000>;
P_0x5650c6e08f70 .param/l "FINISH" 0 2 16, +C4<00000000000000000000000000000010>;
P_0x5650c6e08fb0 .param/l "FREQ_HZ" 0 2 18, +C4<00000001111111001001001101010000>;
P_0x5650c6e08ff0 .param/l "INIT" 0 2 14, +C4<00000000000000000000000000000000>;
P_0x5650c6e09030 .param/l "SEND" 0 2 15, +C4<00000000000000000000000000000001>;
P_0x5650c6e09070 .param/l "SEND_BYTE_CLOCKS" 0 2 20, +C4<0000000000000000000000000000000000000000000000000000101101001101>;
v0x5650c6e26990_0 .var "byte_tb", 7 0;
v0x5650c6e26a70_0 .var "char_cnt", 3 0;
v0x5650c6e26b30_0 .var "clk_tb", 0 0;
v0x5650c6e26c30_0 .var "clock_count", 11 0;
v0x5650c6e26cd0_0 .var/i "count_finish_tb", 31 0;
v0x5650c6e26db0_0 .var "send_tb", 0 0;
v0x5650c6e26e50_0 .var "state_tb", 3 0;
S_0x5650c6df5d40 .scope module, "dut" "UART_TX_simple" 2 26, 3 1 0, S_0x5650c6e08da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "tx_byte";
    .port_info 2 /INPUT 1 "send_byte";
    .port_info 3 /OUTPUT 1 "serial_tx";
P_0x5650c6df5ed0 .param/l "BAUD_RATE" 0 3 1, +C4<00000000000000011100001000000000>;
P_0x5650c6df5f10 .param/l "BAUD_RATE_HALV_PERIOD_IN_CLKS" 0 3 25, +C4<0000000000000000000000000000000000000000000000000000000010010000>;
P_0x5650c6df5f50 .param/l "CLK_FREQ_HZ" 0 3 4, +C4<00000001111111001001001101010000>;
P_0x5650c6df5f90 .param/l "DATA_BITS" 0 3 20, +C4<00000000000000000000000000000010>;
P_0x5650c6df5fd0 .param/l "IDLE" 0 3 18, +C4<00000000000000000000000000000000>;
P_0x5650c6df6010 .param/l "PARITY" 0 3 2, +C4<00000000000000000000000000000000>;
P_0x5650c6df6050 .param/l "PARITY_BIT" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x5650c6df6090 .param/l "START_BIT" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x5650c6df60d0 .param/l "STOP" 0 3 3, +C4<00000000000000000000000000000001>;
P_0x5650c6df6110 .param/l "STOP_BIT" 0 3 22, +C4<00000000000000000000000000000100>;
v0x5650c6e02fb0_0 .var "bit_cnt", 2 0;
v0x5650c6e02e30_0 .var "byte_reg", 7 0;
v0x5650c6e0b670_0 .net "clk", 0 0, v0x5650c6e26b30_0;  1 drivers
v0x5650c6e0b4f0_0 .net "send_byte", 0 0, v0x5650c6e26db0_0;  1 drivers
v0x5650c6e0ba30_0 .var "serial_tx", 0 0;
v0x5650c6df4d70_0 .var "state", 3 0;
v0x5650c6e26690_0 .net "tx_byte", 7 0, v0x5650c6e26990_0;  1 drivers
v0x5650c6e26770_0 .var "uart_clk", 0 0;
v0x5650c6e26830_0 .var "uart_clk_divider", 9 0;
E_0x5650c6e00e20 .event posedge, v0x5650c6e26770_0;
E_0x5650c6e023c0 .event posedge, v0x5650c6e0b670_0;
    .scope S_0x5650c6df5d40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650c6e0ba30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5650c6df4d70_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5650c6e26830_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650c6e26770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5650c6e02fb0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x5650c6df5d40;
T_1 ;
    %wait E_0x5650c6e023c0;
    %load/vec4 v0x5650c6e26830_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5650c6e26830_0, 0;
    %load/vec4 v0x5650c6e26830_0;
    %pad/u 64;
    %cmpi/u 144, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x5650c6e26770_0;
    %inv;
    %assign/vec4 v0x5650c6e26770_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5650c6e26830_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5650c6df5d40;
T_2 ;
    %wait E_0x5650c6e00e20;
    %load/vec4 v0x5650c6df4d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5650c6e0ba30_0, 0;
    %load/vec4 v0x5650c6e0b4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x5650c6e26690_0;
    %assign/vec4 v0x5650c6e02e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5650c6e0ba30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5650c6df4d70_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5650c6e02e30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5650c6e0ba30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5650c6df4d70_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5650c6e02fb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5650c6e02fb0_0, 0;
    %load/vec4 v0x5650c6e02fb0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x5650c6e02e30_0;
    %load/vec4 v0x5650c6e02fb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x5650c6e0ba30_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x5650c6e02fb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5650c6e02fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5650c6e0ba30_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5650c6df4d70_0, 0;
T_2.10 ;
T_2.9 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5650c6df4d70_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5650c6df4d70_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5650c6e08da0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650c6e26b30_0, 0, 1;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5650c6e26990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650c6e26db0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5650c6e26e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5650c6e26a70_0, 0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5650c6e26c30_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650c6e26cd0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x5650c6e08da0;
T_4 ;
    %wait E_0x5650c6e023c0;
    %load/vec4 v0x5650c6e26e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5650c6e26db0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5650c6e26e50_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5650c6e26db0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5650c6e26e50_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5650c6e26c30_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5650c6e26c30_0, 0;
    %load/vec4 v0x5650c6e26c30_0;
    %pad/u 64;
    %cmpi/u 2893, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5650c6e26c30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5650c6e26e50_0, 0;
T_4.4 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5650c6e08da0;
T_5 ;
    %delay 30000, 0;
    %load/vec4 v0x5650c6e26b30_0;
    %inv;
    %store/vec4 v0x5650c6e26b30_0, 0, 1;
    %load/vec4 v0x5650c6e26cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5650c6e26cd0_0, 0, 32;
    %load/vec4 v0x5650c6e26cd0_0;
    %cmpi/e 18432, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 76 "$finish" {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5650c6e08da0;
T_6 ;
    %vpi_call 2 83 "$dumpfile", "UART_TX_simple.vcd" {0 0 0};
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5650c6e08da0 {0 0 0};
    %vpi_call 2 85 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5650c6df5d40 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "UART_TX_simple_tb.v";
    "UART_TX_simple.v";
