$date
	Sun Oct 23 07:39:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#322232
b11 !
1"
#322234
b11 &
b11 %
1$
#322235
0"
#322238
b1010 &
b1010 %
#322242
b101 &
b101 %
#322246
b10000 &
b10000 %
#322250
b1000 &
b1000 %
#322254
b100 &
b100 %
#322258
b10 &
b10 %
#322262
b1 &
1#
b1 %
#322266
b0 &
b0 %
0#
0$
#1327194
b100 &
b100 %
1$
b100 !
1"
#1327195
0"
#1327198
b10 &
b10 %
#1327202
b1 &
b1 %
1#
#1327206
b0 &
0#
b0 %
0$
#2349019
b110 !
1"
#2349022
b110 &
b110 %
1$
#2349023
0"
#2349026
b11 &
b11 %
#2349030
b1010 &
b1010 %
#2349034
b101 &
b101 %
#2349038
b10000 &
b10000 %
#2349042
b1000 &
b1000 %
#2349046
b100 &
b100 %
#2349050
b10 &
b10 %
#2349054
b1 &
1#
b1 %
#2349058
b0 &
b0 %
0#
0$
#4500012
