{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0020279688], 0, 0.15357685089111328, 1587371953.679008], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011027934], 0, 0.21070528030395508, 1587371953.8320704], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0034532449999999998], 0, 0.21053290367126465, 1587371954.0225048], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.01008445], 0, 0.6277608871459961, 1587371954.3593447], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.002218427], 0, 0.2735445499420166, 1587371954.533792], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018225783999999997], 0, 0.26024484634399414, 1587371954.6979105], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0031659068], 0, 0.4236607551574707, 1587371954.9245787], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0030068734], 0, 1.825239896774292, 1587371955.107838], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0059741094], 0, 0.2387986183166504, 1587371955.888951], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0009336173999999999], 0, 0.23575544357299805, 1587371956.0769193], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012127502], 0, 0.5867569446563721, 1587371956.2357776], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0063765798], 0, 0.36049556732177734, 1587371956.4724865], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0051018148], 0, 0.2647287845611572, 1587371956.7235985], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0064560754], 0, 0.23138904571533203, 1587371956.9617596], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008328304], 0, 0.3158118724822998, 1587371957.1101046], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000995638], 0, 0.387645959854126, 1587371957.2979634], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0038420938000000003], 0, 10.079346179962158, 1587371967.5885618], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018662556], 0, 2.3167452812194824, 1587371967.7580516], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026301352], 0, 2.7123448848724365, 1587371967.9401178], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001407381], 0, 0.2133190631866455, 1587371968.1365612], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0037488436], 0, 0.2771890163421631, 1587371968.331478], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0051387394], 0, 0.2209317684173584, 1587371968.5486283], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010773184], 0, 0.2961893081665039, 1587371968.738897], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0028600364], 0, 2.0788662433624268, 1587371968.9200442], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0038338866], 0, 9.472133874893188, 1587372000.9239354], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00132204], 0, 0.677222490310669, 1587372001.1151586], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0047154096], 0, 31.8878014087677, 1587372001.3272917], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018804526], 0, 0.21375036239624023, 1587372001.4925652], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.002608278], 0, 0.22161245346069336, 1587372001.7036188], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0038381138], 0, 10.02370309829712, 1587372001.9055755], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0028939382], 0, 2.096444606781006, 1587372002.0870256], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0037585177999999997], 0, 0.3410475254058838, 1587372002.3179958], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0008536506], 0, 0.19048285484313965, 1587372010.4621007], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017121476], 0, 0.1814885139465332, 1587372010.6248372], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.003836859], 0, 0.22167277336120605, 1587372010.855311], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.010155728], 0, 0.3340442180633545, 1587372011.1528594], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0014015232], 0, 0.23039031028747559, 1587372011.3103213], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0026007776], 0, 8.036634683609009, 1587372011.52866], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0021255104], 0, 0.7519598007202148, 1587372011.697837], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011440648], 0, 0.25429868698120117, 1587372011.8554165], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012219957999999999], 0, 0.2329118251800537, 1587372051.9571753], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000871034], 0, 0.3321988582611084, 1587372052.1063719], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0037631652000000002], 0, 0.37560486793518066, 1587372052.3507872], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001155503], 0, 0.27855420112609863, 1587372052.5087943], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012754984], 0, 0.20793724060058594, 1587372052.6684363], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0015507166], 0, 0.225677490234375, 1587372052.8627765], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0067659834], 0, 39.72598648071289, 1587372053.113408], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0053581464], 0, 30.857724905014038, 1587372053.3363633], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012596256], 0, 0.3161485195159912, 1587372060.5279453], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0034991991999999998], 0, 7.021375417709351, 1587372060.719585], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0201786188], 0, 0.564772367477417, 1587372061.1777303], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0201378478], 0, 0.48911142349243164, 1587372061.6722984], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0034617308], 0, 7.084727048873901, 1587372061.863327], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0010351925999999999], 0, 0.14427876472473145, 1587372062.0190115], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0048044708], 0, 0.31975460052490234, 1587372062.2668467], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.000988447], 0, 0.1625072956085205, 1587372062.4219244], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0007605708], 0, 0.1642303466796875, 1587372069.512057], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0034935802], 0, 7.0418994426727295, 1587372069.7383823], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0010784942], 0, 0.21692490577697754, 1587372069.8906755], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018347054000000002], 0, 0.22781157493591309, 1587372070.0550687], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.004602472], 0, 0.36336660385131836, 1587372070.299576], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001134869], 0, 0.376079797744751, 1587372070.4567323], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0023929062000000003], 0, 0.22518014907836914, 1587372070.6347094], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.020132901], 0, 0.535285234451294, 1587372071.1281495], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0008971006000000001], 0, 0.21316123008728027, 1587372076.0355146], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0007437682], 0, 0.1798851490020752, 1587372076.1866503], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0010886746], 0, 0.186356782913208, 1587372076.3433838], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0008640652000000001], 0, 0.22333192825317383, 1587372076.5318046], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0007600724], 0, 0.16843342781066895, 1587372076.6835642], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0007439504000000001], 0, 0.20355486869812012, 1587372076.8349314], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.000850151], 0, 0.25565171241760254, 1587372077.023832], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0008360612], 0, 0.20865178108215332, 1587372077.176599], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008686592], 0, 0.3548133373260498, 1587372077.654602], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001021318], 0, 0.2684059143066406, 1587372077.8465972], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0008870514], 0, 0.18890786170959473, 1587372078.0006502], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0009435824], 0, 0.18313097953796387, 1587372078.1552844], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000826], 0, 0.38146138191223145, 1587372078.3393233], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012003979999999999], 0, 0.32970309257507324, 1587372078.4979963], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011819366], 0, 0.2664339542388916, 1587372078.6566808], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0009230864], 0, 0.35405611991882324, 1587372078.840821], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0007707228], 0, 0.17359280586242676, 1587372079.2365305], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011202296000000001], 0, 0.24770569801330566, 1587372079.3901737], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0008912524], 0, 0.23879194259643555, 1587372079.5804338], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011747953999999999], 0, 0.2689933776855469, 1587372079.7389715], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011709878], 0, 0.26616406440734863, 1587372079.8972602], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011257742], 0, 0.28479671478271484, 1587372080.0881948], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008475999999999999], 0, 0.2608160972595215, 1587372080.2373526], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011910982], 0, 0.26701784133911133, 1587372080.3958483], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011106726], 0, 0.2551126480102539, 1587372081.0825408], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0010873144], 0, 0.22907733917236328, 1587372081.235767], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0012133316], 0, 0.3073899745941162, 1587372081.3904803], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012000258], 0, 0.597435712814331, 1587372081.5854142], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0007391786], 0, 0.14663243293762207, 1587372081.7370214], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001213894], 0, 0.284365177154541, 1587372081.8962734], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011260483999999999], 0, 0.21204495429992676, 1587372082.0842035], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010818706000000002], 0, 0.22990012168884277, 1587372082.2412546], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012068392], 0, 0.563093900680542, 1587372082.9337049], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0008149241999999999], 0, 0.3764684200286865, 1587372083.1192458], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011285446], 0, 0.3178095817565918, 1587372083.2768447], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010804477999999998], 0, 0.23006248474121094, 1587372083.4336689], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001258685], 0, 0.3145256042480469, 1587372083.6303022], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011955306], 0, 0.5627243518829346, 1587372083.7894456], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011221162], 0, 0.3182964324951172, 1587372083.9473476], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011956188], 0, 0.23523998260498047, 1587372084.1413279], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0014549672], 0, 0.22422122955322266, 1587372084.9534266], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012212182000000001], 0, 0.5830082893371582, 1587372085.1129293], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0015493068000000001], 0, 0.28177547454833984, 1587372085.31082], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010884016], 0, 0.2289285659790039, 1587372085.4679544], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0008495391999999999], 0, 0.1661977767944336, 1587372085.6213284], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0011955784], 0, 0.601121187210083, 1587372085.8173687], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0013897084], 0, 0.6906125545501709, 1587372085.9897113], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011259536], 0, 0.33847999572753906, 1587372086.147492], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010958186], 0, 0.24606084823608398, 1587372087.241575], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001078551], 0, 0.24971628189086914, 1587372087.3943782], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0017397042000000002], 0, 0.8786723613739014, 1587372087.5579116], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0015194422], 0, 0.7018799781799316, 1587372087.7545648], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012068934], 0, 0.4473245143890381, 1587372087.909313], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011500788], 0, 0.20808029174804688, 1587372088.0631537], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012862546000000001], 0, 0.5199882984161377, 1587372088.258869], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0014172456], 0, 0.9605624675750732, 1587372088.421517], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011591656], 0, 0.2815828323364258, 1587372123.8819065], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012502572], 0, 0.6078238487243652, 1587372124.044737], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014379518], 0, 0.26594996452331543, 1587372124.2371674], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013547119999999999], 0, 0.9889733791351318, 1587372124.3989596], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011246404], 0, 0.32103681564331055, 1587372124.556492], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026615199999999997], 0, 3.033342123031616, 1587372124.7733922], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0035028577999999997], 0, 35.20495533943176, 1587372124.972011], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0202165194], 0, 0.46971583366394043, 1587372125.4308228], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011198112], 0, 0.31859540939331055, 1587372126.8173087], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011054946], 0, 0.2725369930267334, 1587372126.9748776], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010799612], 0, 0.23963236808776855, 1587372127.1317747], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011380944], 0, 0.30100440979003906, 1587372127.320432], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011455658000000001], 0, 0.35877084732055664, 1587372127.4785135], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001104144], 0, 0.20646977424621582, 1587372127.635983], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.002616537], 0, 0.2171339988708496, 1587372127.8480082], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0026436660000000002], 0, 0.15859436988830566, 1587372128.0254505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014420712000000001], 0, 0.1579582691192627, 1587372128.4827807], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012037742], 0, 0.2699880599975586, 1587372128.677455], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001126943], 0, 0.3312826156616211, 1587372128.8352456], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014428140000000002], 0, 0.22777295112609863, 1587372129.00777], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014252878], 0, 0.2238459587097168, 1587372129.2008884], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0012388688], 0, 0.2419278621673584, 1587372129.356324], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011480276], 0, 0.2821638584136963, 1587372129.5143096], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011330994], 0, 0.3364744186401367, 1587372129.7042224], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012738824], 0, 0.5183024406433105, 1587372130.3553665], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012710376], 0, 0.20513439178466797, 1587372130.5150623], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0011117142], 0, 0.2511589527130127, 1587372130.703944], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011266587999999998], 0, 0.5237812995910645, 1587372130.8575714], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016067858000000002], 0, 0.2567265033721924, 1587372131.0229146], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0026088356], 0, 0.2326812744140625, 1587372131.2356784], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0014843363999999999], 0, 0.1521143913269043, 1587372131.3948903], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0010788772], 0, 0.2460157871246338, 1587372131.5477662], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001219323], 0, 0.491121768951416, 1587372132.3909729], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011512186], 0, 0.25372767448425293, 1587372132.5448732], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0015473578], 0, 0.6401376724243164, 1587372132.7052274], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.001282582], 0, 0.7341749668121338, 1587372132.8948681], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0012318895999999999], 0, 0.2607302665710449, 1587372133.0500388], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0012687134], 0, 0.5488810539245605, 1587372133.2061667], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0026184336], 0, 0.27048754692077637, 1587372133.420054], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014290086], 0, 0.19810080528259277, 1587372133.578457], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012700436], 0, 0.5526680946350098, 1587372134.6428783], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0013585913999999998], 0, 0.69270920753479, 1587372134.8360028], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012242202], 0, 0.2432265281677246, 1587372134.9912632], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0012116612], 0, 0.18250012397766113, 1587372135.150278], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0012986486], 0, 0.7399322986602783, 1587372135.343119], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013478554], 0, 0.21266460418701172, 1587372135.5041435], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016406818], 0, 0.9364089965820312, 1587372135.6663465], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0025902892], 0, 0.2589278221130371, 1587372135.8795505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016940219999999999], 0, 0.645902156829834, 1587372136.9374244], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.001215455], 0, 0.17708611488342285, 1587372137.0927143], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018958780000000001], 0, 0.9751105308532715, 1587372137.2964456], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012470258], 0, 0.5754663944244385, 1587372137.4563766], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0016509396], 0, 0.2259533405303955, 1587372137.6225667], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001365423], 0, 0.8858013153076172, 1587372137.8203223], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.002592373], 0, 0.18134069442749023, 1587372137.997416], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0012127654], 0, 0.5759766101837158, 1587372138.1568587], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011016884], 0, 0.5459702014923096, 1587372146.1810277], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001430963], 0, 0.17105603218078613, 1587372146.3394794], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014036438], 0, 0.18358945846557617, 1587372146.4972177], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0012235014], 0, 0.5666532516479492, 1587372146.6896992], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016314618], 0, 0.5491251945495605, 1587372146.8516102], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0014733348], 0, 0.22951245307922363, 1587372147.0148034], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0026089746000000002], 0, 7.901809930801392, 1587372147.232642], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0031440426], 0, 0.19797515869140625, 1587372147.4186842], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018107479999999998], 0, 2.103853225708008, 1587372179.9396453], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001316935], 0, 0.5454256534576416, 1587372180.0962565], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0026051162], 0, 8.12248682975769, 1587372180.2790058], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017771797999999999], 0, 0.27071380615234375, 1587372180.4784732], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.004019918], 0, 10.02704906463623, 1587372180.6838326], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013561139999999998], 0, 0.8527038097381592, 1587372180.8455117], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0043519992], 0, 32.29926824569702, 1587372181.093809], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0051041072], 0, 0.2582545280456543, 1587372181.3111475], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0011604408], 0, 0.2898890972137451, 1587372183.7669342], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001146833], 0, 0.20373010635375977, 1587372183.9205866], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011013304], 0, 0.6494448184967041, 1587372184.078131], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010869004], 0, 0.5917179584503174, 1587372184.2715487], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013326162], 0, 0.9615981578826904, 1587372184.4329624], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010909164], 0, 0.6307027339935303, 1587372184.5901175], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001099466], 0, 0.6655523777008057, 1587372184.783848], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013392248], 0, 0.9626295566558838, 1587372184.9451365], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.001095753], 0, 0.6362485885620117, 1587372225.0153897], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010989702], 0, 0.6611995697021484, 1587372225.1728518], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0071304748], 0, 39.706329584121704, 1587372225.4298017], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0059329436], 0, 0.3077104091644287, 1587372225.697057], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0025567021999999997], 0, 2.2994744777679443, 1587372225.8740742], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019907564], 0, 1.1401557922363281, 1587372226.0488906], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019183680000000002], 0, 1.228973627090454, 1587372226.2488909], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0047844386000000004], 0, 0.32347893714904785, 1587372226.461116], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0064777296], 0, 0.2532198429107666, 1587372234.2901971], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0034307214000000004], 0, 7.692127704620361, 1587372234.517772], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018750052], 0, 2.336740016937256, 1587372234.6880283], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0051332786], 0, 0.24203276634216309, 1587372234.9059074], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0014319028], 0, 1.021937370300293, 1587372235.1051893], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0120031526], 0, 0.38323092460632324, 1587372235.432804], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0019671812], 0, 0.9901442527770996, 1587372235.6001124], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013516546], 0, 1.197920799255371, 1587372235.795935], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017959552], 0, 2.077993392944336, 1587372271.0632315], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0026492254], 0, 7.479857444763184, 1587372271.246505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0014383738], 0, 0.18193697929382324, 1587372271.4052281], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.003450653], 0, 6.5548787117004395, 1587372271.6337323], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0053191202], 0, 30.721585988998413, 1587372271.8557305], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0025256086], 0, 0.21708893775939941, 1587372272.0319276], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.020431019], 0, 0.5349023342132568, 1587372272.5289931], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0042701642], 0, 35.00154781341553, 1587372272.7391744], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0034197774], 0, 0.2073969841003418, 1587372280.3309324], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0026260688], 0, 7.410652160644531, 1587372280.54899], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0048353092], 0, 0.32044553756713867, 1587372280.762114], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0019031132], 0, 0.22410368919372559, 1587372280.9324887], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0034180718], 0, 0.23593711853027344, 1587372281.1566942], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0035583447999999996], 0, 7.457296133041382, 1587372281.3500912], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.003678909], 0, 7.424667596817017, 1587372281.5454514], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0026518288], 0, 0.31166553497314453, 1587372281.760386], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001359612], 0, 0.530994176864624, 1587372313.832394], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0050932998], 0, 0.26326799392700195, 1587372314.0497053], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0034736334], 0, 7.365890979766846, 1587372314.278173], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.012789117], 0, 0.3487882614135742, 1587372314.6186504], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017365392000000001], 0, 0.15884780883789062, 1587372314.781999], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026362070000000002], 0, 2.999213457107544, 1587372315.0008326], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0031333562000000004], 0, 0.2514817714691162, 1587372315.1866193], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0046442259999999996], 0, 31.987974643707275, 1587372315.3973103], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0033814160000000004], 0, 0.3028407096862793, 1587372355.581011], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0025215596], 0, 2.383282423019409, 1587372355.7577324], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014437744], 0, 0.18925166130065918, 1587372355.9531643], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0029521486], 0, 2.1317965984344482, 1587372356.1364532], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013251686], 0, 0.9715688228607178, 1587372356.2977808], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0072958994], 0, 39.83342671394348, 1587372356.60745], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0040642694], 0, 10.011534929275513, 1587372356.8137004], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.002838064], 0, 2.194222927093506, 1587372356.9951372], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017077341999999999], 0, 0.19285035133361816, 1587372392.1861367], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0041354976], 0, 34.981372594833374, 1587372392.430581], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.003875977], 0, 9.440330505371094, 1587372392.6338305], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026226678], 0, 3.021352529525757, 1587372392.816214], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0023422666], 0, 8.158069133758545, 1587372393.032677], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0026226178], 0, 0.15619611740112305, 1587372393.2102914], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018731318], 0, 2.3310227394104004, 1587372393.380444], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0023896324], 0, 0.3118581771850586, 1587372393.5882747], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0011021978], 0, 0.6472442150115967, 1587372396.6723838], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010921764], 0, 0.6704487800598145, 1587372396.8637571], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0010933684], 0, 0.6348891258239746, 1587372397.0211773], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013265824000000001], 0, 1.023669958114624, 1587372397.182616], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0013348014], 0, 1.0542511940002441, 1587372397.3797379], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001350698], 0, 0.9902701377868652, 1587372397.5413306], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014532428], 0, 0.5284557342529297, 1587372397.7002969], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013359081999999999], 0, 1.182628870010376, 1587372397.8958306], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0014078304], 0, 0.19002127647399902, 1587372399.1670706], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014482134], 0, 0.4490525722503662, 1587372399.3259335], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020561636], 0, 0.28520870208740234, 1587372399.5351067], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014366376], 0, 0.19476628303527832, 1587372399.6935663], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013592954], 0, 1.139150857925415, 1587372399.8553576], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0014239484], 0, 0.24141550064086914, 1587372400.0489657], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020303611999999997], 0, 0.30973362922668457, 1587372400.2211587], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0041106606], 0, 0.2308976650238037, 1587372400.4223378], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0028354138], 0, 2.1144509315490723, 1587372432.9975357], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.003568544], 0, 7.773922443389893, 1587372433.1915996], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.003685795], 0, 0.3736381530761719, 1587372433.4211638], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.002634938], 0, 2.7489123344421387, 1587372433.6038198], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0041667019999999996], 0, 32.29844260215759, 1587372433.8125591], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.020264771], 0, 0.4995110034942627, 1587372434.3064744], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.002636628], 0, 3.013329267501831, 1587372434.488987], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016641356], 0, 1.1783812046051025, 1587372434.651302], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0021290222], 0, 0.9068796634674072, 1587372475.3277256], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0027309228], 0, 0.4710257053375244, 1587372475.541947], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0041444176], 0, 35.22669529914856, 1587372475.749917], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0023977156], 0, 0.19156742095947266, 1587372475.923886], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0016317338], 0, 1.1276614665985107, 1587372476.120405], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0102434756], 0, 0.2808048725128174, 1587372476.4199462], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0068923354000000004], 0, 40.28378486633301, 1587372476.673244], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026365164], 0, 3.0162689685821533, 1587372476.8928614], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0201483338], 0, 0.4751412868499756, 1587372479.635085], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0100862814], 0, 0.3465461730957031, 1587372479.9676137], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019534178], 0, 0.19961071014404297, 1587372480.1346993], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018773738000000002], 0, 2.3127601146698, 1587372480.3047354], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0028381466], 0, 0.22194504737854004, 1587372480.5195286], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0124324532], 0, 0.38141679763793945, 1587372480.8536186], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0026578264], 0, 0.1777637004852295, 1587372481.0320196], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0032000884], 0, 0.2764103412628174, 1587372481.2533126], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0026102081999999998], 0, 0.218414306640625, 1587372512.0956557], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026279198], 0, 2.958578109741211, 1587372512.2780304], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.011811635400000001], 0, 0.3814120292663574, 1587372512.6391149], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0203324916], 0, 0.4549267292022705, 1587372513.099923], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0034863934], 0, 7.463928461074829, 1587372513.2918248], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0052863904], 0, 30.781317234039307, 1587372513.5477395], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.010154887999999999], 0, 0.3106229305267334, 1587372513.8458781], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026378196], 0, 0.26796746253967285, 1587372514.0280175], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.007088046000000001], 0, 37.568886280059814, 1587372552.0561228], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0038047386000000004], 0, 0.5338582992553711, 1587372552.252998], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0019707098], 0, 0.8951349258422852, 1587372552.4200094], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0031942079999999996], 0, 0.33803486824035645, 1587372552.6411881], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0046720118], 0, 31.685096979141235, 1587372552.8530326], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0036849774], 0, 0.3041820526123047, 1587372553.04755], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0047335484], 0, 32.31641721725464, 1587372553.2948792], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0061059786], 0, 0.2513434886932373, 1587372553.528162], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0033345538], 0, 0.23206877708435059, 1587372588.7972374], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.010285103600000001], 0, 0.2902226448059082, 1587372589.0977952], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0031710478], 0, 0.2071976661682129, 1587372589.3207934], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0021906234], 0, 0.8834195137023926, 1587372589.491659], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0032162502000000004], 0, 0.32585811614990234, 1587372589.6789932], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0040384524], 0, 35.02301001548767, 1587372589.9216008], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.006505393399999999], 0, 0.25841474533081055, 1587372590.1757448], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0017889236], 0, 0.7584576606750488, 1587372590.3400383], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013799743999999999], 0, 1.0373988151550293, 1587372593.1828995], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013292234], 0, 1.1834654808044434, 1587372593.3440201], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.001418827], 0, 0.22257184982299805, 1587372593.5367799], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013555324000000001], 0, 1.1766252517700195, 1587372593.6986573], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013375948], 0, 1.1626389026641846, 1587372593.859797], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0014768896], 0, 0.2487781047821045, 1587372594.0537512], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013294702], 0, 1.1561388969421387, 1587372594.2155008], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017297824], 0, 1.1238408088684082, 1587372594.3793197], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0013293312], 0, 1.1632978916168213, 1587372629.841305], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018312772000000001], 0, 1.1480567455291748, 1587372630.0437245], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019491264000000002], 0, 1.2049448490142822, 1587372630.2110171], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0018214902000000001], 0, 1.1004822254180908, 1587372630.3758764], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0019174112], 0, 0.9469764232635498, 1587372630.5809834], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.012430888], 0, 0.3647768497467041, 1587372630.9156175], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0040797262], 0, 35.202889919281006, 1587372631.1229713], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.005957924], 0, 31.78028702735901, 1587372631.3923938], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0046273502], 0, 31.86216688156128, 1587372663.3783884], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0025975829999999997], 0, 8.084771871566772, 1587372663.5609462], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026313383999999997], 0, 3.014984369277954, 1587372663.7764509], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0026422546000000003], 0, 0.2233874797821045, 1587372663.9544702], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0028405566], 0, 0.19307279586791992, 1587372664.13581], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0035196986], 0, 7.611634254455566, 1587372664.3630252], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.003769293], 0, 10.105086088180542, 1587372664.564578], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0204357118], 0, 0.49805736541748047, 1587372665.0272896], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0046141316], 0, 28.850881814956665, 1587372696.4771717], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0034384616], 0, 7.07557225227356, 1587372696.6686358], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.002595933], 0, 7.981496334075928, 1587372696.851081], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.012881930199999999], 0, 0.390516996383667, 1587372697.228124], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0020332492], 0, 0.2714879512786865, 1587372697.4005156], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0056447008], 0, 31.346030712127686, 1587372697.6433952], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018718901999999998], 0, 2.370945692062378, 1587372697.8484497], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0040420068], 0, 10.188591003417969, 1587372698.05459], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0029877866], 0, 2.138482093811035, 1587372738.68154], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0042960378], 0, 35.24542284011841, 1587372738.8927443], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0035495025999999997], 0, 6.615475654602051, 1587372739.119331], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0018780315999999998], 0, 2.378593921661377, 1587372739.2894568], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0025922925999999997], 0, 8.07406997680664, 1587372739.4719138], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.006904998], 0, 40.26270031929016, 1587372739.7596393], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0039755684], 0, 10.147544622421265, 1587372739.9643815], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.001873954], 0, 0.19310498237609863, 1587372740.1299849], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.002034621], 0, 0.2542276382446289, 1587372772.900336], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0046137988], 0, 31.681617736816406, 1587372773.1110132], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0017592558000000002], 0, 0.24428820610046387, 1587372773.310295], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0048452568], 0, 32.67608571052551, 1587372773.5260649], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0037299331999999996], 0, 7.856529951095581, 1587372773.7227259], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0064452576], 0, 0.3197603225708008, 1587372773.9972875], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0034141405999999997], 0, 6.753624677658081, 1587372774.1883564], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0025755058], 0, 1.9990606307983398, 1587372774.365526], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0026282854000000003], 0, 2.9933407306671143, 1587372810.2506301], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0041333362], 0, 35.65531039237976, 1587372810.4943616], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.005390271], 0, 30.99100661277771, 1587372810.7180912], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0102322972], 0, 0.31407880783081055, 1587372811.0176768], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0124672274], 0, 0.37576985359191895, 1587372811.389607], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.004669527200000001], 0, 29.404635667800903, 1587372811.6010249], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0046583304], 0, 32.287028312683105, 1587372811.8123505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0046903852], 0, 0.36361241340637207, 1587372812.0570586], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0051655394], 0, 0.1931917667388916, 1587372814.2315927], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0051930676], 0, 0.1996157169342041, 1587372814.4504921], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.002297755], 0, 0.2963426113128662, 1587372814.6627882], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0026480334000000003], 0, 2.000603437423706, 1587372814.840891], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0064704434], 0, 0.22456693649291992, 1587372815.080094], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0027026548], 0, 0.24522638320922852, 1587372815.293322], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.005167663], 0, 0.22165870666503906, 1587372815.5114567], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0061537174], 0, 0.5186731815338135, 1587372815.7456872], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.002158479], 0, 0.1957557201385498, 1587372844.8282645], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.001779768], 0, 2.444056987762451, 1587372845.0313828], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0017850123999999998], 0, 2.3578643798828125, 1587372845.2002687], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0018022354], 0, 0.920968770980835, 1587372845.3651025], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0024255970000000003], 0, 0.24744510650634766, 1587372845.5729852], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0051269898000000005], 0, 27.346559047698975, 1587372845.792362], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.002809458], 0, 1.8309197425842285, 1587372845.9732268], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0030712578000000003], 0, 0.25202369689941406, 1587372846.1952858], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0025769294], 0, 2.5086193084716797, 1587372886.164802], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.00310971], 0, 0.34246110916137695, 1587372886.3839796], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0036409966000000003], 0, 0.18822836875915527, 1587372886.5782394], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0035084634000000004], 0, 7.111049175262451, 1587372886.770797], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.002805658], 0, 2.1076509952545166, 1587372886.9872756], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0021396958], 0, 0.28693175315856934, 1587372887.1609414], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0070549706], 0, 39.57314968109131, 1587372887.4167488], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.003407906], 0, 0.21432781219482422, 1587372887.6405945], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.012023853], 0, 0.39689087867736816, 1587372895.1920857], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0051814706], 0, 0.2184293270111084, 1587372895.4108021], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.002369351], 0, 0.23580694198608398, 1587372895.6202042], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0202274546], 0, 0.4485750198364258, 1587372896.0797303], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0123162674], 0, 0.5023353099822998, 1587372896.4125264], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0033963300000000004], 0, 0.3459656238555908, 1587372896.6364655], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.002532583], 0, 2.4560205936431885, 1587372896.813258], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0034946662000000005], 0, 7.275710105895996, 1587372897.0059938], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0073645156000000005], 0, 39.77824878692627, 1587372937.242555], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0052544782], 0, 0.30995821952819824, 1587372937.4625], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0025204166], 0, 2.4139716625213623, 1587372937.6748033], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0024197024000000003], 0, 0.17171454429626465, 1587372937.8491437], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0017759782000000002], 0, 0.8730285167694092, 1587372938.013637], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0035814552], 0, 7.301941871643066, 1587372938.2479017], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0101604264], 0, 0.40234827995300293, 1587372938.5465145], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.002525107], 0, 2.315274715423584, 1587372938.7230687], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.007830495], 0, 39.78003454208374, 1587372978.9594703], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0026870838], 0, 0.20990800857543945, 1587372979.1384165], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0051132978], 0, 27.681009531021118, 1587372979.3929312], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.002540654], 0, 2.4930198192596436, 1587372979.5700808], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0030291904000000003], 0, 0.21459650993347168, 1587372979.7546105], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.003816327], 0, 10.048856496810913, 1587372979.992511], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0039874678], 0, 0.3225679397583008, 1587372980.1920848], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0025933749999999998], 0, 2.3158438205718994, 1587372980.3696733], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0050555024], 0, 31.497556447982788, 1587373018.104007], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0121338604], 0, 0.3442654609680176, 1587373018.4340913], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.006927159800000001], 0, 37.30307722091675, 1587373018.6878374], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0019016222], 0, 0.2019195556640625, 1587373018.8884785], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0030578008], 0, 2.2931249141693115, 1587373019.0807405], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0051204726], 0, 0.29707860946655273, 1587373019.2983358], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0025155732], 0, 0.22061872482299805, 1587373019.5102422], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.010108273800000001], 0, 0.32514119148254395, 1587373019.8078687], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 1]]}], "r": [[0.0025934108000000003], 0, 8.037485837936401, 1587373051.3792012], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0053623996], 0, 31.515150547027588, 1587373051.6386316], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0031506850000000003], 0, 0.281982421875, 1587373051.8247826], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0026319082], 0, 0.1938011646270752, 1587373052.0028427], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["tile_oh", "ot", 2]]}], "r": [[0.0046205672], 0, 0.4280126094818115, 1587373052.248152], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.010242914799999999], 0, 0.30330395698547363, 1587373052.5480938], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0034963532], 0, 7.064477443695068, 1587373052.7403038], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 512, 17, 17], "float32"], ["TENSOR", [1024, 512, 1, 1], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0034566965999999998], 0, 6.800792932510376, 1587373052.9658904], "v": 0.1}
