v 20000704
L 300 800 700 800 3
L 300 200 700 200 3
L 300 200 300 800 3
A 700 500 300 -90 180 3
L 300 800 300 1000 3
L 300 200 300 0 3
P 1000 500 1300 500 1
{
T 1000 500 5 8 0 0 0 0
pin1=OUT0
T 1000 500 5 8 0 0 0 0
type=OUT
}
P 300 100 0 100 1
{
T 300 100 5 8 0 0 0 0
pin2=IN0
T 300 100 5 8 0 0 0 0
type=IN
}
P 300 300 0 300 1
{
T 300 300 5 8 0 0 0 0
pin3=IN1
T 300 300 5 8 0 0 0 0
type=IN
}
P 300 500 0 500 1
{
T 300 500 5 8 0 0 0 0
pin4=IN2
T 300 500 5 8 0 0 0 0
type=IN
}
P 300 700 0 700 1
{
T 300 700 5 8 0 0 0 0
pin5=IN3
T 300 700 5 8 0 0 0 0
type=IN
}
P 300 900 0 900 1
{
T 300 900 5 8 0 0 0 0
pin6=IN4
T 300 900 5 8 0 0 0 0
type=IN
}
T 400 100 5 10 1 1 0 2
uref=U?
T 400 100 5 8 0 0 0 0
device=and5
T 400 200 5 8 0 0 0 0
VERILOG_PORTS=POSITIONAL
