// Seed: 2145472224
module module_0 ();
  reg id_1;
  always @(*) begin
    id_1 <= (id_1) == (1);
  end
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input tri id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    output wand id_8,
    input supply1 id_9,
    output wand id_10
);
  always id_1 <= #1 id_5 == id_4;
  module_0();
endmodule
