<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278 32x32)\impl\gwsynthesis\NearInfrared.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278 32x32)\src\NearInfrared.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278 32x32)\src\NearInfrared.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jul  2 16:30:50 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>44009</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>40676</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>13508</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>2</td>
<td>ft232_clk</td>
<td>Base</td>
<td>16.667</td>
<td>59.999
<td>0.000</td>
<td>8.334</td>
<td></td>
<td></td>
<td>ft232_clk </td>
</tr>
<tr>
<td>3</td>
<td>o_ads1278_sclk_1</td>
<td>Base</td>
<td>160.000</td>
<td>6.250
<td>0.000</td>
<td>74.074</td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1 o_ads1278_sclk_1_d </td>
</tr>
<tr>
<td>4</td>
<td>o_ads1278_clk_1</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>o_ads1278_clk_1 o_ads1278_clk_1_d </td>
</tr>
<tr>
<td>5</td>
<td>o_ads1278_sclk_2</td>
<td>Base</td>
<td>160.000</td>
<td>6.250
<td>0.000</td>
<td>74.074</td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2 o_ads1278_sclk_2_d </td>
</tr>
<tr>
<td>6</td>
<td>o_ads1278_clk_2</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>o_ads1278_clk_2 o_ads1278_clk_2_d </td>
</tr>
<tr>
<td>7</td>
<td>o_ads1278_sclk_3</td>
<td>Base</td>
<td>160.000</td>
<td>6.250
<td>0.000</td>
<td>74.074</td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3 o_ads1278_sclk_3_d </td>
</tr>
<tr>
<td>8</td>
<td>o_ads1278_clk_3</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>o_ads1278_clk_3 o_ads1278_clk_3_d </td>
</tr>
<tr>
<td>9</td>
<td>o_ads1278_sclk_4</td>
<td>Base</td>
<td>160.000</td>
<td>6.250
<td>0.000</td>
<td>74.074</td>
<td></td>
<td></td>
<td>o_ads1278_sclk_4 o_ads1278_sclk_4_d </td>
</tr>
<tr>
<td>10</td>
<td>o_ads1278_clk_4</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>o_ads1278_clk_4 o_ads1278_clk_4_d </td>
</tr>
<tr>
<td>11</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>12</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>13</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>14</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>15</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>16</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>17</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>18</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>19</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>20</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>21</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>22</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">38.095(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ft232_clk</td>
<td>59.999(MHz)</td>
<td>150.324(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>o_ads1278_sclk_1</td>
<td>6.250(MHz)</td>
<td>312.055(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>o_ads1278_clk_1</td>
<td>25.000(MHz)</td>
<td>196.984(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>o_ads1278_sclk_2</td>
<td>6.250(MHz)</td>
<td>277.012(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>o_ads1278_clk_2</td>
<td>25.000(MHz)</td>
<td>225.732(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>o_ads1278_sclk_3</td>
<td>6.250(MHz)</td>
<td>348.345(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>o_ads1278_clk_3</td>
<td>25.000(MHz)</td>
<td>198.063(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>o_ads1278_sclk_4</td>
<td>6.250(MHz)</td>
<td>251.665(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>o_ads1278_clk_4</td>
<td>25.000(MHz)</td>
<td>154.674(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>-38622.195</td>
<td>13508</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ft232_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ft232_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_sclk_1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_sclk_1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_clk_1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_clk_1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_sclk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_sclk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_clk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_clk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_sclk_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_sclk_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_clk_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_clk_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_sclk_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_sclk_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_clk_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>o_ads1278_clk_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.250</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[14]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.250</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[12]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.250</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[11]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.250</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[7]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.236</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[1]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.201</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.236</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[3]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.201</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.235</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_6_G[36]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.235</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_6_G[40]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.232</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_22_G[32]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.197</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.232</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_22_G[36]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.197</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.229</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[34]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.229</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[46]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.208</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[904]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.208</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[903]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.208</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[902]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.208</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[901]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.191</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_12_G[33]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.156</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.191</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_12_G[34]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.156</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.184</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[32]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.149</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.184</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[36]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.149</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.149</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[34]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.144</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[32]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.109</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.144</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[36]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.109</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.142</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[936]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.142</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[935]_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.107</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.215</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_7_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[10]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.221</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_6_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[9]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>3</td>
<td>0.221</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_2_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[5]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>4</td>
<td>0.232</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.wbin_3_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADA[8]</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_clk_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.350</td>
</tr>
<tr>
<td>5</td>
<td>0.342</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.wbin_2_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADA[7]</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_clk_3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.460</td>
</tr>
<tr>
<td>6</td>
<td>0.348</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.wbin_1_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[4]</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>7</td>
<td>0.348</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_8_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[11]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>8</td>
<td>0.348</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.wbin_0_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[3]</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>9</td>
<td>0.348</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_3_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[6]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>10</td>
<td>0.348</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_1_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[4]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>11</td>
<td>0.385</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/rbin_num_2_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADB[7]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.503</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_send_data_analys/laser_hc595pw_drive/hc595d_sck_s4/Q</td>
<td>u_send_data_analys/laser_hc595pw_drive/hc595d_sck_s4/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>u_send_data_analys/gain_hc595d_drive/hc595d_sck_s4/Q</td>
<td>u_send_data_analys/gain_hc595d_drive/hc595d_sck_s4/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>u_send_data_analys/wl2_data_10_s1/Q</td>
<td>u_send_data_analys/wl2_data_10_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>u_send_data_analys/wl2_data_13_s1/Q</td>
<td>u_send_data_analys/wl2_data_13_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>u_send_data_analys/wl2_data_14_s1/Q</td>
<td>u_send_data_analys/wl2_data_14_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_send_data_analys/wl1_data_14_s1/Q</td>
<td>u_send_data_analys/wl1_data_14_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_send_data_analys/cali_timecnt_6_s1/Q</td>
<td>u_send_data_analys/cali_timecnt_6_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_send_data_analys/send_pkg_data[15]_3_s0/Q</td>
<td>u_send_data_analys/send_pkg_data[15]_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_send_data_analys/send_pkg_data[18]_3_s0/Q</td>
<td>u_send_data_analys/send_pkg_data[18]_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_send_data_analys/send_pkg_data[20]_3_s0/Q</td>
<td>u_send_data_analys/send_pkg_data[20]_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_send_data_analys/send_pkg_data[27]_3_s0/Q</td>
<td>u_send_data_analys/send_pkg_data[27]_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_send_data_analys/send_pkg_data[30]_3_s0/Q</td>
<td>u_send_data_analys/send_pkg_data[30]_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_send_data_analys/send_pkg_data[45]_1_s0/Q</td>
<td>u_send_data_analys/send_pkg_data[45]_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_send_data_analys/send_pkg_data[45]_3_s0/Q</td>
<td>u_send_data_analys/send_pkg_data[45]_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.334</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_8_s0/Q</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0/PRESET</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>5.298</td>
</tr>
<tr>
<td>2</td>
<td>11.334</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_8_s0/Q</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0/PRESET</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>5.298</td>
</tr>
<tr>
<td>3</td>
<td>13.928</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_4_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0/PRESET</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.704</td>
</tr>
<tr>
<td>4</td>
<td>13.928</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_4_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0/PRESET</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.704</td>
</tr>
<tr>
<td>5</td>
<td>15.593</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_1_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0/PRESET</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.372</td>
</tr>
<tr>
<td>6</td>
<td>15.593</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_1_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0/PRESET</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.372</td>
</tr>
<tr>
<td>7</td>
<td>15.864</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wptr_1_s0/Q</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Full_s0/PRESET</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.101</td>
</tr>
<tr>
<td>8</td>
<td>15.864</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wptr_1_s0/Q</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val1_s0/PRESET</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.101</td>
</tr>
<tr>
<td>9</td>
<td>37.489</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_0_s0/CLEAR</td>
<td>o_ads1278_clk_1:[R]</td>
<td>o_ads1278_sclk_1:[R]</td>
<td>40.000</td>
<td>1.070</td>
<td>1.370</td>
</tr>
<tr>
<td>10</td>
<td>37.489</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0/CLEAR</td>
<td>o_ads1278_clk_1:[R]</td>
<td>o_ads1278_sclk_1:[R]</td>
<td>40.000</td>
<td>1.070</td>
<td>1.370</td>
</tr>
<tr>
<td>11</td>
<td>37.489</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0/CLEAR</td>
<td>o_ads1278_clk_1:[R]</td>
<td>o_ads1278_sclk_1:[R]</td>
<td>40.000</td>
<td>1.070</td>
<td>1.370</td>
</tr>
<tr>
<td>12</td>
<td>37.489</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0/CLEAR</td>
<td>o_ads1278_clk_1:[R]</td>
<td>o_ads1278_sclk_1:[R]</td>
<td>40.000</td>
<td>1.070</td>
<td>1.370</td>
</tr>
<tr>
<td>13</td>
<td>37.489</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0/CLEAR</td>
<td>o_ads1278_clk_1:[R]</td>
<td>o_ads1278_sclk_1:[R]</td>
<td>40.000</td>
<td>1.070</td>
<td>1.370</td>
</tr>
<tr>
<td>14</td>
<td>37.611</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>40.000</td>
<td>0.675</td>
<td>1.643</td>
</tr>
<tr>
<td>15</td>
<td>37.809</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>40.000</td>
<td>0.598</td>
<td>1.523</td>
</tr>
<tr>
<td>16</td>
<td>37.809</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>40.000</td>
<td>0.598</td>
<td>1.523</td>
</tr>
<tr>
<td>17</td>
<td>37.809</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>40.000</td>
<td>0.598</td>
<td>1.523</td>
</tr>
<tr>
<td>18</td>
<td>37.809</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>40.000</td>
<td>0.598</td>
<td>1.523</td>
</tr>
<tr>
<td>19</td>
<td>37.862</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>40.000</td>
<td>0.675</td>
<td>1.392</td>
</tr>
<tr>
<td>20</td>
<td>37.862</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>40.000</td>
<td>0.675</td>
<td>1.392</td>
</tr>
<tr>
<td>21</td>
<td>37.862</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>40.000</td>
<td>0.675</td>
<td>1.392</td>
</tr>
<tr>
<td>22</td>
<td>37.862</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>40.000</td>
<td>0.675</td>
<td>1.392</td>
</tr>
<tr>
<td>23</td>
<td>37.967</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>40.000</td>
<td>0.598</td>
<td>1.365</td>
</tr>
<tr>
<td>24</td>
<td>37.984</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0/CLEAR</td>
<td>o_ads1278_clk_4:[R]</td>
<td>o_ads1278_sclk_4:[R]</td>
<td>40.000</td>
<td>-0.045</td>
<td>1.991</td>
</tr>
<tr>
<td>25</td>
<td>38.700</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0/CLEAR</td>
<td>o_ads1278_clk_4:[R]</td>
<td>o_ads1278_sclk_4:[R]</td>
<td>40.000</td>
<td>-0.045</td>
<td>1.274</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.775</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_4_s0/CLEAR</td>
<td>o_ads1278_clk_4:[R]</td>
<td>o_ads1278_sclk_4:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.833</td>
</tr>
<tr>
<td>2</td>
<td>0.775</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_3_s0/CLEAR</td>
<td>o_ads1278_clk_4:[R]</td>
<td>o_ads1278_sclk_4:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.833</td>
</tr>
<tr>
<td>3</td>
<td>0.775</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_2_s0/CLEAR</td>
<td>o_ads1278_clk_4:[R]</td>
<td>o_ads1278_sclk_4:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.833</td>
</tr>
<tr>
<td>4</td>
<td>0.775</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0/CLEAR</td>
<td>o_ads1278_clk_4:[R]</td>
<td>o_ads1278_sclk_4:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.833</td>
</tr>
<tr>
<td>5</td>
<td>1.151</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>0.000</td>
<td>0.345</td>
<td>0.852</td>
</tr>
<tr>
<td>6</td>
<td>1.183</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_2_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0/PRESET</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.194</td>
</tr>
<tr>
<td>7</td>
<td>1.183</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_2_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0/PRESET</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.194</td>
</tr>
<tr>
<td>8</td>
<td>1.217</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0/CLEAR</td>
<td>o_ads1278_clk_4:[R]</td>
<td>o_ads1278_sclk_4:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.275</td>
</tr>
<tr>
<td>9</td>
<td>1.254</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>0.000</td>
<td>0.459</td>
<td>0.841</td>
</tr>
<tr>
<td>10</td>
<td>1.254</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>0.000</td>
<td>0.459</td>
<td>0.841</td>
</tr>
<tr>
<td>11</td>
<td>1.254</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>0.000</td>
<td>0.459</td>
<td>0.841</td>
</tr>
<tr>
<td>12</td>
<td>1.254</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>0.000</td>
<td>0.459</td>
<td>0.841</td>
</tr>
<tr>
<td>13</td>
<td>1.282</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>0.000</td>
<td>0.345</td>
<td>0.983</td>
</tr>
<tr>
<td>14</td>
<td>1.282</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>0.000</td>
<td>0.345</td>
<td>0.983</td>
</tr>
<tr>
<td>15</td>
<td>1.282</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>0.000</td>
<td>0.345</td>
<td>0.983</td>
</tr>
<tr>
<td>16</td>
<td>1.282</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0/CLEAR</td>
<td>o_ads1278_clk_2:[R]</td>
<td>o_ads1278_sclk_2:[R]</td>
<td>0.000</td>
<td>0.345</td>
<td>0.983</td>
</tr>
<tr>
<td>17</td>
<td>1.289</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_12_s0/Q</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0/PRESET</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.300</td>
</tr>
<tr>
<td>18</td>
<td>1.289</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_12_s0/Q</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0/PRESET</td>
<td>ft232_clk:[R]</td>
<td>ft232_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.300</td>
</tr>
<tr>
<td>19</td>
<td>1.382</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0/CLEAR</td>
<td>o_ads1278_clk_3:[R]</td>
<td>o_ads1278_sclk_3:[R]</td>
<td>0.000</td>
<td>0.459</td>
<td>0.969</td>
</tr>
<tr>
<td>20</td>
<td>1.396</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_9_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0/PRESET</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.407</td>
</tr>
<tr>
<td>21</td>
<td>1.396</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_9_s0/Q</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0/PRESET</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.407</td>
</tr>
<tr>
<td>22</td>
<td>1.506</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0/CLEAR</td>
<td>o_ads1278_clk_1:[R]</td>
<td>o_ads1278_sclk_1:[R]</td>
<td>0.000</td>
<td>0.639</td>
<td>0.913</td>
</tr>
<tr>
<td>23</td>
<td>1.506</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0/CLEAR</td>
<td>o_ads1278_clk_1:[R]</td>
<td>o_ads1278_sclk_1:[R]</td>
<td>0.000</td>
<td>0.639</td>
<td>0.913</td>
</tr>
<tr>
<td>24</td>
<td>1.506</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0/CLEAR</td>
<td>o_ads1278_clk_1:[R]</td>
<td>o_ads1278_sclk_1:[R]</td>
<td>0.000</td>
<td>0.639</td>
<td>0.913</td>
</tr>
<tr>
<td>25</td>
<td>1.506</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/Q</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0/CLEAR</td>
<td>o_ads1278_clk_1:[R]</td>
<td>o_ads1278_sclk_1:[R]</td>
<td>0.000</td>
<td>0.639</td>
<td>0.913</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_recv_data_analys/u_ft232hq_recv/oe_n_d0_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_recv_data_analys/u_ft232hq_recv/rxf_n_d0_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.919</td>
<td>5.919</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ft232_clk</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[14]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>26.091</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C71[0][B]</td>
<td>u_send_data_analys/low_temp_s1656/I0</td>
</tr>
<tr>
<td>26.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C71[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1656/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td>u_send_data_analys/high_temp_s1751/I2</td>
</tr>
<tr>
<td>27.234</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1751/F</td>
</tr>
<tr>
<td>27.406</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td>u_send_data_analys/high_temp_s1708/I2</td>
</tr>
<tr>
<td>27.859</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1708/F</td>
</tr>
<tr>
<td>28.349</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td>u_send_data_analys/high_temp_s1658/I0</td>
</tr>
<tr>
<td>28.720</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1658/F</td>
</tr>
<tr>
<td>28.890</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C70[1][A]</td>
<td>u_send_data_analys/high_temp_s1617/I1</td>
</tr>
<tr>
<td>29.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R37C70[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1617/F</td>
</tr>
<tr>
<td>30.799</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49[1][A]</td>
<td>u_send_data_analys/high_temp_s1871/I0</td>
</tr>
<tr>
<td>31.261</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R32C49[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1871/F</td>
</tr>
<tr>
<td>32.716</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_14_G[14]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[2][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[14]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C87[2][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[14]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.491, 20.946%; route: 20.492, 78.169%; tC2Q: 0.232, 0.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[12]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>26.091</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C71[0][B]</td>
<td>u_send_data_analys/low_temp_s1656/I0</td>
</tr>
<tr>
<td>26.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C71[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1656/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td>u_send_data_analys/high_temp_s1751/I2</td>
</tr>
<tr>
<td>27.234</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1751/F</td>
</tr>
<tr>
<td>27.406</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td>u_send_data_analys/high_temp_s1708/I2</td>
</tr>
<tr>
<td>27.859</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1708/F</td>
</tr>
<tr>
<td>28.349</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td>u_send_data_analys/high_temp_s1658/I0</td>
</tr>
<tr>
<td>28.720</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1658/F</td>
</tr>
<tr>
<td>28.890</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C70[1][A]</td>
<td>u_send_data_analys/high_temp_s1617/I1</td>
</tr>
<tr>
<td>29.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R37C70[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1617/F</td>
</tr>
<tr>
<td>30.799</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49[1][A]</td>
<td>u_send_data_analys/high_temp_s1871/I0</td>
</tr>
<tr>
<td>31.261</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R32C49[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1871/F</td>
</tr>
<tr>
<td>32.716</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[2][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_14_G[12]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[2][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[12]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C87[2][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[12]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.491, 20.946%; route: 20.492, 78.169%; tC2Q: 0.232, 0.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>26.091</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C71[0][B]</td>
<td>u_send_data_analys/low_temp_s1656/I0</td>
</tr>
<tr>
<td>26.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C71[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1656/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td>u_send_data_analys/high_temp_s1751/I2</td>
</tr>
<tr>
<td>27.234</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1751/F</td>
</tr>
<tr>
<td>27.406</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td>u_send_data_analys/high_temp_s1708/I2</td>
</tr>
<tr>
<td>27.859</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1708/F</td>
</tr>
<tr>
<td>28.349</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td>u_send_data_analys/high_temp_s1658/I0</td>
</tr>
<tr>
<td>28.720</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1658/F</td>
</tr>
<tr>
<td>28.890</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C70[1][A]</td>
<td>u_send_data_analys/high_temp_s1617/I1</td>
</tr>
<tr>
<td>29.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R37C70[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1617/F</td>
</tr>
<tr>
<td>30.799</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49[1][A]</td>
<td>u_send_data_analys/high_temp_s1871/I0</td>
</tr>
<tr>
<td>31.261</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R32C49[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1871/F</td>
</tr>
<tr>
<td>32.716</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_14_G[11]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[1][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[11]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C87[1][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.491, 20.946%; route: 20.492, 78.169%; tC2Q: 0.232, 0.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>26.091</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C71[0][B]</td>
<td>u_send_data_analys/low_temp_s1656/I0</td>
</tr>
<tr>
<td>26.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C71[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1656/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td>u_send_data_analys/high_temp_s1751/I2</td>
</tr>
<tr>
<td>27.234</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1751/F</td>
</tr>
<tr>
<td>27.406</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td>u_send_data_analys/high_temp_s1708/I2</td>
</tr>
<tr>
<td>27.859</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1708/F</td>
</tr>
<tr>
<td>28.349</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td>u_send_data_analys/high_temp_s1658/I0</td>
</tr>
<tr>
<td>28.720</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1658/F</td>
</tr>
<tr>
<td>28.890</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C70[1][A]</td>
<td>u_send_data_analys/high_temp_s1617/I1</td>
</tr>
<tr>
<td>29.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R37C70[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1617/F</td>
</tr>
<tr>
<td>30.799</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49[1][A]</td>
<td>u_send_data_analys/high_temp_s1871/I0</td>
</tr>
<tr>
<td>31.261</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R32C49[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1871/F</td>
</tr>
<tr>
<td>32.716</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_14_G[7]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[1][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[7]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C87[1][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.491, 20.946%; route: 20.492, 78.169%; tC2Q: 0.232, 0.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>26.091</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C71[0][B]</td>
<td>u_send_data_analys/low_temp_s1656/I0</td>
</tr>
<tr>
<td>26.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C71[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1656/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td>u_send_data_analys/high_temp_s1751/I2</td>
</tr>
<tr>
<td>27.234</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1751/F</td>
</tr>
<tr>
<td>27.406</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td>u_send_data_analys/high_temp_s1708/I2</td>
</tr>
<tr>
<td>27.859</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1708/F</td>
</tr>
<tr>
<td>28.349</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td>u_send_data_analys/high_temp_s1658/I0</td>
</tr>
<tr>
<td>28.720</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1658/F</td>
</tr>
<tr>
<td>28.890</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C70[1][A]</td>
<td>u_send_data_analys/high_temp_s1617/I1</td>
</tr>
<tr>
<td>29.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R37C70[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1617/F</td>
</tr>
<tr>
<td>30.799</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49[1][A]</td>
<td>u_send_data_analys/high_temp_s1871/I0</td>
</tr>
<tr>
<td>31.261</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R32C49[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1871/F</td>
</tr>
<tr>
<td>32.702</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C80[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_14_G[1]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C80[1][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[1]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C80[1][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.491, 20.957%; route: 20.478, 78.157%; tC2Q: 0.232, 0.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>26.091</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C71[0][B]</td>
<td>u_send_data_analys/low_temp_s1656/I0</td>
</tr>
<tr>
<td>26.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C71[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1656/F</td>
</tr>
<tr>
<td>26.664</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td>u_send_data_analys/high_temp_s1751/I2</td>
</tr>
<tr>
<td>27.234</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1751/F</td>
</tr>
<tr>
<td>27.406</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td>u_send_data_analys/high_temp_s1708/I2</td>
</tr>
<tr>
<td>27.859</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1708/F</td>
</tr>
<tr>
<td>28.349</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td>u_send_data_analys/high_temp_s1658/I0</td>
</tr>
<tr>
<td>28.720</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C70[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1658/F</td>
</tr>
<tr>
<td>28.890</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C70[1][A]</td>
<td>u_send_data_analys/high_temp_s1617/I1</td>
</tr>
<tr>
<td>29.343</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R37C70[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1617/F</td>
</tr>
<tr>
<td>30.799</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49[1][A]</td>
<td>u_send_data_analys/high_temp_s1871/I0</td>
</tr>
<tr>
<td>31.261</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R32C49[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1871/F</td>
</tr>
<tr>
<td>32.702</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C80[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_14_G[3]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C80[1][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[3]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C80[1][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_14_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.491, 20.957%; route: 20.478, 78.157%; tC2Q: 0.232, 0.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_6_G[36]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.414</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C56[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_7910_G[0]_s2/I1</td>
</tr>
<tr>
<td>31.963</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R79C56[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_7910_G[0]_s2/F</td>
</tr>
<tr>
<td>32.701</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C55[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_6_G[36]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C55[0][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_6_G[36]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R82C55[0][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_6_G[36]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.892, 26.307%; route: 19.075, 72.808%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_6_G[40]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.414</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C56[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_7910_G[0]_s2/I1</td>
</tr>
<tr>
<td>31.963</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R79C56[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_7910_G[0]_s2/F</td>
</tr>
<tr>
<td>32.701</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C55[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_6_G[40]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C55[0][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_6_G[40]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R82C55[0][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_6_G[40]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.892, 26.307%; route: 19.075, 72.808%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_22_G[32]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>30.954</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C80[3][A]</td>
<td>u_send_data_analys/high_temp_s1472/I0</td>
</tr>
<tr>
<td>31.416</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R74C80[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1472/F</td>
</tr>
<tr>
<td>32.698</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C91[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_22_G[32]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C91[2][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_22_G[32]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R81C91[2][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_22_G[32]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.805, 25.977%; route: 19.160, 73.137%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_22_G[36]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>30.954</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C80[3][A]</td>
<td>u_send_data_analys/high_temp_s1472/I0</td>
</tr>
<tr>
<td>31.416</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R74C80[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1472/F</td>
</tr>
<tr>
<td>32.698</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C91[2][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_22_G[36]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C91[2][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_22_G[36]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R81C91[2][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_22_G[36]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.805, 25.977%; route: 19.160, 73.137%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[34]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.166</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C80[1][A]</td>
<td>u_send_data_analys/high_temp_s1470/I0</td>
</tr>
<tr>
<td>31.715</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R77C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1470/F</td>
</tr>
<tr>
<td>32.695</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C91[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_18_G[34]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C91[0][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[34]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C91[0][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[34]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.892, 26.313%; route: 19.069, 72.802%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[46]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.166</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C80[1][A]</td>
<td>u_send_data_analys/high_temp_s1470/I0</td>
</tr>
<tr>
<td>31.715</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R77C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1470/F</td>
</tr>
<tr>
<td>32.695</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C91[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_18_G[46]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C91[0][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[46]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C91[0][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[46]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.892, 26.313%; route: 19.069, 72.802%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[904]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>25.117</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td>u_send_data_analys/high_temp_s1788/I1</td>
</tr>
<tr>
<td>25.488</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1788/F</td>
</tr>
<tr>
<td>25.492</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_send_data_analys/high_temp_s1824/I3</td>
</tr>
<tr>
<td>26.009</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1824/F</td>
</tr>
<tr>
<td>27.074</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C59[1][B]</td>
<td>u_send_data_analys/low_temp_s1608/I2</td>
</tr>
<tr>
<td>27.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C59[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1608/F</td>
</tr>
<tr>
<td>28.352</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][B]</td>
<td>u_send_data_analys/low_temp_s1578/I2</td>
</tr>
<tr>
<td>28.723</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1578/F</td>
</tr>
<tr>
<td>28.727</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][A]</td>
<td>u_send_data_analys/low_temp_s1567/I1</td>
</tr>
<tr>
<td>29.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R40C71[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1567/F</td>
</tr>
<tr>
<td>30.088</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C79[3][B]</td>
<td>u_send_data_analys/low_temp_RAMOUT_9857_G[0]_s3/I0</td>
</tr>
<tr>
<td>30.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R34C79[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_RAMOUT_9857_G[0]_s3/F</td>
</tr>
<tr>
<td>32.675</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/low_temp_low_temp_RAMREG_0_G[904]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[904]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C33[1][A]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[904]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.475, 20.918%; route: 20.466, 78.196%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[903]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>25.117</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td>u_send_data_analys/high_temp_s1788/I1</td>
</tr>
<tr>
<td>25.488</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1788/F</td>
</tr>
<tr>
<td>25.492</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_send_data_analys/high_temp_s1824/I3</td>
</tr>
<tr>
<td>26.009</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1824/F</td>
</tr>
<tr>
<td>27.074</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C59[1][B]</td>
<td>u_send_data_analys/low_temp_s1608/I2</td>
</tr>
<tr>
<td>27.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C59[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1608/F</td>
</tr>
<tr>
<td>28.352</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][B]</td>
<td>u_send_data_analys/low_temp_s1578/I2</td>
</tr>
<tr>
<td>28.723</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1578/F</td>
</tr>
<tr>
<td>28.727</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][A]</td>
<td>u_send_data_analys/low_temp_s1567/I1</td>
</tr>
<tr>
<td>29.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R40C71[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1567/F</td>
</tr>
<tr>
<td>30.088</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C79[3][B]</td>
<td>u_send_data_analys/low_temp_RAMOUT_9857_G[0]_s3/I0</td>
</tr>
<tr>
<td>30.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R34C79[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_RAMOUT_9857_G[0]_s3/F</td>
</tr>
<tr>
<td>32.675</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/low_temp_low_temp_RAMREG_0_G[903]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[903]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C33[1][B]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[903]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.475, 20.918%; route: 20.466, 78.196%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[902]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>25.117</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td>u_send_data_analys/high_temp_s1788/I1</td>
</tr>
<tr>
<td>25.488</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1788/F</td>
</tr>
<tr>
<td>25.492</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_send_data_analys/high_temp_s1824/I3</td>
</tr>
<tr>
<td>26.009</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1824/F</td>
</tr>
<tr>
<td>27.074</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C59[1][B]</td>
<td>u_send_data_analys/low_temp_s1608/I2</td>
</tr>
<tr>
<td>27.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C59[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1608/F</td>
</tr>
<tr>
<td>28.352</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][B]</td>
<td>u_send_data_analys/low_temp_s1578/I2</td>
</tr>
<tr>
<td>28.723</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1578/F</td>
</tr>
<tr>
<td>28.727</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][A]</td>
<td>u_send_data_analys/low_temp_s1567/I1</td>
</tr>
<tr>
<td>29.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R40C71[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1567/F</td>
</tr>
<tr>
<td>30.088</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C79[3][B]</td>
<td>u_send_data_analys/low_temp_RAMOUT_9857_G[0]_s3/I0</td>
</tr>
<tr>
<td>30.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R34C79[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_RAMOUT_9857_G[0]_s3/F</td>
</tr>
<tr>
<td>32.675</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/low_temp_low_temp_RAMREG_0_G[902]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[902]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C33[2][A]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[902]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.475, 20.918%; route: 20.466, 78.196%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[901]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>13.606</td>
<td>3.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/S0</td>
</tr>
<tr>
<td>13.857</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C81[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C80[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C80[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>16.350</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][A]</td>
<td>u_send_data_analys/n4379_s32/CIN</td>
</tr>
<tr>
<td>16.385</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s32/COUT</td>
</tr>
<tr>
<td>16.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[0][B]</td>
<td>u_send_data_analys/n4379_s33/CIN</td>
</tr>
<tr>
<td>16.420</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s33/COUT</td>
</tr>
<tr>
<td>16.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][A]</td>
<td>u_send_data_analys/n4379_s34/CIN</td>
</tr>
<tr>
<td>16.455</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s34/COUT</td>
</tr>
<tr>
<td>16.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>u_send_data_analys/n4379_s35/CIN</td>
</tr>
<tr>
<td>16.491</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s35/COUT</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>u_send_data_analys/n4379_s36/CIN</td>
</tr>
<tr>
<td>16.526</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s36/COUT</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>u_send_data_analys/n4379_s37/CIN</td>
</tr>
<tr>
<td>16.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s37/COUT</td>
</tr>
<tr>
<td>16.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>u_send_data_analys/n4379_s38/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s38/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[0][B]</td>
<td>u_send_data_analys/n4379_s39/CIN</td>
</tr>
<tr>
<td>16.631</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s39/COUT</td>
</tr>
<tr>
<td>16.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][A]</td>
<td>u_send_data_analys/n4379_s40/CIN</td>
</tr>
<tr>
<td>16.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s40/COUT</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[1][B]</td>
<td>u_send_data_analys/n4379_s41/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s41/COUT</td>
</tr>
<tr>
<td>16.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][A]</td>
<td>u_send_data_analys/n4379_s42/CIN</td>
</tr>
<tr>
<td>16.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s42/COUT</td>
</tr>
<tr>
<td>16.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C79[2][B]</td>
<td>u_send_data_analys/n4379_s43/CIN</td>
</tr>
<tr>
<td>16.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s43/COUT</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][A]</td>
<td>u_send_data_analys/n4379_s44/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s44/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[0][B]</td>
<td>u_send_data_analys/n4379_s45/CIN</td>
</tr>
<tr>
<td>16.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s45/COUT</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>u_send_data_analys/n4379_s46/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4379_s46/COUT</td>
</tr>
<tr>
<td>19.391</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>u_send_data_analys/gain_data_temp1[31]_2_s10/I1</td>
</tr>
<tr>
<td>19.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp1[31]_2_s10/F</td>
</tr>
<tr>
<td>21.612</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td>u_send_data_analys/high_temp_s1750/I2</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C29[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1750/F</td>
</tr>
<tr>
<td>23.610</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>u_send_data_analys/high_temp_s1707/I2</td>
</tr>
<tr>
<td>24.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1707/F</td>
</tr>
<tr>
<td>25.117</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td>u_send_data_analys/high_temp_s1788/I1</td>
</tr>
<tr>
<td>25.488</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1788/F</td>
</tr>
<tr>
<td>25.492</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_send_data_analys/high_temp_s1824/I3</td>
</tr>
<tr>
<td>26.009</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1824/F</td>
</tr>
<tr>
<td>27.074</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C59[1][B]</td>
<td>u_send_data_analys/low_temp_s1608/I2</td>
</tr>
<tr>
<td>27.591</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C59[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1608/F</td>
</tr>
<tr>
<td>28.352</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][B]</td>
<td>u_send_data_analys/low_temp_s1578/I2</td>
</tr>
<tr>
<td>28.723</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1578/F</td>
</tr>
<tr>
<td>28.727</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[3][A]</td>
<td>u_send_data_analys/low_temp_s1567/I1</td>
</tr>
<tr>
<td>29.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R40C71[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1567/F</td>
</tr>
<tr>
<td>30.088</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C79[3][B]</td>
<td>u_send_data_analys/low_temp_RAMOUT_9857_G[0]_s3/I0</td>
</tr>
<tr>
<td>30.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R34C79[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_RAMOUT_9857_G[0]_s3/F</td>
</tr>
<tr>
<td>32.675</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/low_temp_low_temp_RAMREG_0_G[901]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[901]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C33[2][B]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[901]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.475, 20.918%; route: 20.466, 78.196%; tC2Q: 0.232, 0.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_12_G[33]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.042</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C79[0][B]</td>
<td>u_send_data_analys/high_temp_s1467/I0</td>
</tr>
<tr>
<td>31.504</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R74C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1467/F</td>
</tr>
<tr>
<td>32.657</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C90[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_12_G[33]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C90[0][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_12_G[33]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R79C90[0][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_12_G[33]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.805, 26.018%; route: 19.119, 73.095%; tC2Q: 0.232, 0.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_12_G[34]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.042</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C79[0][B]</td>
<td>u_send_data_analys/high_temp_s1467/I0</td>
</tr>
<tr>
<td>31.504</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R74C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1467/F</td>
</tr>
<tr>
<td>32.657</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C90[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_12_G[34]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C90[0][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_12_G[34]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R79C90[0][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_12_G[34]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.805, 26.018%; route: 19.119, 73.095%; tC2Q: 0.232, 0.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[32]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.166</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C80[1][A]</td>
<td>u_send_data_analys/high_temp_s1470/I0</td>
</tr>
<tr>
<td>31.715</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R77C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1470/F</td>
</tr>
<tr>
<td>32.650</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C91[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_18_G[32]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C91[0][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[32]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R80C91[0][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[32]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.892, 26.357%; route: 19.025, 72.755%; tC2Q: 0.232, 0.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[36]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.166</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C80[1][A]</td>
<td>u_send_data_analys/high_temp_s1470/I0</td>
</tr>
<tr>
<td>31.715</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R77C80[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1470/F</td>
</tr>
<tr>
<td>32.650</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C91[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_18_G[36]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C91[0][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[36]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R80C91[0][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_18_G[36]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.892, 26.357%; route: 19.025, 72.755%; tC2Q: 0.232, 0.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[34]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.053</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C79[0][B]</td>
<td>u_send_data_analys/high_temp_s1476/I0</td>
</tr>
<tr>
<td>31.602</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R76C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1476/F</td>
</tr>
<tr>
<td>32.615</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C91[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_30_G[34]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C91[2][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[34]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C91[2][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[34]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.892, 26.393%; route: 18.990, 72.719%; tC2Q: 0.232, 0.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[32]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.053</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C79[0][B]</td>
<td>u_send_data_analys/high_temp_s1476/I0</td>
</tr>
<tr>
<td>31.602</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R76C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1476/F</td>
</tr>
<tr>
<td>32.610</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C90[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_30_G[32]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C90[1][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[32]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R82C90[1][A]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[32]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.892, 26.398%; route: 18.984, 72.713%; tC2Q: 0.232, 0.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[36]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/SUM</td>
</tr>
<tr>
<td>20.772</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s11/I3</td>
</tr>
<tr>
<td>21.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s11/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s10/I2</td>
</tr>
<tr>
<td>22.064</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s10/F</td>
</tr>
<tr>
<td>22.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s8/I1</td>
</tr>
<tr>
<td>22.582</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s8/F</td>
</tr>
<tr>
<td>23.089</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_send_data_analys/gain_data_temp2[31]_10_s7/I0</td>
</tr>
<tr>
<td>23.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_data_temp2[31]_10_s7/F</td>
</tr>
<tr>
<td>25.903</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][A]</td>
<td>u_send_data_analys/high_temp_s1676/I1</td>
</tr>
<tr>
<td>26.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R67C53[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1676/F</td>
</tr>
<tr>
<td>27.703</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td>u_send_data_analys/high_temp_s1768/I1</td>
</tr>
<tr>
<td>28.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C72[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1768/F</td>
</tr>
<tr>
<td>28.274</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td>u_send_data_analys/high_temp_s1725/I2</td>
</tr>
<tr>
<td>28.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1725/F</td>
</tr>
<tr>
<td>28.816</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td>u_send_data_analys/high_temp_s1678/I3</td>
</tr>
<tr>
<td>29.278</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C73[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1678/F</td>
</tr>
<tr>
<td>29.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C73[3][B]</td>
<td>u_send_data_analys/high_temp_s1647/I3</td>
</tr>
<tr>
<td>29.967</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R64C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1647/F</td>
</tr>
<tr>
<td>31.053</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C79[0][B]</td>
<td>u_send_data_analys/high_temp_s1476/I0</td>
</tr>
<tr>
<td>31.602</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R76C79[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1476/F</td>
</tr>
<tr>
<td>32.610</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C90[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/high_temp_high_temp_RAMREG_30_G[36]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C90[1][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[36]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R82C90[1][B]</td>
<td>u_send_data_analys/high_temp_high_temp_RAMREG_30_G[36]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.892, 26.398%; route: 18.984, 72.713%; tC2Q: 0.232, 0.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[936]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/COUT</td>
</tr>
<tr>
<td>20.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>u_send_data_analys/n4944_s/CIN</td>
</tr>
<tr>
<td>20.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4944_s/COUT</td>
</tr>
<tr>
<td>20.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][B]</td>
<td>u_send_data_analys/n4943_s/CIN</td>
</tr>
<tr>
<td>20.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4943_s/COUT</td>
</tr>
<tr>
<td>20.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[1][A]</td>
<td>u_send_data_analys/n4942_s/CIN</td>
</tr>
<tr>
<td>20.869</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C43[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4942_s/SUM</td>
</tr>
<tr>
<td>21.612</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][A]</td>
<td>u_send_data_analys/high_temp_s1814/I0</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1814/F</td>
</tr>
<tr>
<td>22.628</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_send_data_analys/high_temp_s1764/I0</td>
</tr>
<tr>
<td>23.090</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1764/F</td>
</tr>
<tr>
<td>23.091</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_send_data_analys/high_temp_s1823/I1</td>
</tr>
<tr>
<td>23.544</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1823/F</td>
</tr>
<tr>
<td>26.542</td>
<td>2.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C71[0][A]</td>
<td>u_send_data_analys/high_temp_s1853/I1</td>
</tr>
<tr>
<td>27.059</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R64C71[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1853/F</td>
</tr>
<tr>
<td>27.477</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C73[3][A]</td>
<td>u_send_data_analys/low_temp_s1628/I2</td>
</tr>
<tr>
<td>27.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C73[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1628/F</td>
</tr>
<tr>
<td>28.327</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C73[3][A]</td>
<td>u_send_data_analys/low_temp_s1590/I0</td>
</tr>
<tr>
<td>28.876</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C73[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1590/F</td>
</tr>
<tr>
<td>28.877</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C73[3][B]</td>
<td>u_send_data_analys/low_temp_s1570/I2</td>
</tr>
<tr>
<td>29.330</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R67C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1570/F</td>
</tr>
<tr>
<td>30.871</td>
<td>1.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C52[0][A]</td>
<td>u_send_data_analys/low_temp_RAMOUT_10211_G[0]_s3/I0</td>
</tr>
<tr>
<td>31.333</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R61C52[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_RAMOUT_10211_G[0]_s3/F</td>
</tr>
<tr>
<td>32.608</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/low_temp_low_temp_RAMREG_0_G[936]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][A]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[936]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C38[0][A]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[936]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.687, 21.783%; route: 20.188, 77.329%; tC2Q: 0.232, 0.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[935]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[1][A]</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>R51C39[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_send_data_analys/n2685_s4/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1297</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n2685_s4/F</td>
</tr>
<tr>
<td>15.217</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/S0</td>
</tr>
<tr>
<td>15.468</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R79C89[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s1/O</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C88[3][B]</td>
<td>u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R79C88[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_RAMOUT_1085_G[0]_s0/O</td>
</tr>
<tr>
<td>19.709</td>
<td>4.138</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_send_data_analys/n4947_s/I0</td>
</tr>
<tr>
<td>20.258</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4947_s/COUT</td>
</tr>
<tr>
<td>20.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_send_data_analys/n4946_s/CIN</td>
</tr>
<tr>
<td>20.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4946_s/COUT</td>
</tr>
<tr>
<td>20.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_send_data_analys/n4945_s/CIN</td>
</tr>
<tr>
<td>20.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4945_s/COUT</td>
</tr>
<tr>
<td>20.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>u_send_data_analys/n4944_s/CIN</td>
</tr>
<tr>
<td>20.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4944_s/COUT</td>
</tr>
<tr>
<td>20.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][B]</td>
<td>u_send_data_analys/n4943_s/CIN</td>
</tr>
<tr>
<td>20.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4943_s/COUT</td>
</tr>
<tr>
<td>20.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[1][A]</td>
<td>u_send_data_analys/n4942_s/CIN</td>
</tr>
<tr>
<td>20.869</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C43[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n4942_s/SUM</td>
</tr>
<tr>
<td>21.612</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][A]</td>
<td>u_send_data_analys/high_temp_s1814/I0</td>
</tr>
<tr>
<td>22.065</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1814/F</td>
</tr>
<tr>
<td>22.628</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_send_data_analys/high_temp_s1764/I0</td>
</tr>
<tr>
<td>23.090</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1764/F</td>
</tr>
<tr>
<td>23.091</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_send_data_analys/high_temp_s1823/I1</td>
</tr>
<tr>
<td>23.544</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1823/F</td>
</tr>
<tr>
<td>26.542</td>
<td>2.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C71[0][A]</td>
<td>u_send_data_analys/high_temp_s1853/I1</td>
</tr>
<tr>
<td>27.059</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R64C71[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/high_temp_s1853/F</td>
</tr>
<tr>
<td>27.477</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C73[3][A]</td>
<td>u_send_data_analys/low_temp_s1628/I2</td>
</tr>
<tr>
<td>27.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C73[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1628/F</td>
</tr>
<tr>
<td>28.327</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C73[3][A]</td>
<td>u_send_data_analys/low_temp_s1590/I0</td>
</tr>
<tr>
<td>28.876</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C73[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1590/F</td>
</tr>
<tr>
<td>28.877</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C73[3][B]</td>
<td>u_send_data_analys/low_temp_s1570/I2</td>
</tr>
<tr>
<td>29.330</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R67C73[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_s1570/F</td>
</tr>
<tr>
<td>30.871</td>
<td>1.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C52[0][A]</td>
<td>u_send_data_analys/low_temp_RAMOUT_10211_G[0]_s3/I0</td>
</tr>
<tr>
<td>31.333</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R61C52[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/low_temp_RAMOUT_10211_G[0]_s3/F</td>
</tr>
<tr>
<td>32.608</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/low_temp_low_temp_RAMREG_0_G[935]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][B]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[935]_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C38[0][B]</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_0_G[935]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.687, 21.783%; route: 20.188, 77.329%; tC2Q: 0.232, 0.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C5[1][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C5[1][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_7_s0/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.591%; tC2Q: 0.201, 60.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C5[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R37C5[1][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_6_s0/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.758%; tC2Q: 0.201, 59.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C6[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R37C6[1][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_2_s0/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.758%; tC2Q: 0.201, 59.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.629</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C38[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.831</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R53C38[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.wbin_3_s0/Q</td>
</tr>
<tr>
<td>1.979</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[12]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.629</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[12]</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.747</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[12]</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.629, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 42.304%; tC2Q: 0.202, 57.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.629, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.629</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C38[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.831</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R52C38[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.wbin_2_s0/Q</td>
</tr>
<tr>
<td>2.089</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[12]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.629</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[12]</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.747</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[12]</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.629, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 56.063%; tC2Q: 0.202, 43.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.629, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C8[2][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>3.974</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C8[2][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.wbin_1_s0/Q</td>
</tr>
<tr>
<td>4.238</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.890</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C7[0][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C7[0][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_8_s0/Q</td>
</tr>
<tr>
<td>5.104</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C7[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>3.974</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R37C7[2][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.wbin_0_s0/Q</td>
</tr>
<tr>
<td>4.238</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.890</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C6[0][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R37C6[0][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_3_s0/Q</td>
</tr>
<tr>
<td>5.104</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C4[0][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C4[0][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rbin_num_1_s0/Q</td>
</tr>
<tr>
<td>5.104</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[0]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C38[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R62C38[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/rbin_num_2_s0/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[12]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[12]</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[12]</td>
<td>u_send_data_analys/ads1278_drive_u3/ad1278_fifo_u2/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.301, 59.817%; tC2Q: 0.202, 40.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_hc595pw_drive/hc595d_sck_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/laser_hc595pw_drive/hc595d_sck_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C39[0][A]</td>
<td>u_send_data_analys/laser_hc595pw_drive/hc595d_sck_s4/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R46C39[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_hc595pw_drive/hc595d_sck_s4/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C39[0][A]</td>
<td>u_send_data_analys/laser_hc595pw_drive/n219_s14/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R46C39[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/laser_hc595pw_drive/n219_s14/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C39[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/laser_hc595pw_drive/hc595d_sck_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C39[0][A]</td>
<td>u_send_data_analys/laser_hc595pw_drive/hc595d_sck_s4/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C39[0][A]</td>
<td>u_send_data_analys/laser_hc595pw_drive/hc595d_sck_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/gain_hc595d_drive/hc595d_sck_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/gain_hc595d_drive/hc595d_sck_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[0][A]</td>
<td>u_send_data_analys/gain_hc595d_drive/hc595d_sck_s4/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C22[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/gain_hc595d_drive/hc595d_sck_s4/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[0][A]</td>
<td>u_send_data_analys/gain_hc595d_drive/n419_s14/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C22[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/gain_hc595d_drive/n419_s14/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/gain_hc595d_drive/hc595d_sck_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[0][A]</td>
<td>u_send_data_analys/gain_hc595d_drive/hc595d_sck_s4/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C22[0][A]</td>
<td>u_send_data_analys/gain_hc595d_drive/hc595d_sck_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/wl2_data_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/wl2_data_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[1][A]</td>
<td>u_send_data_analys/wl2_data_10_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C35[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/wl2_data_10_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[1][A]</td>
<td>u_send_data_analys/n1174_s25/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C35[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n1174_s25/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C35[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/wl2_data_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[1][A]</td>
<td>u_send_data_analys/wl2_data_10_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C35[1][A]</td>
<td>u_send_data_analys/wl2_data_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/wl2_data_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/wl2_data_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_send_data_analys/wl2_data_13_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/wl2_data_13_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_send_data_analys/n1162_s28/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n1162_s28/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/wl2_data_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_send_data_analys/wl2_data_13_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_send_data_analys/wl2_data_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/wl2_data_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/wl2_data_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[1][A]</td>
<td>u_send_data_analys/wl2_data_14_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C34[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/wl2_data_14_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[1][A]</td>
<td>u_send_data_analys/n1172_s24/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C34[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n1172_s24/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C34[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/wl2_data_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[1][A]</td>
<td>u_send_data_analys/wl2_data_14_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C34[1][A]</td>
<td>u_send_data_analys/wl2_data_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/wl1_data_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/wl1_data_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[1][A]</td>
<td>u_send_data_analys/wl1_data_14_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C35[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/wl1_data_14_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[1][A]</td>
<td>u_send_data_analys/n1068_s24/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C35[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n1068_s24/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C35[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/wl1_data_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[1][A]</td>
<td>u_send_data_analys/wl1_data_14_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C35[1][A]</td>
<td>u_send_data_analys/wl1_data_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/cali_timecnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/cali_timecnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C25[0][A]</td>
<td>u_send_data_analys/cali_timecnt_6_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R46C25[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/cali_timecnt_6_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C25[0][A]</td>
<td>u_send_data_analys/n912_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R46C25[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n912_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C25[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/cali_timecnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C25[0][A]</td>
<td>u_send_data_analys/cali_timecnt_6_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C25[0][A]</td>
<td>u_send_data_analys/cali_timecnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/send_pkg_data[15]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/send_pkg_data[15]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C40[1][A]</td>
<td>u_send_data_analys/send_pkg_data[15]_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C40[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[15]_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C40[1][A]</td>
<td>u_send_data_analys/n194088_s0/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C40[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n194088_s0/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C40[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[15]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C40[1][A]</td>
<td>u_send_data_analys/send_pkg_data[15]_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C40[1][A]</td>
<td>u_send_data_analys/send_pkg_data[15]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/send_pkg_data[18]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/send_pkg_data[18]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C29[1][A]</td>
<td>u_send_data_analys/send_pkg_data[18]_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C29[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[18]_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C29[1][A]</td>
<td>u_send_data_analys/n194064_s0/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C29[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n194064_s0/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C29[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[18]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C29[1][A]</td>
<td>u_send_data_analys/send_pkg_data[18]_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C29[1][A]</td>
<td>u_send_data_analys/send_pkg_data[18]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/send_pkg_data[20]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/send_pkg_data[20]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C27[0][A]</td>
<td>u_send_data_analys/send_pkg_data[20]_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C27[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[20]_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C27[0][A]</td>
<td>u_send_data_analys/n194048_s0/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C27[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n194048_s0/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C27[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[20]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C27[0][A]</td>
<td>u_send_data_analys/send_pkg_data[20]_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C27[0][A]</td>
<td>u_send_data_analys/send_pkg_data[20]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/send_pkg_data[27]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/send_pkg_data[27]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C26[0][A]</td>
<td>u_send_data_analys/send_pkg_data[27]_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C26[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[27]_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C26[0][A]</td>
<td>u_send_data_analys/n193992_s0/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C26[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n193992_s0/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C26[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[27]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C26[0][A]</td>
<td>u_send_data_analys/send_pkg_data[27]_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C26[0][A]</td>
<td>u_send_data_analys/send_pkg_data[27]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/send_pkg_data[30]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/send_pkg_data[30]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C26[1][A]</td>
<td>u_send_data_analys/send_pkg_data[30]_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C26[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[30]_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C26[1][A]</td>
<td>u_send_data_analys/n193968_s0/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C26[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n193968_s0/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C26[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[30]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C26[1][A]</td>
<td>u_send_data_analys/send_pkg_data[30]_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C26[1][A]</td>
<td>u_send_data_analys/send_pkg_data[30]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/send_pkg_data[45]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/send_pkg_data[45]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C24[1][A]</td>
<td>u_send_data_analys/send_pkg_data[45]_1_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R56C24[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[45]_1_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C24[1][A]</td>
<td>u_send_data_analys/n193850_s0/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C24[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n193850_s0/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C24[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[45]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C24[1][A]</td>
<td>u_send_data_analys/send_pkg_data[45]_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C24[1][A]</td>
<td>u_send_data_analys/send_pkg_data[45]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/send_pkg_data[45]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/send_pkg_data[45]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C24[0][A]</td>
<td>u_send_data_analys/send_pkg_data[45]_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R56C24[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[45]_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C24[0][A]</td>
<td>u_send_data_analys/n193848_s0/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C24[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/n193848_s0/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C24[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/send_pkg_data[45]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C24[0][A]</td>
<td>u_send_data_analys/send_pkg_data[45]_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C24[0][A]</td>
<td>u_send_data_analys/send_pkg_data[45]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>5.622</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_8_s0/CLK</td>
</tr>
<tr>
<td>5.854</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C44[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_8_s0/Q</td>
</tr>
<tr>
<td>7.798</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C45[1][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/n80_s0/I1</td>
</tr>
<tr>
<td>8.368</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>8.368</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>8.403</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C45[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>8.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C45[2][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>8.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C45[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>8.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C46[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>8.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>9.191</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>9.746</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>10.920</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.755</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>22.289</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>22.254</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 37.142%; route: 3.534, 62.858%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.231, 23.227%; route: 3.836, 72.394%; tC2Q: 0.232, 4.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 37.142%; route: 3.534, 62.858%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>5.622</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_8_s0/CLK</td>
</tr>
<tr>
<td>5.854</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C44[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_8_s0/Q</td>
</tr>
<tr>
<td>7.798</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C45[1][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/n80_s0/I1</td>
</tr>
<tr>
<td>8.368</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>8.368</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>8.403</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C45[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>8.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C45[2][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>8.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C45[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>8.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C46[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>8.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>9.191</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>9.746</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>10.920</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.755</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>22.289</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>22.254</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 37.142%; route: 3.534, 62.858%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.231, 23.227%; route: 3.836, 72.394%; tC2Q: 0.232, 4.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 37.142%; route: 3.534, 62.858%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>5.622</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C12[0][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_4_s0/CLK</td>
</tr>
<tr>
<td>5.854</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C12[0][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_4_s0/Q</td>
</tr>
<tr>
<td>6.517</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C9[3][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s5/I0</td>
</tr>
<tr>
<td>7.066</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C9[3][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s5/F</td>
</tr>
<tr>
<td>7.068</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C9[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s2/I2</td>
</tr>
<tr>
<td>7.530</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C9[1][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C9[2][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>7.902</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R37C9[2][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>8.325</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C7[1][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.755</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>22.289</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[1][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>22.254</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C7[1][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 37.142%; route: 3.534, 62.858%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 51.114%; route: 1.090, 40.306%; tC2Q: 0.232, 8.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 37.142%; route: 3.534, 62.858%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>5.622</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C12[0][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_4_s0/CLK</td>
</tr>
<tr>
<td>5.854</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C12[0][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_4_s0/Q</td>
</tr>
<tr>
<td>6.517</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C9[3][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s5/I0</td>
</tr>
<tr>
<td>7.066</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C9[3][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s5/F</td>
</tr>
<tr>
<td>7.068</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C9[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s2/I2</td>
</tr>
<tr>
<td>7.530</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C9[1][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C9[2][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>7.902</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R37C9[2][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>8.325</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C7[2][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.755</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>22.289</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>22.254</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C7[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 37.142%; route: 3.534, 62.858%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 51.114%; route: 1.090, 40.306%; tC2Q: 0.232, 8.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 37.142%; route: 3.534, 62.858%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C5[0][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C5[0][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_1_s0/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[0][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n67_s0/I1</td>
</tr>
<tr>
<td>8.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C13[0][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n67_s0/COUT</td>
</tr>
<tr>
<td>8.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C13[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n68_s0/CIN</td>
</tr>
<tr>
<td>8.417</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C13[1][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n68_s0/COUT</td>
</tr>
<tr>
<td>8.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[1][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n69_s0/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[1][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n69_s0/COUT</td>
</tr>
<tr>
<td>8.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n70_s0/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[2][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n70_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[2][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n71_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[2][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n71_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C14[0][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n72_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C14[0][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n72_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C14[0][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n73_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C14[0][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n73_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C14[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n74_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C14[1][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n74_s0/COUT</td>
</tr>
<tr>
<td>9.754</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C9[3][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>10.207</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R37C9[3][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C4[2][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C4[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C4[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.269, 29.034%; route: 2.871, 65.660%; tC2Q: 0.232, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C5[0][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C5[0][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_1_s0/Q</td>
</tr>
<tr>
<td>7.812</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[0][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n67_s0/I1</td>
</tr>
<tr>
<td>8.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C13[0][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n67_s0/COUT</td>
</tr>
<tr>
<td>8.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C13[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n68_s0/CIN</td>
</tr>
<tr>
<td>8.417</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C13[1][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n68_s0/COUT</td>
</tr>
<tr>
<td>8.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[1][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n69_s0/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[1][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n69_s0/COUT</td>
</tr>
<tr>
<td>8.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n70_s0/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[2][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n70_s0/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[2][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n71_s0/CIN</td>
</tr>
<tr>
<td>8.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[2][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n71_s0/COUT</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C14[0][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n72_s0/CIN</td>
</tr>
<tr>
<td>8.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C14[0][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n72_s0/COUT</td>
</tr>
<tr>
<td>8.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C14[0][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n73_s0/CIN</td>
</tr>
<tr>
<td>8.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C14[0][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n73_s0/COUT</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C14[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/n74_s0/CIN</td>
</tr>
<tr>
<td>8.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C14[1][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/n74_s0/COUT</td>
</tr>
<tr>
<td>9.754</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C9[3][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>10.207</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R37C9[3][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C4[1][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C4[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C4[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.269, 29.034%; route: 2.871, 65.660%; tC2Q: 0.232, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[2][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wptr_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C43[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/wptr_1_s0/Q</td>
</tr>
<tr>
<td>8.460</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s5/I0</td>
</tr>
<tr>
<td>8.831</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s5/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s2/I0</td>
</tr>
<tr>
<td>9.464</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>9.465</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>9.918</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>10.602</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 31.359%; route: 2.583, 62.983%; tC2Q: 0.232, 5.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[2][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wptr_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C43[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/wptr_1_s0/Q</td>
</tr>
<tr>
<td>8.460</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s5/I0</td>
</tr>
<tr>
<td>8.831</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s5/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[2][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s2/I0</td>
</tr>
<tr>
<td>9.464</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[2][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>9.465</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>9.918</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>10.602</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>26.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>26.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 31.359%; route: 2.583, 62.983%; tC2Q: 0.232, 5.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_1</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[0]</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C41[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>122.715</td>
<td>0.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>123.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R83C41[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.642</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R82C41[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F</td>
</tr>
<tr>
<td>161.201</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>161.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td>161.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R82C41[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 37.730%; route: 0.621, 45.339%; tC2Q: 0.232, 16.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_1</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[0]</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C41[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>122.715</td>
<td>0.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>123.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R83C41[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.642</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C43[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F</td>
</tr>
<tr>
<td>161.201</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>161.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td>161.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C43[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 37.730%; route: 0.621, 45.339%; tC2Q: 0.232, 16.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_1</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[0]</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C41[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>122.715</td>
<td>0.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>123.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R83C41[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.642</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C43[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F</td>
</tr>
<tr>
<td>161.201</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>161.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td>161.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C43[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 37.730%; route: 0.621, 45.339%; tC2Q: 0.232, 16.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_1</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[0]</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C41[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>122.715</td>
<td>0.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>123.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R83C41[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.642</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C43[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F</td>
</tr>
<tr>
<td>161.201</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>161.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td>161.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C43[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 37.730%; route: 0.621, 45.339%; tC2Q: 0.232, 16.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_1</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[0]</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C41[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>122.715</td>
<td>0.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>123.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R83C41[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.642</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C43[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F</td>
</tr>
<tr>
<td>161.201</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>161.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td>161.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C43[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 37.730%; route: 0.621, 45.339%; tC2Q: 0.232, 16.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.308</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.540</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R62C34[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.974</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.951</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C34[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.632</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C34[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>161.597</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td>161.562</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C34[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 33.777%; route: 0.856, 52.104%; tC2Q: 0.232, 14.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C18[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R82C18[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.928</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.794</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C17[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.673</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>161.638</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td>161.603</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C17[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.598</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 29.745%; route: 0.838, 55.021%; tC2Q: 0.232, 15.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C18[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R82C18[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.928</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.794</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C17[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.673</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>161.638</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td>161.603</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C17[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.598</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 29.745%; route: 0.838, 55.021%; tC2Q: 0.232, 15.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C18[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R82C18[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.928</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.794</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C17[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.673</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>161.638</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td>161.603</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.598</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 29.745%; route: 0.838, 55.021%; tC2Q: 0.232, 15.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C18[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R82C18[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.928</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.794</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C17[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.673</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>161.638</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td>161.603</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C17[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.598</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 29.745%; route: 0.838, 55.021%; tC2Q: 0.232, 15.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.308</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.540</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R62C34[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.974</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.700</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C35[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.632</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>161.597</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td>161.562</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C35[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 39.869%; route: 0.605, 43.466%; tC2Q: 0.232, 16.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.308</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.540</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R62C34[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.974</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.700</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C35[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.632</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>161.597</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td>161.562</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C35[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 39.869%; route: 0.605, 43.466%; tC2Q: 0.232, 16.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.308</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.540</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R62C34[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.974</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.700</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C35[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.632</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>161.597</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td>161.562</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C35[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 39.869%; route: 0.605, 43.466%; tC2Q: 0.232, 16.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.308</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.540</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R62C34[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.974</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.700</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C35[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.632</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>161.597</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td>161.562</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C35[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 39.869%; route: 0.605, 43.466%; tC2Q: 0.232, 16.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.632, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>122.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C18[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>122.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R82C18[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>122.928</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>123.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.637</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C16[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.673</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C16[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>161.638</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td>161.603</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R81C16[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.598</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 33.181%; route: 0.680, 49.825%; tC2Q: 0.232, 16.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>123.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_4</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[1]</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>121.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C40[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>121.461</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R61C40[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>121.637</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C40[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>122.090</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R61C40[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>123.220</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C47[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R61C41[3][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d_s/F</td>
</tr>
<tr>
<td>161.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C47[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>161.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td>161.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C47[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 22.756%; route: 1.306, 65.589%; tC2Q: 0.232, 11.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>122.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_4</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[1]</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>121.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C40[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>121.461</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R61C40[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>121.637</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C40[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>122.090</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R61C40[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>122.504</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C40[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R61C41[3][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d_s/F</td>
</tr>
<tr>
<td>161.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C40[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>161.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td>161.204</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C40[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 35.544%; route: 0.589, 46.252%; tC2Q: 0.232, 18.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[1]</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>160.883</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C41[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>161.084</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R61C41[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>161.225</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C40[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>161.460</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R61C40[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>161.716</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C40[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R61C41[3][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d_s/F</td>
</tr>
<tr>
<td>160.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C40[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>160.930</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td>160.941</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C40[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.199%; route: 0.397, 47.682%; tC2Q: 0.201, 24.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[1]</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>160.883</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C41[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>161.084</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R61C41[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>161.225</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C40[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>161.460</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R61C40[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>161.716</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C40[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R61C41[3][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d_s/F</td>
</tr>
<tr>
<td>160.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C40[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>160.930</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td>160.941</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C40[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.199%; route: 0.397, 47.682%; tC2Q: 0.201, 24.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[1]</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>160.883</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C41[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>161.084</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R61C41[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>161.225</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C40[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>161.460</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R61C40[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>161.716</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C40[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R61C41[3][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d_s/F</td>
</tr>
<tr>
<td>160.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C40[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>160.930</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td>160.941</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C40[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.199%; route: 0.397, 47.682%; tC2Q: 0.201, 24.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[1]</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>160.883</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C41[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>161.084</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R61C41[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>161.225</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C40[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>161.460</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R61C40[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>161.716</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C40[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R61C41[3][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d_s/F</td>
</tr>
<tr>
<td>160.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C40[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>160.930</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td>160.941</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C40[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.199%; route: 0.397, 47.682%; tC2Q: 0.201, 24.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C17[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>161.846</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.237</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.363</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C16[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.166</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C16[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>161.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td>161.212</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R81C16[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 45.899%; route: 0.260, 30.506%; tC2Q: 0.201, 23.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C11[1][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.974</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C11[1][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_2_s0/Q</td>
</tr>
<tr>
<td>4.098</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C9[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s2/I0</td>
</tr>
<tr>
<td>4.462</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C9[1][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C9[2][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>4.700</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R37C9[2][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.965</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[2][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>3.783</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C7[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 50.182%; route: 0.393, 32.895%; tC2Q: 0.202, 16.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C11[1][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.974</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C11[1][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_2_s0/Q</td>
</tr>
<tr>
<td>4.098</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C9[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s2/I0</td>
</tr>
<tr>
<td>4.462</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C9[1][A]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C9[2][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>4.700</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R37C9[2][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.965</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[1][B]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[1][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>3.783</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C7[1][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 50.182%; route: 0.393, 32.895%; tC2Q: 0.202, 16.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[1]</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>160.883</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C41[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>161.084</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R61C41[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>161.225</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C40[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>161.460</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R61C40[1][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u4/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C47[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_4</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R61C41[3][B]</td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d_s/F</td>
</tr>
<tr>
<td>160.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C47[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>160.930</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td>160.941</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C47[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u4/r_st_read_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.427%; route: 0.839, 65.811%; tC2Q: 0.201, 15.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.629</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.831</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R62C34[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>162.101</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.336</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.470</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.170</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>161.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td>161.216</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C35[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.629, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 27.938%; route: 0.404, 48.046%; tC2Q: 0.202, 24.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.629</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.831</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R62C34[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>162.101</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.336</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.470</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.170</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>161.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td>161.216</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C35[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.629, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 27.938%; route: 0.404, 48.046%; tC2Q: 0.202, 24.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.629</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.831</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R62C34[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>162.101</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.336</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.470</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.170</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>161.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td>161.216</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C35[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.629, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 27.938%; route: 0.404, 48.046%; tC2Q: 0.202, 24.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.629</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.831</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R62C34[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>162.101</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.336</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.470</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.170</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>161.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td>161.216</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C35[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.629, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 27.938%; route: 0.404, 48.046%; tC2Q: 0.202, 24.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C17[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>161.846</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.237</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.494</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.166</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>161.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td>161.212</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C17[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.784%; route: 0.391, 39.765%; tC2Q: 0.201, 20.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C17[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>161.846</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.237</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.494</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.166</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>161.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td>161.212</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C17[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.784%; route: 0.391, 39.765%; tC2Q: 0.201, 20.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C17[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>161.846</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.237</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.494</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.166</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>161.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td>161.212</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.784%; route: 0.391, 39.765%; tC2Q: 0.201, 20.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R82C17[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>161.846</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C17[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.237</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R81C17[0][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u2/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.494</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_2</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C18[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F</td>
</tr>
<tr>
<td>161.166</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C17[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>161.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td>161.212</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C17[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u2/r_st_read_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.784%; route: 0.391, 39.765%; tC2Q: 0.201, 20.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>3.973</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>4.417</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.072</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>3.783</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.846%; route: 0.789, 60.693%; tC2Q: 0.201, 15.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ft232_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>3.973</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>4.417</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.072</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT87[A]</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>3.772</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>3.783</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.846%; route: 0.789, 60.693%; tC2Q: 0.201, 15.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 36.908%; route: 2.380, 63.092%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[1]</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.629</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C34[2][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/CLK</td>
</tr>
<tr>
<td>161.831</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R62C34[2][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_current_0_s0/Q</td>
</tr>
<tr>
<td>162.101</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C35[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/I0</td>
</tr>
<tr>
<td>162.336</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C35[2][B]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u3/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.599</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C34[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_3</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R62C34[2][B]</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F</td>
</tr>
<tr>
<td>161.170</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C34[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>161.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0</td>
</tr>
<tr>
<td>161.216</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C34[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u3/r_st_read_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.629, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.243%; route: 0.532, 54.919%; tC2Q: 0.202, 20.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C7[0][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_9_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R37C7[0][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_9_s0/Q</td>
</tr>
<tr>
<td>5.267</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C9[3][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>5.658</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R37C9[3][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C4[1][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C4[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C4[1][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 27.792%; route: 0.814, 57.850%; tC2Q: 0.202, 14.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C7[0][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_9_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R37C7[0][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rptr_9_s0/Q</td>
</tr>
<tr>
<td>5.267</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C9[3][B]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>5.658</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R37C9[3][B]</td>
<td style=" background: #97FFFF;">u_recv_data_analys/u_ft232_fifo/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C4[2][A]</td>
<td style=" font-weight:bold;">u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>IOT45[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C4[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C4[2][A]</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 27.792%; route: 0.814, 57.850%; tC2Q: 0.202, 14.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[0]</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>161.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R82C41[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>161.859</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>162.169</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R83C41[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.424</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[1][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F</td>
</tr>
<tr>
<td>160.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>160.907</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0</td>
</tr>
<tr>
<td>160.918</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C43[1][B]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 33.953%; route: 0.401, 43.923%; tC2Q: 0.202, 22.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[0]</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>161.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R82C41[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>161.859</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>162.169</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R83C41[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.424</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F</td>
</tr>
<tr>
<td>160.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>160.907</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0</td>
</tr>
<tr>
<td>160.918</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C43[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 33.953%; route: 0.401, 43.923%; tC2Q: 0.202, 22.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[0]</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>161.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R82C41[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>161.859</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>162.169</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R83C41[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.424</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[0][B]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F</td>
</tr>
<tr>
<td>160.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>160.907</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0</td>
</tr>
<tr>
<td>160.918</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C43[0][B]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 33.953%; route: 0.401, 43.923%; tC2Q: 0.202, 22.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>o_ads1278_clk_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>o_ads1278_sclk_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_clk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_L[0]</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>161.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R82C41[1][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/CLK</td>
</tr>
<tr>
<td>161.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R82C41[1][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_current_1_s0/Q</td>
</tr>
<tr>
<td>161.859</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/I1</td>
</tr>
<tr>
<td>162.169</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R83C41[3][A]</td>
<td style=" background: #97FFFF;">u_send_data_analys/ads1278_drive_u1/w_read_cnt_rst_s10/F</td>
</tr>
<tr>
<td>162.424</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[0][A]</td>
<td style=" font-weight:bold;">u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>o_ads1278_sclk_1</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>R82C41[3][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F</td>
</tr>
<tr>
<td>160.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>160.907</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0</td>
</tr>
<tr>
<td>160.918</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C43[0][A]</td>
<td>u_send_data_analys/ads1278_drive_u1/r_st_read_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 33.953%; route: 0.401, 43.923%; tC2Q: 0.202, 22.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_recv_data_analys/u_ft232hq_recv/oe_n_d0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_recv_data_analys/u_ft232hq_recv/oe_n_d0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_recv_data_analys/u_ft232hq_recv/oe_n_d0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_recv_data_analys/u_ft232hq_recv/rxf_n_d0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_recv_data_analys/u_ft232hq_recv/rxf_n_d0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_recv_data_analys/u_ft232hq_recv/rxf_n_d0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_recv_data_analys/u_ft232_fifo/fifo_inst/wptr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ft232_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>10.648</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>14.520</td>
<td>3.872</td>
<td>tNET</td>
<td>FF</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ft232_clk</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ft232_clk_ibuf/I</td>
</tr>
<tr>
<td>18.059</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ft232_clk_ibuf/O</td>
</tr>
<tr>
<td>20.439</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>u_send_data_analys/u_ft232_send_fifo/fifo_inst/rptr_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>13268</td>
<td>sys_clk_d</td>
<td>-6.250</td>
<td>2.274</td>
</tr>
<tr>
<td>4313</td>
<td>n2682_10</td>
<td>-5.415</td>
<td>4.016</td>
</tr>
<tr>
<td>4224</td>
<td>n55257_9</td>
<td>3.111</td>
<td>4.485</td>
</tr>
<tr>
<td>2306</td>
<td>n2683_13</td>
<td>-4.868</td>
<td>4.435</td>
</tr>
<tr>
<td>2112</td>
<td>n235683_3</td>
<td>2.828</td>
<td>4.418</td>
</tr>
<tr>
<td>1834</td>
<td>laser_channel_cnt[0]</td>
<td>-6.250</td>
<td>3.697</td>
</tr>
<tr>
<td>1548</td>
<td>send_cnt[0]</td>
<td>9.192</td>
<td>3.838</td>
</tr>
<tr>
<td>1441</td>
<td>n2684_13</td>
<td>-4.579</td>
<td>4.159</td>
</tr>
<tr>
<td>1297</td>
<td>n2685_10</td>
<td>-6.250</td>
<td>5.530</td>
</tr>
<tr>
<td>795</td>
<td>n93623_7</td>
<td>-0.719</td>
<td>4.052</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C56</td>
<td>94.44%</td>
</tr>
<tr>
<td>R7C73</td>
<td>93.06%</td>
</tr>
<tr>
<td>R42C70</td>
<td>93.06%</td>
</tr>
<tr>
<td>R43C69</td>
<td>91.67%</td>
</tr>
<tr>
<td>R43C70</td>
<td>91.67%</td>
</tr>
<tr>
<td>R6C69</td>
<td>91.67%</td>
</tr>
<tr>
<td>R4C72</td>
<td>91.67%</td>
</tr>
<tr>
<td>R68C11</td>
<td>91.67%</td>
</tr>
<tr>
<td>R7C51</td>
<td>91.67%</td>
</tr>
<tr>
<td>R14C58</td>
<td>91.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ft232_clk -period 16.667 -waveform {0 8.334} [get_ports {ft232_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name o_ads1278_sclk_1 -period 160 -waveform {0 74.074} [get_ports {o_ads1278_sclk_1}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name o_ads1278_clk_1 -period 40 -waveform {0 18.518} [get_ports {o_ads1278_clk_1}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name o_ads1278_sclk_2 -period 160 -waveform {0 74.074} [get_ports {o_ads1278_sclk_2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name o_ads1278_clk_2 -period 40 -waveform {0 18.518} [get_ports {o_ads1278_clk_2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name o_ads1278_sclk_3 -period 160 -waveform {0 74.074} [get_ports {o_ads1278_sclk_3}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name o_ads1278_clk_3 -period 40 -waveform {0 18.518} [get_ports {o_ads1278_clk_3}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name o_ads1278_sclk_4 -period 160 -waveform {0 74.074} [get_ports {o_ads1278_sclk_4}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name o_ads1278_clk_4 -period 40 -waveform {0 18.518} [get_ports {o_ads1278_clk_4}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {o_ads1278_sclk_1}] -to [get_clocks {o_ads1278_clk_1}]  -hold</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {o_ads1278_sclk_2}] -to [get_clocks {o_ads1278_clk_2}]  -hold</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {o_ads1278_sclk_3}] -to [get_clocks {o_ads1278_clk_3}]  -hold</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {o_ads1278_sclk_4}] -to [get_clocks {o_ads1278_clk_4}]  -hold</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {sys_clk}] -group [get_clocks {ft232_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {o_ads1278_sclk_1 o_ads1278_clk_1}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {o_ads1278_sclk_2 o_ads1278_clk_2}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {o_ads1278_sclk_3 o_ads1278_clk_3}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {o_ads1278_sclk_4 o_ads1278_clk_4}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
