Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav
