0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_3_1/lab3_3_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_3_1/lab3_3_1.srcs/sim_1/new/comparator_tb.v,1646352198,verilog,,,,comparator_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_3_1/lab3_3_1.srcs/sources_1/new/comparator_2bit.v,1646352486,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab3/lab3_3_1/lab3_3_1.srcs/sim_1/new/comparator_tb.v,,ROM_16x2;comparator_2bit,,,,,,,,
