[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920359 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920359 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920359 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12990565 heartbeat IPC: 0.993 cumulative IPC: 0.993 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21827013 heartbeat IPC: 1.132 cumulative IPC: 1.058 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29549855 heartbeat IPC: 1.295 cumulative IPC: 1.127 (Simulation time: 00 hr 02 min 52 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35478176 cumulative IPC: 1.127 (Simulation time: 00 hr 03 min 40 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35478176 cumulative IPC: 1.127 (Simulation time: 00 hr 03 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.127 instructions: 40000002 cycles: 35478176
CPU 0 Branch Prediction Accuracy: 94.55% MPKI: 12.1 Average ROB Occupancy at Mispredict: 40.97
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.315
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331445 HIT:     329898 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331445 HIT:     329898 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 352.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875239 HIT:     831454 MISS:      43785 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711533 HIT:     678824 MISS:      32709 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43596 HIT:      35625 MISS:       7971 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116898 HIT:     116820 MISS:         78 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3212 HIT:        185 MISS:       3027 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4619192 HIT:    4204332 MISS:     414860 MSHR_MERGE:     108345
cpu0->cpu0_L1I LOAD         ACCESS:    4619192 HIT:    4204332 MISS:     414860 MSHR_MERGE:     108345
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.894 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14241720 HIT:   13628153 MISS:     613567 MSHR_MERGE:     161739
cpu0->cpu0_L1D LOAD         ACCESS:    7905824 HIT:    7411863 MISS:     493961 MSHR_MERGE:      88943
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332434 HIT:    6216048 MISS:     116386 MSHR_MERGE:      72788
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3462 HIT:        242 MISS:       3220 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4049838 HIT:    3949641 MISS:     100197 MSHR_MERGE:      63147
cpu0->cpu0_ITLB LOAD         ACCESS:    4049838 HIT:    3949641 MISS:     100197 MSHR_MERGE:      63147
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.891 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13502294 HIT:   13124221 MISS:     378073 MSHR_MERGE:      83678
cpu0->cpu0_DTLB LOAD         ACCESS:   13502294 HIT:   13124221 MISS:     378073 MSHR_MERGE:      83678
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.748 cycles
cpu0->LLC TOTAL        ACCESS:      57577 HIT:      45472 MISS:      12105 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32709 HIT:      25127 MISS:       7582 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7971 HIT:       5132 MISS:       2839 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13870 HIT:      13846 MISS:         24 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3027 HIT:       1367 MISS:       1660 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 166.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        743
  ROW_BUFFER_MISS:      11338
  AVG DBUS CONGESTED CYCLE: 19.02
Channel 0 WQ ROW_BUFFER_HIT:        233
  ROW_BUFFER_MISS:        927
  FULL:          0
Channel 0 REFRESHES ISSUED:       2956
