digraph "0_linux_d2b9d2a5ad5ef04ff978c9923d19730cb05efd55_0@pointer" {
"1000206" [label="(Call,regs->msr & ~MSR_TS_MASK)"];
"1000205" [label="(Call,(regs->msr & ~MSR_TS_MASK) | (msr & MSR_TS_MASK))"];
"1000201" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | (msr & MSR_TS_MASK))"];
"1000219" [label="(Call,regs->msr & ~MSR_LE)"];
"1000218" [label="(Call,(regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000214" [label="(Call,regs->msr = (regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000388" [label="(Call,regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX))"];
"1000691" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000712" [label="(Call,regs->msr |= MSR_VEC)"];
"1000210" [label="(Identifier,~MSR_TS_MASK)"];
"1000392" [label="(Call,~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX))"];
"1000212" [label="(Identifier,msr)"];
"1000691" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000713" [label="(Call,regs->msr)"];
"1000685" [label="(Block,)"];
"1000692" [label="(Call,regs->msr)"];
"1000211" [label="(Call,msr & MSR_TS_MASK)"];
"1000718" [label="(Identifier,err)"];
"1000205" [label="(Call,(regs->msr & ~MSR_TS_MASK) | (msr & MSR_TS_MASK))"];
"1000388" [label="(Call,regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX))"];
"1000219" [label="(Call,regs->msr & ~MSR_LE)"];
"1000706" [label="(Block,)"];
"1000214" [label="(Call,regs->msr = (regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000216" [label="(Identifier,regs)"];
"1000712" [label="(Call,regs->msr |= MSR_VEC)"];
"1000695" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000703" [label="(Call,msr & MSR_VEC)"];
"1000202" [label="(Call,regs->msr)"];
"1000201" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | (msr & MSR_TS_MASK))"];
"1000223" [label="(Identifier,~MSR_LE)"];
"1000121" [label="(Block,)"];
"1000704" [label="(Identifier,msr)"];
"1000206" [label="(Call,regs->msr & ~MSR_TS_MASK)"];
"1000403" [label="(Identifier,err)"];
"1000224" [label="(Call,msr & MSR_LE)"];
"1000716" [label="(Identifier,MSR_VEC)"];
"1000719" [label="(MethodReturn,static long)"];
"1000220" [label="(Call,regs->msr)"];
"1000207" [label="(Call,regs->msr)"];
"1000389" [label="(Call,regs->msr)"];
"1000215" [label="(Call,regs->msr)"];
"1000225" [label="(Identifier,msr)"];
"1000228" [label="(Identifier,err)"];
"1000218" [label="(Call,(regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000206" -> "1000205"  [label="AST: "];
"1000206" -> "1000210"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000210" -> "1000206"  [label="AST: "];
"1000212" -> "1000206"  [label="CFG: "];
"1000206" -> "1000719"  [label="DDG: ~MSR_TS_MASK"];
"1000206" -> "1000205"  [label="DDG: regs->msr"];
"1000206" -> "1000205"  [label="DDG: ~MSR_TS_MASK"];
"1000205" -> "1000201"  [label="AST: "];
"1000205" -> "1000211"  [label="CFG: "];
"1000211" -> "1000205"  [label="AST: "];
"1000201" -> "1000205"  [label="CFG: "];
"1000205" -> "1000719"  [label="DDG: regs->msr & ~MSR_TS_MASK"];
"1000205" -> "1000719"  [label="DDG: msr & MSR_TS_MASK"];
"1000205" -> "1000201"  [label="DDG: regs->msr & ~MSR_TS_MASK"];
"1000205" -> "1000201"  [label="DDG: msr & MSR_TS_MASK"];
"1000211" -> "1000205"  [label="DDG: msr"];
"1000211" -> "1000205"  [label="DDG: MSR_TS_MASK"];
"1000201" -> "1000121"  [label="AST: "];
"1000202" -> "1000201"  [label="AST: "];
"1000216" -> "1000201"  [label="CFG: "];
"1000201" -> "1000719"  [label="DDG: (regs->msr & ~MSR_TS_MASK) | (msr & MSR_TS_MASK)"];
"1000201" -> "1000219"  [label="DDG: regs->msr"];
"1000219" -> "1000218"  [label="AST: "];
"1000219" -> "1000223"  [label="CFG: "];
"1000220" -> "1000219"  [label="AST: "];
"1000223" -> "1000219"  [label="AST: "];
"1000225" -> "1000219"  [label="CFG: "];
"1000219" -> "1000719"  [label="DDG: ~MSR_LE"];
"1000219" -> "1000218"  [label="DDG: regs->msr"];
"1000219" -> "1000218"  [label="DDG: ~MSR_LE"];
"1000218" -> "1000214"  [label="AST: "];
"1000218" -> "1000224"  [label="CFG: "];
"1000224" -> "1000218"  [label="AST: "];
"1000214" -> "1000218"  [label="CFG: "];
"1000218" -> "1000719"  [label="DDG: regs->msr & ~MSR_LE"];
"1000218" -> "1000719"  [label="DDG: msr & MSR_LE"];
"1000218" -> "1000214"  [label="DDG: regs->msr & ~MSR_LE"];
"1000218" -> "1000214"  [label="DDG: msr & MSR_LE"];
"1000224" -> "1000218"  [label="DDG: msr"];
"1000224" -> "1000218"  [label="DDG: MSR_LE"];
"1000214" -> "1000121"  [label="AST: "];
"1000215" -> "1000214"  [label="AST: "];
"1000228" -> "1000214"  [label="CFG: "];
"1000214" -> "1000719"  [label="DDG: (regs->msr & ~MSR_LE) | (msr & MSR_LE)"];
"1000214" -> "1000388"  [label="DDG: regs->msr"];
"1000388" -> "1000121"  [label="AST: "];
"1000388" -> "1000392"  [label="CFG: "];
"1000389" -> "1000388"  [label="AST: "];
"1000392" -> "1000388"  [label="AST: "];
"1000403" -> "1000388"  [label="CFG: "];
"1000388" -> "1000719"  [label="DDG: regs->msr"];
"1000388" -> "1000719"  [label="DDG: ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX)"];
"1000388" -> "1000719"  [label="DDG: regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX)"];
"1000392" -> "1000388"  [label="DDG: MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX"];
"1000388" -> "1000691"  [label="DDG: regs->msr"];
"1000388" -> "1000712"  [label="DDG: regs->msr"];
"1000691" -> "1000685"  [label="AST: "];
"1000691" -> "1000695"  [label="CFG: "];
"1000692" -> "1000691"  [label="AST: "];
"1000695" -> "1000691"  [label="AST: "];
"1000704" -> "1000691"  [label="CFG: "];
"1000691" -> "1000719"  [label="DDG: MSR_FP | current->thread.fpexc_mode"];
"1000691" -> "1000719"  [label="DDG: regs->msr"];
"1000691" -> "1000719"  [label="DDG: regs->msr |= (MSR_FP | current->thread.fpexc_mode)"];
"1000695" -> "1000691"  [label="DDG: MSR_FP"];
"1000695" -> "1000691"  [label="DDG: current->thread.fpexc_mode"];
"1000691" -> "1000712"  [label="DDG: regs->msr"];
"1000712" -> "1000706"  [label="AST: "];
"1000712" -> "1000716"  [label="CFG: "];
"1000713" -> "1000712"  [label="AST: "];
"1000716" -> "1000712"  [label="AST: "];
"1000718" -> "1000712"  [label="CFG: "];
"1000712" -> "1000719"  [label="DDG: MSR_VEC"];
"1000712" -> "1000719"  [label="DDG: regs->msr |= MSR_VEC"];
"1000712" -> "1000719"  [label="DDG: regs->msr"];
"1000703" -> "1000712"  [label="DDG: MSR_VEC"];
}
