$date
	Wed Aug 25 22:48:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var wire 8 ! data_bus_w [7:0] $end
$var wire 16 " addr_bus_w [15:0] $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$var integer 32 % clockn [31:0] $end
$scope module PROG_ROM $end
$var wire 15 & addr [14:0] $end
$var wire 1 ' nCE $end
$var reg 8 ( word_out [7:0] $end
$upscope $end
$scope module uut $end
$var event 1 ) _ivl_29 $end
$var event 1 * _ivl_28 $end
$var event 1 + _ivl_27 $end
$var wire 8 , D_BUS [7:0] $end
$var wire 1 - IRQ $end
$var wire 1 . NMI $end
$var wire 1 / PHI_1_OUT $end
$var wire 1 0 PHI_2_OUT $end
$var wire 1 1 RDY $end
$var wire 1 $ RST $end
$var wire 1 2 RW $end
$var wire 1 3 SO $end
$var wire 1 4 SYNC $end
$var wire 1 # clk $end
$var wire 8 5 inc_dec_in_H [7:0] $end
$var wire 8 6 inc_dec_in_L [7:0] $end
$var wire 16 7 microcode_out_w [15:0] $end
$var wire 10 8 microcode_addr_w [9:0] $end
$var wire 8 9 inc_dec_out_L [7:0] $end
$var wire 8 : inc_dec_out_H [7:0] $end
$var wire 16 ; inc_dec_in [15:0] $end
$var wire 8 < SR_OUT [7:0] $end
$var wire 16 = A_BUS [15:0] $end
$var reg 8 > ADH [7:0] $end
$var reg 8 ? ADL [7:0] $end
$var reg 9 @ IR [8:0] $end
$var reg 3 A MCPC [2:0] $end
$var reg 9 B PCH [8:0] $end
$var reg 9 C PCL [8:0] $end
$var reg 9 D SPH [8:0] $end
$var reg 9 E SPL [8:0] $end
$var reg 8 F SRWH [7:0] $end
$var reg 8 G SRWL [7:0] $end
$var reg 1 H sr_C $end
$var reg 1 I sr_D $end
$var reg 1 J sr_I $end
$var reg 1 K sr_N $end
$var reg 1 L sr_V $end
$var reg 1 M sr_Z $end
$scope module inc_dec1 $end
$var wire 16 N in [15:0] $end
$var wire 1 O op $end
$var reg 16 P out [15:0] $end
$upscope $end
$scope module microcode $end
$var wire 10 Q addr [9:0] $end
$var wire 1 # clk $end
$var reg 16 R word_out [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx R
bx Q
b1111111111111111 P
xO
b0 N
xM
xL
xK
xJ
xI
xH
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
b0 ?
b0 >
b0 =
bx11xxxx <
b0 ;
b11111111 :
b11111111 9
bx 8
bx 7
b0 6
b0 5
z4
z3
z2
z1
10
0/
z.
z-
b0 ,
1+
1*
1)
b0 (
0'
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#2000
b0 8
b0 Q
b0 @
b0 A
b0 B
b0 C
b0 E
b0 D
00
b1 %
1/
1#
#4000
10
0/
0#
#6000
0O
b1000100 7
b1000100 R
00
b10 %
1/
1#
#7000
1$
#8000
10
0/
0#
#10000
b1 8
b1 Q
b1 A
00
b11 %
1/
1#
#12000
10
0/
0#
#14000
b1 9
b0 :
b1 P
b1 G
b0 F
b10 8
b10 Q
1O
b10 A
b1111000 7
b1111000 R
00
b100 %
1/
1#
#16000
10
0/
0#
#18000
b11111111 9
b11111111 :
b1111111111111111 P
0O
b11 8
b11 Q
b10000000 7
b10000000 R
b11 A
b1 C
00
b101 %
1/
1#
#20000
10
0/
0#
#22000
b11111111 G
b11111111 F
b100 8
b100 Q
b100 A
b110010000 7
b110010000 R
00
b110 %
1/
1#
#24000
10
0/
0#
#26000
b0 9
b0 :
b10 !
b10 (
b10 ,
b0 P
b1 &
b1 "
b1 =
b1 ;
b1 N
b1 6
b1 ?
b101 8
b101 Q
b1000101 7
b1000101 R
b101 A
b11111111 D
b11111111 E
00
b111 %
1/
1#
#28000
10
0/
0#
#30000
b10000 8
b10000 Q
b10 @
b0 A
b0 7
b0 R
00
b1000 %
1/
1#
#32000
10
0/
0#
#34000
b10001 8
b10001 Q
b1000000 7
b1000000 R
b1 A
00
b1001 %
1/
1#
#36000
10
0/
0#
#38000
b10010 8
b10010 Q
b10 A
b10 7
b10 R
00
b1010 %
1/
1#
#40000
10
0/
0#
#42000
b10011 8
b10011 Q
b1 7
b1 R
b11 A
00
b1011 %
1/
1#
#44000
10
0/
0#
#46000
b0 8
b0 Q
b0 @
b0 A
b0 7
b0 R
00
b1100 %
1/
1#
#48000
10
0/
0#
#50000
b1 8
b1 Q
b1000100 7
b1000100 R
b1 A
00
b1101 %
1/
1#
#52000
10
0/
0#
#54000
b10 9
b10 P
b10 G
b0 F
b10010 8
b10010 Q
1O
b10 @
b10 A
b1111000 7
b1111000 R
00
b1110 %
1/
1#
#56000
10
0/
0#
#58000
b0 9
b0 P
0O
b10011 8
b10011 Q
b1 7
b1 R
b11 A
b10 C
00
b1111 %
1/
1#
#60000
10
0/
0#
#62000
b0 8
b0 Q
b0 @
b0 A
b0 7
b0 R
00
b10000 %
1/
1#
#64000
10
0/
0#
#66000
b1 9
b0 !
b0 (
b0 ,
b1 P
b10 &
b10 "
b10 =
b10 ;
b10 N
b10 6
b10 ?
b1 8
b1 Q
b1000100 7
b1000100 R
b1 A
00
b10001 %
1/
1#
#68000
10
0/
0#
#70000
b11 9
b11 P
b11 G
b10 8
b10 Q
1O
b10 A
b1111000 7
b1111000 R
00
b10010 %
1/
1#
