# TCL-Workshop
In this workshop, the CSV file is processed using TCL scripts to obtain the timing details after synthesis.

DAY ONE
- Understand the problem statement
- create "vsdsynth" command to pass the .csv file to the TCL script

DAY TWO
- Processed design details CSV file to create variables
- Converted CSV file to matrix in order to access the data required to create SDC format

DAY THREE
- Processed the clock constraints to openMSP430.sdc file following the SDC format
- Processed the input port constraints to openMSP430.sdc file following the SDC format

DAY FIVE
- Final output is displayed here
![final_output](https://github.com/anvithashirva/TCL-Workshop/assets/130870681/db8d754b-3f9c-459e-b9a1-bbacefd43ae7)
