URL: http://www.cs.washington.edu/homes/dlee/frontpage/mypapers/pfinal.ps
Refering-URL: http://www.cs.washington.edu/homes/dlee/frontpage/mypapers/recent_papers.htm
Root-URL: http://www.cs.washington.edu
Title: [McFarling 92] McFarling, S. Combining Branch Predictors Profile Guided Code Positioning. In Proc. Conference On
Author: [Pettis Hansen ] Pettis, K. and Hansen, R. [Romer, et. al. ] Romer, T., Voelker, G., Lee, D., Wolman, A., Levy, H., Bershad, B., and Chen, B. [Yeh Patt ] Yeh, T. and Patt, Y. [Young Smith ] Young, C. and Smith, M. 
Note: [Microprocessor Report 95] P6 Underscores Intel's Lead vol 9, Number  Instrumentation and Optimization of Win32/Intel Executables. In Proc. USENIX Windows NT Workshop,  In Proceedings of the 24th Annual ACM/IEEE International Symposium and Workshop on Microarchitecture, pages  20  
Date: June 1993.  2, Feb 1995.  June 1990.  August 11-13, 1997.  51-61, November 1991.  October 4-7, 1994.  
Pubnum: WRL Technical Note TN-36  16-26,  232-231,  
Abstract-found: 0
Intro-found: 1
Reference: [Bhandarkar & Ding 97] <author> Bhandarkar, D. and Ding, J. </author> <title> Performance Characterization of the Pentium Pro Processor. </title> <booktitle> In IEEE Micro, </booktitle> <pages> pages 288-297, </pages> <year> 1997. </year>
Reference: [Bhandarkar 97] <author> Bhandarkar, D. </author> <title> RISC versus CISC: A Tale of Two Chips. </title> <journal> In Computer Architecture News, </journal> <volume> 25, </volume> <pages> pages 1-12, </pages> <month> March 1 </month> <year> 1997. </year>
Reference: [Calder & Grunwald 94] <author> Calder, B. and Grunwald, D. </author> <title> Reducing Branch Costs via Branch Alignment. </title> <booktitle> In Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <pages> pages 242-251, </pages> <month> October 4-7, </month> <year> 1994. </year>
Reference: [Digital Equipment Corporation 94] <author> Digital Equipment Corporation. </author> <title> ATOM user manual, </title> <year> 1994. </year>
Reference: [Fisher & Freudenberger 92] <author> Fisher, J. and Freudenberger, S. </author> <booktitle> Predicting Conditional Branch Directions From previous Runs of a Program In Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <pages> pages 85-95, </pages> <month> October </month> <year> 1992. </year>
Reference: [Hashemi, Kaeli, & Calder 97] <author> Hashemi, A., Kaeli, D., and Calder, B. </author> <title> Efficient Procedure Mapping Using Cache Line Coloring In Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation, </title> <month> June </month> <year> 1997. </year>
Reference: [Hwu & Chang 89] <author> Hwu, W. and Chang, P. </author> <title> Achieving High Instruction Cache Performance with an Optimizing Compiler. </title> <booktitle> In Proceedings of the ACM, </booktitle> <pages> pages 242-251, </pages> <year> 1989. </year>
Reference: [Krall 94] <author> Krall, A. </author> <booktitle> Improving Semi-Static Branch Prediction by Code Replication In Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation, </booktitle> <pages> pages 97-106, </pages> <year> 1994. </year>

References-found: 8

