<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>
defines: 
time_elapsed: 0.956s
ram usage: 42348 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6fj3qmfo/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:28</a>: No timescale set for &#34;ctu_clsp_synch_jldl&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:28</a>: Compile module &#34;work@ctu_clsp_synch_jldl&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>: Implicit port type (wire) for &#34;ctu_dram13_dram_cken_dl&#34;,
there are 22 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:28</a>: Top level module &#34;work@ctu_clsp_synch_jldl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::dffrle_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 24.

[NTE:EL0511] Nb leaf instances: 23.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 23.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 26
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp6fj3qmfo/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ctu_clsp_synch_jldl
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp6fj3qmfo/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp6fj3qmfo/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ctu_clsp_synch_jldl)
 |vpiName:work@ctu_clsp_synch_jldl
 |uhdmallPackages:
 \_package: builtin, parent:work@ctu_clsp_synch_jldl
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ctu_clsp_synch_jldl, file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28, parent:work@ctu_clsp_synch_jldl
   |vpiDefName:work@ctu_clsp_synch_jldl
   |vpiFullName:work@ctu_clsp_synch_jldl
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dl), line:30
     |vpiName:ctu_dram13_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dl), line:30
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dl), line:30
     |vpiName:ctu_dram02_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dl), line:30
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dll3_byp_val), line:30
     |vpiName:ctu_dll3_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val), line:30
         |vpiName:ctu_dll3_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val
   |vpiPort:
   \_port: (ctu_dll3_byp_l), line:31
     |vpiName:ctu_dll3_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l), line:31
         |vpiName:ctu_dll3_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l
   |vpiPort:
   \_port: (ctu_dll2_byp_val), line:31
     |vpiName:ctu_dll2_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val), line:31
         |vpiName:ctu_dll2_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val
   |vpiPort:
   \_port: (ctu_dll2_byp_l), line:31
     |vpiName:ctu_dll2_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l), line:31
         |vpiName:ctu_dll2_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l
   |vpiPort:
   \_port: (ctu_dll1_byp_val), line:31
     |vpiName:ctu_dll1_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val), line:31
         |vpiName:ctu_dll1_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val
   |vpiPort:
   \_port: (ctu_dll1_byp_l), line:32
     |vpiName:ctu_dll1_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l), line:32
         |vpiName:ctu_dll1_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l
   |vpiPort:
   \_port: (ctu_dll0_byp_val), line:32
     |vpiName:ctu_dll0_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val), line:32
         |vpiName:ctu_dll0_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val
   |vpiPort:
   \_port: (ctu_dll0_byp_l), line:32
     |vpiName:ctu_dll0_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l), line:32
         |vpiName:ctu_dll0_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dl), line:33
     |vpiName:ctu_ddr3_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dl), line:33
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr), line:33
     |vpiName:ctu_ddr3_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr), line:33
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dl), line:33
     |vpiName:ctu_ddr2_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dl), line:33
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:34
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:34
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dl), line:34
     |vpiName:ctu_ddr1_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dl), line:34
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr), line:34
     |vpiName:ctu_ddr1_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr), line:34
         |vpiName:ctu_ddr1_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dl), line:35
     |vpiName:ctu_ddr0_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dl), line:35
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr), line:35
     |vpiName:ctu_ddr0_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr), line:35
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_l), line:35
     |vpiName:ctu_ddr0_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_l), line:35
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_l), line:36
     |vpiName:ctu_ddr1_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_l), line:36
         |vpiName:ctu_ddr1_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:36
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:36
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_l), line:36
     |vpiName:ctu_ddr3_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_l), line:36
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_l
   |vpiPort:
   \_port: (start_clk_dl), line:37
     |vpiName:start_clk_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dl), line:37
         |vpiName:start_clk_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_dl
   |vpiPort:
   \_port: (ctu_dram13_cken_cl), line:39
     |vpiName:ctu_dram13_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_cl), line:39
         |vpiName:ctu_dram13_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_cken_cl
   |vpiPort:
   \_port: (ctu_dram02_cken_cl), line:39
     |vpiName:ctu_dram02_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_cl), line:39
         |vpiName:ctu_dram02_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_cken_cl
   |vpiPort:
   \_port: (ctu_dll3_byp_val_jl), line:39
     |vpiName:ctu_dll3_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val_jl), line:39
         |vpiName:ctu_dll3_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll3_byp_l_jl), line:40
     |vpiName:ctu_dll3_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l_jl), line:40
         |vpiName:ctu_dll3_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_val_jl), line:40
     |vpiName:ctu_dll2_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val_jl), line:40
         |vpiName:ctu_dll2_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_l_jl), line:40
     |vpiName:ctu_dll2_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l_jl), line:40
         |vpiName:ctu_dll2_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_val_jl), line:41
     |vpiName:ctu_dll1_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val_jl), line:41
         |vpiName:ctu_dll1_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_l_jl), line:41
     |vpiName:ctu_dll1_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l_jl), line:41
         |vpiName:ctu_dll1_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_val_jl), line:41
     |vpiName:ctu_dll0_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val_jl), line:41
         |vpiName:ctu_dll0_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_l_jl), line:42
     |vpiName:ctu_dll0_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l_jl), line:42
         |vpiName:ctu_dll0_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l_jl
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_jl_l), line:42
     |vpiName:ctu_ddr3_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42
         |vpiName:ctu_ddr3_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr_jl), line:42
     |vpiName:ctu_ddr3_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42
         |vpiName:ctu_ddr3_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr3_cken_cl), line:43
     |vpiName:ctu_ddr3_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_cken_cl), line:43
         |vpiName:ctu_ddr3_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_cken_cl
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_jl_l), line:43
     |vpiName:ctu_ddr2_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43
         |vpiName:ctu_ddr2_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr_jl), line:43
     |vpiName:ctu_ddr2_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43
         |vpiName:ctu_ddr2_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr2_cken_cl), line:44
     |vpiName:ctu_ddr2_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_cken_cl), line:44
         |vpiName:ctu_ddr2_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_cken_cl
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_jl_l), line:44
     |vpiName:ctu_ddr1_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44
         |vpiName:ctu_ddr1_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr_jl), line:44
     |vpiName:ctu_ddr1_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44
         |vpiName:ctu_ddr1_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr1_cken_cl), line:45
     |vpiName:ctu_ddr1_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_cken_cl), line:45
         |vpiName:ctu_ddr1_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_cken_cl
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_jl_l), line:45
     |vpiName:ctu_ddr0_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45
         |vpiName:ctu_ddr0_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr_jl), line:45
     |vpiName:ctu_ddr0_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45
         |vpiName:ctu_ddr0_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr0_cken_cl), line:46
     |vpiName:ctu_ddr0_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_cken_cl), line:46
         |vpiName:ctu_ddr0_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_cken_cl
   |vpiPort:
   \_port: (coin_edge), line:46
     |vpiName:coin_edge
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (coin_edge), line:46
         |vpiName:coin_edge
         |vpiFullName:work@ctu_clsp_synch_jldl.coin_edge
   |vpiPort:
   \_port: (cmp_clk), line:46
     |vpiName:cmp_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_clk), line:46
         |vpiName:cmp_clk
         |vpiFullName:work@ctu_clsp_synch_jldl.cmp_clk
   |vpiPort:
   \_port: (jbus_rx_sync), line:46
     |vpiName:jbus_rx_sync
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_rx_sync), line:46
         |vpiName:jbus_rx_sync
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync
   |vpiPort:
   \_port: (start_clk_cl), line:46
     |vpiName:start_clk_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_cl), line:46
         |vpiName:start_clk_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_cl
   |vpiPort:
   \_port: (io_pwron_rst_l), line:47
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:47
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.io_pwron_rst_l
   |vpiPort:
   \_port: (ctu_dram_tx_sync_early), line:47
     |vpiName:ctu_dram_tx_sync_early
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram_tx_sync_early), line:47
         |vpiName:ctu_dram_tx_sync_early
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram_tx_sync_early
   |vpiContAssign:
   \_cont_assign: , line:113
     |vpiRhs:
     \_operation: , line:113
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (jbus_rx_sync), line:113
         |vpiName:jbus_rx_sync
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync
       |vpiOperand:
       \_ref_obj: (start_clk_cl), line:113
         |vpiName:start_clk_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_cl
     |vpiLhs:
     \_ref_obj: (jbus_rx_sync_gated), line:113
       |vpiName:jbus_rx_sync_gated
       |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync_gated
   |vpiNet:
   \_logic_net: (jbus_rx_sync_gated), line:110
     |vpiName:jbus_rx_sync_gated
     |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync_gated
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dl), line:30
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dl), line:30
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val), line:30
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l), line:31
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val), line:31
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l), line:31
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val), line:31
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l), line:32
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val), line:32
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l), line:32
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dl), line:33
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr), line:33
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dl), line:33
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:34
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dl), line:34
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr), line:34
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dl), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_l), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_l), line:36
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:36
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_l), line:36
   |vpiNet:
   \_logic_net: (start_clk_dl), line:37
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_cl), line:39
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_cl), line:39
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val_jl), line:39
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val_jl), line:41
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l_jl), line:41
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val_jl), line:41
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l_jl), line:42
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42
   |vpiNet:
   \_logic_net: (ctu_ddr3_cken_cl), line:43
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43
   |vpiNet:
   \_logic_net: (ctu_ddr2_cken_cl), line:44
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44
   |vpiNet:
   \_logic_net: (ctu_ddr1_cken_cl), line:45
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45
   |vpiNet:
   \_logic_net: (ctu_ddr0_cken_cl), line:46
   |vpiNet:
   \_logic_net: (coin_edge), line:46
   |vpiNet:
   \_logic_net: (cmp_clk), line:46
   |vpiNet:
   \_logic_net: (jbus_rx_sync), line:46
   |vpiNet:
   \_logic_net: (start_clk_cl), line:46
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:47
   |vpiNet:
   \_logic_net: (ctu_dram_tx_sync_early), line:47
 |uhdmtopModules:
 \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiDefName:work@ctu_clsp_synch_jldl
   |vpiName:work@ctu_clsp_synch_jldl
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram13_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram02_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val
         |vpiRange:
         \_range: , line:98
           |vpiLeftRange:
           \_constant: , line:98
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:98
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l
   |vpiPort:
   \_port: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val
         |vpiRange:
         \_range: , line:96
           |vpiLeftRange:
           \_constant: , line:96
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:96
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l
   |vpiPort:
   \_port: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val
         |vpiRange:
         \_range: , line:94
           |vpiLeftRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l
   |vpiPort:
   \_port: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val
         |vpiRange:
         \_range: , line:92
           |vpiLeftRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr
         |vpiRange:
         \_range: , line:89
           |vpiLeftRange:
           \_constant: , line:89
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:89
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr
         |vpiRange:
         \_range: , line:87
           |vpiLeftRange:
           \_constant: , line:87
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:87
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr
         |vpiRange:
         \_range: , line:85
           |vpiLeftRange:
           \_constant: , line:85
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:85
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr
         |vpiRange:
         \_range: , line:83
           |vpiLeftRange:
           \_constant: , line:83
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:83
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_l
   |vpiPort:
   \_port: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
     |vpiName:start_clk_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
         |vpiName:start_clk_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_dl
   |vpiPort:
   \_port: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram13_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram13_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_cken_cl
   |vpiPort:
   \_port: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram02_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram02_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_cken_cl
   |vpiPort:
   \_port: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val_jl
         |vpiRange:
         \_range: , line:73
           |vpiLeftRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:73
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val_jl
         |vpiRange:
         \_range: , line:71
           |vpiLeftRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val_jl
         |vpiRange:
         \_range: , line:69
           |vpiLeftRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val_jl
         |vpiRange:
         \_range: , line:67
           |vpiLeftRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l_jl
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr_jl
         |vpiRange:
         \_range: , line:64
           |vpiLeftRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_cken_cl
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr_jl
         |vpiRange:
         \_range: , line:61
           |vpiLeftRange:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_cken_cl
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr_jl
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_cken_cl
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr_jl
         |vpiRange:
         \_range: , line:55
           |vpiLeftRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_cken_cl
   |vpiPort:
   \_port: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:coin_edge
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:coin_edge
         |vpiFullName:work@ctu_clsp_synch_jldl.coin_edge
   |vpiPort:
   \_port: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:cmp_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:cmp_clk
         |vpiFullName:work@ctu_clsp_synch_jldl.cmp_clk
   |vpiPort:
   \_port: (jbus_rx_sync), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:jbus_rx_sync
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_rx_sync), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:jbus_rx_sync
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync
   |vpiPort:
   \_port: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:start_clk_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:start_clk_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_cl
   |vpiPort:
   \_port: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.io_pwron_rst_l
   |vpiPort:
   \_port: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram_tx_sync_early
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram_tx_sync_early
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram_tx_sync_early
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::dffrle_ns (u_start_clk_dl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:117, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::dffrle_ns
     |vpiName:u_start_clk_dl
     |vpiFullName:work@ctu_clsp_synch_jldl.u_start_clk_dl
     |vpiPort:
     \_port: (din), parent:u_start_clk_dl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (start_clk_cl), line:118
         |vpiName:start_clk_cl
         |vpiActual:
         \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (q), parent:u_start_clk_dl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (start_clk_dl), line:119
         |vpiName:start_clk_dl
         |vpiActual:
         \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (en), parent:u_start_clk_dl
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:120
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (rst_l), parent:u_start_clk_dl
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (start_clk_cl), line:121
         |vpiName:start_clk_cl
         |vpiActual:
         \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (clk), parent:u_start_clk_dl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:122
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_dram02_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:132, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_dram02_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dram02_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dram02_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_dram_cken_dl), line:134
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dram02_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:136
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_dram02_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:137
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dram02_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_cken_cl), line:138
         |vpiName:ctu_dram02_cken_cl
         |vpiActual:
         \_logic_net: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_dram13_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:139, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_dram13_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dram13_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dram13_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_dram_cken_dl), line:141
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dram13_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:143
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_dram13_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:144
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dram13_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_cken_cl), line:145
         |vpiName:ctu_dram13_cken_cl
         |vpiActual:
         \_logic_net: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr0_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:156, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr0_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr0_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:157
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
           |vpiName:jbus_rx_sync_gated
           |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync_gated
           |vpiNetType:1
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dll_delayctr), line:160
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:162
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:163
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:164
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dll_delayctr_jl), line:165
         |vpiName:ctu_ddr0_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr1_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:166, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr1_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr1_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:167
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dll_delayctr), line:170
         |vpiName:ctu_ddr1_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:172
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:173
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:174
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dll_delayctr_jl), line:175
         |vpiName:ctu_ddr1_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr2_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:176, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr2_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr2_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:177
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dll_delayctr), line:180
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:182
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:183
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:184
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dll_delayctr_jl), line:185
         |vpiName:ctu_ddr2_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr3_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:186, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr3_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr3_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:187
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dll_delayctr), line:190
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:192
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:193
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:194
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dll_delayctr_jl), line:195
         |vpiName:ctu_ddr3_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll0_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:205, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll0_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll0_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll0_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:206
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll0_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_l), line:209
         |vpiName:ctu_dll0_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll0_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:211
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll0_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:212
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll0_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:213
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll0_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_l_jl), line:214
         |vpiName:ctu_dll0_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll1_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:215, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll1_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll1_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll1_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:216
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll1_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_l), line:219
         |vpiName:ctu_dll1_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll1_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:221
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll1_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:222
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll1_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:223
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll1_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_l_jl), line:224
         |vpiName:ctu_dll1_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll2_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:225, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll2_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll2_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll2_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:226
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll2_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_l), line:229
         |vpiName:ctu_dll2_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll2_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:231
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll2_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:232
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll2_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:233
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll2_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_l_jl), line:234
         |vpiName:ctu_dll2_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll3_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:235, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll3_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll3_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll3_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:236
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll3_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_l), line:239
         |vpiName:ctu_dll3_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll3_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:241
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll3_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:242
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll3_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:243
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll3_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_l_jl), line:244
         |vpiName:ctu_dll3_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll0_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:254, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll0_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll0_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll0_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:255
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll0_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_val), line:258
         |vpiName:ctu_dll0_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll0_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:260
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll0_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:261
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll0_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:262
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll0_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_val_jl), line:263
         |vpiName:ctu_dll0_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll1_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:264, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll1_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll1_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll1_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:265
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll1_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_val), line:268
         |vpiName:ctu_dll1_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll1_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:270
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll1_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:271
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll1_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:272
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll1_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_val_jl), line:273
         |vpiName:ctu_dll1_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll2_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:274, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll2_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll2_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll2_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:275
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll2_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_val), line:278
         |vpiName:ctu_dll2_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll2_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:280
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll2_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:281
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll2_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:282
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll2_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_val_jl), line:283
         |vpiName:ctu_dll2_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll3_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:284, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll3_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll3_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll3_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:285
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll3_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_val), line:288
         |vpiName:ctu_dll3_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll3_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:290
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll3_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:291
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll3_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:292
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll3_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_val_jl), line:293
         |vpiName:ctu_dll3_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr0_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:301, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr0_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr0_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr0_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dram_cken_dl), line:303
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr0_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:305
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr0_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:306
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr0_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_cken_cl), line:307
         |vpiName:ctu_ddr0_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr1_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:308, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr1_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr1_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr1_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dram_cken_dl), line:310
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr1_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:312
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr1_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:313
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr1_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_cken_cl), line:314
         |vpiName:ctu_ddr1_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr2_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:315, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr2_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr2_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr2_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dram_cken_dl), line:317
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr2_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:319
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr2_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:320
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr2_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_cken_cl), line:321
         |vpiName:ctu_ddr2_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr3_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:322, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr3_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr3_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr3_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dram_cken_dl), line:324
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr3_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:326
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr3_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:327
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr3_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_cken_cl), line:328
         |vpiName:ctu_ddr3_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr0_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:338, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr0_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr0_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:339
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_iodll_rst_l), line:342
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:344
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:345
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:346
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_iodll_rst_jl_l), line:347
         |vpiName:ctu_ddr0_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr1_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:348, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr1_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr1_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:349
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_iodll_rst_l), line:352
         |vpiName:ctu_ddr1_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:354
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:355
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:356
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_iodll_rst_jl_l), line:357
         |vpiName:ctu_ddr1_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr2_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:358, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr2_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr2_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:359
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_l), line:362
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:364
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:365
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:366
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_jl_l), line:367
         |vpiName:ctu_ddr2_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr3_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:368, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr3_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr3_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:369
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_iodll_rst_l), line:372
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:374
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:375
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:376
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_iodll_rst_jl_l), line:377
         |vpiName:ctu_ddr3_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiNet:
   \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (jbus_rx_sync), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
Object: \work_ctu_clsp_synch_jldl of type 3000
Object: \work_ctu_clsp_synch_jldl of type 32
Object: \ctu_dram13_dram_cken_dl of type 44
Object: \ctu_dram02_dram_cken_dl of type 44
Object: \ctu_dll3_byp_val of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll3_byp_l of type 44
Object: \ctu_dll2_byp_val of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll2_byp_l of type 44
Object: \ctu_dll1_byp_val of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll1_byp_l of type 44
Object: \ctu_dll0_byp_val of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll0_byp_l of type 44
Object: \ctu_ddr3_dram_cken_dl of type 44
Object: \ctu_ddr3_dll_delayctr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr2_dram_cken_dl of type 44
Object: \ctu_ddr2_dll_delayctr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr1_dram_cken_dl of type 44
Object: \ctu_ddr1_dll_delayctr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr0_dram_cken_dl of type 44
Object: \ctu_ddr0_dll_delayctr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr0_iodll_rst_l of type 44
Object: \ctu_ddr1_iodll_rst_l of type 44
Object: \ctu_ddr2_iodll_rst_l of type 44
Object: \ctu_ddr3_iodll_rst_l of type 44
Object: \start_clk_dl of type 44
Object: \ctu_dram13_cken_cl of type 44
Object: \ctu_dram02_cken_cl of type 44
Object: \ctu_dll3_byp_val_jl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll3_byp_l_jl of type 44
Object: \ctu_dll2_byp_val_jl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll2_byp_l_jl of type 44
Object: \ctu_dll1_byp_val_jl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll1_byp_l_jl of type 44
Object: \ctu_dll0_byp_val_jl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll0_byp_l_jl of type 44
Object: \ctu_ddr3_iodll_rst_jl_l of type 44
Object: \ctu_ddr3_dll_delayctr_jl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr3_cken_cl of type 44
Object: \ctu_ddr2_iodll_rst_jl_l of type 44
Object: \ctu_ddr2_dll_delayctr_jl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr2_cken_cl of type 44
Object: \ctu_ddr1_iodll_rst_jl_l of type 44
Object: \ctu_ddr1_dll_delayctr_jl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr1_cken_cl of type 44
Object: \ctu_ddr0_iodll_rst_jl_l of type 44
Object: \ctu_ddr0_dll_delayctr_jl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr0_cken_cl of type 44
Object: \coin_edge of type 44
Object: \cmp_clk of type 44
Object: \jbus_rx_sync of type 44
Object: \start_clk_cl of type 44
Object: \io_pwron_rst_l of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \u_start_clk_dl of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst_l of type 44
Object: \clk of type 44
Object: \u_ctu_dram02_dram_cken of type 32
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dram13_dram_cken of type 32
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr0_dll_delayctr of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr1_dll_delayctr of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr2_dll_delayctr of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr3_dll_delayctr of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dll0_byp_l of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dll1_byp_l of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dll2_byp_l of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dll3_byp_l of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dll0_byp_val of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dll1_byp_val of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dll2_byp_val of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dll3_byp_val of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr0_dram_cken of type 32
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr1_dram_cken of type 32
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr2_dram_cken of type 32
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr3_dram_cken of type 32
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr0_iodll_rst_dl_l of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr1_iodll_rst_dl_l of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr2_iodll_rst_dl_l of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr3_iodll_rst_dl_l of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \jbus_rx_sync_gated of type 36
Object: \ctu_dram13_dram_cken_dl of type 36
Object: \ctu_dram02_dram_cken_dl of type 36
Object: \ctu_dll3_byp_val of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll3_byp_l of type 36
Object: \ctu_dll2_byp_val of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll2_byp_l of type 36
Object: \ctu_dll1_byp_val of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll1_byp_l of type 36
Object: \ctu_dll0_byp_val of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll0_byp_l of type 36
Object: \ctu_ddr3_dram_cken_dl of type 36
Object: \ctu_ddr3_dll_delayctr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr2_dram_cken_dl of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr1_dram_cken_dl of type 36
Object: \ctu_ddr1_dll_delayctr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr0_dram_cken_dl of type 36
Object: \ctu_ddr0_dll_delayctr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr0_iodll_rst_l of type 36
Object: \ctu_ddr1_iodll_rst_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \ctu_ddr3_iodll_rst_l of type 36
Object: \start_clk_dl of type 36
Object: \ctu_dram13_cken_cl of type 36
Object: \ctu_dram02_cken_cl of type 36
Object: \ctu_dll3_byp_val_jl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll3_byp_l_jl of type 36
Object: \ctu_dll2_byp_val_jl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll2_byp_l_jl of type 36
Object: \ctu_dll1_byp_val_jl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll1_byp_l_jl of type 36
Object: \ctu_dll0_byp_val_jl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_dll0_byp_l_jl of type 36
Object: \ctu_ddr3_iodll_rst_jl_l of type 36
Object: \ctu_ddr3_dll_delayctr_jl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr3_cken_cl of type 36
Object: \ctu_ddr2_iodll_rst_jl_l of type 36
Object: \ctu_ddr2_dll_delayctr_jl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr2_cken_cl of type 36
Object: \ctu_ddr1_iodll_rst_jl_l of type 36
Object: \ctu_ddr1_dll_delayctr_jl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr1_cken_cl of type 36
Object: \ctu_ddr0_iodll_rst_jl_l of type 36
Object: \ctu_ddr0_dll_delayctr_jl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ctu_ddr0_cken_cl of type 36
Object: \coin_edge of type 36
Object: \cmp_clk of type 36
Object: \jbus_rx_sync of type 36
Object: \start_clk_cl of type 36
Object: \io_pwron_rst_l of type 36
Object: \ctu_dram_tx_sync_early of type 36
Object: \work_ctu_clsp_synch_jldl of type 32
Object: \ctu_dram13_dram_cken_dl of type 44
Object: \ctu_dram02_dram_cken_dl of type 44
Object: \ctu_dll3_byp_val of type 44
Object: \ctu_dll3_byp_l of type 44
Object: \ctu_dll2_byp_val of type 44
Object: \ctu_dll2_byp_l of type 44
Object: \ctu_dll1_byp_val of type 44
Object: \ctu_dll1_byp_l of type 44
Object: \ctu_dll0_byp_val of type 44
Object: \ctu_dll0_byp_l of type 44
Object: \ctu_ddr3_dram_cken_dl of type 44
Object: \ctu_ddr3_dll_delayctr of type 44
Object: \ctu_ddr2_dram_cken_dl of type 44
Object: \ctu_ddr2_dll_delayctr of type 44
Object: \ctu_ddr1_dram_cken_dl of type 44
Object: \ctu_ddr1_dll_delayctr of type 44
Object: \ctu_ddr0_dram_cken_dl of type 44
Object: \ctu_ddr0_dll_delayctr of type 44
Object: \ctu_ddr0_iodll_rst_l of type 44
Object: \ctu_ddr1_iodll_rst_l of type 44
Object: \ctu_ddr2_iodll_rst_l of type 44
Object: \ctu_ddr3_iodll_rst_l of type 44
Object: \start_clk_dl of type 44
Object: \ctu_dram13_cken_cl of type 44
Object: \ctu_dram02_cken_cl of type 44
Object: \ctu_dll3_byp_val_jl of type 44
Object: \ctu_dll3_byp_l_jl of type 44
Object: \ctu_dll2_byp_val_jl of type 44
Object: \ctu_dll2_byp_l_jl of type 44
Object: \ctu_dll1_byp_val_jl of type 44
Object: \ctu_dll1_byp_l_jl of type 44
Object: \ctu_dll0_byp_val_jl of type 44
Object: \ctu_dll0_byp_l_jl of type 44
Object: \ctu_ddr3_iodll_rst_jl_l of type 44
Object: \ctu_ddr3_dll_delayctr_jl of type 44
Object: \ctu_ddr3_cken_cl of type 44
Object: \ctu_ddr2_iodll_rst_jl_l of type 44
Object: \ctu_ddr2_dll_delayctr_jl of type 44
Object: \ctu_ddr2_cken_cl of type 44
Object: \ctu_ddr1_iodll_rst_jl_l of type 44
Object: \ctu_ddr1_dll_delayctr_jl of type 44
Object: \ctu_ddr1_cken_cl of type 44
Object: \ctu_ddr0_iodll_rst_jl_l of type 44
Object: \ctu_ddr0_dll_delayctr_jl of type 44
Object: \ctu_ddr0_cken_cl of type 44
Object: \coin_edge of type 44
Object: \cmp_clk of type 44
Object: \jbus_rx_sync of type 44
Object: \start_clk_cl of type 44
Object: \io_pwron_rst_l of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object:  of type 8
Object: \jbus_rx_sync_gated of type 608
Object:  of type 39
Object: \jbus_rx_sync of type 608
Object: \start_clk_cl of type 608
Object: \jbus_rx_sync_gated of type 36
Object: \ctu_dram13_dram_cken_dl of type 36
Object: \ctu_dram02_dram_cken_dl of type 36
Object: \ctu_dll3_byp_val of type 36
Object: \ctu_dll3_byp_l of type 36
Object: \ctu_dll2_byp_val of type 36
Object: \ctu_dll2_byp_l of type 36
Object: \ctu_dll1_byp_val of type 36
Object: \ctu_dll1_byp_l of type 36
Object: \ctu_dll0_byp_val of type 36
Object: \ctu_dll0_byp_l of type 36
Object: \ctu_ddr3_dram_cken_dl of type 36
Object: \ctu_ddr3_dll_delayctr of type 36
Object: \ctu_ddr2_dram_cken_dl of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object: \ctu_ddr1_dram_cken_dl of type 36
Object: \ctu_ddr1_dll_delayctr of type 36
Object: \ctu_ddr0_dram_cken_dl of type 36
Object: \ctu_ddr0_dll_delayctr of type 36
Object: \ctu_ddr0_iodll_rst_l of type 36
Object: \ctu_ddr1_iodll_rst_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \ctu_ddr3_iodll_rst_l of type 36
Object: \start_clk_dl of type 36
Object: \ctu_dram13_cken_cl of type 36
Object: \ctu_dram02_cken_cl of type 36
Object: \ctu_dll3_byp_val_jl of type 36
Object: \ctu_dll3_byp_l_jl of type 36
Object: \ctu_dll2_byp_val_jl of type 36
Object: \ctu_dll2_byp_l_jl of type 36
Object: \ctu_dll1_byp_val_jl of type 36
Object: \ctu_dll1_byp_l_jl of type 36
Object: \ctu_dll0_byp_val_jl of type 36
Object: \ctu_dll0_byp_l_jl of type 36
Object: \ctu_ddr3_iodll_rst_jl_l of type 36
Object: \ctu_ddr3_dll_delayctr_jl of type 36
Object: \ctu_ddr3_cken_cl of type 36
Object: \ctu_ddr2_iodll_rst_jl_l of type 36
Object: \ctu_ddr2_dll_delayctr_jl of type 36
Object: \ctu_ddr2_cken_cl of type 36
Object: \ctu_ddr1_iodll_rst_jl_l of type 36
Object: \ctu_ddr1_dll_delayctr_jl of type 36
Object: \ctu_ddr1_cken_cl of type 36
Object: \ctu_ddr0_iodll_rst_jl_l of type 36
Object: \ctu_ddr0_dll_delayctr_jl of type 36
Object: \ctu_ddr0_cken_cl of type 36
Object: \coin_edge of type 36
Object: \cmp_clk of type 36
Object: \jbus_rx_sync of type 36
Object: \start_clk_cl of type 36
Object: \io_pwron_rst_l of type 36
Object: \ctu_dram_tx_sync_early of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d7da40] str=&#39;\work_ctu_clsp_synch_jldl&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2d7dcb0] str=&#39;\ctu_dram13_dram_cken_dl&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2d7e020] str=&#39;\ctu_dram02_dram_cken_dl&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2d7e200] str=&#39;\ctu_dll3_byp_val&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:98</a>.0-98.0&gt; [0x2d7e3a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:98</a>.0-98.0&gt; [0x2d7e8e0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:98</a>.0-98.0&gt; [0x2d7ead0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2d7e710] str=&#39;\ctu_dll3_byp_l&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2d7ecf0] str=&#39;\ctu_dll2_byp_val&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:96</a>.0-96.0&gt; [0x2d7ee10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:96</a>.0-96.0&gt; [0x2d7f170] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:96</a>.0-96.0&gt; [0x2d7f330] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2d7efd0] str=&#39;\ctu_dll2_byp_l&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2d7f550] str=&#39;\ctu_dll1_byp_val&#39; output reg port=7
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:94</a>.0-94.0&gt; [0x2d7f690]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:94</a>.0-94.0&gt; [0x2d7f9f0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:94</a>.0-94.0&gt; [0x2d7fbb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2d7f850] str=&#39;\ctu_dll1_byp_l&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2d7fdd0] str=&#39;\ctu_dll0_byp_val&#39; output reg port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:92</a>.0-92.0&gt; [0x2d7ff10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:92</a>.0-92.0&gt; [0x2d80270] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:92</a>.0-92.0&gt; [0x2d80430] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2d805f0] str=&#39;\ctu_dll0_byp_l&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2d80710] str=&#39;\ctu_ddr3_dram_cken_dl&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2d80890] str=&#39;\ctu_ddr3_dll_delayctr&#39; output reg port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:89</a>.0-89.0&gt; [0x2d809f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:89</a>.0-89.0&gt; [0x2d80d50] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:89</a>.0-89.0&gt; [0x2d80f10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2d80bb0] str=&#39;\ctu_ddr2_dram_cken_dl&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2d81130] str=&#39;\ctu_ddr2_dll_delayctr&#39; output reg port=14
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:87</a>.0-87.0&gt; [0x2d81290]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:87</a>.0-87.0&gt; [0x2d815f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:87</a>.0-87.0&gt; [0x2d817b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2d81450] str=&#39;\ctu_ddr1_dram_cken_dl&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2d819d0] str=&#39;\ctu_ddr1_dll_delayctr&#39; output reg port=16
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-85" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:85</a>.0-85.0&gt; [0x2d81b10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-85" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:85</a>.0-85.0&gt; [0x2d81e70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-85" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:85</a>.0-85.0&gt; [0x2d82030] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2d81cd0] str=&#39;\ctu_ddr0_dram_cken_dl&#39; output reg port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2d82360] str=&#39;\ctu_ddr0_dll_delayctr&#39; output reg port=18
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:83</a>.0-83.0&gt; [0x2d82480]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:83</a>.0-83.0&gt; [0x2d82780] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:83</a>.0-83.0&gt; [0x2d82940] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2d825e0] str=&#39;\ctu_ddr0_iodll_rst_l&#39; output reg port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2d82b60] str=&#39;\ctu_ddr1_iodll_rst_l&#39; output reg port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2d82ce0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; output reg port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2d82e80] str=&#39;\ctu_ddr3_iodll_rst_l&#39; output reg port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:37</a>.0-37.0&gt; [0x2d83040] str=&#39;\start_clk_dl&#39; output reg port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2d83200] str=&#39;\ctu_dram13_cken_cl&#39; input port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2d833c0] str=&#39;\ctu_dram02_cken_cl&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2d83580] str=&#39;\ctu_dll3_byp_val_jl&#39; input port=26
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:73</a>.0-73.0&gt; [0x2d83720]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:73</a>.0-73.0&gt; [0x2d83a80] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:73</a>.0-73.0&gt; [0x2d83c40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2d838e0] str=&#39;\ctu_dll3_byp_l_jl&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2d83e60] str=&#39;\ctu_dll2_byp_val_jl&#39; input port=28
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-71" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:71</a>.0-71.0&gt; [0x2d83fa0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-71" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:71</a>.0-71.0&gt; [0x2d84300] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-71" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:71</a>.0-71.0&gt; [0x2d844c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2d84160] str=&#39;\ctu_dll2_byp_l_jl&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2d846e0] str=&#39;\ctu_dll1_byp_val_jl&#39; input port=30
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:69</a>.0-69.0&gt; [0x2d84820]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:69</a>.0-69.0&gt; [0x2d84b80] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:69</a>.0-69.0&gt; [0x2d84d40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2d849e0] str=&#39;\ctu_dll1_byp_l_jl&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2d84f60] str=&#39;\ctu_dll0_byp_val_jl&#39; input port=32
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:67</a>.0-67.0&gt; [0x2d850a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:67</a>.0-67.0&gt; [0x2d85400] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:67</a>.0-67.0&gt; [0x2d855c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2d85260] str=&#39;\ctu_dll0_byp_l_jl&#39; input port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2d859f0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39; input port=34
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2d85b10] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39; input port=35
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-64" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:64</a>.0-64.0&gt; [0x2d85c30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-64" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:64</a>.0-64.0&gt; [0x2d85f50] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-64" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:64</a>.0-64.0&gt; [0x2d86130] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x2d85db0] str=&#39;\ctu_ddr3_cken_cl&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x2d86350] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39; input port=37
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x2d864d0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39; input port=38
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-61" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:61</a>.0-61.0&gt; [0x2d86650]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-61" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:61</a>.0-61.0&gt; [0x2d869b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-61" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:61</a>.0-61.0&gt; [0x2d86b70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x2d86810] str=&#39;\ctu_ddr2_cken_cl&#39; input port=39
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x2d86d90] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39; input port=40
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x2d86f10] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39; input port=41
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:58</a>.0-58.0&gt; [0x2d87090]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:58</a>.0-58.0&gt; [0x2d873f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:58</a>.0-58.0&gt; [0x2d875b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x2d87250] str=&#39;\ctu_ddr1_cken_cl&#39; input port=42
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x2d877d0] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x2d87950] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39; input port=44
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-55" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:55</a>.0-55.0&gt; [0x2d87ad0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-55" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:55</a>.0-55.0&gt; [0x2d87e30] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-55" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:55</a>.0-55.0&gt; [0x2d87ff0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d87c90] str=&#39;\ctu_ddr0_cken_cl&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d88210] str=&#39;\coin_edge&#39; input port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d88390] str=&#39;\cmp_clk&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d88530] str=&#39;\jbus_rx_sync&#39; input port=48
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d886f0] str=&#39;\start_clk_cl&#39; input port=49
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x2d888b0] str=&#39;\io_pwron_rst_l&#39; input port=50
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x2d88a70] str=&#39;\ctu_dram_tx_sync_early&#39; input port=51
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d88c30] str=&#39;\u_start_clk_dl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d89510] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89650] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89770] str=&#39;\start_clk_cl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89990] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89ab0] str=&#39;\start_clk_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89cb0] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89dd0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89ff0] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d8a110] str=&#39;\start_clk_cl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d8a330] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d8a450] str=&#39;\cmp_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8a650] str=&#39;\u_ctu_dram02_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8aed0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8aff0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b110] str=&#39;\ctu_dram02_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b370] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b490] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b690] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b7b0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b9d0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8baf0] str=&#39;\ctu_dram02_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8bcf0] str=&#39;\u_ctu_dram13_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8be70] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8bfd0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c0f0] str=&#39;\ctu_dram13_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c350] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c470] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c670] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c790] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c9b0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8cad0] str=&#39;\ctu_dram13_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8cd20] str=&#39;\u_ctu_ddr0_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d7d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8d8f0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8da10] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8dc50] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8dd70] str=&#39;\ctu_ddr0_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8df70] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e090] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e2b0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e3d0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e640] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e760] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e980] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8eaa0] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8eca0] str=&#39;\u_ctu_ddr1_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8ee20] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8ef80] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f0a0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f300] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f420] str=&#39;\ctu_ddr1_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f620] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f740] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f960] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8fa80] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8fcf0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8fe10] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d90030] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d90150] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90350] str=&#39;\u_ctu_ddr2_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d904d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90630] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90750] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d909b0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90ad0] str=&#39;\ctu_ddr2_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90cd0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90df0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d91010] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d91130] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d913a0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d914c0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d916e0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d91800] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d91a00] str=&#39;\u_ctu_ddr3_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d91b80] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d91ce0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d91e00] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92060] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92180] str=&#39;\ctu_ddr3_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92380] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d924a0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d926c0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d927e0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92a50] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92b70] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92d90] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92eb0] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d930b0] str=&#39;\u_ctu_dll0_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d93230] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93390] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d934b0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93710] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93830] str=&#39;\ctu_dll0_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93a30] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93b50] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93d70] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93e90] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d94100] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d94220] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d94440] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d94560] str=&#39;\ctu_dll0_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94760] str=&#39;\u_ctu_dll1_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d948e0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94a40] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94b60] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94dc0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94ee0] str=&#39;\ctu_dll1_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95000] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95120] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95240] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95360] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95480] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d955a0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d956c0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d957e0] str=&#39;\ctu_dll1_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95900] str=&#39;\u_ctu_dll2_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d95a20] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95b40] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95c60] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95d80] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95ea0] str=&#39;\ctu_dll2_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95fc0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d960e0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96200] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96320] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96440] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96560] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96680] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d967a0] str=&#39;\ctu_dll2_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d968c0] str=&#39;\u_ctu_dll3_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d969e0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96b00] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96c20] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96d40] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96e60] str=&#39;\ctu_dll3_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96f80] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d970a0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d971c0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d972e0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d97400] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d97520] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d97640] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d97760] str=&#39;\ctu_dll3_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d978e0] str=&#39;\u_ctu_dll0_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d97a00] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d97b20] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d97c40] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d97dc0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d97ee0] str=&#39;\ctu_dll0_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d980c0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d981e0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d983c0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d984e0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d98710] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d98830] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d98a10] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d98b30] str=&#39;\ctu_dll0_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d98d10] str=&#39;\u_ctu_dll1_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d98e30] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d98f50] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99070] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99290] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d993b0] str=&#39;\ctu_dll1_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99590] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d996b0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99890] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d999b0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99be0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99d00] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99ee0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d9a000] str=&#39;\ctu_dll1_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a1e0] str=&#39;\u_ctu_dll2_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9a300] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a420] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a540] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a760] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a880] str=&#39;\ctu_dll2_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9aa60] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9ab80] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9ad60] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9ae80] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9b0b0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9b1d0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9b3b0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9b4d0] str=&#39;\ctu_dll2_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d857e0] str=&#39;\u_ctu_dll3_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9ba60] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9bb80] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9bca0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9bdc0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9bee0] str=&#39;\ctu_dll3_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c060] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c180] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c360] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c480] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c6b0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c7d0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c9b0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9cad0] str=&#39;\ctu_dll3_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9ccb0] str=&#39;\u_ctu_ddr0_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9cdd0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9cef0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d010] str=&#39;\ctu_ddr0_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d230] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d350] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d530] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d650] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d830] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d950] str=&#39;\ctu_ddr0_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9db80] str=&#39;\u_ctu_ddr1_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9dca0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9ddc0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9dee0] str=&#39;\ctu_ddr1_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e100] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e220] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e400] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e520] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e700] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e820] str=&#39;\ctu_ddr1_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9ea50] str=&#39;\u_ctu_ddr2_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9eb70] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9ec90] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9edb0] str=&#39;\ctu_ddr2_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9ef70] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f090] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f270] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f390] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f570] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f690] str=&#39;\ctu_ddr2_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9f8c0] str=&#39;\u_ctu_ddr3_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9f9e0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9fb00] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9fc20] str=&#39;\ctu_ddr3_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9fde0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9ff00] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2da00e0] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2da0200] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2da03e0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2da0500] str=&#39;\ctu_ddr3_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0730] str=&#39;\u_ctu_ddr0_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2da0850] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0970] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0a90] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0cb0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0dd0] str=&#39;\ctu_ddr0_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0fb0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da10d0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da12b0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da13d0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da1600] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da1720] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da1900] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da1a20] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da1c00] str=&#39;\u_ctu_ddr1_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2da1d20] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da1e40] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da1f60] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2120] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2240] str=&#39;\ctu_ddr1_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2420] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2540] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2720] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2840] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2a70] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2b90] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2d70] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2e90] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3070] str=&#39;\u_ctu_ddr2_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2da3190] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da32b0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da33d0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da35f0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3710] str=&#39;\ctu_ddr2_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da38f0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3a10] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3bf0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3d10] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3f40] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da4060] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da4240] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da4360] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4540] str=&#39;\u_ctu_ddr3_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2da46c0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da47e0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4900] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4b20] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4c40] str=&#39;\ctu_ddr3_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4e20] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4f40] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5120] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5240] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5470] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5590] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5790] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da58b0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:110</a>.0-110.0&gt; [0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da6080]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da7270] str=&#39;\jbus_rx_sync_gated&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da73b0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da7530] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da76d0] str=&#39;\start_clk_cl&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d7da40] str=&#39;\work_ctu_clsp_synch_jldl&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2d7dcb0] str=&#39;\ctu_dram13_dram_cken_dl&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2d7e020] str=&#39;\ctu_dram02_dram_cken_dl&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x2d7e200] str=&#39;\ctu_dll3_byp_val&#39; output reg basic_prep port=3 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:98</a>.0-98.0&gt; [0x2d7e3a0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:98</a>.0-98.0&gt; [0x2d7e8e0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-98" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:98</a>.0-98.0&gt; [0x2d7ead0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2d7e710] str=&#39;\ctu_dll3_byp_l&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2d7ecf0] str=&#39;\ctu_dll2_byp_val&#39; output reg basic_prep port=5 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:96</a>.0-96.0&gt; [0x2d7ee10] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:96</a>.0-96.0&gt; [0x2d7f170] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-96" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:96</a>.0-96.0&gt; [0x2d7f330] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2d7efd0] str=&#39;\ctu_dll2_byp_l&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x2d7f550] str=&#39;\ctu_dll1_byp_val&#39; output reg basic_prep port=7 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:94</a>.0-94.0&gt; [0x2d7f690] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:94</a>.0-94.0&gt; [0x2d7f9f0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-94" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:94</a>.0-94.0&gt; [0x2d7fbb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2d7f850] str=&#39;\ctu_dll1_byp_l&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2d7fdd0] str=&#39;\ctu_dll0_byp_val&#39; output reg basic_prep port=9 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:92</a>.0-92.0&gt; [0x2d7ff10] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:92</a>.0-92.0&gt; [0x2d80270] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-92" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:92</a>.0-92.0&gt; [0x2d80430] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x2d805f0] str=&#39;\ctu_dll0_byp_l&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2d80710] str=&#39;\ctu_ddr3_dram_cken_dl&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2d80890] str=&#39;\ctu_ddr3_dll_delayctr&#39; output reg basic_prep port=12 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:89</a>.0-89.0&gt; [0x2d809f0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:89</a>.0-89.0&gt; [0x2d80d50] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:89</a>.0-89.0&gt; [0x2d80f10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x2d80bb0] str=&#39;\ctu_ddr2_dram_cken_dl&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2d81130] str=&#39;\ctu_ddr2_dll_delayctr&#39; output reg basic_prep port=14 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:87</a>.0-87.0&gt; [0x2d81290] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:87</a>.0-87.0&gt; [0x2d815f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-87" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:87</a>.0-87.0&gt; [0x2d817b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2d81450] str=&#39;\ctu_ddr1_dram_cken_dl&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x2d819d0] str=&#39;\ctu_ddr1_dll_delayctr&#39; output reg basic_prep port=16 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-85" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:85</a>.0-85.0&gt; [0x2d81b10] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-85" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:85</a>.0-85.0&gt; [0x2d81e70] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-85" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:85</a>.0-85.0&gt; [0x2d82030] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2d81cd0] str=&#39;\ctu_ddr0_dram_cken_dl&#39; output reg basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2d82360] str=&#39;\ctu_ddr0_dll_delayctr&#39; output reg basic_prep port=18 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:83</a>.0-83.0&gt; [0x2d82480] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:83</a>.0-83.0&gt; [0x2d82780] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-83" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:83</a>.0-83.0&gt; [0x2d82940] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x2d825e0] str=&#39;\ctu_ddr0_iodll_rst_l&#39; output reg basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2d82b60] str=&#39;\ctu_ddr1_iodll_rst_l&#39; output reg basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2d82ce0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; output reg basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x2d82e80] str=&#39;\ctu_ddr3_iodll_rst_l&#39; output reg basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:37</a>.0-37.0&gt; [0x2d83040] str=&#39;\start_clk_dl&#39; output reg basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2d83200] str=&#39;\ctu_dram13_cken_cl&#39; input basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2d833c0] str=&#39;\ctu_dram02_cken_cl&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x2d83580] str=&#39;\ctu_dll3_byp_val_jl&#39; input basic_prep port=26 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:73</a>.0-73.0&gt; [0x2d83720] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:73</a>.0-73.0&gt; [0x2d83a80] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-73" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:73</a>.0-73.0&gt; [0x2d83c40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2d838e0] str=&#39;\ctu_dll3_byp_l_jl&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2d83e60] str=&#39;\ctu_dll2_byp_val_jl&#39; input basic_prep port=28 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-71" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:71</a>.0-71.0&gt; [0x2d83fa0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-71" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:71</a>.0-71.0&gt; [0x2d84300] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-71" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:71</a>.0-71.0&gt; [0x2d844c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x2d84160] str=&#39;\ctu_dll2_byp_l_jl&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2d846e0] str=&#39;\ctu_dll1_byp_val_jl&#39; input basic_prep port=30 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:69</a>.0-69.0&gt; [0x2d84820] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:69</a>.0-69.0&gt; [0x2d84b80] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-69" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:69</a>.0-69.0&gt; [0x2d84d40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2d849e0] str=&#39;\ctu_dll1_byp_l_jl&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x2d84f60] str=&#39;\ctu_dll0_byp_val_jl&#39; input basic_prep port=32 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:67</a>.0-67.0&gt; [0x2d850a0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:67</a>.0-67.0&gt; [0x2d85400] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-67" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:67</a>.0-67.0&gt; [0x2d855c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2d85260] str=&#39;\ctu_dll0_byp_l_jl&#39; input basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2d859f0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39; input basic_prep port=34 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x2d85b10] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39; input basic_prep port=35 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-64" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:64</a>.0-64.0&gt; [0x2d85c30] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-64" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:64</a>.0-64.0&gt; [0x2d85f50] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-64" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:64</a>.0-64.0&gt; [0x2d86130] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x2d85db0] str=&#39;\ctu_ddr3_cken_cl&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x2d86350] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39; input basic_prep port=37 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x2d864d0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39; input basic_prep port=38 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-61" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:61</a>.0-61.0&gt; [0x2d86650] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-61" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:61</a>.0-61.0&gt; [0x2d869b0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-61" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:61</a>.0-61.0&gt; [0x2d86b70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x2d86810] str=&#39;\ctu_ddr2_cken_cl&#39; input basic_prep port=39 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x2d86d90] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39; input basic_prep port=40 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x2d86f10] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39; input basic_prep port=41 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:58</a>.0-58.0&gt; [0x2d87090] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:58</a>.0-58.0&gt; [0x2d873f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-58" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:58</a>.0-58.0&gt; [0x2d875b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x2d87250] str=&#39;\ctu_ddr1_cken_cl&#39; input basic_prep port=42 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x2d877d0] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x2d87950] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39; input basic_prep port=44 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-55" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:55</a>.0-55.0&gt; [0x2d87ad0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-55" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:55</a>.0-55.0&gt; [0x2d87e30] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-55" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:55</a>.0-55.0&gt; [0x2d87ff0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d87c90] str=&#39;\ctu_ddr0_cken_cl&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d88210] str=&#39;\coin_edge&#39; input basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d88390] str=&#39;\cmp_clk&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d88530] str=&#39;\jbus_rx_sync&#39; input basic_prep port=48 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x2d886f0] str=&#39;\start_clk_cl&#39; input basic_prep port=49 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x2d888b0] str=&#39;\io_pwron_rst_l&#39; input basic_prep port=50 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x2d88a70] str=&#39;\ctu_dram_tx_sync_early&#39; input basic_prep port=51 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d88c30] str=&#39;\u_start_clk_dl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d89510] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89650] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89770 -&gt; 0x2d886f0] str=&#39;\start_clk_cl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89990] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89ab0 -&gt; 0x2d83040] str=&#39;\start_clk_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89cb0] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89dd0 -&gt; 0x2d88a70] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d89ff0] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d8a110 -&gt; 0x2d886f0] str=&#39;\start_clk_cl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d8a330] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x2d8a450 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8a650] str=&#39;\u_ctu_dram02_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8aed0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8aff0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b110 -&gt; 0x2d7e020] str=&#39;\ctu_dram02_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b370] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b490 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b690] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b7b0 -&gt; 0x2d88a70] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8b9d0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x2d8baf0 -&gt; 0x2d833c0] str=&#39;\ctu_dram02_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8bcf0] str=&#39;\u_ctu_dram13_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8be70] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8bfd0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c0f0 -&gt; 0x2d7dcb0] str=&#39;\ctu_dram13_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c350] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c470 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c670] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c790 -&gt; 0x2d88a70] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8c9b0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x2d8cad0 -&gt; 0x2d83200] str=&#39;\ctu_dram13_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8cd20] str=&#39;\u_ctu_ddr0_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d7d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8d8f0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8da10 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8dc50] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8dd70 -&gt; 0x2d82360] str=&#39;\ctu_ddr0_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8df70] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e090 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e2b0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e3d0 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e640] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e760 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8e980] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x2d8eaa0 -&gt; 0x2d87950] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8eca0] str=&#39;\u_ctu_ddr1_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8ee20] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8ef80] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f0a0 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f300] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f420 -&gt; 0x2d819d0] str=&#39;\ctu_ddr1_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f620] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f740 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8f960] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8fa80 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8fcf0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d8fe10 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d90030] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x2d90150 -&gt; 0x2d86f10] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90350] str=&#39;\u_ctu_ddr2_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d904d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90630] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90750 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d909b0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90ad0 -&gt; 0x2d81130] str=&#39;\ctu_ddr2_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90cd0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d90df0 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d91010] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d91130 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d913a0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d914c0 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d916e0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x2d91800 -&gt; 0x2d864d0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d91a00] str=&#39;\u_ctu_ddr3_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d91b80] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d91ce0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d91e00 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92060] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92180 -&gt; 0x2d80890] str=&#39;\ctu_ddr3_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92380] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d924a0 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d926c0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d927e0 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92a50] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92b70 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92d90] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x2d92eb0 -&gt; 0x2d85b10] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d930b0] str=&#39;\u_ctu_dll0_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d93230] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93390] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d934b0 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93710] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93830 -&gt; 0x2d805f0] str=&#39;\ctu_dll0_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93a30] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93b50 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93d70] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d93e90 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d94100] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d94220 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d94440] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x2d94560 -&gt; 0x2d85260] str=&#39;\ctu_dll0_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94760] str=&#39;\u_ctu_dll1_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d948e0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94a40] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94b60 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94dc0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d94ee0 -&gt; 0x2d7f850] str=&#39;\ctu_dll1_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95000] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95120 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95240] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95360 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d95480] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d955a0 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d956c0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x2d957e0 -&gt; 0x2d849e0] str=&#39;\ctu_dll1_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95900] str=&#39;\u_ctu_dll2_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d95a20] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95b40] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95c60 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95d80] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95ea0 -&gt; 0x2d7efd0] str=&#39;\ctu_dll2_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d95fc0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d960e0 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96200] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96320 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96440] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96560 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d96680] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x2d967a0 -&gt; 0x2d84160] str=&#39;\ctu_dll2_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d968c0] str=&#39;\u_ctu_dll3_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d969e0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96b00] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96c20 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96d40] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96e60 -&gt; 0x2d7e710] str=&#39;\ctu_dll3_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d96f80] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d970a0 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d971c0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d972e0 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d97400] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d97520 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d97640] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x2d97760 -&gt; 0x2d838e0] str=&#39;\ctu_dll3_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d978e0] str=&#39;\u_ctu_dll0_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d97a00] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d97b20] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d97c40 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d97dc0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d97ee0 -&gt; 0x2d7fdd0] str=&#39;\ctu_dll0_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d980c0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d981e0 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d983c0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d984e0 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d98710] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d98830 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d98a10] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x2d98b30 -&gt; 0x2d84f60] str=&#39;\ctu_dll0_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d98d10] str=&#39;\u_ctu_dll1_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d98e30] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d98f50] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99070 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99290] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d993b0 -&gt; 0x2d7f550] str=&#39;\ctu_dll1_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99590] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d996b0 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99890] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d999b0 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99be0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99d00 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d99ee0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x2d9a000 -&gt; 0x2d846e0] str=&#39;\ctu_dll1_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a1e0] str=&#39;\u_ctu_dll2_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9a300] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a420] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a540 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a760] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9a880 -&gt; 0x2d7ecf0] str=&#39;\ctu_dll2_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9aa60] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9ab80 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9ad60] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9ae80 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9b0b0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9b1d0 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9b3b0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x2d9b4d0 -&gt; 0x2d83e60] str=&#39;\ctu_dll2_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d857e0] str=&#39;\u_ctu_dll3_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9ba60] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9bb80] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9bca0 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9bdc0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9bee0 -&gt; 0x2d7e200] str=&#39;\ctu_dll3_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c060] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c180 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c360] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c480 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c6b0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c7d0 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9c9b0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x2d9cad0 -&gt; 0x2d83580] str=&#39;\ctu_dll3_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9ccb0] str=&#39;\u_ctu_ddr0_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9cdd0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9cef0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d010 -&gt; 0x2d81cd0] str=&#39;\ctu_ddr0_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d230] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d350 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d530] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d650 -&gt; 0x2d88a70] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d830] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x2d9d950 -&gt; 0x2d87c90] str=&#39;\ctu_ddr0_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9db80] str=&#39;\u_ctu_ddr1_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9dca0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9ddc0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9dee0 -&gt; 0x2d81450] str=&#39;\ctu_ddr1_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e100] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e220 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e400] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e520 -&gt; 0x2d88a70] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e700] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x2d9e820 -&gt; 0x2d87250] str=&#39;\ctu_ddr1_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9ea50] str=&#39;\u_ctu_ddr2_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9eb70] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9ec90] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9edb0 -&gt; 0x2d80bb0] str=&#39;\ctu_ddr2_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9ef70] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f090 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f270] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f390 -&gt; 0x2d88a70] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f570] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x2d9f690 -&gt; 0x2d86810] str=&#39;\ctu_ddr2_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9f8c0] str=&#39;\u_ctu_ddr3_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d9f9e0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9fb00] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9fc20 -&gt; 0x2d80710] str=&#39;\ctu_ddr3_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9fde0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2d9ff00 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2da00e0] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2da0200 -&gt; 0x2d88a70] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2da03e0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x2da0500 -&gt; 0x2d85db0] str=&#39;\ctu_ddr3_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0730] str=&#39;\u_ctu_ddr0_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2da0850] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0970] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0a90 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0cb0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0dd0 -&gt; 0x2d825e0] str=&#39;\ctu_ddr0_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da0fb0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da10d0 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da12b0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da13d0 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da1600] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da1720 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da1900] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x2da1a20 -&gt; 0x2d877d0] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da1c00] str=&#39;\u_ctu_ddr1_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2da1d20] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da1e40] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da1f60 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2120] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2240 -&gt; 0x2d82b60] str=&#39;\ctu_ddr1_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2420] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2540 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2720] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2840 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2a70] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2b90 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2d70] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x2da2e90 -&gt; 0x2d86d90] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3070] str=&#39;\u_ctu_ddr2_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2da3190] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da32b0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da33d0 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da35f0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3710 -&gt; 0x2d82ce0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da38f0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3a10 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3bf0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3d10 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da3f40] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da4060 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da4240] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x2da4360 -&gt; 0x2d86350] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4540] str=&#39;\u_ctu_ddr3_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2da46c0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da47e0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4900 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4b20] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4c40 -&gt; 0x2d82e80] str=&#39;\ctu_ddr3_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4e20] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da4f40 -&gt; 0x2d88390] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5120] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5240 -&gt; 0x2d88210] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5470] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5590 -&gt; 0x2d888b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da5790] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x2da58b0 -&gt; 0x2d859f0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:110</a>.0-110.0&gt; [0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da6080] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da7270 -&gt; 0x2da5af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da73b0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da7530 -&gt; 0x2d88530] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x2da76d0 -&gt; 0x2d886f0] str=&#39;\start_clk_cl&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8ce40] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8cf60] str=&#39;\jbus_rx_sync&#39; port=65
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d0e0] str=&#39;\syncdata&#39; port=66
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d220] str=&#39;\cmp_clk&#39; port=67
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d340] str=&#39;\coin_edge&#39; port=68
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d460] str=&#39;\arst_l&#39; port=69
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d5d0] str=&#39;\presyncdata&#39; port=70
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8ce40] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8cf60] str=&#39;\jbus_rx_sync&#39; basic_prep port=65 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d0e0] str=&#39;\syncdata&#39; basic_prep port=66 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d220] str=&#39;\cmp_clk&#39; basic_prep port=67 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d340] str=&#39;\coin_edge&#39; basic_prep port=68 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d460] str=&#39;\arst_l&#39; basic_prep port=69 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8d5d0] str=&#39;\presyncdata&#39; basic_prep port=70 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl::dffrle_ns&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d88d50] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d88e90] str=&#39;\din&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d88fd0] str=&#39;\q&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d89110] str=&#39;\en&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d89230] str=&#39;\rst_l&#39; port=55
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d89350] str=&#39;\clk&#39; port=56
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d88d50] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d88e90] str=&#39;\din&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d88fd0] str=&#39;\q&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d89110] str=&#39;\en&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d89230] str=&#39;\rst_l&#39; basic_prep port=55 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d89350] str=&#39;\clk&#39; basic_prep port=56 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8a7d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8a8f0] str=&#39;\syncdata&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8aa70] str=&#39;\cmp_clk&#39; port=58
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8abb0] str=&#39;\ctu_dram_tx_sync_early&#39; port=59
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8acd0] str=&#39;\presyncdata&#39; port=60
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8a7d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8a8f0] str=&#39;\syncdata&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8aa70] str=&#39;\cmp_clk&#39; basic_prep port=58 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8abb0] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep port=59 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d8acd0] str=&#39;\presyncdata&#39; basic_prep port=60 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; referenced in module `work_ctu_clsp_synch_jldl&#39; in cell `u_ctu_ddr3_iodll_rst_dl_l&#39; does not have a port named &#39;presyncdata&#39;.

</pre>
</body>