{"hierarchy":{"top_level":4,"1":{"insts":{"MN0":2,"MP0":3}},"4":{"insts":{"C0":6,"V1":7,"I0":1,"V0":5}}},"modelMap":{"modn":[2],"modp":[3],"invParam":[1],"vsource":[7,5],"capacitor":[6]},"cellviews":[["lab2024","invParam","schematic"],["PRIMLIB","nmos4","spectre"],["PRIMLIB","pmos4","spectre"],["lab2024","tb_invParam","schematic"],["analogLib","vdc","spectre"],["analogLib","cap","spectre"],["analogLib","vpulse","spectre"]]}
