// Seed: 1276708693
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    output tri1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    output tri id_11,
    output tri1 id_12
);
  wire id_14;
  module_0(
      id_3, id_10, id_12
  );
  uwire id_15;
  assign id_15 = 1;
endmodule
