{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542423440270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542423440270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 13:57:12 2018 " "Processing started: Sat Nov 17 13:57:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542423440270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542423440270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider -c divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542423440270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1542423440812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exam-bav " "Found design unit 1: exam-bav" {  } { { "exam.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/exam.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542423441363 ""} { "Info" "ISGN_ENTITY_NAME" "1 exam " "Found entity 1: exam" {  } { { "exam.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/exam.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542423441363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542423441363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-beh " "Found design unit 1: divider-beh" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542423441366 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542423441366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542423441366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider " "Elaborating entity \"divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542423441408 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr divider.vhd(61) " "VHDL Process Statement warning at divider.vhd(61): signal \"curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542423441410 "|divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Done divider.vhd(56) " "VHDL Process Statement warning at divider.vhd(56): inferring latch(es) for signal or variable \"Done\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542423441411 "|divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Div3 divider.vhd(56) " "VHDL Process Statement warning at divider.vhd(56): inferring latch(es) for signal or variable \"Div3\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542423441411 "|divider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain divider.vhd(88) " "VHDL Process Statement warning at divider.vhd(88): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542423441411 "|divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div3 divider.vhd(56) " "Inferred latch for \"Div3\" at divider.vhd(56)" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542423441412 "|divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done divider.vhd(56) " "Inferred latch for \"Done\" at divider.vhd(56)" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542423441412 "|divider"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div3\$latch " "Latch Div3\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr.Q3 " "Ports D and ENA on the latch are fed by the same signal curr.Q3" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542423441950 ""}  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542423441950 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[0\] Ain\[0\]~_emulated Ain\[0\]~1 " "Register \"Ain\[0\]\" is converted into an equivalent circuit using register \"Ain\[0\]~_emulated\" and latch \"Ain\[0\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542423442079 "|divider|Ain[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[1\] Ain\[1\]~_emulated Ain\[1\]~5 " "Register \"Ain\[1\]\" is converted into an equivalent circuit using register \"Ain\[1\]~_emulated\" and latch \"Ain\[1\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542423442079 "|divider|Ain[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[2\] Ain\[2\]~_emulated Ain\[2\]~9 " "Register \"Ain\[2\]\" is converted into an equivalent circuit using register \"Ain\[2\]~_emulated\" and latch \"Ain\[2\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542423442079 "|divider|Ain[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[3\] Ain\[3\]~_emulated Ain\[3\]~13 " "Register \"Ain\[3\]\" is converted into an equivalent circuit using register \"Ain\[3\]~_emulated\" and latch \"Ain\[3\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542423442079 "|divider|Ain[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[4\] Ain\[4\]~_emulated Ain\[4\]~17 " "Register \"Ain\[4\]\" is converted into an equivalent circuit using register \"Ain\[4\]~_emulated\" and latch \"Ain\[4\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542423442079 "|divider|Ain[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[5\] Ain\[5\]~_emulated Ain\[5\]~21 " "Register \"Ain\[5\]\" is converted into an equivalent circuit using register \"Ain\[5\]~_emulated\" and latch \"Ain\[5\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542423442079 "|divider|Ain[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[6\] Ain\[6\]~_emulated Ain\[6\]~25 " "Register \"Ain\[6\]\" is converted into an equivalent circuit using register \"Ain\[6\]~_emulated\" and latch \"Ain\[6\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542423442079 "|divider|Ain[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[7\] Ain\[7\]~_emulated Ain\[7\]~29 " "Register \"Ain\[7\]\" is converted into an equivalent circuit using register \"Ain\[7\]~_emulated\" and latch \"Ain\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542423442079 "|divider|Ain[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1542423442079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542423442359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542423442359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542423442458 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542423442458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542423442458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542423442458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542423442528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 13:57:22 2018 " "Processing ended: Sat Nov 17 13:57:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542423442528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542423442528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542423442528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542423442528 ""}
