/home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo.vhd
Model Technology ModelSim SE-64 vcom 2019.1 Compiler 2019.01 Jan  1 2019
-- Loading package STANDARD
-- Compiling entity simdemo
-- Compiling architecture rtl of simdemo

} {} {}} /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd {0 {vcom -work work -2002 -explicit -vopt -stats=none /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd
Model Technology ModelSim SE-64 vcom 2019.1 Compiler 2019.01 Jan  1 2019
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package NUMERIC_BIT
-- Compiling entity simdemo_tb
-- Compiling architecture sim of simdemo_tb
** Error: /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd(26): near "der": (vcom-1576) expecting == or '+' or '-' or '&'.
** Note: /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd(91): VHDL Compiler exiting

} {8.0 9.0} {}}
