regfile_wdata_ex_i	regfile_wdata	1.0
decoder_i.ALU_EQ	decoder_i.alu_operator_o	1.0
decoder_i.CSR_OP_SET	decoder_i.csr_op_o	1.0
decoder_i.CSR_OP_SET	decoder_i.csr_op	1.0
decoder_i.CSR_OP_SET	decoder_i.csr_pipe_flush_o	2.0
div_en_id	div_en_ex_o	1.0
controller_i.instr_valid_i	controller_i.ctrl_fsm_ns	1.0
controller_i.instr_valid_i	controller_i.instr_fetch_err	1.0
controller_i.instr_valid_i	controller_i.perf_tbranch_o	1.0
controller_i.instr_valid_i	controller_i.pc_mux_o	1.0
controller_i.instr_valid_i	controller_i.pc_set_o	1.0
controller_i.instr_valid_i	controller_i.ecall_insn	1.0
controller_i.instr_valid_i	controller_i.wfi_insn	1.0
controller_i.instr_valid_i	controller_i.perf_jump_o	1.0
controller_i.instr_valid_i	controller_i.ebrk_insn	1.0
controller_i.instr_valid_i	controller_i.dret_insn	1.0
controller_i.instr_valid_i	controller_i.csr_pipe_flush	1.0
controller_i.instr_valid_i	controller_i.enter_debug_mode	1.0
controller_i.instr_valid_i	controller_i.halt_if	2.0
controller_i.instr_valid_i	controller_i.mret_insn	1.0
decoder_i.csr_illegal	decoder_i.illegal_insn	1.0
clk_i	controller_i.clk_i	1.0
clk_i	registers_i.clk_i	1.0
decoder_i.CSR_DPC	decoder_i.csr_pipe_flush_o	1.0
decoder_i.div_en_o	div_en_dec	1.0
controller_i.lsu_addr_last_i	controller_i.csr_mtval_o	2.0
controller_i.illegal_umode	controller_i.illegal_insn_d	1.0
branch_decision_i	id_wb_fsm_ns	1.0
branch_decision_i	stall_branch	1.0
branch_decision_i	instr_ret_o	1.0
branch_decision_i	instr_multicycle_done_n	1.0
branch_decision_i	branch_set_n	1.0
imm_j_type	imm_b	1.0
controller_i.fetch_enable_i	controller_i.ctrl_fsm_ns	1.0
controller_i.PC_ERET	controller_i.pc_mux_o	1.0
decoder_i.instr_rdata_i	decoder_i.instr	1.0
controller_i.EXC_CAUSE_INSN_ADDR_MISA	controller_i.exc_cause_o	1.0
registers_i.DataWidth	registers_i.rdata_a_o	1.0
registers_i.DataWidth	registers_i.rf_reg	1.0
registers_i.DataWidth	registers_i.rdata_b_o	1.0
controller_i.FLUSH	controller_i.ctrl_fsm_ns	1.0
controller_i.FLUSH	controller_i.illegal_insn_d	1.0
controller_i.FLUSH	controller_i.exc_req_d	1.0
decoder_i.sv2v_cast_F99D1	decoder_i.alu_operator_o	1.0
controller_i.EXC_CAUSE_ECALL_MMODE	controller_i.exc_cause_o	1.0
decoder_i.ALU_LT	decoder_i.alu_operator_o	1.0
lsu_addr_incr_req_i	imm_b_mux_sel	1.0
lsu_addr_incr_req_i	alu_op_a_mux_sel	1.0
lsu_addr_incr_req_i	alu_op_b_mux_sel	1.0
imm_a	alu_operand_a	1.0
stall_lsu	controller_i.stall_lsu_i	1.0
csr_meip_i	controller_i.csr_meip_i	1.0
decoder_i.MD_OP_REM	decoder_i.multdiv_operator_o	2.0
alu_op_a_mux_sel_dec	alu_op_a_mux_sel	1.0
decoder_i.multdiv_operator_o	multdiv_operator	1.0
branch_in_dec	stall_branch	1.0
branch_in_dec	instr_multicycle	1.0
data_req_dec	id_wb_fsm_ns	2.0
data_req_dec	stall_branch	2.0
data_req_dec	data_req_id	1.0
data_req_dec	instr_ret_o	2.0
data_req_dec	stall_multdiv	2.0
data_req_dec	regfile_we	1.0
data_req_dec	instr_multicycle	1.0
data_req_dec	stall_lsu	3.0
data_req_dec	stall_jump	2.0
data_req_dec	regfile_we_wb	2.0
data_req_dec	instr_multicycle_done_n	2.0
decoder_i.ALU_SRA	decoder_i.alu_operator_o	2.0
controller_i.exc_req_lsu	controller_i.special_req	1.0
decoder_i.ALU_SRL	decoder_i.alu_operator_o	2.0
controller_i.special_req	controller_i.ctrl_fsm_ns	3.0
controller_i.special_req	controller_i.perf_tbranch_o	1.0
controller_i.special_req	controller_i.pc_mux_o	1.0
controller_i.special_req	controller_i.flush_id	1.0
controller_i.special_req	controller_i.perf_jump_o	1.0
controller_i.special_req	controller_i.pc_set_o	1.0
controller_i.special_req	controller_i.halt_if	3.0
debug_single_step_i	controller_i.debug_single_step_i	1.0
decoder_i.jump_in_dec_o	jump_in_dec	1.0
decoder_i.alu_op_a_mux_sel_o	decoder_i.illegal_reg_rv32e	1.0
decoder_i.alu_op_a_mux_sel_o	alu_op_a_mux_sel_dec	1.0
decoder_i.ebrk_insn_o	ebrk_insn	1.0
regfile_raddr_a	registers_i.raddr_a_i	1.0
regfile_raddr_a	rfvi_reg_raddr_ra_o	1.0
regfile_raddr_b	rfvi_reg_raddr_rb_o	1.0
regfile_raddr_b	registers_i.raddr_b_i	1.0
controller_i.ctrl_fsm_ns	controller_i.ctrl_fsm_cs	1.0
controller_i.load_err_q	controller_i.ctrl_fsm_ns	3.0
controller_i.load_err_q	controller_i.csr_mtval_o	4.0
controller_i.load_err_q	controller_i.csr_save_id_o	8.0
controller_i.load_err_q	controller_i.csr_restore_mret_id_o	1.0
controller_i.load_err_q	controller_i.pc_mux_o	9.0
controller_i.load_err_q	controller_i.exc_cause_o	6.0
controller_i.load_err_q	controller_i.exc_pc_mux_o	7.0
controller_i.load_err_q	controller_i.flush_id	1.0
controller_i.load_err_q	controller_i.csr_restore_dret_id_o	1.0
controller_i.load_err_q	controller_i.nmi_mode_d	1.0
controller_i.load_err_q	controller_i.csr_save_cause_o	8.0
controller_i.load_err_q	controller_i.pc_set_o	10.0
controller_i.load_err_q	controller_i.debug_mode_d	1.0
controller_i.stall_jump_i	controller_i.stall	1.0
controller_i.PC_DRET	controller_i.pc_mux_o	1.0
controller_i.load_err_i	controller_i.load_err_d	1.0
controller_i.load_err_i	controller_i.exc_req_lsu	1.0
controller_i.store_err_q	controller_i.ctrl_fsm_ns	3.0
controller_i.store_err_q	controller_i.csr_mtval_o	6.0
controller_i.store_err_q	controller_i.csr_save_id_o	8.0
controller_i.store_err_q	controller_i.csr_restore_mret_id_o	1.0
controller_i.store_err_q	controller_i.pc_mux_o	9.0
controller_i.store_err_q	controller_i.exc_cause_o	8.0
controller_i.store_err_q	controller_i.exc_pc_mux_o	7.0
controller_i.store_err_q	controller_i.flush_id	1.0
controller_i.store_err_q	controller_i.csr_restore_dret_id_o	1.0
controller_i.store_err_q	controller_i.nmi_mode_d	1.0
controller_i.store_err_q	controller_i.csr_save_cause_o	8.0
controller_i.store_err_q	controller_i.pc_set_o	10.0
controller_i.store_err_q	controller_i.debug_mode_d	1.0
controller_i.load_err_d	controller_i.load_err_q	1.0
lsu_load_err_i	regfile_we_wb	1.0
lsu_load_err_i	controller_i.load_err_i	1.0
registers_i.raddr_a_i	registers_i.rdata_a_o	1.0
controller_i.jump_set_i	controller_i.perf_jump_o	2.0
controller_i.jump_set_i	controller_i.pc_mux_o	1.0
controller_i.jump_set_i	controller_i.pc_set_o	1.0
controller_i.jump_set_i	controller_i.perf_tbranch_o	1.0
imm_b_type	imm_b	1.0
decoder_i.ALU_OR	decoder_i.alu_operator_o	2.0
irq_pending_i	controller_i.irq_pending_i	1.0
controller_i.debug_ebreaku_i	controller_i.ebreak_into_debug	1.0
imm_b_mux_sel	imm_b	8.0
controller_i.irq_nm_i	controller_i.ctrl_fsm_ns	1.0
controller_i.irq_nm_i	controller_i.ctrl_busy_o	1.0
controller_i.irq_nm_i	controller_i.exc_cause_o	5.0
controller_i.irq_nm_i	controller_i.handle_irq	1.0
controller_i.irq_nm_i	controller_i.nmi_mode_d	1.0
instr_rdata_c_i	controller_i.instr_compressed_i	1.0
controller_i.PC_EXC	controller_i.pc_mux_o	9.0
controller_i.perf_tbranch_o	perf_tbranch_o	1.0
controller_i.rst_ni	controller_i.nmi_mode_q	2.0
controller_i.rst_ni	controller_i.load_err_q	2.0
controller_i.rst_ni	controller_i.illegal_insn_q	2.0
controller_i.rst_ni	controller_i.exc_req_q	2.0
controller_i.rst_ni	controller_i.ctrl_fsm_cs	2.0
controller_i.rst_ni	controller_i.store_err_q	2.0
controller_i.rst_ni	controller_i.debug_mode_q	2.0
debug_ebreakm_i	controller_i.debug_ebreakm_i	1.0
alu_op_a_mux_sel	alu_operand_a	5.0
controller_i.EXC_PC_IRQ	controller_i.exc_pc_mux_o	6.0
decoder_i.data_type_o	data_type_id	1.0
controller_i.csr_restore_mret_id_o	csr_restore_mret_id_o	1.0
controller_i.instr_fetch_err_i	controller_i.instr_fetch_err	1.0
controller_i.EXC_CAUSE_LOAD_ACCESS_FAULT	controller_i.exc_cause_o	1.0
decoder_i.OP_B_REG_B	decoder_i.illegal_reg_rv32e	1.0
decoder_i.OP_B_REG_B	decoder_i.alu_op_b_mux_sel_o	22.0
controller_i.csr_pipe_flush_i	controller_i.csr_pipe_flush	1.0
decoder_i.OP_A_IMM	decoder_i.alu_op_a_mux_sel_o	3.0
decoder_i.OP_A_CURRPC	decoder_i.alu_op_a_mux_sel_o	6.0
multdiv_en_dec	stall_multdiv	1.0
multdiv_en_dec	regfile_we	1.0
multdiv_en_dec	instr_multicycle	1.0
decoder_i.IMM_B_J	decoder_i.imm_b_mux_sel_o	1.0
instr_multicycle	instr_executing	1.0
id_wb_fsm_cs	id_wb_fsm_ns	7.0
id_wb_fsm_cs	stall_branch	2.0
id_wb_fsm_cs	instr_ret_o	3.0
id_wb_fsm_cs	perf_branch_o	1.0
id_wb_fsm_cs	branch_set_n	1.0
id_wb_fsm_cs	stall_multdiv	2.0
id_wb_fsm_cs	stall_lsu	2.0
id_wb_fsm_cs	stall_jump	2.0
id_wb_fsm_cs	regfile_we_wb	1.0
id_wb_fsm_cs	instr_multicycle_done_n	6.0
decoder_i.wfi_insn_o	wfi_insn_dec	1.0
controller_i.debug_req_i	controller_i.ctrl_fsm_ns	1.0
controller_i.debug_req_i	controller_i.enter_debug_mode	1.0
controller_i.debug_req_i	controller_i.debug_csr_save_o	2.0
controller_i.debug_req_i	controller_i.exc_pc_mux_o	2.0
controller_i.debug_req_i	controller_i.flush_id	2.0
controller_i.debug_req_i	controller_i.debug_cause_o	2.0
controller_i.debug_req_i	controller_i.ctrl_busy_o	1.0
controller_i.debug_req_i	controller_i.pc_mux_o	2.0
controller_i.debug_req_i	controller_i.pc_set_o	2.0
controller_i.debug_req_i	controller_i.csr_save_if_o	2.0
controller_i.debug_req_i	controller_i.csr_save_cause_o	2.0
controller_i.debug_req_i	controller_i.debug_mode_d	2.0
controller_i.ebrk_insn_i	controller_i.ebrk_insn	1.0
regfile_rdata_a	multdiv_operand_a_ex_o	1.0
regfile_rdata_a	rfvi_reg_rdata_ra_o	1.0
regfile_rdata_a	alu_operand_a	1.0
regfile_rdata_b	multdiv_operand_b_ex_o	1.0
regfile_rdata_b	data_wdata_ex_o	1.0
regfile_rdata_b	alu_operand_b	1.0
regfile_rdata_b	rfvi_reg_rdata_rb_o	1.0
decoder_i.CSR_OP_CLEAR	decoder_i.csr_op_o	1.0
decoder_i.CSR_OP_CLEAR	decoder_i.csr_op	1.0
lsu_addr_last_i	controller_i.lsu_addr_last_i	1.0
lsu_addr_last_i	alu_operand_a	1.0
decoder_i.ALU_SLT	decoder_i.alu_operator_o	2.0
controller_i.wfi_insn	controller_i.ctrl_fsm_ns	2.0
controller_i.wfi_insn	controller_i.special_req	1.0
controller_i.wfi_insn	controller_i.illegal_umode	1.0
decoder_i.imm_u_type_o	imm_u_type	1.0
decoder_i.ALU_SLL	decoder_i.alu_operator_o	2.0
controller_i.DBG_TAKEN_ID	controller_i.ctrl_fsm_ns	1.0
controller_i.DBG_TAKEN_IF	controller_i.ctrl_fsm_ns	3.0
decoder_i.illegal_reg_rv32e	decoder_i.regfile_we_o	1.0
decoder_i.illegal_reg_rv32e	decoder_i.illegal_insn_o	1.0
instr_ret_o	instr_ret_compressed_o	1.0
instr_multicycle_done_q	instr_executing	1.0
instr_multicycle_done_q	instr_multicycle_done_n	1.0
mult_en_dec	multdiv_en_dec	1.0
mult_en_dec	mult_en_id	1.0
WAIT_MULTICYCLE	id_wb_fsm_ns	4.0
instr_multicycle_done_n	instr_multicycle_done_q	1.0
regfile_wdata_lsu_i	regfile_wdata	1.0
instr_fetch_err_i	id_wb_fsm_ns	4.0
instr_fetch_err_i	stall_branch	1.0
instr_fetch_err_i	instr_ret_o	2.0
instr_fetch_err_i	perf_branch_o	1.0
instr_fetch_err_i	branch_set_n	1.0
instr_fetch_err_i	controller_i.instr_fetch_err_i	1.0
instr_fetch_err_i	stall_multdiv	1.0
instr_fetch_err_i	stall_lsu	1.0
instr_fetch_err_i	stall_jump	1.0
instr_fetch_err_i	instr_executing	1.0
instr_fetch_err_i	instr_multicycle_done_n	5.0
regfile_wdata	rfvi_reg_wdata_rd_o	1.0
regfile_wdata	registers_i.wdata_a_i	1.0
controller_i.debug_ebreakm_i	controller_i.ebreak_into_debug	1.0
registers_i.rdata_a_o	regfile_rdata_a	1.0
decoder_i.IMM_B_INCR_PC	decoder_i.imm_b_mux_sel_o	3.0
multdiv_signed_mode	multdiv_signed_mode_ex_o	1.0
debug_ebreaku_i	controller_i.debug_ebreaku_i	1.0
controller_i.stall_branch_i	controller_i.stall	1.0
controller_i.ecall_insn_i	controller_i.ecall_insn	1.0
decoder_i.IMM_A_Z	decoder_i.imm_a_mux_sel_o	1.0
controller_i.DECODE	controller_i.ctrl_fsm_ns	10.0
instr_valid_i	illegal_insn_o	1.0
instr_valid_i	controller_i.instr_valid_i	1.0
pc_id_i	controller_i.pc_id_i	1.0
pc_id_i	alu_operand_a	1.0
controller_i.SLEEP	controller_i.ctrl_fsm_ns	1.0
registers_i.raddr_b_i	registers_i.rdata_b_o	1.0
controller_i.mret_insn	controller_i.ctrl_fsm_ns	2.0
controller_i.mret_insn	controller_i.pc_set_o	2.0
controller_i.mret_insn	controller_i.nmi_mode_d	1.0
controller_i.mret_insn	controller_i.pc_mux_o	2.0
controller_i.mret_insn	controller_i.debug_mode_d	1.0
controller_i.mret_insn	controller_i.special_req	1.0
controller_i.mret_insn	controller_i.illegal_umode	1.0
controller_i.mret_insn	controller_i.csr_restore_mret_id_o	1.0
controller_i.mret_insn	controller_i.csr_restore_dret_id_o	1.0
controller_i.WAIT_SLEEP	controller_i.ctrl_fsm_ns	1.0
controller_i.EXC_PC_DBG_EXC	controller_i.exc_pc_mux_o	1.0
controller_i.EXC_CAUSE_ILLEGAL_INSN	controller_i.exc_cause_o	1.0
controller_i.csr_mfip_i	controller_i.mfip_id	135.0
controller_i.csr_mfip_i	controller_i.exc_cause_o	4.0
controller_i.ctrl_busy_o	ctrl_busy_o	1.0
regfile_we	rfvi_reg_we_o	1.0
regfile_we	registers_i.we_a_i	1.0
controller_i.csr_msip_i	controller_i.exc_cause_o	2.0
decoder_i.csr_op_o	decoder_i.csr_pipe_flush_o	5.0
decoder_i.csr_op_o	csr_op_o	1.0
csr_mstatus_mie_i	controller_i.csr_mstatus_mie_i	1.0
controller_i.debug_cause_o	debug_cause_o	1.0
IDLE	id_wb_fsm_ns	2.0
IDLE	id_wb_fsm_cs	1.0
controller_i.EXC_CAUSE_ECALL_UMODE	controller_i.exc_cause_o	1.0
controller_i.dret_insn	controller_i.ctrl_fsm_ns	2.0
controller_i.dret_insn	controller_i.pc_mux_o	1.0
controller_i.dret_insn	controller_i.debug_mode_d	1.0
controller_i.dret_insn	controller_i.special_req	1.0
controller_i.dret_insn	controller_i.illegal_dret	1.0
controller_i.dret_insn	controller_i.pc_set_o	1.0
controller_i.dret_insn	controller_i.csr_restore_dret_id_o	1.0
stall_multdiv	controller_i.stall_multdiv_i	1.0
registers_i.rst_ni	registers_i.rf_reg_tmp	1.0
illegal_insn_o	controller_i.illegal_insn_i	1.0
decoder_i.ALU_ADD	decoder_i.alu_operator_o	29.0
decoder_i.dret_insn_o	dret_insn_dec	1.0
controller_i.EXC_CAUSE_IRQ_SOFTWARE_M	controller_i.exc_cause_o	1.0
regfile_wdata_sel	regfile_wdata	4.0
controller_i.pc_set_o	pc_set_o	1.0
decoder_i.illegal_c_insn_i	decoder_i.illegal_insn	1.0
controller_i.DBG_CAUSE_STEP	controller_i.debug_cause_o	1.0
mult_en_id	mult_en_ex_o	1.0
decoder_i.instr_new_i	decoder_i.jump_set_o	3.0
decoder_i.instr_new_i	decoder_i.imm_b_mux_sel_o	5.0
decoder_i.instr_new_i	decoder_i.alu_operator_o	5.0
decoder_i.instr_new_i	decoder_i.alu_op_a_mux_sel_o	6.0
decoder_i.instr_new_i	decoder_i.regfile_we	5.0
decoder_i.instr_new_i	decoder_i.alu_op_b_mux_sel_o	6.0
decoder_i.ALU_GE	decoder_i.alu_operator_o	1.0
controller_i.stall_multdiv_i	controller_i.stall	1.0
decoder_i.ALU_LTU	decoder_i.alu_operator_o	1.0
csr_rdata_i	regfile_wdata	1.0
lsu_store_err_i	controller_i.store_err_i	1.0
jump_set	controller_i.jump_set_i	1.0
decoder_i.csr_pipe_flush_o	csr_pipe_flush	1.0
controller_i.instr_is_compressed_i	controller_i.csr_mtval_o	1.0
IMM_A_Z	imm_a	1.0
stall_jump	controller_i.stall_jump_i	1.0
id_wb_fsm_ns	id_wb_fsm_cs	1.0
controller_i.debug_csr_save_o	debug_csr_save_o	1.0
controller_i.irq_pending_i	controller_i.ctrl_fsm_ns	1.0
controller_i.irq_pending_i	controller_i.ctrl_busy_o	1.0
controller_i.irq_pending_i	controller_i.handle_irq	1.0
data_sign_ext_id	data_sign_ext_ex_o	1.0
controller_i.pc_id_i	controller_i.csr_mtval_o	1.0
data_req_id	data_req_ex_o	1.0
decoder_i.data_req_o	data_req_dec	1.0
controller_i.stall	controller_i.ctrl_fsm_ns	2.0
controller_i.stall	controller_i.id_in_ready_o	1.0
controller_i.stall	controller_i.halt_if	3.0
controller_i.stall	controller_i.flush_id	1.0
controller_i.stall	controller_i.instr_valid_clear_o	1.0
decoder_i.imm_a_mux_sel_o	imm_a_mux_sel	1.0
controller_i.store_err_i	controller_i.store_err_d	1.0
controller_i.store_err_i	controller_i.exc_req_lsu	1.0
registers_i.rdata_b_o	regfile_rdata_b	1.0
controller_i.store_err_d	controller_i.store_err_q	1.0
decoder_i.multdiv_signed_mode_o	multdiv_signed_mode	1.0
decoder_i.ALU_AND	decoder_i.alu_operator_o	2.0
csr_mfip_i	controller_i.csr_mfip_i	1.0
decoder_i.IMM_B_S	decoder_i.imm_b_mux_sel_o	1.0
decoder_i.IMM_B_U	decoder_i.imm_b_mux_sel_o	2.0
decoder_i.IMM_A_ZERO	decoder_i.imm_a_mux_sel_o	2.0
decoder_i.IMM_B_B	decoder_i.imm_b_mux_sel_o	1.0
decoder_i.ALU_GEU	decoder_i.alu_operator_o	1.0
decoder_i.ALU_NE	decoder_i.alu_operator_o	1.0
decoder_i.csr_op	decoder_i.csr_op_o	3.0
decoder_i.IMM_B_I	decoder_i.imm_b_mux_sel_o	23.0
controller_i.csr_save_if_o	csr_save_if_o	1.0
alu_operator	alu_operator_ex_o	1.0
decoder_i.data_sign_extension_o	data_sign_ext_id	1.0
controller_i.instr_req_o	instr_req_o	1.0
illegal_csr_insn_i	illegal_insn_o	1.0
illegal_csr_insn_i	regfile_we	1.0
multdiv_operator	multdiv_operator_ex_o	1.0
decoder_i.imm_i_type_o	imm_i_type	1.0
data_type_id	data_type_ex_o	1.0
controller_i.RESET	controller_i.ctrl_fsm_cs	1.0
controller_i.csr_mstatus_tw_i	controller_i.illegal_umode	1.0
illegal_c_insn_i	decoder_i.illegal_c_insn_i	1.0
controller_i.PC_BOOT	controller_i.pc_mux_o	3.0
irq_nm_i	controller_i.irq_nm_i	1.0
registers_i.NUM_WORDS	registers_i.rdata_a_o	1.0
registers_i.NUM_WORDS	registers_i.rf_reg	1.0
registers_i.NUM_WORDS	registers_i.rdata_b_o	1.0
registers_i.NUM_WORDS	registers_i.rf_reg_tmp	1.0
decoder_i.OP_A_REG_A	decoder_i.illegal_reg_rv32e	1.0
decoder_i.OP_A_REG_A	decoder_i.alu_op_a_mux_sel_o	47.0
branch_set_n	branch_set_q	1.0
branch_set_q	controller_i.branch_set_i	1.0
controller_i.dret_insn_i	controller_i.dret_insn	1.0
csr_mstatus_tw_i	controller_i.csr_mstatus_tw_i	1.0
regfile_we_wb	regfile_we	1.0
decoder_i.imm_j_type_o	imm_j_type	1.0
controller_i.EXC_CAUSE_BREAKPOINT	controller_i.exc_cause_o	1.0
csr_msip_i	controller_i.csr_msip_i	1.0
instr_new_i	id_wb_fsm_ns	4.0
instr_new_i	stall_branch	1.0
instr_new_i	instr_ret_o	2.0
instr_new_i	decoder_i.instr_new_i	1.0
instr_new_i	perf_branch_o	1.0
instr_new_i	branch_set_n	1.0
instr_new_i	stall_multdiv	1.0
instr_new_i	stall_lsu	1.0
instr_new_i	stall_jump	1.0
instr_new_i	instr_executing	1.0
instr_new_i	instr_multicycle_done_n	5.0
controller_i.sv2v_cast_89EA8	controller_i.exc_cause_o	1.0
decoder_i.CSR_OP_WRITE	decoder_i.csr_op	1.0
decoder_i.CSR_OP_WRITE	decoder_i.csr_pipe_flush_o	2.0
decoder_i.alu_op_b_mux_sel_o	decoder_i.illegal_reg_rv32e	1.0
decoder_i.alu_op_b_mux_sel_o	alu_op_b_mux_sel_dec	1.0
imm_s_type	imm_b	1.0
imm_b	alu_operand_b	1.0
decoder_i.CSR_MIE	decoder_i.csr_pipe_flush_o	1.0
controller_i.csr_save_id_o	csr_save_id_o	1.0
decoder_i.imm_b_mux_sel_o	imm_b_mux_sel_dec	1.0
controller_i.PRIV_LVL_M	controller_i.illegal_umode	1.0
controller_i.PRIV_LVL_M	controller_i.ebreak_into_debug	1.0
controller_i.PRIV_LVL_M	controller_i.exc_cause_o	1.0
imm_u_type	imm_b	1.0
wfi_insn_dec	controller_i.wfi_insn_i	1.0
controller_i.PRIV_LVL_U	controller_i.ebreak_into_debug	1.0
controller_i.EXC_CAUSE_IRQ_TIMER_M	controller_i.exc_cause_o	1.0
controller_i.instr_i	controller_i.csr_mtval_o	1.0
decoder_i.illegal_insn_o	illegal_insn_dec	1.0
decoder_i.regfile_wdata_sel_o	regfile_wdata_sel	1.0
data_we_id	data_we_ex_o	1.0
decoder_i.CSR_MSTATUS	decoder_i.csr_pipe_flush_o	1.0
controller_i.csr_save_cause_o	csr_save_cause_o	1.0
decoder_i.csr_access_o	decoder_i.csr_pipe_flush_o	3.0
decoder_i.csr_access_o	csr_access_o	1.0
debug_req_i	controller_i.debug_req_i	1.0
decoder_i.ecall_insn_o	ecall_insn_dec	1.0
csr_mtip_i	controller_i.csr_mtip_i	1.0
controller_i.exc_cause_o	exc_cause_o	1.0
controller_i.instr_compressed_i	controller_i.csr_mtval_o	1.0
decoder_i.RF_WD_LSU	decoder_i.regfile_wdata_sel_o	1.0
decoder_i.mult_en_o	mult_en_dec	1.0
decoder_i.branch_in_dec_o	branch_in_dec	1.0
decoder_i.regfile_raddr_a_o	decoder_i.illegal_reg_rv32e	1.0
decoder_i.regfile_raddr_a_o	regfile_raddr_a	1.0
decoder_i.illegal_insn	decoder_i.jump_set_o	1.0
decoder_i.illegal_insn	decoder_i.jump_in_dec_o	1.0
decoder_i.illegal_insn	decoder_i.regfile_we	1.0
decoder_i.illegal_insn	decoder_i.mult_en_o	1.0
decoder_i.illegal_insn	decoder_i.data_req_o	1.0
decoder_i.illegal_insn	decoder_i.branch_in_dec_o	1.0
decoder_i.illegal_insn	decoder_i.csr_access_o	1.0
decoder_i.illegal_insn	decoder_i.data_we_o	1.0
decoder_i.illegal_insn	decoder_i.illegal_insn_o	1.0
decoder_i.illegal_insn	decoder_i.div_en_o	1.0
zimm_rs1_type	imm_a	1.0
controller_i.handle_irq	controller_i.ctrl_fsm_ns	3.0
controller_i.handle_irq	controller_i.halt_if	3.0
controller_i.handle_irq	controller_i.pc_mux_o	5.0
controller_i.handle_irq	controller_i.exc_cause_o	5.0
controller_i.handle_irq	controller_i.exc_pc_mux_o	5.0
controller_i.handle_irq	controller_i.flush_id	2.0
controller_i.handle_irq	controller_i.nmi_mode_d	1.0
controller_i.handle_irq	controller_i.csr_save_cause_o	5.0
controller_i.handle_irq	controller_i.pc_set_o	5.0
controller_i.handle_irq	controller_i.csr_save_if_o	5.0
csr_pipe_flush	controller_i.csr_pipe_flush_i	1.0
decoder_i.instr	decoder_i.regfile_we	8.0
decoder_i.instr	decoder_i.imm_b_mux_sel_o	8.0
decoder_i.instr	decoder_i.imm_s_type_o	1.0
decoder_i.instr	decoder_i.alu_operator_o	75.0
decoder_i.instr	decoder_i.imm_i_type_o	1.0
decoder_i.instr	decoder_i.imm_a_mux_sel_o	6.0
decoder_i.instr	decoder_i.wfi_insn_o	2.0
decoder_i.instr	decoder_i.regfile_wdata_sel_o	6.0
decoder_i.instr	decoder_i.jump_set_o	1.0
decoder_i.instr	decoder_i.jump_in_dec_o	1.0
decoder_i.instr	decoder_i.csr_op_o	1.0
decoder_i.instr	decoder_i.mret_insn_o	2.0
decoder_i.instr	decoder_i.alu_op_a_mux_sel_o	13.0
decoder_i.instr	decoder_i.multdiv_signed_mode_o	24.0
decoder_i.instr	decoder_i.csr_illegal	2.0
decoder_i.instr	decoder_i.regfile_raddr_b_o	1.0
decoder_i.instr	decoder_i.ebrk_insn_o	2.0
decoder_i.instr	decoder_i.imm_j_type_o	1.0
decoder_i.instr	decoder_i.data_type_o	6.0
decoder_i.instr	decoder_i.div_en_o	12.0
decoder_i.instr	decoder_i.csr_pipe_flush_o	6.0
decoder_i.instr	decoder_i.ecall_insn_o	2.0
decoder_i.instr	decoder_i.csr_access_o	6.0
decoder_i.instr	decoder_i.mult_en_o	12.0
decoder_i.instr	decoder_i.imm_u_type_o	1.0
decoder_i.instr	decoder_i.csr_op	6.0
decoder_i.instr	decoder_i.alu_op_b_mux_sel_o	16.0
decoder_i.instr	decoder_i.regfile_raddr_a_o	1.0
decoder_i.instr	decoder_i.zimm_rs1_type_o	1.0
decoder_i.instr	decoder_i.dret_insn_o	2.0
decoder_i.instr	decoder_i.multdiv_operator_o	24.0
decoder_i.instr	decoder_i.opcode	1.0
decoder_i.instr	decoder_i.regfile_waddr_o	1.0
decoder_i.instr	decoder_i.imm_b_type_o	1.0
decoder_i.instr	decoder_i.data_sign_extension_o	1.0
decoder_i.instr	decoder_i.illegal_insn	52.0
controller_i.EXC_CAUSE_STORE_ACCESS_FAULT	controller_i.exc_cause_o	1.0
decoder_i.jump_set_o	jump_set	1.0
decoder_i.opcode	decoder_i.regfile_we	50.0
decoder_i.opcode	decoder_i.imm_b_mux_sel_o	30.0
decoder_i.opcode	decoder_i.alu_operator_o	53.0
decoder_i.opcode	decoder_i.data_req_o	10.0
decoder_i.opcode	decoder_i.imm_a_mux_sel_o	7.0
decoder_i.opcode	decoder_i.wfi_insn_o	1.0
decoder_i.opcode	decoder_i.regfile_wdata_sel_o	10.0
decoder_i.opcode	decoder_i.jump_set_o	3.0
decoder_i.opcode	decoder_i.jump_in_dec_o	6.0
decoder_i.opcode	decoder_i.mret_insn_o	1.0
decoder_i.opcode	decoder_i.alu_op_a_mux_sel_o	60.0
decoder_i.opcode	decoder_i.csr_access_o	6.0
decoder_i.opcode	decoder_i.csr_illegal	1.0
decoder_i.opcode	decoder_i.ebrk_insn_o	1.0
decoder_i.opcode	decoder_i.data_type_o	10.0
decoder_i.opcode	decoder_i.div_en_o	4.0
decoder_i.opcode	decoder_i.ecall_insn_o	1.0
decoder_i.opcode	decoder_i.multdiv_signed_mode_o	8.0
decoder_i.opcode	decoder_i.mult_en_o	4.0
decoder_i.opcode	decoder_i.branch_in_dec_o	9.0
decoder_i.opcode	decoder_i.csr_op	3.0
decoder_i.opcode	decoder_i.alu_op_b_mux_sel_o	65.0
decoder_i.opcode	decoder_i.dret_insn_o	1.0
decoder_i.opcode	decoder_i.multdiv_operator_o	8.0
decoder_i.opcode	decoder_i.data_we_o	6.0
decoder_i.opcode	decoder_i.data_sign_extension_o	4.0
decoder_i.opcode	decoder_i.illegal_insn	28.0
controller_i.pc_mux_o	pc_mux_o	1.0
controller_i.ctrl_fsm_cs	controller_i.csr_save_id_o	9.0
controller_i.ctrl_fsm_cs	controller_i.debug_mode_d	4.0
controller_i.ctrl_fsm_cs	controller_i.ctrl_busy_o	2.0
controller_i.ctrl_fsm_cs	controller_i.nmi_mode_d	2.0
controller_i.ctrl_fsm_cs	controller_i.perf_tbranch_o	1.0
controller_i.ctrl_fsm_cs	controller_i.pc_mux_o	20.0
controller_i.ctrl_fsm_cs	controller_i.debug_cause_o	3.0
controller_i.ctrl_fsm_cs	controller_i.csr_save_if_o	7.0
controller_i.ctrl_fsm_cs	controller_i.instr_req_o	6.0
controller_i.ctrl_fsm_cs	controller_i.ctrl_fsm_ns	36.0
controller_i.ctrl_fsm_cs	controller_i.exc_cause_o	11.0
controller_i.ctrl_fsm_cs	controller_i.perf_jump_o	1.0
controller_i.ctrl_fsm_cs	controller_i.exc_req_d	1.0
controller_i.ctrl_fsm_cs	controller_i.halt_if	21.0
controller_i.ctrl_fsm_cs	controller_i.csr_mtval_o	4.0
controller_i.ctrl_fsm_cs	controller_i.pc_set_o	21.0
controller_i.ctrl_fsm_cs	controller_i.debug_csr_save_o	3.0
controller_i.ctrl_fsm_cs	controller_i.exc_pc_mux_o	15.0
controller_i.ctrl_fsm_cs	controller_i.flush_id	21.0
controller_i.ctrl_fsm_cs	controller_i.csr_restore_dret_id_o	1.0
controller_i.ctrl_fsm_cs	controller_i.csr_restore_mret_id_o	1.0
controller_i.ctrl_fsm_cs	controller_i.csr_save_cause_o	16.0
controller_i.ctrl_fsm_cs	controller_i.illegal_insn_d	1.0
decoder_i.regfile_raddr_b_o	decoder_i.illegal_reg_rv32e	1.0
decoder_i.regfile_raddr_b_o	regfile_raddr_b	1.0
controller_i.EXC_CAUSE_IRQ_EXTERNAL_M	controller_i.exc_cause_o	1.0
decoder_i.OP_B_IMM	decoder_i.alu_op_b_mux_sel_o	39.0
controller_i.EXC_PC_EXC	controller_i.exc_pc_mux_o	1.0
regfile_waddr	rfvi_reg_waddr_rd_o	1.0
regfile_waddr	registers_i.waddr_a_i	1.0
controller_i.perf_jump_o	perf_jump_o	1.0
controller_i.ebrk_insn	controller_i.ctrl_fsm_ns	1.0
controller_i.ebrk_insn	controller_i.csr_mtval_o	2.0
controller_i.ebrk_insn	controller_i.csr_save_id_o	1.0
controller_i.ebrk_insn	controller_i.csr_save_cause_o	1.0
controller_i.ebrk_insn	controller_i.exc_cause_o	3.0
controller_i.ebrk_insn	controller_i.flush_id	1.0
controller_i.ebrk_insn	controller_i.exc_req_d	1.0
controller_i.ebrk_insn	controller_i.pc_set_o	1.0
controller_i.mfip_id	controller_i.exc_cause_o	1.0
controller_i.branch_set_i	controller_i.perf_jump_o	1.0
controller_i.branch_set_i	controller_i.pc_mux_o	1.0
controller_i.branch_set_i	controller_i.pc_set_o	1.0
controller_i.branch_set_i	controller_i.perf_tbranch_o	2.0
controller_i.halt_if	controller_i.id_in_ready_o	1.0
controller_i.halt_if	controller_i.instr_valid_clear_o	1.0
instr_rdata_i	decoder_i.instr_rdata_i	1.0
instr_rdata_i	controller_i.instr_i	1.0
controller_i.csr_mtval_o	csr_mtval_o	1.0
test_en_i	registers_i.test_en_i	1.0
ecall_insn_dec	controller_i.ecall_insn_i	1.0
controller_i.csr_restore_dret_id_o	csr_restore_dret_id_o	1.0
controller_i.priv_mode_i	controller_i.illegal_umode	1.0
controller_i.priv_mode_i	controller_i.ebreak_into_debug	1.0
controller_i.priv_mode_i	controller_i.exc_cause_o	1.0
controller_i.wfi_insn_i	controller_i.wfi_insn	1.0
decoder_i.RF_WD_EX	decoder_i.regfile_wdata_sel_o	1.0
ex_valid_i	id_wb_fsm_ns	1.0
ex_valid_i	stall_branch	1.0
ex_valid_i	instr_ret_o	1.0
ex_valid_i	stall_multdiv	1.0
ex_valid_i	stall_lsu	1.0
ex_valid_i	stall_jump	1.0
ex_valid_i	regfile_we_wb	1.0
ex_valid_i	instr_multicycle_done_n	1.0
decoder_i.imm_s_type_o	imm_s_type	1.0
decoder_i.CSR_DSCRATCH0	decoder_i.csr_pipe_flush_o	1.0
decoder_i.CSR_DSCRATCH1	decoder_i.csr_pipe_flush_o	1.0
regfile_we_dec	regfile_we_wb	1.0
regfile_we_dec	regfile_we	1.0
controller_i.FIRST_FETCH	controller_i.ctrl_fsm_ns	2.0
controller_i.csr_mstatus_mie_i	controller_i.handle_irq	1.0
controller_i.ebreak_into_debug	controller_i.ctrl_fsm_ns	1.0
controller_i.ebreak_into_debug	controller_i.csr_save_id_o	2.0
controller_i.ebreak_into_debug	controller_i.debug_csr_save_o	1.0
controller_i.ebreak_into_debug	controller_i.exc_cause_o	1.0
controller_i.ebreak_into_debug	controller_i.flush_id	1.0
controller_i.ebreak_into_debug	controller_i.debug_cause_o	1.0
controller_i.ebreak_into_debug	controller_i.csr_save_cause_o	2.0
controller_i.ebreak_into_debug	controller_i.pc_set_o	1.0
div_en_dec	multdiv_en_dec	1.0
div_en_dec	div_en_id	1.0
decoder_i.ALU_SUB	decoder_i.alu_operator_o	1.0
decoder_i.ALU_SLTU	decoder_i.alu_operator_o	3.0
controller_i.EXC_PC_DBD	controller_i.exc_pc_mux_o	3.0
fetch_enable_i	controller_i.fetch_enable_i	1.0
controller_i.ecall_insn	controller_i.ctrl_fsm_ns	1.0
controller_i.ecall_insn	controller_i.csr_mtval_o	2.0
controller_i.ecall_insn	controller_i.csr_save_id_o	1.0
controller_i.ecall_insn	controller_i.csr_save_cause_o	1.0
controller_i.ecall_insn	controller_i.exc_cause_o	4.0
controller_i.ecall_insn	controller_i.flush_id	1.0
controller_i.ecall_insn	controller_i.exc_req_d	1.0
controller_i.ecall_insn	controller_i.pc_set_o	1.0
decoder_i.MD_OP_DIV	decoder_i.multdiv_operator_o	2.0
controller_i.flush_id	controller_i.instr_valid_clear_o	1.0
decoder_i.regfile_waddr_o	decoder_i.illegal_reg_rv32e	1.0
decoder_i.regfile_waddr_o	regfile_waddr	1.0
decoder_i.imm_b_type_o	imm_b_type	1.0
controller_i.enter_debug_mode	controller_i.ctrl_fsm_ns	4.0
controller_i.enter_debug_mode	controller_i.halt_if	4.0
controller_i.enter_debug_mode	controller_i.flush_id	1.0
registers_i.rf_reg	registers_i.rdata_a_o	1.0
registers_i.rf_reg	registers_i.rdata_b_o	1.0
controller_i.instr_valid_clear_o	instr_valid_clear_o	1.0
decoder_i.regfile_we	decoder_i.illegal_reg_rv32e	1.0
decoder_i.regfile_we	decoder_i.regfile_we_o	1.0
controller_i.IRQ_TAKEN	controller_i.ctrl_fsm_ns	3.0
controller_i.debug_mode_o	debug_mode_o	1.0
decoder_i.alu_operator_o	alu_operator	1.0
controller_i.debug_mode_d	controller_i.debug_mode_q	1.0
controller_i.csr_pipe_flush	controller_i.ctrl_fsm_ns	1.0
controller_i.csr_pipe_flush	controller_i.special_req	1.0
imm_i_type	imm_b	1.0
controller_i.debug_mode_q	controller_i.ctrl_fsm_ns	2.0
controller_i.debug_mode_q	controller_i.csr_save_id_o	2.0
controller_i.debug_mode_q	controller_i.pc_set_o	1.0
controller_i.debug_mode_q	controller_i.handle_irq	1.0
controller_i.debug_mode_q	controller_i.debug_csr_save_o	1.0
controller_i.debug_mode_q	controller_i.exc_cause_o	1.0
controller_i.debug_mode_q	controller_i.exc_pc_mux_o	1.0
controller_i.debug_mode_q	controller_i.flush_id	1.0
controller_i.debug_mode_q	controller_i.debug_cause_o	1.0
controller_i.debug_mode_q	controller_i.ctrl_busy_o	1.0
controller_i.debug_mode_q	controller_i.illegal_dret	1.0
controller_i.debug_mode_q	controller_i.debug_mode_o	1.0
controller_i.debug_mode_q	controller_i.enter_debug_mode	1.0
controller_i.debug_mode_q	controller_i.debug_mode_d	1.0
controller_i.debug_mode_q	controller_i.csr_save_cause_o	2.0
jump_in_dec	stall_jump	1.0
jump_in_dec	instr_multicycle	1.0
controller_i.illegal_dret	controller_i.illegal_insn_d	1.0
controller_i.DBG_CAUSE_HALTREQ	controller_i.debug_cause_o	1.0
instr_is_compressed_i	imm_b	1.0
instr_is_compressed_i	instr_ret_compressed_o	1.0
instr_is_compressed_i	controller_i.instr_is_compressed_i	1.0
alu_operand_a	alu_operand_a_ex_o	1.0
instr_executing	data_req_id	1.0
instr_executing	mult_en_id	1.0
instr_executing	regfile_we	1.0
instr_executing	div_en_id	1.0
controller_i.mret_insn_i	controller_i.mret_insn	1.0
decoder_i.zimm_rs1_type_o	zimm_rs1_type	1.0
imm_a_mux_sel	imm_a	1.0
controller_i.exc_pc_mux_o	exc_pc_mux_o	1.0
controller_i.illegal_insn_q	controller_i.ctrl_fsm_ns	1.0
controller_i.illegal_insn_q	controller_i.csr_mtval_o	3.0
controller_i.illegal_insn_q	controller_i.csr_save_id_o	1.0
controller_i.illegal_insn_q	controller_i.csr_save_cause_o	1.0
controller_i.illegal_insn_q	controller_i.exc_cause_o	5.0
controller_i.illegal_insn_q	controller_i.flush_id	1.0
controller_i.illegal_insn_q	controller_i.pc_set_o	1.0
controller_i.illegal_insn_i	controller_i.illegal_insn_d	1.0
controller_i.EXC_CAUSE_INSTR_ACCESS_FAULT	controller_i.exc_cause_o	1.0
controller_i.illegal_insn_d	controller_i.exc_req_d	1.0
controller_i.illegal_insn_d	controller_i.illegal_insn_q	1.0
controller_i.nmi_mode_q	controller_i.exc_cause_o	5.0
controller_i.nmi_mode_q	controller_i.handle_irq	1.0
controller_i.nmi_mode_q	controller_i.nmi_mode_d	3.0
ebrk_insn	controller_i.ebrk_insn_i	1.0
controller_i.BOOT_SET	controller_i.ctrl_fsm_ns	1.0
lsu_valid_i	id_wb_fsm_ns	1.0
lsu_valid_i	stall_branch	1.0
lsu_valid_i	instr_ret_o	1.0
lsu_valid_i	stall_multdiv	1.0
lsu_valid_i	stall_lsu	1.0
lsu_valid_i	stall_jump	1.0
lsu_valid_i	regfile_we_wb	1.0
lsu_valid_i	instr_multicycle_done_n	1.0
controller_i.stall_lsu_i	controller_i.stall	1.0
controller_i.nmi_mode_d	controller_i.nmi_mode_q	1.0
imm_b_mux_sel_dec	imm_b_mux_sel	1.0
decoder_i.RF_WD_CSR	decoder_i.regfile_wdata_sel_o	1.0
controller_i.csr_meip_i	controller_i.exc_cause_o	3.0
decoder_i.MD_OP_MULH	decoder_i.multdiv_operator_o	3.0
decoder_i.MD_OP_MULL	decoder_i.multdiv_operator_o	2.0
mret_insn_dec	controller_i.mret_insn_i	1.0
OP_A_FWD	alu_op_a_mux_sel	1.0
controller_i.PC_JUMP	controller_i.pc_mux_o	1.0
decoder_i.ALU_XOR	decoder_i.alu_operator_o	2.0
controller_i.instr_fetch_err	controller_i.ctrl_fsm_ns	1.0
controller_i.instr_fetch_err	controller_i.csr_mtval_o	4.0
controller_i.instr_fetch_err	controller_i.csr_save_id_o	1.0
controller_i.instr_fetch_err	controller_i.csr_save_cause_o	1.0
controller_i.instr_fetch_err	controller_i.exc_cause_o	6.0
controller_i.instr_fetch_err	controller_i.flush_id	1.0
controller_i.instr_fetch_err	controller_i.exc_req_d	1.0
controller_i.instr_fetch_err	controller_i.pc_set_o	1.0
dret_insn_dec	controller_i.dret_insn_i	1.0
decoder_i.data_we_o	data_we_id	1.0
decoder_i.CSR_DCSR	decoder_i.csr_pipe_flush_o	1.0
OP_B_IMM	alu_operand_b	1.0
OP_B_IMM	alu_op_b_mux_sel	1.0
decoder_i.sv2v_cast_290A1	decoder_i.csr_pipe_flush_o	6.0
alu_op_b_mux_sel_dec	alu_op_b_mux_sel	1.0
alu_op_b_mux_sel	alu_operand_b	1.0
decoder_i.regfile_we_o	regfile_we_dec	1.0
decoder_i.CSR_OP_READ	decoder_i.csr_op	1.0
decoder_i.CSR_OP_READ	decoder_i.csr_op_o	1.0
decoder_i.CSR_OP_READ	decoder_i.csr_pipe_flush_o	1.0
decoder_i.mret_insn_o	mret_insn_dec	1.0
controller_i.id_in_ready_o	controller_i.ctrl_fsm_ns	1.0
controller_i.id_in_ready_o	id_in_ready_o	1.0
decoder_i.sv2v_cast_DB892	decoder_i.opcode	1.0
controller_i.exc_req_q	controller_i.ctrl_fsm_ns	3.0
controller_i.exc_req_q	controller_i.csr_mtval_o	4.0
controller_i.exc_req_q	controller_i.csr_save_id_o	8.0
controller_i.exc_req_q	controller_i.csr_restore_mret_id_o	1.0
controller_i.exc_req_q	controller_i.pc_mux_o	9.0
controller_i.exc_req_q	controller_i.exc_cause_o	6.0
controller_i.exc_req_q	controller_i.exc_pc_mux_o	7.0
controller_i.exc_req_q	controller_i.flush_id	1.0
controller_i.exc_req_q	controller_i.csr_restore_dret_id_o	1.0
controller_i.exc_req_q	controller_i.nmi_mode_d	1.0
controller_i.exc_req_q	controller_i.csr_save_cause_o	8.0
controller_i.exc_req_q	controller_i.pc_set_o	10.0
controller_i.exc_req_q	controller_i.debug_mode_d	1.0
alu_operand_b	alu_operand_b_ex_o	1.0
illegal_insn_dec	illegal_insn_o	1.0
controller_i.DBG_CAUSE_EBREAK	controller_i.debug_cause_o	2.0
rst_ni	branch_set_q	2.0
rst_ni	instr_multicycle_done_q	2.0
rst_ni	id_wb_fsm_cs	2.0
rst_ni	controller_i.rst_ni	1.0
rst_ni	registers_i.rst_ni	1.0
controller_i.exc_req_d	controller_i.special_req	1.0
controller_i.exc_req_d	controller_i.exc_req_q	1.0
IMM_B_INCR_ADDR	imm_b_mux_sel	1.0
controller_i.EXC_CAUSE_IRQ_NM	controller_i.exc_cause_o	1.0
stall_branch	controller_i.stall_branch_i	1.0
registers_i.rf_reg_tmp	registers_i.rf_reg	1.0
priv_mode_i	controller_i.priv_mode_i	1.0
controller_i.debug_single_step_i	controller_i.ctrl_fsm_ns	1.0
controller_i.debug_single_step_i	controller_i.enter_debug_mode	1.0
controller_i.debug_single_step_i	controller_i.debug_csr_save_o	2.0
controller_i.debug_single_step_i	controller_i.exc_pc_mux_o	2.0
controller_i.debug_single_step_i	controller_i.flush_id	2.0
controller_i.debug_single_step_i	controller_i.debug_cause_o	4.0
controller_i.debug_single_step_i	controller_i.ctrl_busy_o	1.0
controller_i.debug_single_step_i	controller_i.pc_mux_o	2.0
controller_i.debug_single_step_i	controller_i.pc_set_o	2.0
controller_i.debug_single_step_i	controller_i.csr_save_if_o	2.0
controller_i.debug_single_step_i	controller_i.csr_save_cause_o	2.0
controller_i.debug_single_step_i	controller_i.debug_mode_d	2.0
controller_i.csr_mtip_i	controller_i.unused_csr_mtip	1.0