ROM2.v,verilog,xil_defaultlib,../../../../SAD.srcs/sources_1/ip/ROM2/sim/ROM2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
