## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sat Dec 06 12:02:40 AM EST 2014
##
vlib work
vlog +acc  "system_timer.v"
vlog +acc  "spi_io.v"
vlog +acc  "mul32.v"
vlog +acc  "beta_shared_mem.v"
vlog +acc  "physics_beta_mem.v"
vlog +acc  "memory_share.v"
vlog +acc  "mapped_IO.v"
vlog +acc  "hardware_beta_mem.v"
vlog +acc  "beta_read_decode.v"
vlog +acc  "beta_addr_decode.v"
vlog +acc  "beta2.v"
vlog +acc  "laser_projector_full.v"
vlog +acc  "laser_projector_beta_tb.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work laser_projector_beta_tb glbl
do {laser_projector_beta_tb_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {laser_projector_beta_tb.udo}
