TimeQuest Timing Analyzer report for lights
Sun Jan 29 20:23:28 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Max Skew Summary
 13. Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Setup: 'clock50Mhz'
 15. Slow Model Setup: 'inst13'
 16. Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 17. Slow Model Hold: 'clock50Mhz'
 18. Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 19. Slow Model Hold: 'inst13'
 20. Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 22. Slow Model Recovery: 'clock50Mhz'
 23. Slow Model Removal: 'clock50Mhz'
 24. Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clock50Mhz'
 26. Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 28. Slow Model Minimum Pulse Width: 'inst13'
 29. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Max Skew Summary
 44. Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 45. Fast Model Setup: 'clock50Mhz'
 46. Fast Model Setup: 'inst13'
 47. Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 48. Fast Model Hold: 'clock50Mhz'
 49. Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 50. Fast Model Hold: 'inst13'
 51. Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 52. Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 53. Fast Model Recovery: 'clock50Mhz'
 54. Fast Model Removal: 'clock50Mhz'
 55. Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 56. Fast Model Minimum Pulse Width: 'clock50Mhz'
 57. Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 58. Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 59. Fast Model Minimum Pulse Width: 'inst13'
 60. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lights                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; NIOS_II_System.sdc ; OK     ; Sun Jan 29 20:23:24 2017 ;
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                          ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; altera_reserved_tck                                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { altera_reserved_tck }                                                    ;
; clock50Mhz                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { CLOCK_50 }                                                               ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] }          ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] }          ;
; inst13                                                                 ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { inst13 }                                                                 ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock } ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                      ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 68.48 MHz  ; 68.48 MHz       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;      ;
; 138.16 MHz ; 138.16 MHz      ; clock50Mhz                                                             ;      ;
; 205.97 MHz ; 205.97 MHz      ; inst13                                                                 ;      ;
; 208.38 MHz ; 208.38 MHz      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 4.075  ; 0.000         ;
; clock50Mhz                                                             ; 6.381  ; 0.000         ;
; inst13                                                                 ; 35.145 ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 35.201 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; -2.558 ; -36.552       ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.391  ; 0.000         ;
; inst13                                                                 ; 0.391  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.391  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 4.325  ; 0.000         ;
; clock50Mhz                                                    ; 17.389 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; clock50Mhz                                                    ; 1.035 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 2.336 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 0.151 ; 0.500         ; 0.349       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.075 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 3.575      ;
; 4.132 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 3.518      ;
; 4.152 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.379     ; 3.505      ;
; 4.213 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 3.437      ;
; 4.271 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[1]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.375     ; 3.390      ;
; 4.284 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 3.372      ;
; 4.286 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[3]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 3.376      ;
; 4.305 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 3.351      ;
; 4.314 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.371     ; 3.351      ;
; 4.334 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 3.322      ;
; 4.375 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                                                                                                                                             ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.369     ; 3.292      ;
; 4.472 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 3.178      ;
; 4.480 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.376     ; 3.180      ;
; 4.488 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 3.164      ;
; 4.489 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                                                                                                                                             ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 3.169      ;
; 4.538 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[2]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 3.124      ;
; 4.562 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 3.088      ;
; 4.606 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 3.047      ;
; 4.643 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[7]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 3.019      ;
; 4.657 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 2.996      ;
; 4.677 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[1]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 2.985      ;
; 4.691 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[0]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 2.971      ;
; 4.698 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 2.952      ;
; 4.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                                                                                                                                             ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.376     ; 2.942      ;
; 4.763 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.376     ; 2.897      ;
; 4.766 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.892      ;
; 4.766 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 2.887      ;
; 4.825 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[4]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.375     ; 2.836      ;
; 4.825 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[5]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 2.837      ;
; 4.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.816      ;
; 4.875 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                                                                                                                                             ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 2.784      ;
; 4.885 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 2.765      ;
; 4.887 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[6]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.375     ; 2.774      ;
; 4.898 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.760      ;
; 4.914 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 2.736      ;
; 4.925 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.727      ;
; 4.927 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.727      ;
; 4.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[5]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.375     ; 2.722      ;
; 4.950 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 2.712      ;
; 4.959 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 2.694      ;
; 4.968 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.688      ;
; 4.979 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.675      ;
; 4.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.665      ;
; 5.007 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 2.646      ;
; 5.041 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 2.609      ;
; 5.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 2.576      ;
; 5.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.577      ;
; 5.079 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[4]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 2.583      ;
; 5.088 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.567      ;
; 5.088 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.564      ;
; 5.093 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[0]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.375     ; 2.568      ;
; 5.096 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[6]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 2.566      ;
; 5.127 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.527      ;
; 5.129 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 2.524      ;
; 5.135 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.521      ;
; 5.137 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.519      ;
; 5.149 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.506      ;
; 5.196 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 2.457      ;
; 5.204 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 2.458      ;
; 5.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.419      ;
; 5.242 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.412      ;
; 5.282 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                                                                                                                                             ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 2.380      ;
; 5.284 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.370      ;
; 5.335 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.381     ; 2.320      ;
; 5.341 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.315      ;
; 5.353 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.299      ;
; 5.398 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.256      ;
; 5.398 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.633     ;
; 5.398 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.633     ;
; 5.398 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[2]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.633     ;
; 5.398 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[3]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.633     ;
; 5.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.615     ;
; 5.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.615     ;
; 5.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[2]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.615     ;
; 5.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[3]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.615     ;
; 5.457 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.195      ;
; 5.468 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.088      ; 14.585     ;
; 5.486 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.088      ; 14.567     ;
; 5.517 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.139      ;
; 5.533 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.498     ;
; 5.533 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.498     ;
; 5.533 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[2]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.498     ;
; 5.533 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[3]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.498     ;
; 5.563 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.089      ;
; 5.603 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.088      ; 14.450     ;
; 5.661 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.370     ;
; 5.661 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.370     ;
; 5.661 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[2]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.370     ;
; 5.661 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[3]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 14.370     ;
; 5.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 14.380     ;
; 5.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 14.380     ;
; 5.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[2]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 14.380     ;
; 5.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[3]                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 14.380     ;
; 5.704 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 1.946      ;
; 5.731 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 1.921      ;
; 5.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.088      ; 14.322     ;
; 5.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.099      ; 14.332     ;
; 5.780 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.386     ; 1.870      ;
; 5.810 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[0]                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 14.220     ;
; 5.810 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 14.220     ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                                                                                 ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 6.381 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.004     ; 3.651      ;
; 6.414 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 6.006      ;
; 6.414 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 6.006      ;
; 6.414 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 6.006      ;
; 6.414 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 6.006      ;
; 6.414 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 6.006      ;
; 6.414 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 6.006      ;
; 6.414 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 6.006      ;
; 6.414 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 6.006      ;
; 6.426 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.989      ;
; 6.426 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.989      ;
; 6.426 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.989      ;
; 6.426 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.989      ;
; 6.426 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.989      ;
; 6.426 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.989      ;
; 6.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.976      ;
; 6.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.976      ;
; 6.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.976      ;
; 6.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.976      ;
; 6.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.976      ;
; 6.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.976      ;
; 6.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.976      ;
; 6.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.976      ;
; 6.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.959      ;
; 6.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.959      ;
; 6.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.959      ;
; 6.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.959      ;
; 6.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.959      ;
; 6.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.959      ;
; 6.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.948      ;
; 6.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.948      ;
; 6.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.948      ;
; 6.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.948      ;
; 6.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.948      ;
; 6.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.948      ;
; 6.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.948      ;
; 6.470 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 5.948      ;
; 6.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.941      ;
; 6.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.941      ;
; 6.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.941      ;
; 6.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.941      ;
; 6.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.941      ;
; 6.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.941      ;
; 6.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.941      ;
; 6.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.941      ;
; 6.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.931      ;
; 6.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.931      ;
; 6.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.931      ;
; 6.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.931      ;
; 6.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.931      ;
; 6.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 5.931      ;
; 6.491 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.924      ;
; 6.491 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.924      ;
; 6.491 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.924      ;
; 6.491 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.924      ;
; 6.491 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.924      ;
; 6.491 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.924      ;
; 6.516 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.004     ; 3.516      ;
; 6.519 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 5.886      ;
; 6.519 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 5.886      ;
; 6.519 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 5.886      ;
; 6.519 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 5.886      ;
; 6.519 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 5.886      ;
; 6.519 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 5.886      ;
; 6.519 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.369      ; 5.886      ;
; 6.524 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.372      ; 5.884      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.893      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.893      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.893      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.893      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.893      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.893      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.893      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.384      ; 5.893      ;
; 6.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.876      ;
; 6.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.876      ;
; 6.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.876      ;
; 6.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.876      ;
; 6.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.876      ;
; 6.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.379      ; 5.876      ;
; 6.540 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.002      ; 3.498      ;
; 6.543 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.002      ; 3.495      ;
; 6.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.856      ;
; 6.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.856      ;
; 6.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.856      ;
; 6.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.856      ;
; 6.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.856      ;
; 6.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.856      ;
; 6.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.856      ;
; 6.552 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.370      ; 5.854      ;
; 6.559 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                     ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.448      ; 3.854      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 5.859      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 5.859      ;
; 6.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.828      ;
; 6.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.828      ;
; 6.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.828      ;
; 6.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.828      ;
; 6.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.828      ;
; 6.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.828      ;
; 6.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.367      ; 5.828      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 35.145 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 4.875      ;
; 35.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.018     ; 4.803      ;
; 35.890 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.018     ; 4.128      ;
; 35.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 4.135      ;
; 35.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 4.135      ;
; 35.908 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 4.130      ;
; 35.973 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 4.063      ;
; 35.973 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 4.063      ;
; 35.978 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 4.058      ;
; 36.003 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.008     ; 4.025      ;
; 36.020 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 4.000      ;
; 36.030 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.018     ; 3.988      ;
; 36.037 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 3.983      ;
; 36.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.972      ;
; 36.134 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.900      ;
; 36.155 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.008     ; 3.873      ;
; 36.162 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.879      ;
; 36.179 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.006     ; 3.851      ;
; 36.197 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 3.845      ;
; 36.221 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 3.810      ;
; 36.232 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.808      ;
; 36.291 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 3.738      ;
; 36.418 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 3.602      ;
; 36.449 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.006     ; 3.581      ;
; 36.456 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.587      ;
; 36.534 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.501      ;
; 36.582 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 3.438      ;
; 36.604 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.429      ;
; 36.621 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.419      ;
; 36.648 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.388      ;
; 36.648 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.388      ;
; 36.650 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.011      ; 3.397      ;
; 36.653 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.383      ;
; 36.653 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.381      ;
; 36.692 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 3.333      ;
; 36.716 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.317      ;
; 36.739 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.297      ;
; 36.756 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.284      ;
; 36.757 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 3.280      ;
; 36.772 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.006     ; 3.258      ;
; 36.788 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.248      ;
; 36.788 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.248      ;
; 36.788 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.250      ;
; 36.793 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.243      ;
; 36.808 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.226      ;
; 36.821 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.215      ;
; 36.822 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.214      ;
; 36.824 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.212      ;
; 36.890 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.146      ;
; 36.891 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.143      ;
; 36.892 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.142      ;
; 36.894 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.140      ;
; 36.929 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.111      ;
; 36.936 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.107      ;
; 36.936 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.107      ;
; 36.939 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.099      ;
; 36.942 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.101      ;
; 36.966 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 3.063      ;
; 36.986 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.049      ;
; 36.990 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.045      ;
; 37.003 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.032      ;
; 37.007 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.028      ;
; 37.041 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.992      ;
; 37.045 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.988      ;
; 37.051 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.988      ;
; 37.058 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.978      ;
; 37.076 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.965      ;
; 37.078 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 2.953      ;
; 37.081 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.960      ;
; 37.081 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.960      ;
; 37.106 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.923      ;
; 37.123 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.913      ;
; 37.140 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.896      ;
; 37.146 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.887      ;
; 37.175 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.858      ;
; 37.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.862      ;
; 37.202 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 2.840      ;
; 37.230 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.006     ; 2.800      ;
; 37.240 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 2.802      ;
; 37.261 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.774      ;
; 37.277 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.006     ; 2.753      ;
; 37.351 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 2.680      ;
; 37.367 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.671      ;
; 37.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.670      ;
; 37.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 2.663      ;
; 37.372 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.666      ;
; 37.372 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.663      ;
; 37.384 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.651      ;
; 37.384 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.654      ;
; 37.385 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.653      ;
; 37.388 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.647      ;
; 37.389 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.649      ;
; 37.412 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.623      ;
; 37.419 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.614      ;
; 37.421 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.006     ; 2.609      ;
; 37.424 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 2.597      ;
; 37.431 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.603      ;
; 37.437 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.596      ;
; 37.486 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 2.556      ;
; 37.502 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.532      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 35.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.835      ;
; 35.210 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.824      ;
; 35.214 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.820      ;
; 35.353 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.683      ;
; 35.362 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.672      ;
; 35.366 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.668      ;
; 35.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.661      ;
; 35.386 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.650      ;
; 35.390 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.646      ;
; 35.429 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.605      ;
; 35.429 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.605      ;
; 35.440 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.594      ;
; 35.577 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.459      ;
; 35.581 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.453      ;
; 35.581 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.453      ;
; 35.592 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.442      ;
; 35.605 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.431      ;
; 35.605 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.431      ;
; 35.616 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.420      ;
; 35.647 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.391      ;
; 35.656 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.380      ;
; 35.660 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.376      ;
; 35.677 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.360      ;
; 35.729 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.307      ;
; 35.753 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.285      ;
; 35.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.208      ;
; 35.853 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 4.186      ;
; 35.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.161      ;
; 35.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.161      ;
; 35.886 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.150      ;
; 35.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.133      ;
; 35.914 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.122      ;
; 35.918 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.118      ;
; 35.964 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.074      ;
; 35.973 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.063      ;
; 35.977 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.059      ;
; 36.023 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.015      ;
; 36.025 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.013      ;
; 36.034 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.002      ;
; 36.038 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.999      ;
; 36.038 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.998      ;
; 36.123 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 3.916      ;
; 36.133 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.903      ;
; 36.133 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.903      ;
; 36.134 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.904      ;
; 36.143 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.893      ;
; 36.144 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.892      ;
; 36.147 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.889      ;
; 36.190 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.847      ;
; 36.192 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.844      ;
; 36.192 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.844      ;
; 36.203 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.833      ;
; 36.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.829      ;
; 36.214 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 3.825      ;
; 36.218 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.818      ;
; 36.222 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.814      ;
; 36.253 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.783      ;
; 36.253 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.783      ;
; 36.264 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.772      ;
; 36.281 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.757      ;
; 36.340 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.698      ;
; 36.362 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.674      ;
; 36.362 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.674      ;
; 36.373 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.663      ;
; 36.401 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.637      ;
; 36.437 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.599      ;
; 36.437 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.599      ;
; 36.448 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.588      ;
; 36.484 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 3.555      ;
; 36.510 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.528      ;
; 36.518 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.520      ;
; 36.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.409      ;
; 36.731 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.305      ;
; 36.735 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.301      ;
; 36.857 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.181      ;
; 36.950 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.086      ;
; 36.950 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.086      ;
; 36.961 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.075      ;
; 36.980 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 3.059      ;
; 37.330 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.709      ;
; 37.341 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.698      ;
; 37.450 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.589      ;
; 37.451 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.583      ;
; 37.506 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.533      ;
; 37.559 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.480      ;
; 37.634 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.405      ;
; 37.760 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.279      ;
; 37.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.219      ;
; 37.867 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.172      ;
; 37.923 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.113      ;
; 37.990 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.049      ;
; 37.999 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.037      ;
; 38.034 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.002      ;
; 38.046 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.990      ;
; 38.141 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.895      ;
; 38.160 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.874      ;
; 38.203 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.833      ;
; 38.373 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.663      ;
; 38.434 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.602      ;
; 38.438 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.598      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                      ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; inst13                                                                                                               ; inst13                                                                       ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.699      ; 0.657      ;
; -2.558 ; inst13                                                                                                               ; inst13                                                                       ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.699      ; 0.657      ;
; -1.861 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.790      ;
; -1.854 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.797      ;
; -1.854 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.797      ;
; -1.853 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.798      ;
; -1.758 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.893      ;
; -1.755 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.896      ;
; -1.755 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.896      ;
; -1.709 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 0.957      ;
; -1.683 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 0.983      ;
; -1.677 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 0.989      ;
; -1.676 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 0.990      ;
; -1.613 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.387      ; 1.040      ;
; -1.546 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 1.120      ;
; -1.422 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 1.244      ;
; -1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 1.386      ;
; -0.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.401      ; 1.869      ;
; -0.693 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.423      ; 1.996      ;
; -0.652 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.387      ; 2.001      ;
; -0.597 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 2.069      ;
; -0.515 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.374      ; 2.125      ;
; -0.511 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.381      ; 2.136      ;
; -0.437 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.400      ; 2.229      ;
; -0.386 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 2.269      ;
; -0.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 2.340      ;
; -0.290 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 2.355      ;
; -0.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.422      ; 2.403      ;
; -0.279 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.422      ; 2.409      ;
; -0.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[2]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.396      ;
; -0.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.423      ;
; -0.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.423      ;
; -0.244 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.398      ; 2.420      ;
; -0.227 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst17|Register3Bit:inst|Q[1]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.369      ; 2.408      ;
; -0.227 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[1]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.369      ; 2.408      ;
; -0.179 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.377      ; 2.464      ;
; -0.171 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.494      ;
; -0.164 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.378      ; 2.480      ;
; -0.154 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.511      ;
; -0.131 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.386      ; 2.521      ;
; -0.127 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.396      ; 2.535      ;
; -0.127 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.396      ; 2.535      ;
; -0.122 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.552      ;
; -0.119 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.555      ;
; -0.117 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.396      ; 2.545      ;
; -0.115 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.396      ; 2.547      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 2.539      ;
; -0.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 2.596      ;
; 0.000  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.396      ; 2.662      ;
; 0.000  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.396      ; 2.662      ;
; 0.015  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.397      ; 2.678      ;
; 0.016  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.347      ; 2.629      ;
; 0.021  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.388      ; 2.675      ;
; 0.037  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.377      ; 2.680      ;
; 0.072  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.397      ; 2.735      ;
; 0.074  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.397      ; 2.737      ;
; 0.116  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 2.791      ;
; 0.224  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.909      ;
; 0.224  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.909      ;
; 0.265  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst17|Register3Bit:inst|Q[2]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.391      ; 2.922      ;
; 0.267  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.391      ; 2.924      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|Idle_H                                                        ; Video_Controller800x480:inst4|GraphicsController:inst2|Idle_H                ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst17|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst17|ACIA_Clock:inst2|ACIA_Clk ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk  ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk  ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[3]                                               ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[3]       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H                                              ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[0]                                               ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[0]       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxStart_State                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxStart_State     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxData_state                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxData_state      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[0]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[0]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[2]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[2]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[1]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[1]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxAck                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxAck                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxReq                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxReq                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxReady                                                           ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxReady                   ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state                                               ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReq                                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReq                      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReady                                                            ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReady                    ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReq                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReq                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReady                                                           ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReady                   ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStart_State                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStart_State     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[0]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[0]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[2]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[2]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[1]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[1]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxData_state                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxData_state      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxAck                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxAck                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.828 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.094      ;
; 0.836 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.102      ;
; 1.022 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.291      ;
; 1.186 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.452      ;
; 1.262 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.528      ;
; 1.332 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.598      ;
; 1.336 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.602      ;
; 1.397 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.663      ;
; 1.567 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.833      ;
; 1.610 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.874      ;
; 1.623 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.892      ;
; 1.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.895      ;
; 1.724 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.990      ;
; 1.735 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.004      ;
; 1.736 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.002      ;
; 1.771 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.037      ;
; 1.780 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.049      ;
; 1.814 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.083      ;
; 1.847 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.113      ;
; 1.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.172      ;
; 1.915 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.184      ;
; 1.950 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.219      ;
; 2.010 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.279      ;
; 2.141 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.410      ;
; 2.319 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.583      ;
; 2.381 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.650      ;
; 2.385 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.651      ;
; 2.429 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.698      ;
; 2.453 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.719      ;
; 2.474 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.740      ;
; 2.661 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.927      ;
; 2.672 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.940      ;
; 2.689 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.955      ;
; 2.698 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.967      ;
; 2.762 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.028      ;
; 2.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.086      ;
; 2.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.086      ;
; 2.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.116      ;
; 2.872 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.138      ;
; 2.907 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.173      ;
; 2.932 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.198      ;
; 2.968 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 3.237      ;
; 2.983 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.249      ;
; 2.992 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.259      ;
; 2.994 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.260      ;
; 3.039 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.305      ;
; 3.042 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.308      ;
; 3.048 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.316      ;
; 3.067 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.333      ;
; 3.076 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.344      ;
; 3.083 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.351      ;
; 3.101 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.367      ;
; 3.136 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.402      ;
; 3.143 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.409      ;
; 3.144 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.411      ;
; 3.145 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.413      ;
; 3.174 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.440      ;
; 3.185 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.453      ;
; 3.205 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.471      ;
; 3.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.475      ;
; 3.212 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.478      ;
; 3.285 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.551      ;
; 3.286 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 3.555      ;
; 3.287 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.555      ;
; 3.311 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.579      ;
; 3.312 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.578      ;
; 3.347 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.613      ;
; 3.363 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.631      ;
; 3.373 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.641      ;
; 3.408 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.674      ;
; 3.423 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.689      ;
; 3.480 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.748      ;
; 3.515 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.783      ;
; 3.520 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.786      ;
; 3.552 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.818      ;
; 3.556 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 3.825      ;
; 3.580 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.847      ;
; 3.591 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.859      ;
; 3.627 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.893      ;
; 3.732 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.999      ;
; 3.747 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 4.015      ;
; 3.797 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.063      ;
; 3.856 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.122      ;
; 3.884 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.150      ;
; 3.895 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.161      ;
; 3.895 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.161      ;
; 4.063 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.329      ;
; 4.110 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.376      ;
; 4.114 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.380      ;
; 4.123 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 4.391      ;
; 4.165 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.431      ;
; 4.165 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.431      ;
; 4.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 4.442      ;
; 4.189 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 4.453      ;
; 4.189 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 4.453      ;
; 4.193 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.459      ;
; 4.330 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 4.594      ;
; 4.341 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 4.605      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst13'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
; 0.924 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.190      ;
; 0.957 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.223      ;
; 1.132 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.397      ;
; 1.208 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.474      ;
; 1.225 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.491      ;
; 1.236 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.502      ;
; 1.296 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.561      ;
; 1.335 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.601      ;
; 1.434 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.006     ; 1.694      ;
; 1.505 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.006     ; 1.765      ;
; 1.587 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.853      ;
; 1.606 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.872      ;
; 1.607 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.873      ;
; 1.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.888      ;
; 1.658 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.924      ;
; 1.677 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.942      ;
; 1.689 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.959      ;
; 1.694 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.959      ;
; 1.700 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.007      ; 1.973      ;
; 1.736 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.006     ; 1.996      ;
; 1.770 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.036      ;
; 1.771 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.037      ;
; 1.773 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.039      ;
; 1.795 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.057      ;
; 1.799 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.064      ;
; 1.802 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.068      ;
; 1.810 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.076      ;
; 1.836 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.104      ;
; 1.840 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.108      ;
; 1.841 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.109      ;
; 1.856 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.124      ;
; 1.857 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 2.118      ;
; 1.861 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.127      ;
; 1.919 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.186      ;
; 1.934 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.200      ;
; 1.937 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.006     ; 2.197      ;
; 1.939 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.207      ;
; 1.963 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.228      ;
; 1.990 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.257      ;
; 2.005 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.273      ;
; 2.015 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 2.287      ;
; 2.021 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 2.282      ;
; 2.061 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.325      ;
; 2.063 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.327      ;
; 2.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.328      ;
; 2.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.351      ;
; 2.099 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.366      ;
; 2.123 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.393      ;
; 2.124 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.390      ;
; 2.134 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.405      ;
; 2.154 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.420      ;
; 2.169 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.435      ;
; 2.171 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.437      ;
; 2.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.465      ;
; 2.203 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.467      ;
; 2.204 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.468      ;
; 2.205 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.471      ;
; 2.219 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.482      ;
; 2.223 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.486      ;
; 2.239 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.508      ;
; 2.239 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.508      ;
; 2.240 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.509      ;
; 2.249 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.515      ;
; 2.284 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 2.556      ;
; 2.297 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.561      ;
; 2.339 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.007      ; 2.612      ;
; 2.344 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.609      ;
; 2.346 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 0.000        ; -0.015     ; 2.597      ;
; 2.358 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.623      ;
; 2.361 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.626      ;
; 2.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.632      ;
; 2.381 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.649      ;
; 2.385 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.653      ;
; 2.386 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.654      ;
; 2.390 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.656      ;
; 2.398 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.663      ;
; 2.398 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.666      ;
; 2.402 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.670      ;
; 2.402 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 2.663      ;
; 2.403 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.671      ;
; 2.419 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 2.680      ;
; 2.422 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.007      ; 2.695      ;
; 2.431 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.006     ; 2.691      ;
; 2.490 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.753      ;
; 2.491 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.754      ;
; 2.493 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.006     ; 2.753      ;
; 2.494 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.757      ;
; 2.509 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.774      ;
; 2.514 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.785      ;
; 2.519 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.784      ;
; 2.530 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 2.802      ;
; 2.568 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 2.840      ;
; 2.585 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.856      ;
; 2.595 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.858      ;
; 2.596 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.859      ;
; 2.598 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.864      ;
; 2.624 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.887      ;
; 2.630 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.896      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                             ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_2_dff         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_2_dff         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_1_dff         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_1_dff         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 5.729      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 4.325  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 5.727      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.062      ; 6.353      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.662 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.064      ; 6.355      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.061      ; 6.164      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.063      ; 6.166      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.063      ; 6.166      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.063      ; 6.166      ;
; 13.850 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.063      ; 6.166      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock50Mhz'                                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.389 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ReadRR                              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.641      ;
; 17.705 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.332      ;
; 17.705 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.332      ;
; 17.705 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.332      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.314      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.718 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 2.312      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.739 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 2.292      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[3]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[4]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[5]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.097      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.978 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.066      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.980 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 2.055      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.047      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.047      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.047      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReq                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReady               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxFErr                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxOErr                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.993 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.048      ;
; 17.995 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[7]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.047      ;
; 17.995 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[6]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.047      ;
; 17.995 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[5]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.047      ;
; 17.995 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[4]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.047      ;
; 17.995 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[3]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.047      ;
; 17.995 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[2]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.047      ;
; 17.995 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[1]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.047      ;
; 17.995 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[0]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.047      ;
; 17.995 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[0]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.047      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock50Mhz'                                                                                                                                                                     ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|WriteTR                               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.304      ;
; 1.042 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.308      ;
; 1.042 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.308      ;
; 1.223 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.489      ;
; 1.223 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.489      ;
; 1.223 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.489      ;
; 1.223 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.489      ;
; 1.223 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.489      ;
; 1.223 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.489      ;
; 1.223 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.489      ;
; 1.223 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.489      ;
; 1.223 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.489      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel0              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.491      ;
; 1.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.491      ;
; 1.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.491      ;
; 1.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.491      ;
; 1.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.491      ;
; 1.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.491      ;
; 1.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.491      ;
; 1.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.491      ;
; 1.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.491      ;
; 1.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.491      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.452 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.720      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[0]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[1]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[2]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[3]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[4]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[5]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[0]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[1]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[2]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[3]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[4]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[5]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.465 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.731      ;
; 1.465 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.731      ;
; 1.465 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdDel                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.731      ;
; 1.465 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdEdge                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.731      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 2.336 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.029     ; 2.573      ;
; 2.336 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.029     ; 2.573      ;
; 2.336 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.029     ; 2.573      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 2.864      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 2.862      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 2.864      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 2.864      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 2.864      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 2.862      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.890      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 2.861      ;
; 2.637 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.890      ;
; 2.637 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.890      ;
; 2.637 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.890      ;
; 2.637 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.890      ;
; 2.656 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.902      ;
; 2.656 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.902      ;
; 2.656 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.902      ;
; 2.656 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.902      ;
; 2.656 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.902      ;
; 2.656 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.902      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.049     ; 2.874      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.049     ; 2.874      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.049     ; 2.874      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|waitrequest_reset_override                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.045     ; 2.878      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.045     ; 2.878      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.049     ; 2.874      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.899      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.899      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.899      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.899      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.909      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.909      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.901      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.901      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.909      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.909      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.909      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.909      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.027     ; 2.896      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.027     ; 2.896      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.027     ; 2.896      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.901      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.909      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.909      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.036     ; 2.887      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.036     ; 2.887      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.901      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.901      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.027     ; 2.896      ;
; 2.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.901      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.873      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.873      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.873      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.873      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.873      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.052     ; 2.872      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.052     ; 2.872      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.042     ; 2.882      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.042     ; 2.882      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.042     ; 2.882      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.052     ; 2.872      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.052     ; 2.872      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.052     ; 2.872      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 2.881      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 2.881      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 2.881      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 2.881      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.932      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.931      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.931      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.931      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.904      ;
; 2.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.904      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.317 ; 7.317 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.317 ; 7.317 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.755 ; 3.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.666 ; 3.666 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.755 ; 3.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.580 ; 3.580 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.541 ; 3.541 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.353 ; 3.353 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.329 ; 3.329 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.278 ; 3.278 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.323 ; 3.323 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.389 ; 3.389 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.532 ; 3.532 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.391 ; 3.391 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.428 ; 3.428 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.406 ; 3.406 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.411 ; 3.411 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.650 ; 3.650 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.626 ; 3.626 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.657 ; 4.657 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.652 ; 4.652 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.432 ; 5.432 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.133 ; 5.133 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.914 ; 4.914 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.742 ; 4.742 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 5.382 ; 5.382 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 5.014 ; 5.014 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.704 ; 4.704 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.330 ; 4.330 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.617 ; 4.617 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.682 ; 4.682 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.692 ; 4.692 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.554 ; 4.554 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 5.432 ; 5.432 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.923 ; 4.923 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.940 ; 4.940 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 4.525 ; 4.525 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 5.083 ; 5.083 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 4.493 ; 4.493 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 4.428 ; 4.428 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; 4.743 ; 4.743 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 6.090 ; 6.090 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 6.090 ; 6.090 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162 ; 1.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158 ; 1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149 ; 1.149 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 7.561 ; 7.561 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 7.561 ; 7.561 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.796 ; 6.796 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.781 ; 6.781 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.319 ; 6.319 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.150 ; 6.150 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.239 ; 6.239 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.219 ; 6.219 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.319 ; 6.319 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.208 ; 6.208 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.163 ; 6.163 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.065 ; 6.065 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.309 ; 6.309 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.680 ; 6.680 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.880 ; 2.880 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.716 ; 2.716 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.926 ; 2.926 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.526 ; 2.526 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.501 ; 2.501 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.834 ; 2.834 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 2.611 ; 2.611 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.647 ; 2.647 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 3.335 ; 3.335 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.702 ; 2.702 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 3.053 ; 3.053 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 3.090 ; 3.090 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 3.085 ; 3.085 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.680 ; 6.680 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.555 ; 6.555 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.598 ; 6.598 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.486 ; 6.486 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.573 ; 6.573 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -5.720 ; -5.720 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -5.720 ; -5.720 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -3.048 ; -3.048 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -3.436 ; -3.436 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -3.525 ; -3.525 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -3.350 ; -3.350 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -3.311 ; -3.311 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -3.123 ; -3.123 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -3.099 ; -3.099 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -3.048 ; -3.048 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -3.093 ; -3.093 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -3.159 ; -3.159 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -3.302 ; -3.302 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -3.161 ; -3.161 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -3.198 ; -3.198 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -3.176 ; -3.176 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -3.181 ; -3.181 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -3.420 ; -3.420 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -3.396 ; -3.396 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -4.423 ; -4.423 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -4.392 ; -4.392 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -3.981 ; -3.981 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -4.582 ; -4.582 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -4.361 ; -4.361 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -4.169 ; -4.169 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -4.575 ; -4.575 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -4.507 ; -4.507 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -4.158 ; -4.158 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -4.056 ; -4.056 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -4.081 ; -4.081 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -4.131 ; -4.131 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -4.139 ; -4.139 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -3.981 ; -3.981 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -4.625 ; -4.625 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -4.416 ; -4.416 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -4.394 ; -4.394 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -4.251 ; -4.251 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -4.547 ; -4.547 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -4.232 ; -4.232 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -4.197 ; -4.197 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; -4.512 ; -4.512 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -5.860 ; -5.860 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -5.860 ; -5.860 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.998 ; -0.998 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.994 ; -0.994 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -6.551 ; -6.551 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -7.331 ; -7.331 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -6.566 ; -6.566 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -6.551 ; -6.551 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -5.835 ; -5.835 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -5.920 ; -5.920 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -6.009 ; -6.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -5.989 ; -5.989 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -6.089 ; -6.089 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -5.978 ; -5.978 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -5.933 ; -5.933 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -5.835 ; -5.835 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -6.079 ; -6.079 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -2.271 ; -2.271 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -2.650 ; -2.650 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -2.486 ; -2.486 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -2.696 ; -2.696 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -2.296 ; -2.296 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -2.271 ; -2.271 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -2.604 ; -2.604 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -2.381 ; -2.381 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -2.417 ; -2.417 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -3.105 ; -3.105 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -2.472 ; -2.472 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -2.823 ; -2.823 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -2.860 ; -2.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -2.855 ; -2.855 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -6.450 ; -6.450 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -6.325 ; -6.325 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -6.368 ; -6.368 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -6.256 ; -6.256 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -6.343 ; -6.343 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.456  ; 8.456  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.398  ; 8.398  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.456  ; 8.456  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.425  ; 8.425  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.334  ; 8.334  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.428  ; 8.428  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.344  ; 8.344  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.400  ; 8.400  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.296  ; 8.296  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.293  ; 8.293  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.364 ; 11.364 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.018 ; 11.018 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.936 ; 10.936 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.741  ; 9.741  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.873 ; 10.873 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.364 ; 11.364 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.907  ; 9.907  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.064 ; 11.064 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.278 ; 10.278 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.829 ; 10.829 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.323  ; 9.323  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.503 ; 10.503 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.829 ; 10.829 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.766 ; 10.766 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.607 ; 10.607 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.466 ; 10.466 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.605 ; 10.605 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.660 ; 10.660 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.540 ; 10.540 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.540 ; 10.540 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.371 ; 10.371 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.221 ; 10.221 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.318 ; 10.318 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.267 ; 10.267 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.279 ; 10.279 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.456 ; 10.456 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.647  ; 9.647  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.132  ; 8.132  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.613  ; 8.613  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.460  ; 8.460  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.418  ; 8.418  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.536  ; 8.536  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.529  ; 8.529  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.455  ; 8.455  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.473  ; 8.473  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.560  ; 8.560  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.613  ; 8.613  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.483  ; 8.483  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.436  ; 8.436  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.525  ; 8.525  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.577  ; 8.577  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.456  ; 8.456  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.592  ; 8.592  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.454  ; 8.454  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.460  ; 8.460  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.497  ; 8.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.461  ; 8.461  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.390  ; 8.390  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.642  ; 8.642  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.538  ; 8.538  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.642  ; 8.642  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.436  ; 8.436  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.514  ; 8.514  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.464  ; 8.464  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.607  ; 8.607  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.512  ; 8.512  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.533  ; 8.533  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.408  ; 8.408  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.446  ; 8.446  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.439  ; 8.439  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.392  ; 8.392  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.410  ; 8.410  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.397  ; 8.397  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.554  ; 8.554  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.486  ; 8.486  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.390  ; 8.390  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.383  ; 8.383  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.380  ; 8.380  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.491  ; 9.491  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.663  ; 9.663  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.680  ; 9.680  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 9.527  ; 9.527  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 14.046 ; 14.046 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.635 ; 13.635 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 13.615 ; 13.615 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 12.444 ; 12.444 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.567 ; 13.567 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 14.046 ; 14.046 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 12.642 ; 12.642 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.798 ; 13.798 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 12.924 ; 12.924 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.412 ; 13.412 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 11.693 ; 11.693 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.879 ; 12.879 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 13.190 ; 13.190 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 13.412 ; 13.412 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.023 ; 13.023 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 13.310 ; 13.310 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.041 ; 13.041 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.094 ; 13.094 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.193 ; 13.193 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 13.174 ; 13.174 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 13.013 ; 13.013 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 12.892 ; 12.892 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 12.951 ; 12.951 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 12.902 ; 12.902 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 13.193 ; 13.193 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.080 ; 13.080 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.515 ; 12.515 ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 9.396  ; 9.396  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.450  ; 8.450  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.369  ; 8.369  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.354  ; 8.354  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.450  ; 8.450  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.402  ; 8.402  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.366  ; 8.366  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.379  ; 8.379  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.441  ; 8.441  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.446  ; 8.446  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.406  ; 8.406  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.673 ; 11.673 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.302 ; 11.302 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 11.236 ; 11.236 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 10.051 ; 10.051 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.182 ; 11.182 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 11.673 ; 11.673 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.217 ; 10.217 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.373 ; 11.373 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 10.577 ; 10.577 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.807  ; 8.807  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 11.113 ; 11.113 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 9.624  ; 9.624  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.786 ; 10.786 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 11.113 ; 11.113 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 11.035 ; 11.035 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.916 ; 10.916 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 11.027 ; 11.027 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.919 ; 10.919 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 10.968 ; 10.968 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 8.989  ; 8.989  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.827 ; 10.827 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.827 ; 10.827 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.659 ; 10.659 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.504 ; 10.504 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.600 ; 10.600 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.566 ; 10.566 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 10.537 ; 10.537 ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.756 ; 10.756 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 9.920  ; 9.920  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.120  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.120  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 5.952  ; 5.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.824  ; 5.824  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.800  ; 5.800  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.952  ; 5.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.561  ; 5.561  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.575  ; 5.575  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.545  ; 5.545  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.566  ; 5.566  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 6.432  ; 6.432  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.026  ; 6.026  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.302  ; 6.302  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 5.845  ; 5.845  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.373  ; 6.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.918  ; 5.918  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.432  ; 6.432  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 5.618  ; 5.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.707  ; 6.707  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.434  ; 6.434  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 6.443  ; 6.443  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.707  ; 6.707  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.531  ; 6.531  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.102  ; 6.102  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.080  ; 6.080  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.844  ; 5.844  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.570  ; 6.570  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.392  ; 6.392  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.867  ; 5.867  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.570  ; 6.570  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.570  ; 6.570  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 5.854  ; 5.854  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 6.185  ; 6.185  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 6.216  ; 6.216  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 6.766  ; 6.766  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 6.703  ; 6.703  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 6.658  ; 6.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 6.766  ; 6.766  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.855  ; 5.855  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.874  ; 5.874  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 6.357  ; 6.357  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 6.109  ; 6.109  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 6.462  ; 6.462  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.850  ; 5.850  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 6.098  ; 6.098  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 6.016  ; 6.016  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 6.128  ; 6.128  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 6.387  ; 6.387  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 6.401  ; 6.401  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 6.462  ; 6.462  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 5.645  ; 5.645  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.110  ; 5.110  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.106  ; 5.106  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.102  ; 5.102  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.627  ; 5.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 5.645  ; 5.645  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.606  ; 5.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.608  ; 5.608  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.991  ; 5.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.991  ; 5.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 5.949  ; 5.949  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 5.901  ; 5.901  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.895  ; 5.895  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 5.931  ; 5.931  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.953  ; 5.953  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.949  ; 5.949  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.620  ; 4.620  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.982  ; 4.982  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.961  ; 4.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 4.982  ; 4.982  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.974  ; 4.974  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 4.979  ; 4.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 4.974  ; 4.974  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.945  ; 4.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 4.970  ; 4.970  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 4.976  ; 4.976  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.642  ; 4.642  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.611  ; 4.611  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.662  ; 4.662  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 4.659  ; 4.659  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 6.232  ; 6.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 6.232  ; 6.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 5.917  ; 5.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 5.714  ; 5.714  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 6.089  ; 6.089  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.749  ; 5.749  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 4.851  ; 4.851  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.285  ; 5.285  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.952  ; 5.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.613  ; 6.613  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 5.688  ; 5.688  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 6.226  ; 6.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.613  ; 6.613  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 5.268  ; 5.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 5.496  ; 5.496  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 5.359  ; 5.359  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 6.508  ; 6.508  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 6.421  ; 6.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.342  ; 5.342  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 5.109  ; 5.109  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 5.093  ; 5.093  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.062  ; 5.062  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 5.354  ; 5.354  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.345  ; 5.345  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.871  ; 4.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 5.079  ; 5.079  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.578  ; 4.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.615  ; 4.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.293  ; 8.293  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.398  ; 8.398  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.456  ; 8.456  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.425  ; 8.425  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.334  ; 8.334  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.428  ; 8.428  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.344  ; 8.344  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.400  ; 8.400  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.296  ; 8.296  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.293  ; 8.293  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.741  ; 9.741  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.018 ; 11.018 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.936 ; 10.936 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.741  ; 9.741  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.873 ; 10.873 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.364 ; 11.364 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.907  ; 9.907  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.064 ; 11.064 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.278 ; 10.278 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.323  ; 9.323  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.323  ; 9.323  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.503 ; 10.503 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.829 ; 10.829 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.766 ; 10.766 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.607 ; 10.607 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.466 ; 10.466 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.605 ; 10.605 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.660 ; 10.660 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.647  ; 9.647  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.540 ; 10.540 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.371 ; 10.371 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.221 ; 10.221 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.318 ; 10.318 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.267 ; 10.267 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.279 ; 10.279 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.456 ; 10.456 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.647  ; 9.647  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.132  ; 8.132  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.365  ; 8.365  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.365  ; 8.365  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.372  ; 8.372  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.514  ; 8.514  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.439  ; 8.439  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.433  ; 8.433  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.455  ; 8.455  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.517  ; 8.517  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.512  ; 8.512  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.433  ; 8.433  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.378  ; 8.378  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.480  ; 8.480  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.567  ; 8.567  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.441  ; 8.441  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.563  ; 8.563  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.454  ; 8.454  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.455  ; 8.455  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.405  ; 8.405  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.409  ; 8.409  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.338  ; 8.338  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.392  ; 8.392  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.538  ; 8.538  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.642  ; 8.642  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.436  ; 8.436  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.514  ; 8.514  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.464  ; 8.464  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.607  ; 8.607  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.512  ; 8.512  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.533  ; 8.533  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.408  ; 8.408  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.446  ; 8.446  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.439  ; 8.439  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.392  ; 8.392  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.410  ; 8.410  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.397  ; 8.397  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.554  ; 8.554  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.433  ; 8.433  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.338  ; 8.338  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.353  ; 8.353  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.369  ; 8.369  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.092  ; 9.092  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 8.967  ; 8.967  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.265  ; 9.265  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 9.390  ; 9.390  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 12.444 ; 12.444 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.635 ; 13.635 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 13.615 ; 13.615 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 12.444 ; 12.444 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.567 ; 13.567 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 14.046 ; 14.046 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 12.642 ; 12.642 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.798 ; 13.798 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 12.924 ; 12.924 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 11.693 ; 11.693 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 11.693 ; 11.693 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.879 ; 12.879 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 13.190 ; 13.190 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 13.412 ; 13.412 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.023 ; 13.023 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 13.310 ; 13.310 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.041 ; 13.041 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.094 ; 13.094 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 12.515 ; 12.515 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 13.174 ; 13.174 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 13.013 ; 13.013 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 12.892 ; 12.892 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 12.951 ; 12.951 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 12.902 ; 12.902 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 13.193 ; 13.193 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.080 ; 13.080 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.515 ; 12.515 ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 9.095  ; 9.095  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.354  ; 8.354  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.369  ; 8.369  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.354  ; 8.354  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.450  ; 8.450  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.402  ; 8.402  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.366  ; 8.366  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.379  ; 8.379  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.441  ; 8.441  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.446  ; 8.446  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.406  ; 8.406  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 10.051 ; 10.051 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.302 ; 11.302 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 11.236 ; 11.236 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 10.051 ; 10.051 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.182 ; 11.182 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 11.673 ; 11.673 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.217 ; 10.217 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.373 ; 11.373 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 10.577 ; 10.577 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.807  ; 8.807  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 9.624  ; 9.624  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 9.624  ; 9.624  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.786 ; 10.786 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 11.113 ; 11.113 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 11.035 ; 11.035 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.916 ; 10.916 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 11.027 ; 11.027 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.919 ; 10.919 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 10.968 ; 10.968 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 8.989  ; 8.989  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 9.920  ; 9.920  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.827 ; 10.827 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.659 ; 10.659 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.504 ; 10.504 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.600 ; 10.600 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.566 ; 10.566 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 10.537 ; 10.537 ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.756 ; 10.756 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 9.920  ; 9.920  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.120  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.120  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.628  ; 2.628  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 5.254  ; 5.254  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.351  ; 5.351  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.306  ; 5.306  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.358  ; 5.358  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.254  ; 5.254  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.291  ; 5.291  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.269  ; 5.269  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.258  ; 5.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 5.314  ; 5.314  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 5.754  ; 5.754  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 5.991  ; 5.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 5.541  ; 5.541  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.067  ; 6.067  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.638  ; 5.638  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.128  ; 6.128  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 5.314  ; 5.314  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 5.327  ; 5.327  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 5.763  ; 5.763  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 5.935  ; 5.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.195  ; 6.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.014  ; 6.014  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 5.593  ; 5.593  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 5.568  ; 5.568  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.327  ; 5.327  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 5.389  ; 5.389  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 5.883  ; 5.883  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.389  ; 5.389  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.059  ; 6.059  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.061  ; 6.061  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 5.569  ; 5.569  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.900  ; 5.900  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 5.921  ; 5.921  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 5.582  ; 5.582  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 6.226  ; 6.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 6.045  ; 6.045  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.582  ; 5.582  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.635  ; 5.635  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 6.088  ; 6.088  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.836  ; 5.836  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 5.572  ; 5.572  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.572  ; 5.572  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.823  ; 5.823  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.739  ; 5.739  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.851  ; 5.851  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 6.113  ; 6.113  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 6.130  ; 6.130  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 6.186  ; 6.186  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 4.925  ; 4.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 4.934  ; 4.934  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 4.934  ; 4.934  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 4.925  ; 4.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.450  ; 5.450  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 5.469  ; 5.469  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.431  ; 5.431  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.427  ; 5.427  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.524  ; 5.524  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.596  ; 5.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 5.571  ; 5.571  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 5.524  ; 5.524  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.530  ; 5.530  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 5.538  ; 5.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.576  ; 5.576  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.571  ; 5.571  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.620  ; 4.620  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.945  ; 4.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.961  ; 4.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 4.982  ; 4.982  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.974  ; 4.974  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 4.979  ; 4.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 4.974  ; 4.974  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.945  ; 4.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 4.970  ; 4.970  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 4.976  ; 4.976  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.642  ; 4.642  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.611  ; 4.611  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.662  ; 4.662  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 4.659  ; 4.659  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 4.851  ; 4.851  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 6.232  ; 6.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 5.917  ; 5.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 5.714  ; 5.714  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 6.089  ; 6.089  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.749  ; 5.749  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 4.851  ; 4.851  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.285  ; 5.285  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.952  ; 5.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 4.578  ; 4.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 5.688  ; 5.688  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 6.226  ; 6.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.613  ; 6.613  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 5.268  ; 5.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 5.496  ; 5.496  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 5.359  ; 5.359  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 6.508  ; 6.508  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 6.421  ; 6.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.342  ; 5.342  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 5.109  ; 5.109  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 5.093  ; 5.093  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.062  ; 5.062  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 5.354  ; 5.354  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.345  ; 5.345  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.871  ; 4.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 5.079  ; 5.079  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.578  ; 4.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.615  ; 4.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.366 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.409 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.437 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.422 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.402 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.367 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.373 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.373 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.366 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.383 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.383 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.375 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.375 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.372 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.372 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.370 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.370 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.359 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.653 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.653 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.379 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.379 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.359 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.369 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.379 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.660 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.366 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.409 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.437 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.422 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.402 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.367 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.373 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.373 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.366 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.383 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.383 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.375 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.375 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.372 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.372 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.370 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.370 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.166 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.460 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.460 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.186 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.186 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.166 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.176 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.186 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.467 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.366     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.409     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.437     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.422     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.402     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.367     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.373     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.373     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.366     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.383     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.383     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.375     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.375     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.372     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.372     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.370     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.370     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.359     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.653     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.653     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.379     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.379     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.359     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.369     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.379     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.660     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.366     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.409     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.437     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.422     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.402     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.367     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.373     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.373     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.366     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.383     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.383     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.375     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.375     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.372     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.372     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.370     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.370     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.166     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.460     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.460     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.186     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.186     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.166     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.176     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.186     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.467     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 6.812  ; 0.000         ;
; clock50Mhz                                                             ; 8.321  ; 0.000         ;
; inst13                                                                 ; 37.717 ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 37.814 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; -1.598 ; -44.833       ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.215  ; 0.000         ;
; inst13                                                                 ; 0.215  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.215  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 6.922  ; 0.000         ;
; clock50Mhz                                                    ; 18.657 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; clock50Mhz                                                    ; 0.583 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.220 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 0.204 ; 0.500         ; 0.296       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 6.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.613      ;
; 6.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.594      ;
; 6.832 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.601      ;
; 6.875 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.550      ;
; 6.879 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.591     ; 1.562      ;
; 6.882 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[3]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.556      ;
; 6.885 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[1]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.595     ; 1.552      ;
; 6.885 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.546      ;
; 6.888 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.543      ;
; 6.893 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.538      ;
; 6.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.588     ; 1.531      ;
; 6.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.596     ; 1.479      ;
; 6.960 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.465      ;
; 6.974 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.604     ; 1.454      ;
; 6.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.458      ;
; 6.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[2]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.451      ;
; 7.016 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.409      ;
; 7.034 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[7]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.404      ;
; 7.046 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.379      ;
; 7.051 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[1]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.387      ;
; 7.053 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.376      ;
; 7.060 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[0]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.378      ;
; 7.062 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.595     ; 1.375      ;
; 7.070 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.359      ;
; 7.091 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.343      ;
; 7.098 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[4]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.595     ; 1.339      ;
; 7.106 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.596     ; 1.330      ;
; 7.111 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.314      ;
; 7.112 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[6]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.595     ; 1.325      ;
; 7.120 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[5]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.318      ;
; 7.129 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.300      ;
; 7.135 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.298      ;
; 7.135 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.604     ; 1.293      ;
; 7.154 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.596     ; 1.282      ;
; 7.154 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[5]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.595     ; 1.283      ;
; 7.161 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.273      ;
; 7.165 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.273      ;
; 7.166 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.264      ;
; 7.173 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.256      ;
; 7.177 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.248      ;
; 7.179 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.254      ;
; 7.180 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.249      ;
; 7.184 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.247      ;
; 7.189 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.240      ;
; 7.200 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 1.225      ;
; 7.205 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[4]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.233      ;
; 7.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.202      ;
; 7.231 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[0]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.595     ; 1.206      ;
; 7.234 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDout[6]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.204      ;
; 7.237 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.193      ;
; 7.244 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.185      ;
; 7.245 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.188      ;
; 7.246 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.187      ;
; 7.246 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.183      ;
; 7.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.184      ;
; 7.258 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.174      ;
; 7.261 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.170      ;
; 7.264 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.165      ;
; 7.270 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.168      ;
; 7.294 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.136      ;
; 7.299 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.131      ;
; 7.303 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.593     ; 1.136      ;
; 7.311 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.119      ;
; 7.337 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.096      ;
; 7.338 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.094      ;
; 7.346 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.083      ;
; 7.372 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.058      ;
; 7.387 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.042      ;
; 7.417 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.016      ;
; 7.426 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.003      ;
; 7.473 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 0.952      ;
; 7.497 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 0.928      ;
; 7.503 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 0.926      ;
; 7.542 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 0.891      ;
; 7.653 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 0.780      ;
; 8.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.485      ;
; 8.551 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.475      ;
; 8.603 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.428      ;
; 8.675 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.360      ;
; 8.680 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.351      ;
; 8.683 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.352      ;
; 8.698 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.333      ;
; 8.700 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.329      ;
; 8.709 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.319      ;
; 8.711 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.317      ;
; 8.730 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.298      ;
; 8.741 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.288      ;
; 8.754 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.274      ;
; 8.757 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.271      ;
; 8.764 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.264      ;
; 8.769 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.266      ;
; 8.770 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.265      ;
; 8.771 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.264      ;
; 8.813 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.219      ;
; 8.841 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.188      ;
; 8.844 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.185      ;
; 8.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.182      ;
; 8.851 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.177      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.179      ;
; 8.855 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.173      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                                                                                 ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 8.321 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.004     ; 1.707      ;
; 8.378 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.004     ; 1.650      ;
; 8.391 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.002      ; 1.643      ;
; 8.393 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.002      ; 1.641      ;
; 8.432 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.009     ; 1.591      ;
; 8.436 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.009     ; 1.587      ;
; 8.476 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.002      ; 1.558      ;
; 8.538 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                     ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.334      ; 1.795      ;
; 8.592 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.002      ; 1.442      ;
; 8.594 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.002      ; 1.440      ;
; 8.594 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                     ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.334      ; 1.739      ;
; 8.598 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.002      ; 1.436      ;
; 8.607 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                     ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.334      ; 1.726      ;
; 8.610 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                     ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.332      ; 1.721      ;
; 8.635 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                     ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.332      ; 1.696      ;
; 8.712 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.002      ; 1.322      ;
; 8.715 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                     ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.332      ; 1.616      ;
; 8.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 2.857      ;
; 8.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 2.857      ;
; 8.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 2.857      ;
; 8.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 2.857      ;
; 8.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 2.857      ;
; 8.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 2.857      ;
; 8.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 2.857      ;
; 8.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 2.857      ;
; 8.784 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.600      ; 2.848      ;
; 8.784 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.600      ; 2.848      ;
; 8.784 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.600      ; 2.848      ;
; 8.784 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.600      ; 2.848      ;
; 8.784 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.600      ; 2.848      ;
; 8.784 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.600      ; 2.848      ;
; 8.792 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.023      ; 1.263      ;
; 8.793 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.009     ; 1.230      ;
; 8.793 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.842      ;
; 8.793 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.842      ;
; 8.793 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.842      ;
; 8.793 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.842      ;
; 8.793 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.842      ;
; 8.793 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.842      ;
; 8.793 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.842      ;
; 8.793 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.842      ;
; 8.796 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.833      ;
; 8.796 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.833      ;
; 8.796 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.833      ;
; 8.796 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.833      ;
; 8.796 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.833      ;
; 8.796 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.833      ;
; 8.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.838      ;
; 8.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.838      ;
; 8.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.838      ;
; 8.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.838      ;
; 8.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.838      ;
; 8.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.838      ;
; 8.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.838      ;
; 8.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.603      ; 2.838      ;
; 8.798 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge                                                                                                                            ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.009     ; 1.225      ;
; 8.800 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.829      ;
; 8.800 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.829      ;
; 8.800 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.829      ;
; 8.800 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.829      ;
; 8.800 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.829      ;
; 8.800 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.597      ; 2.829      ;
; 8.801 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                     ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.332      ; 1.530      ;
; 8.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.825      ;
; 8.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.825      ;
; 8.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.825      ;
; 8.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.825      ;
; 8.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.825      ;
; 8.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.825      ;
; 8.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.825      ;
; 8.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.825      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.590      ; 2.808      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.590      ; 2.808      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.590      ; 2.808      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.590      ; 2.808      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.590      ; 2.808      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.590      ; 2.808      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.590      ; 2.808      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.598      ; 2.816      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.598      ; 2.816      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.598      ; 2.816      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.598      ; 2.816      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.598      ; 2.816      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.598      ; 2.816      ;
; 8.819 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst17|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.009     ; 1.204      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.593      ; 2.806      ;
; 8.822 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst17|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_TX:TxDev|TxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.009     ; 1.201      ;
; 8.826 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.587      ; 2.793      ;
; 8.826 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.587      ; 2.793      ;
; 8.826 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.587      ; 2.793      ;
; 8.826 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.587      ; 2.793      ;
; 8.826 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.587      ; 2.793      ;
; 8.826 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.587      ; 2.793      ;
; 8.826 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; OnChipM68xxIO:inst2|ACIA_6850:inst18|TranReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.587      ; 2.793      ;
; 8.827 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.032      ; 1.237      ;
; 8.828 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge                                                                                                                            ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.009     ; 1.195      ;
; 8.829 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.807      ;
; 8.829 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.807      ;
; 8.829 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.807      ;
; 8.829 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.807      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 37.717 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 2.304      ;
; 37.760 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 2.259      ;
; 38.063 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 1.956      ;
; 38.122 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.912      ;
; 38.125 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.909      ;
; 38.126 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.908      ;
; 38.138 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 1.881      ;
; 38.165 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.867      ;
; 38.166 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 1.855      ;
; 38.168 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.864      ;
; 38.169 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.863      ;
; 38.171 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 1.850      ;
; 38.184 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.848      ;
; 38.207 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.005     ; 1.820      ;
; 38.227 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.803      ;
; 38.278 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.750      ;
; 38.281 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.003     ; 1.748      ;
; 38.282 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.754      ;
; 38.292 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.005     ; 1.735      ;
; 38.302 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.736      ;
; 38.321 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.705      ;
; 38.324 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.712      ;
; 38.344 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 1.677      ;
; 38.398 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.633      ;
; 38.404 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 1.617      ;
; 38.413 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.625      ;
; 38.420 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.003     ; 1.609      ;
; 38.441 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.588      ;
; 38.448 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 1.577      ;
; 38.468 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.564      ;
; 38.471 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.561      ;
; 38.472 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.560      ;
; 38.501 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.528      ;
; 38.511 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.525      ;
; 38.518 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.010      ; 1.524      ;
; 38.519 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.511      ;
; 38.520 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.513      ;
; 38.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.510      ;
; 38.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.506      ;
; 38.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.506      ;
; 38.528 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.504      ;
; 38.543 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.489      ;
; 38.546 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.486      ;
; 38.547 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.485      ;
; 38.559 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.477      ;
; 38.560 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.474      ;
; 38.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.461      ;
; 38.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.461      ;
; 38.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.003     ; 1.460      ;
; 38.571 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.459      ;
; 38.591 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.439      ;
; 38.601 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.437      ;
; 38.602 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.433      ;
; 38.602 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.436      ;
; 38.602 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.430      ;
; 38.624 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.402      ;
; 38.639 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 1.400      ;
; 38.640 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.394      ;
; 38.651 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.378      ;
; 38.654 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.375      ;
; 38.664 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.367      ;
; 38.666 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.366      ;
; 38.667 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.364      ;
; 38.669 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.362      ;
; 38.672 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.359      ;
; 38.689 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.347      ;
; 38.691 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.345      ;
; 38.692 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.344      ;
; 38.693 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.339      ;
; 38.698 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.334      ;
; 38.699 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.327      ;
; 38.710 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.318      ;
; 38.713 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.322      ;
; 38.722 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.313      ;
; 38.725 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.304      ;
; 38.746 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.283      ;
; 38.749 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.282      ;
; 38.753 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.285      ;
; 38.757 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.003     ; 1.272      ;
; 38.771 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.267      ;
; 38.773 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.249      ;
; 38.800 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.003     ; 1.229      ;
; 38.805 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.226      ;
; 38.813 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.221      ;
; 38.813 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.215      ;
; 38.814 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.220      ;
; 38.817 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.217      ;
; 38.818 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.216      ;
; 38.818 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.210      ;
; 38.819 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.210      ;
; 38.819 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.215      ;
; 38.822 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.212      ;
; 38.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.202      ;
; 38.839 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.196      ;
; 38.840 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.195      ;
; 38.842 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.189      ;
; 38.845 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.186      ;
; 38.846 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.183      ;
; 38.855 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.183      ;
; 38.867 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.163      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 37.814 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.218      ;
; 37.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.210      ;
; 37.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.210      ;
; 37.888 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.146      ;
; 37.894 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.138      ;
; 37.894 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.138      ;
; 37.899 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.133      ;
; 37.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.125      ;
; 37.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.125      ;
; 37.914 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.116      ;
; 37.915 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.115      ;
; 37.919 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.111      ;
; 37.988 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.044      ;
; 37.989 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.043      ;
; 37.993 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.039      ;
; 37.999 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.031      ;
; 38.000 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.030      ;
; 38.004 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.026      ;
; 38.007 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.025      ;
; 38.027 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.007      ;
; 38.033 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.999      ;
; 38.033 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.999      ;
; 38.048 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.985      ;
; 38.081 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.953      ;
; 38.092 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.940      ;
; 38.122 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.913      ;
; 38.127 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.905      ;
; 38.128 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.904      ;
; 38.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.905      ;
; 38.132 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.900      ;
; 38.133 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.900      ;
; 38.135 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.897      ;
; 38.135 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.897      ;
; 38.140 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.894      ;
; 38.146 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.886      ;
; 38.146 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.886      ;
; 38.171 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.863      ;
; 38.177 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.855      ;
; 38.177 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.855      ;
; 38.210 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.823      ;
; 38.218 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.816      ;
; 38.220 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.814      ;
; 38.224 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.808      ;
; 38.224 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.808      ;
; 38.229 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.803      ;
; 38.230 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.802      ;
; 38.234 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.798      ;
; 38.240 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.792      ;
; 38.241 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.791      ;
; 38.245 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.787      ;
; 38.261 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.774      ;
; 38.265 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.769      ;
; 38.271 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.761      ;
; 38.271 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.761      ;
; 38.271 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.761      ;
; 38.272 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.760      ;
; 38.276 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.756      ;
; 38.284 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.751      ;
; 38.295 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.738      ;
; 38.318 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.714      ;
; 38.319 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.713      ;
; 38.322 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.712      ;
; 38.323 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.709      ;
; 38.333 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.701      ;
; 38.364 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.670      ;
; 38.365 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.667      ;
; 38.366 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.666      ;
; 38.370 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.662      ;
; 38.411 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.623      ;
; 38.423 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.612      ;
; 38.458 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.576      ;
; 38.500 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.534      ;
; 38.506 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.526      ;
; 38.506 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.526      ;
; 38.600 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.432      ;
; 38.601 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.431      ;
; 38.605 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.427      ;
; 38.636 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.399      ;
; 38.641 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.393      ;
; 38.783 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.252      ;
; 38.798 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.237      ;
; 38.825 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.210      ;
; 38.864 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.166      ;
; 38.872 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.163      ;
; 38.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.160      ;
; 38.919 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.116      ;
; 38.975 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.060      ;
; 39.020 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.015      ;
; 39.037 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 0.998      ;
; 39.041 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.991      ;
; 39.079 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.953      ;
; 39.095 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 0.940      ;
; 39.101 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.931      ;
; 39.131 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.901      ;
; 39.149 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.883      ;
; 39.185 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.847      ;
; 39.190 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 0.840      ;
; 39.272 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.760      ;
; 39.278 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.754      ;
; 39.311 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.721      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                   ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.598 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.672      ; 0.367      ;
; -1.598 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.672      ; 0.367      ;
; -1.365 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.392      ;
; -1.360 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.397      ;
; -1.360 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.397      ;
; -1.359 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.398      ;
; -1.296 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.621      ; 0.477      ;
; -1.293 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.621      ; 0.480      ;
; -1.290 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.621      ; 0.483      ;
; -1.290 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.467      ;
; -1.288 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.621      ; 0.485      ;
; -1.288 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.469      ;
; -1.288 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.469      ;
; -1.244 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 0.514      ;
; -1.209 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.621      ; 0.564      ;
; -1.172 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.621      ; 0.601      ;
; -1.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.621      ; 0.688      ;
; -0.864 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 0.907      ;
; -0.822 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 0.936      ;
; -0.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.642      ; 0.975      ;
; -0.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 0.990      ;
; -0.725 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.594      ; 1.021      ;
; -0.723 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 1.029      ;
; -0.684 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 1.087      ;
; -0.650 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.610      ; 1.112      ;
; -0.636 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.114      ;
; -0.633 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 1.158      ;
; -0.622 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.153      ;
; -0.617 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.637      ; 1.172      ;
; -0.616 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.637      ; 1.173      ;
; -0.614 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[2]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 1.177      ;
; -0.594 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.156      ;
; -0.588 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.153      ;
; -0.587 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst17|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.154      ;
; -0.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 1.172      ;
; -0.574 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 1.183      ;
; -0.556 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.212      ;
; -0.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.209      ;
; -0.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.607      ; 1.224      ;
; -0.528 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.252      ;
; -0.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.255      ;
; -0.515 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[6]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.618      ; 1.255      ;
; -0.510 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.618      ; 1.260      ;
; -0.494 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.256      ;
; -0.485 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.283      ;
; -0.484 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.284      ;
; -0.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.610      ; 1.280      ;
; -0.480 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.288      ;
; -0.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.290      ;
; -0.475 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.571      ; 1.248      ;
; -0.445 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.323      ;
; -0.440 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.328      ;
; -0.440 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.328      ;
; -0.419 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.361      ;
; -0.410 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.358      ;
; -0.408 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.360      ;
; -0.393 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.357      ;
; -0.393 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.637      ; 1.396      ;
; -0.393 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.637      ; 1.396      ;
; -0.360 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst17|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.610      ; 1.402      ;
; -0.359 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.610      ; 1.403      ;
; -0.332 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 1.426      ;
; -0.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.592      ; 1.487      ;
; -0.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13]    ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 1.501      ;
; -0.244 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 1.513      ;
; -0.232 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 1.525      ;
; -0.231 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.537      ;
; -0.229 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.539      ;
; -0.224 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.539      ;
; -0.209 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[1]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.559      ;
; -0.208 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15]    ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 1.550      ;
; -0.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 1.560      ;
; -0.191 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.602      ; 1.563      ;
; -0.189 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 1.568      ;
; -0.167 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[6]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.583      ;
; -0.139 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14]    ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 1.619      ;
; -0.121 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12]    ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 1.637      ;
; -0.109 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.641      ;
; -0.109 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]    ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 1.648      ;
; -0.105 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11]    ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 1.652      ;
; -0.067 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.602      ; 1.687      ;
; -0.006 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 1.752      ;
; -0.002 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.594      ; 1.744      ;
; 0.012  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.752      ;
; 0.012  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.752      ;
; 0.012  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.752      ;
; 0.012  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.752      ;
; 0.012  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.752      ;
; 0.012  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.752      ;
; 0.012  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.752      ;
; 0.012  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.752      ;
; 0.068  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.592      ; 1.812      ;
; 0.068  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.592      ; 1.812      ;
; 0.068  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.592      ; 1.812      ;
; 0.073  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.574      ; 1.799      ;
; 0.073  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.574      ; 1.799      ;
; 0.073  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.574      ; 1.799      ;
; 0.079  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.591      ; 1.822      ;
; 0.087  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.571      ; 1.810      ;
; 0.092  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.601      ; 1.845      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.367 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.522      ;
; 0.474 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.629      ;
; 0.497 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.649      ;
; 0.535 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.687      ;
; 0.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.721      ;
; 0.602 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.754      ;
; 0.608 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.760      ;
; 0.690 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 0.840      ;
; 0.695 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.847      ;
; 0.726 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.881      ;
; 0.731 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.883      ;
; 0.749 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.901      ;
; 0.772 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.927      ;
; 0.779 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.931      ;
; 0.785 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.940      ;
; 0.801 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.953      ;
; 0.826 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.981      ;
; 0.839 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.991      ;
; 0.843 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.998      ;
; 0.860 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.015      ;
; 0.874 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.029      ;
; 0.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.060      ;
; 0.947 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.102      ;
; 1.016 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.166      ;
; 1.065 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.217      ;
; 1.082 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.237      ;
; 1.086 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.241      ;
; 1.098 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.250      ;
; 1.121 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.273      ;
; 1.187 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.341      ;
; 1.199 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.354      ;
; 1.200 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.352      ;
; 1.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.353      ;
; 1.206 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.360      ;
; 1.218 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.370      ;
; 1.249 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.401      ;
; 1.271 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.423      ;
; 1.279 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.431      ;
; 1.280 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.432      ;
; 1.294 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.446      ;
; 1.309 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.461      ;
; 1.327 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.480      ;
; 1.330 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.482      ;
; 1.332 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.486      ;
; 1.338 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.493      ;
; 1.344 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.498      ;
; 1.353 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.505      ;
; 1.362 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.514      ;
; 1.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.522      ;
; 1.374 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.526      ;
; 1.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.531      ;
; 1.378 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.530      ;
; 1.396 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.548      ;
; 1.400 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.552      ;
; 1.401 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.553      ;
; 1.412 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.565      ;
; 1.416 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.570      ;
; 1.423 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.575      ;
; 1.432 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.584      ;
; 1.438 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.590      ;
; 1.438 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.592      ;
; 1.457 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.612      ;
; 1.461 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.613      ;
; 1.470 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.624      ;
; 1.476 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.630      ;
; 1.480 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.632      ;
; 1.502 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.654      ;
; 1.506 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.660      ;
; 1.540 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.692      ;
; 1.548 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.700      ;
; 1.554 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.708      ;
; 1.562 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.714      ;
; 1.576 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.730      ;
; 1.585 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.738      ;
; 1.596 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.751      ;
; 1.609 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.761      ;
; 1.614 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.768      ;
; 1.656 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.808      ;
; 1.660 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.814      ;
; 1.670 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.823      ;
; 1.734 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.886      ;
; 1.745 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.897      ;
; 1.748 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.900      ;
; 1.752 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.904      ;
; 1.753 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.905      ;
; 1.791 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.943      ;
; 1.847 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.999      ;
; 1.847 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.999      ;
; 1.853 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.007      ;
; 1.873 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.025      ;
; 1.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.026      ;
; 1.880 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.030      ;
; 1.881 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.031      ;
; 1.891 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.043      ;
; 1.892 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.044      ;
; 1.961 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.111      ;
; 1.965 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.115      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst13'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.408 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.560      ;
; 0.426 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.578      ;
; 0.512 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.663      ;
; 0.529 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.681      ;
; 0.538 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.690      ;
; 0.542 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.694      ;
; 0.572 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.723      ;
; 0.608 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.760      ;
; 0.649 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.003     ; 0.798      ;
; 0.668 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.820      ;
; 0.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.831      ;
; 0.691 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.003     ; 0.840      ;
; 0.704 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.856      ;
; 0.724 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.876      ;
; 0.725 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.877      ;
; 0.742 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.007      ; 0.901      ;
; 0.745 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.896      ;
; 0.750 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.901      ;
; 0.751 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.906      ;
; 0.772 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.003     ; 0.921      ;
; 0.784 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.936      ;
; 0.785 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.937      ;
; 0.787 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.939      ;
; 0.787 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.939      ;
; 0.795 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 0.949      ;
; 0.795 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.946      ;
; 0.796 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.948      ;
; 0.815 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.967      ;
; 0.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.969      ;
; 0.821 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.974      ;
; 0.825 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 0.979      ;
; 0.828 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 0.982      ;
; 0.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 0.983      ;
; 0.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 0.977      ;
; 0.837 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 0.991      ;
; 0.849 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.003     ; 0.998      ;
; 0.855 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.006      ;
; 0.857 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.010      ;
; 0.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.027      ;
; 0.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.033      ;
; 0.889 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.043      ;
; 0.889 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.037      ;
; 0.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.055      ;
; 0.931 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.081      ;
; 0.933 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.083      ;
; 0.934 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.090      ;
; 0.941 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.093      ;
; 0.946 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.101      ;
; 0.949 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.101      ;
; 0.949 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.101      ;
; 0.953 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.106      ;
; 0.960 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.112      ;
; 0.963 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.115      ;
; 0.965 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.117      ;
; 0.973 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.122      ;
; 0.976 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.125      ;
; 0.977 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.127      ;
; 0.998 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.148      ;
; 1.006 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.156      ;
; 1.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.158      ;
; 1.009 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.161      ;
; 1.022 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.180      ;
; 1.025 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.183      ;
; 1.028 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.179      ;
; 1.033 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.184      ;
; 1.034 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.184      ;
; 1.040 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.195      ;
; 1.041 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.196      ;
; 1.041 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.196      ;
; 1.051 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.202      ;
; 1.058 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.210      ;
; 1.058 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.212      ;
; 1.061 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.215      ;
; 1.062 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.216      ;
; 1.062 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.210      ;
; 1.063 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.217      ;
; 1.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.222      ;
; 1.066 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.220      ;
; 1.067 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.221      ;
; 1.067 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.215      ;
; 1.075 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.226      ;
; 1.080 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.003     ; 1.229      ;
; 1.083 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; -0.003     ; 1.232      ;
; 1.101 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.250      ;
; 1.104 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.253      ;
; 1.107 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 0.000        ; -0.010     ; 1.249      ;
; 1.109 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.267      ;
; 1.121 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.277      ;
; 1.127 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.285      ;
; 1.131 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.282      ;
; 1.134 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.283      ;
; 1.136 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.285      ;
; 1.146 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.298      ;
; 1.147 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.298      ;
; 1.148 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.297      ;
; 1.155 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.304      ;
; 1.157 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.313      ;
; 1.181 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 1.327      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                             ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_2_dff         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_2_dff         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_1_dff         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_1_dff         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.021      ; 3.131      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 6.922  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 3.128      ;
; 16.652 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_bht_data[1]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.054      ; 3.401      ;
; 16.652 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_bht_data[0]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.054      ; 3.401      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.348      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[20]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[21]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[22]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[23]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[24]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[25]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[26]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[27]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[28]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[29]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[30]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.692 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[31]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.349      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.065      ; 3.341      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.342      ;
; 16.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.066      ; 3.342      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock50Mhz'                                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.657 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ReadRR                              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.369      ;
; 18.810 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.012     ; 1.210      ;
; 18.811 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 1.222      ;
; 18.811 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 1.222      ;
; 18.811 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 1.222      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.204      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.196      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[3]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[4]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[5]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.005     ; 1.114      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.946 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.001     ; 1.085      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.951 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.088      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReq                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReady               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxFErr                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxOErr                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]             ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.081      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel0              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.074      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.078      ;
; 18.959 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[7]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.079      ;
; 18.959 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[6]         ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.079      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock50Mhz'                                                                                                                                                                     ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|WriteTR                               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|StatReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.588 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.820      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.820      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.820      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.820      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.820      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.820      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.820      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.820      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel0              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.820      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.925      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDatDel0              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxDatEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[0]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[1]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[2]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[3]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[4]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[5]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.931      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst2|ACIA_6850:inst18|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst18|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.220 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.344      ;
; 1.220 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.344      ;
; 1.220 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.344      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.590 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.708      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.036     ; 1.707      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.708      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.708      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.708      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.036     ; 1.707      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 1.729      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.591 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.705      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.742      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.768      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.768      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.768      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.768      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.768      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.768      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.768      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.768      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.768      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.742      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.742      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.742      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.741      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.742      ;
; 1.610 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.742      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.045     ; 1.718      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.045     ; 1.718      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.045     ; 1.718      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.045     ; 1.718      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.048     ; 1.715      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.048     ; 1.715      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.725      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.725      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.038     ; 1.725      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.048     ; 1.715      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.048     ; 1.715      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.048     ; 1.715      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.039     ; 1.724      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.039     ; 1.724      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.039     ; 1.724      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.039     ; 1.724      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.748      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.748      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.768      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.768      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.768      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.742      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.742      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.768      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.768      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.742      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.742      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.748      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.748      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.742      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.742      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.768      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.748      ;
; 1.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.748      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 3.951 ; 3.951 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 3.951 ; 3.951 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 1.983 ; 1.983 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 1.944 ; 1.944 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 1.983 ; 1.983 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 1.909 ; 1.909 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 1.875 ; 1.875 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 1.791 ; 1.791 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 1.771 ; 1.771 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 1.738 ; 1.738 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 1.778 ; 1.778 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 1.825 ; 1.825 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 1.896 ; 1.896 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 1.815 ; 1.815 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 1.837 ; 1.837 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 1.821 ; 1.821 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 1.837 ; 1.837 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 1.928 ; 1.928 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 1.910 ; 1.910 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 2.526 ; 2.526 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 2.547 ; 2.547 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 2.707 ; 2.707 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 2.575 ; 2.575 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 2.484 ; 2.484 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 2.401 ; 2.401 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 2.689 ; 2.689 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 2.529 ; 2.529 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 2.386 ; 2.386 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 2.184 ; 2.184 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 2.338 ; 2.338 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 2.386 ; 2.386 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 2.390 ; 2.390 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 2.306 ; 2.306 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 2.707 ; 2.707 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 2.493 ; 2.493 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 2.500 ; 2.500 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 2.293 ; 2.293 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 2.526 ; 2.526 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 2.451 ; 2.451 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 2.432 ; 2.432 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; 2.587 ; 2.587 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 3.412 ; 3.412 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 3.412 ; 3.412 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 0.830 ; 0.830 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 0.827 ; 0.827 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 0.818 ; 0.818 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 4.375 ; 4.375 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 4.375 ; 4.375 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 3.999 ; 3.999 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 3.989 ; 3.989 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 3.743 ; 3.743 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 3.657 ; 3.657 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 3.704 ; 3.704 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 3.702 ; 3.702 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 3.743 ; 3.743 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 3.680 ; 3.680 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 3.652 ; 3.652 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 3.650 ; 3.650 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 3.736 ; 3.736 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 3.905 ; 3.905 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 1.586 ; 1.586 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 1.479 ; 1.479 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 1.631 ; 1.631 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 1.377 ; 1.377 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 1.422 ; 1.422 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 1.516 ; 1.516 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.426 ; 1.426 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 1.539 ; 1.539 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 1.883 ; 1.883 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 1.501 ; 1.501 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 1.643 ; 1.643 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 1.633 ; 1.633 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 1.661 ; 1.661 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 3.905 ; 3.905 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 3.858 ; 3.858 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 3.862 ; 3.862 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 3.813 ; 3.813 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 3.872 ; 3.872 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -3.199 ; -3.199 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.199 ; -3.199 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.618 ; -1.618 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.824 ; -1.824 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.863 ; -1.863 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.789 ; -1.789 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.755 ; -1.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.671 ; -1.671 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.651 ; -1.651 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.618 ; -1.618 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.658 ; -1.658 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.705 ; -1.705 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.776 ; -1.776 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.695 ; -1.695 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.717 ; -1.717 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.701 ; -1.701 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.717 ; -1.717 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.808 ; -1.808 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.790 ; -1.790 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.401 ; -2.401 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.401 ; -2.401 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -2.033 ; -2.033 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.311 ; -2.311 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.218 ; -2.218 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.128 ; -2.128 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.294 ; -2.294 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.293 ; -2.293 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.125 ; -2.125 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.042 ; -2.042 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.081 ; -2.081 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.122 ; -2.122 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -2.124 ; -2.124 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.033 ; -2.033 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.312 ; -2.312 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.257 ; -2.257 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.239 ; -2.239 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.151 ; -2.151 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.269 ; -2.269 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.306 ; -2.306 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.311 ; -2.311 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; -2.466 ; -2.466 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -3.292 ; -3.292 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -3.292 ; -3.292 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -3.869 ; -3.869 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -4.255 ; -4.255 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.879 ; -3.879 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.869 ; -3.869 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.530 ; -3.530 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.537 ; -3.537 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.584 ; -3.584 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.582 ; -3.582 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.623 ; -3.623 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.560 ; -3.560 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.532 ; -3.532 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.530 ; -3.530 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.616 ; -3.616 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.257 ; -1.257 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.466 ; -1.466 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.359 ; -1.359 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.511 ; -1.511 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.257 ; -1.257 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.302 ; -1.302 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.396 ; -1.396 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.306 ; -1.306 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.419 ; -1.419 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.763 ; -1.763 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.381 ; -1.381 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.523 ; -1.523 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.513 ; -1.513 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.541 ; -1.541 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.785 ; -3.785 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.738 ; -3.738 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.742 ; -3.742 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.693 ; -3.693 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.752 ; -3.752 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.498  ; 4.498  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.487  ; 4.487  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.496  ; 4.496  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.480  ; 4.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.438  ; 4.438  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.498  ; 4.498  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.434  ; 4.434  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.451  ; 4.451  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.445  ; 4.445  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.435  ; 4.435  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.941  ; 5.941  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.769  ; 5.769  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.721  ; 5.721  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.248  ; 5.248  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.710  ; 5.710  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.941  ; 5.941  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.318  ; 5.318  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.782  ; 5.782  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.500  ; 5.500  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.687  ; 5.687  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.039  ; 5.039  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.531  ; 5.531  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.687  ; 5.687  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.647  ; 5.647  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.634  ; 5.634  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.502  ; 5.502  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.569  ; 5.569  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.603  ; 5.603  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.532  ; 5.532  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.532  ; 5.532  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.452  ; 5.452  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.387  ; 5.387  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.442  ; 5.442  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.407  ; 5.407  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.405  ; 5.405  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.492  ; 5.492  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.496  ; 4.496  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.674  ; 4.674  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.605  ; 4.605  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.606  ; 4.606  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.625  ; 4.625  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.597  ; 4.597  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.605  ; 4.605  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.642  ; 4.642  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.674  ; 4.674  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.585  ; 4.585  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.625  ; 4.625  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.646  ; 4.646  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.655  ; 4.655  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.574  ; 4.574  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.575  ; 4.575  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.620  ; 4.620  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.730  ; 4.730  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.690  ; 4.690  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.730  ; 4.730  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.658  ; 4.658  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.674  ; 4.674  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.646  ; 4.646  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.699  ; 4.699  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.654  ; 4.654  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.665  ; 4.665  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.661  ; 4.661  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.670  ; 4.670  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.655  ; 4.655  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.647  ; 4.647  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.660  ; 4.660  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.645  ; 4.645  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.647  ; 4.647  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.676  ; 4.676  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.677  ; 4.677  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.628  ; 4.628  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.600  ; 4.600  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 5.099  ; 5.099  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 5.141  ; 5.141  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.130  ; 5.130  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.091  ; 5.091  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.805  ; 7.805  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.599  ; 7.599  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.596  ; 7.596  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.126  ; 7.126  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.582  ; 7.582  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.805  ; 7.805  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.216  ; 7.216  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.677  ; 7.677  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.349  ; 7.349  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.499  ; 7.499  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 6.756  ; 6.756  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.248  ; 7.248  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.396  ; 7.396  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.499  ; 7.499  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.385  ; 7.385  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.425  ; 7.425  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.319  ; 7.319  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.349  ; 7.349  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.382  ; 7.382  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.373  ; 7.373  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.299  ; 7.299  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.254  ; 7.254  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.285  ; 7.285  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.267  ; 7.267  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.382  ; 7.382  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.331  ; 7.331  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.105  ; 7.105  ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 5.055  ; 5.055  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.521  ; 4.521  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.496  ; 4.496  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.469  ; 4.469  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.521  ; 4.521  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.451  ; 4.451  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.487  ; 4.487  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.496  ; 4.496  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.505  ; 4.505  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.496  ; 4.496  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.467  ; 4.467  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 6.078  ; 6.078  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.900  ; 5.900  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.868  ; 5.868  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.388  ; 5.388  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.849  ; 5.849  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 6.078  ; 6.078  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.458  ; 5.458  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.920  ; 5.920  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.647  ; 5.647  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.745  ; 4.745  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.819  ; 5.819  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.186  ; 5.186  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.662  ; 5.662  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.819  ; 5.819  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.787  ; 5.787  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.772  ; 5.772  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.737  ; 5.737  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.711  ; 5.711  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.740  ; 5.740  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.841  ; 4.841  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.668  ; 5.668  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.668  ; 5.668  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.588  ; 5.588  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.519  ; 5.519  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.574  ; 5.574  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.554  ; 5.554  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.537  ; 5.537  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.639  ; 5.639  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.307  ; 5.307  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.158  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.158  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.228  ; 1.228  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.251  ; 1.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.260  ; 1.260  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 2.925  ; 2.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.892  ; 2.892  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.852  ; 2.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.925  ; 2.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.771  ; 2.771  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.752  ; 2.752  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 3.101  ; 3.101  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.001  ; 3.001  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.101  ; 3.101  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 2.842  ; 2.842  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 3.078  ; 3.078  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.900  ; 2.900  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 3.083  ; 3.083  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 2.751  ; 2.751  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 3.248  ; 3.248  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.129  ; 3.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 3.110  ; 3.110  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.248  ; 3.248  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 3.236  ; 3.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.990  ; 2.990  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.984  ; 2.984  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.869  ; 2.869  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 3.149  ; 3.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 3.101  ; 3.101  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.855  ; 2.855  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 3.149  ; 3.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 3.136  ; 3.136  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.858  ; 2.858  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.937  ; 2.937  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.963  ; 2.963  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 3.282  ; 3.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 3.239  ; 3.239  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 3.215  ; 3.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 3.282  ; 3.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.866  ; 2.866  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.899  ; 2.899  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 3.099  ; 3.099  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.992  ; 2.992  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 3.117  ; 3.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.854  ; 2.854  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.932  ; 2.932  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.912  ; 2.912  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.973  ; 2.973  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 3.066  ; 3.066  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 3.073  ; 3.073  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 3.117  ; 3.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.489  ; 2.489  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.482  ; 2.482  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.482  ; 2.482  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.775  ; 2.775  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.762  ; 2.762  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.752  ; 2.752  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.963  ; 2.963  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.963  ; 2.963  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.897  ; 2.897  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.856  ; 2.856  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.873  ; 2.873  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.874  ; 2.874  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.903  ; 2.903  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.898  ; 2.898  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.282  ; 2.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.466  ; 2.466  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.449  ; 2.449  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.463  ; 2.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.463  ; 2.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.466  ; 2.466  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.454  ; 2.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.442  ; 2.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.463  ; 2.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.465  ; 2.465  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.292  ; 2.292  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.268  ; 2.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.307  ; 2.307  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.302  ; 2.302  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 3.066  ; 3.066  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 3.066  ; 3.066  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 2.947  ; 2.947  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 2.855  ; 2.855  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 3.017  ; 3.017  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.891  ; 2.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 2.498  ; 2.498  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.678  ; 2.678  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.917  ; 2.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 3.360  ; 3.360  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 3.079  ; 3.079  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.360  ; 3.360  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 2.675  ; 2.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 2.781  ; 2.781  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 2.733  ; 2.733  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.208  ; 3.208  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 3.187  ; 3.187  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.665  ; 2.665  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.581  ; 2.581  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.551  ; 2.551  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.540  ; 2.540  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.678  ; 2.678  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.673  ; 2.673  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.461  ; 2.461  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.556  ; 2.556  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.324  ; 2.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.347  ; 2.347  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.434  ; 4.434  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.487  ; 4.487  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.496  ; 4.496  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.480  ; 4.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.438  ; 4.438  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.498  ; 4.498  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.434  ; 4.434  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.451  ; 4.451  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.445  ; 4.445  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.435  ; 4.435  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.248  ; 5.248  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.769  ; 5.769  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.721  ; 5.721  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.248  ; 5.248  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.710  ; 5.710  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.941  ; 5.941  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.318  ; 5.318  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.782  ; 5.782  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.500  ; 5.500  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.039  ; 5.039  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.039  ; 5.039  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.531  ; 5.531  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.687  ; 5.687  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.647  ; 5.647  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.634  ; 5.634  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.502  ; 5.502  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.569  ; 5.569  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.603  ; 5.603  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.532  ; 5.532  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.452  ; 5.452  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.387  ; 5.387  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.442  ; 5.442  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.407  ; 5.407  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.405  ; 5.405  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.492  ; 5.492  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.496  ; 4.496  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.559  ; 4.559  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.567  ; 4.567  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.578  ; 4.578  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.604  ; 4.604  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.562  ; 4.562  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.586  ; 4.586  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.585  ; 4.585  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.624  ; 4.624  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.622  ; 4.622  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.566  ; 4.566  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.570  ; 4.570  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.592  ; 4.592  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.632  ; 4.632  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.559  ; 4.559  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.649  ; 4.649  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.561  ; 4.561  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.565  ; 4.565  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.581  ; 4.581  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.585  ; 4.585  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.645  ; 4.645  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.690  ; 4.690  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.730  ; 4.730  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.658  ; 4.658  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.674  ; 4.674  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.646  ; 4.646  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.699  ; 4.699  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.654  ; 4.654  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.665  ; 4.665  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.661  ; 4.661  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.670  ; 4.670  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.655  ; 4.655  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.647  ; 4.647  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.660  ; 4.660  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.645  ; 4.645  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.647  ; 4.647  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.676  ; 4.676  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.644  ; 4.644  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.616  ; 4.616  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.568  ; 4.568  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.911  ; 4.911  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.823  ; 4.823  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 4.977  ; 4.977  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.028  ; 5.028  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.126  ; 7.126  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.599  ; 7.599  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.596  ; 7.596  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.126  ; 7.126  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.582  ; 7.582  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.805  ; 7.805  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.216  ; 7.216  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.677  ; 7.677  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.349  ; 7.349  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 6.756  ; 6.756  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 6.756  ; 6.756  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.248  ; 7.248  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.396  ; 7.396  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.499  ; 7.499  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.385  ; 7.385  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.425  ; 7.425  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.319  ; 7.319  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.349  ; 7.349  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.105  ; 7.105  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.373  ; 7.373  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.299  ; 7.299  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.254  ; 7.254  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.285  ; 7.285  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.267  ; 7.267  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.382  ; 7.382  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.331  ; 7.331  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.105  ; 7.105  ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 4.932  ; 4.932  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.451  ; 4.451  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.496  ; 4.496  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.469  ; 4.469  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.521  ; 4.521  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.451  ; 4.451  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.487  ; 4.487  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.496  ; 4.496  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.505  ; 4.505  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.496  ; 4.496  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.467  ; 4.467  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.388  ; 5.388  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.900  ; 5.900  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.868  ; 5.868  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.388  ; 5.388  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.849  ; 5.849  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 6.078  ; 6.078  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.458  ; 5.458  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.920  ; 5.920  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.647  ; 5.647  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.745  ; 4.745  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.186  ; 5.186  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.186  ; 5.186  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.662  ; 5.662  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.819  ; 5.819  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.787  ; 5.787  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.772  ; 5.772  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.737  ; 5.737  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.711  ; 5.711  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.740  ; 5.740  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.841  ; 4.841  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.307  ; 5.307  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.668  ; 5.668  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.588  ; 5.588  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.519  ; 5.519  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.574  ; 5.574  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.554  ; 5.554  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.537  ; 5.537  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.639  ; 5.639  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.307  ; 5.307  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.158  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.158  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 2.619  ; 2.619  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.699  ; 2.699  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.699  ; 2.699  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.619  ; 2.619  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.641  ; 2.641  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.619  ; 2.619  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 2.877  ; 2.877  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 2.971  ; 2.971  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 2.711  ; 2.711  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.951  ; 2.951  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.776  ; 2.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 2.833  ; 2.833  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.870  ; 2.870  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.005  ; 3.005  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 2.989  ; 2.989  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.754  ; 2.754  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.734  ; 2.734  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.905  ; 2.905  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.942  ; 2.942  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.940  ; 2.940  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.736  ; 2.736  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.822  ; 2.822  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.840  ; 2.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 3.053  ; 3.053  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.971  ; 2.971  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 3.096  ; 3.096  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.782  ; 2.782  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.979  ; 2.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.872  ; 2.872  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.740  ; 2.740  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.740  ; 2.740  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.811  ; 2.811  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.793  ; 2.793  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.854  ; 2.854  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.948  ; 2.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.955  ; 2.955  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 3.003  ; 3.003  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.405  ; 2.405  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.416  ; 2.416  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.411  ; 2.411  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.405  ; 2.405  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.698  ; 2.698  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.710  ; 2.710  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.682  ; 2.682  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.675  ; 2.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.691  ; 2.691  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.777  ; 2.777  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.731  ; 2.731  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.691  ; 2.691  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.694  ; 2.694  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.699  ; 2.699  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.739  ; 2.739  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.733  ; 2.733  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.282  ; 2.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.442  ; 2.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.449  ; 2.449  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.463  ; 2.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.463  ; 2.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.466  ; 2.466  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.454  ; 2.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.442  ; 2.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.463  ; 2.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.465  ; 2.465  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.292  ; 2.292  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.268  ; 2.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.307  ; 2.307  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.302  ; 2.302  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.498  ; 2.498  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 3.066  ; 3.066  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 2.947  ; 2.947  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 2.855  ; 2.855  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 3.017  ; 3.017  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.891  ; 2.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 2.498  ; 2.498  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.678  ; 2.678  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.917  ; 2.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.324  ; 2.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 3.079  ; 3.079  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.360  ; 3.360  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 2.675  ; 2.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 2.781  ; 2.781  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 2.733  ; 2.733  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.208  ; 3.208  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 3.187  ; 3.187  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.665  ; 2.665  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.581  ; 2.581  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.551  ; 2.551  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.540  ; 2.540  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.678  ; 2.678  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.673  ; 2.673  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.461  ; 2.461  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.556  ; 2.556  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.324  ; 2.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.347  ; 2.347  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.526 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.572 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.596 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.586 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.566 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.532 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.533 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.533 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.526 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.558 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.558 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.550 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.550 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.542 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.542 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.538 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.538 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.572 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.709 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.709 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.592 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.592 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.572 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.582 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.592 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.717 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.526 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.572 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.596 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.586 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.566 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.532 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.533 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.533 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.526 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.558 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.558 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.550 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.550 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.542 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.542 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.538 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.538 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.483 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.620 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.620 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.503 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.503 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.483 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.493 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.503 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.628 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.526     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.572     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.596     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.586     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.566     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.532     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.533     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.533     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.526     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.558     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.558     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.550     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.550     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.542     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.542     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.538     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.538     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.572     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.709     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.709     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.592     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.592     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.572     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.582     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.592     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.717     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.526     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.572     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.596     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.586     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.566     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.532     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.533     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.533     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.526     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.558     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.558     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.550     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.550     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.542     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.542     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.538     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.538     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.483     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.620     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.620     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.503     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.503     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.483     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.493     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.503     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.628     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                        ; 4.075  ; -2.558  ; 4.325    ; 0.583   ; 7.873               ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 35.201 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 97.778              ;
;  clock50Mhz                                                             ; 6.381  ; -2.558  ; 17.389   ; 0.583   ; 7.873               ;
;  inst13                                                                 ; 35.145 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 4.075  ; 0.215   ; 4.325    ; 1.220   ; 7.873               ;
; Design-wide TNS                                                         ; 0.0    ; -44.833 ; 0.0      ; 0.0     ; 0.0                 ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clock50Mhz                                                             ; 0.000  ; -44.833 ; 0.000    ; 0.000   ; 0.000               ;
;  inst13                                                                 ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.317 ; 7.317 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.317 ; 7.317 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.755 ; 3.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.666 ; 3.666 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.755 ; 3.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.580 ; 3.580 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.541 ; 3.541 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.353 ; 3.353 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.329 ; 3.329 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.278 ; 3.278 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.323 ; 3.323 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.389 ; 3.389 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.532 ; 3.532 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.391 ; 3.391 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.428 ; 3.428 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.406 ; 3.406 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.411 ; 3.411 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.650 ; 3.650 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.626 ; 3.626 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.657 ; 4.657 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.652 ; 4.652 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.432 ; 5.432 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.133 ; 5.133 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.914 ; 4.914 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.742 ; 4.742 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 5.382 ; 5.382 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 5.014 ; 5.014 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.704 ; 4.704 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.330 ; 4.330 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.617 ; 4.617 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.682 ; 4.682 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.692 ; 4.692 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.554 ; 4.554 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 5.432 ; 5.432 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.923 ; 4.923 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.940 ; 4.940 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 4.525 ; 4.525 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 5.083 ; 5.083 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 4.493 ; 4.493 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 4.428 ; 4.428 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; 4.743 ; 4.743 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 6.090 ; 6.090 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 6.090 ; 6.090 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162 ; 1.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158 ; 1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149 ; 1.149 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 7.561 ; 7.561 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 7.561 ; 7.561 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.796 ; 6.796 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.781 ; 6.781 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.319 ; 6.319 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.150 ; 6.150 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.239 ; 6.239 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.219 ; 6.219 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.319 ; 6.319 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.208 ; 6.208 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.163 ; 6.163 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.065 ; 6.065 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.309 ; 6.309 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.680 ; 6.680 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.880 ; 2.880 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.716 ; 2.716 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.926 ; 2.926 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.526 ; 2.526 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.501 ; 2.501 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.834 ; 2.834 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 2.611 ; 2.611 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.647 ; 2.647 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 3.335 ; 3.335 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.702 ; 2.702 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 3.053 ; 3.053 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 3.090 ; 3.090 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 3.085 ; 3.085 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.680 ; 6.680 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.555 ; 6.555 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.598 ; 6.598 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.486 ; 6.486 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.573 ; 6.573 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -3.199 ; -3.199 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.199 ; -3.199 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.618 ; -1.618 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.824 ; -1.824 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.863 ; -1.863 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.789 ; -1.789 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.755 ; -1.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.671 ; -1.671 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.651 ; -1.651 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.618 ; -1.618 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.658 ; -1.658 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.705 ; -1.705 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.776 ; -1.776 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.695 ; -1.695 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.717 ; -1.717 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.701 ; -1.701 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.717 ; -1.717 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.808 ; -1.808 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.790 ; -1.790 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.401 ; -2.401 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.401 ; -2.401 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -2.033 ; -2.033 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.311 ; -2.311 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.218 ; -2.218 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.128 ; -2.128 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.294 ; -2.294 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.293 ; -2.293 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.125 ; -2.125 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.042 ; -2.042 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.081 ; -2.081 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.122 ; -2.122 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -2.124 ; -2.124 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.033 ; -2.033 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.312 ; -2.312 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.257 ; -2.257 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.239 ; -2.239 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.151 ; -2.151 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.269 ; -2.269 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.306 ; -2.306 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.311 ; -2.311 ; Fall       ; clock50Mhz                                                    ;
; Wifi_RXD        ; clock50Mhz ; -2.466 ; -2.466 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -3.292 ; -3.292 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -3.292 ; -3.292 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -3.869 ; -3.869 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -4.255 ; -4.255 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.879 ; -3.879 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.869 ; -3.869 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.530 ; -3.530 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.537 ; -3.537 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.584 ; -3.584 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.582 ; -3.582 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.623 ; -3.623 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.560 ; -3.560 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.532 ; -3.532 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.530 ; -3.530 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.616 ; -3.616 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.257 ; -1.257 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.466 ; -1.466 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.359 ; -1.359 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.511 ; -1.511 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.257 ; -1.257 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.302 ; -1.302 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.396 ; -1.396 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.306 ; -1.306 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.419 ; -1.419 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.763 ; -1.763 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.381 ; -1.381 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.523 ; -1.523 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.513 ; -1.513 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.541 ; -1.541 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.785 ; -3.785 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.738 ; -3.738 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.742 ; -3.742 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.693 ; -3.693 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.752 ; -3.752 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.456  ; 8.456  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.398  ; 8.398  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.456  ; 8.456  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.425  ; 8.425  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.334  ; 8.334  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.428  ; 8.428  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.344  ; 8.344  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.400  ; 8.400  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.296  ; 8.296  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.293  ; 8.293  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.364 ; 11.364 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.018 ; 11.018 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.936 ; 10.936 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.741  ; 9.741  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.873 ; 10.873 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.364 ; 11.364 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.907  ; 9.907  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.064 ; 11.064 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.278 ; 10.278 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.829 ; 10.829 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.323  ; 9.323  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.503 ; 10.503 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.829 ; 10.829 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.766 ; 10.766 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.607 ; 10.607 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.466 ; 10.466 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.605 ; 10.605 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.660 ; 10.660 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.540 ; 10.540 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.540 ; 10.540 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.371 ; 10.371 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.221 ; 10.221 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.318 ; 10.318 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.267 ; 10.267 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.279 ; 10.279 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.456 ; 10.456 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.647  ; 9.647  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.132  ; 8.132  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.613  ; 8.613  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.460  ; 8.460  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.418  ; 8.418  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.536  ; 8.536  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.529  ; 8.529  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.455  ; 8.455  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.473  ; 8.473  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.560  ; 8.560  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.613  ; 8.613  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.483  ; 8.483  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.436  ; 8.436  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.525  ; 8.525  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.577  ; 8.577  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.456  ; 8.456  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.592  ; 8.592  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.454  ; 8.454  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.460  ; 8.460  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.497  ; 8.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.461  ; 8.461  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.390  ; 8.390  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.642  ; 8.642  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.538  ; 8.538  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.642  ; 8.642  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.436  ; 8.436  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.514  ; 8.514  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.464  ; 8.464  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.607  ; 8.607  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.512  ; 8.512  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.533  ; 8.533  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.408  ; 8.408  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.446  ; 8.446  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.439  ; 8.439  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.392  ; 8.392  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.410  ; 8.410  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.397  ; 8.397  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.554  ; 8.554  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.486  ; 8.486  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.390  ; 8.390  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.383  ; 8.383  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.380  ; 8.380  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.491  ; 9.491  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.663  ; 9.663  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.680  ; 9.680  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 9.527  ; 9.527  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 14.046 ; 14.046 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.635 ; 13.635 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 13.615 ; 13.615 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 12.444 ; 12.444 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.567 ; 13.567 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 14.046 ; 14.046 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 12.642 ; 12.642 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.798 ; 13.798 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 12.924 ; 12.924 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.412 ; 13.412 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 11.693 ; 11.693 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.879 ; 12.879 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 13.190 ; 13.190 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 13.412 ; 13.412 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.023 ; 13.023 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 13.310 ; 13.310 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.041 ; 13.041 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.094 ; 13.094 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.193 ; 13.193 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 13.174 ; 13.174 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 13.013 ; 13.013 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 12.892 ; 12.892 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 12.951 ; 12.951 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 12.902 ; 12.902 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 13.193 ; 13.193 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.080 ; 13.080 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.515 ; 12.515 ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 9.396  ; 9.396  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.450  ; 8.450  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.369  ; 8.369  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.354  ; 8.354  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.450  ; 8.450  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.402  ; 8.402  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.366  ; 8.366  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.379  ; 8.379  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.441  ; 8.441  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.446  ; 8.446  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.406  ; 8.406  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.673 ; 11.673 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.302 ; 11.302 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 11.236 ; 11.236 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 10.051 ; 10.051 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.182 ; 11.182 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 11.673 ; 11.673 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.217 ; 10.217 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.373 ; 11.373 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 10.577 ; 10.577 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.807  ; 8.807  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 11.113 ; 11.113 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 9.624  ; 9.624  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.786 ; 10.786 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 11.113 ; 11.113 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 11.035 ; 11.035 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.916 ; 10.916 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 11.027 ; 11.027 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.919 ; 10.919 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 10.968 ; 10.968 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 8.989  ; 8.989  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.827 ; 10.827 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.827 ; 10.827 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.659 ; 10.659 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.504 ; 10.504 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.600 ; 10.600 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.566 ; 10.566 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 10.537 ; 10.537 ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.756 ; 10.756 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 9.920  ; 9.920  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.120  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.120  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 5.952  ; 5.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.824  ; 5.824  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.800  ; 5.800  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.952  ; 5.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.561  ; 5.561  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.575  ; 5.575  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.545  ; 5.545  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.566  ; 5.566  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 6.432  ; 6.432  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.026  ; 6.026  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.302  ; 6.302  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 5.845  ; 5.845  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.373  ; 6.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.918  ; 5.918  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.432  ; 6.432  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 5.618  ; 5.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.707  ; 6.707  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.434  ; 6.434  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 6.443  ; 6.443  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.707  ; 6.707  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.531  ; 6.531  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.102  ; 6.102  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.080  ; 6.080  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.844  ; 5.844  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.570  ; 6.570  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.392  ; 6.392  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.867  ; 5.867  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.570  ; 6.570  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.570  ; 6.570  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 5.854  ; 5.854  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 6.185  ; 6.185  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 6.216  ; 6.216  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 6.766  ; 6.766  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 6.703  ; 6.703  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 6.658  ; 6.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 6.766  ; 6.766  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.855  ; 5.855  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.874  ; 5.874  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 6.357  ; 6.357  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 6.109  ; 6.109  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 6.462  ; 6.462  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.850  ; 5.850  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 6.098  ; 6.098  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 6.016  ; 6.016  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 6.128  ; 6.128  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 6.387  ; 6.387  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 6.401  ; 6.401  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 6.462  ; 6.462  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 5.645  ; 5.645  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.110  ; 5.110  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.106  ; 5.106  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.102  ; 5.102  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.627  ; 5.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 5.645  ; 5.645  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.606  ; 5.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.608  ; 5.608  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.991  ; 5.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.991  ; 5.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 5.949  ; 5.949  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 5.901  ; 5.901  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.895  ; 5.895  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 5.931  ; 5.931  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.953  ; 5.953  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.949  ; 5.949  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.620  ; 4.620  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.982  ; 4.982  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.961  ; 4.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 4.982  ; 4.982  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.974  ; 4.974  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 4.979  ; 4.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 4.974  ; 4.974  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.945  ; 4.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 4.970  ; 4.970  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 4.976  ; 4.976  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.642  ; 4.642  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.611  ; 4.611  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.662  ; 4.662  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 4.659  ; 4.659  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 6.232  ; 6.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 6.232  ; 6.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 5.917  ; 5.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 5.714  ; 5.714  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 6.089  ; 6.089  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.749  ; 5.749  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 4.851  ; 4.851  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.285  ; 5.285  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.952  ; 5.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.613  ; 6.613  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 5.688  ; 5.688  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 6.226  ; 6.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.613  ; 6.613  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 5.268  ; 5.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 5.496  ; 5.496  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 5.359  ; 5.359  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 6.508  ; 6.508  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 6.421  ; 6.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.342  ; 5.342  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 5.109  ; 5.109  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 5.093  ; 5.093  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.062  ; 5.062  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 5.354  ; 5.354  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.345  ; 5.345  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.871  ; 4.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 5.079  ; 5.079  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.578  ; 4.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.615  ; 4.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.434  ; 4.434  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.487  ; 4.487  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.496  ; 4.496  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.480  ; 4.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.438  ; 4.438  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.498  ; 4.498  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.434  ; 4.434  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.451  ; 4.451  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.445  ; 4.445  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.435  ; 4.435  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.248  ; 5.248  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.769  ; 5.769  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.721  ; 5.721  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.248  ; 5.248  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.710  ; 5.710  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.941  ; 5.941  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.318  ; 5.318  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.782  ; 5.782  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.500  ; 5.500  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.039  ; 5.039  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.039  ; 5.039  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.531  ; 5.531  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.687  ; 5.687  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.647  ; 5.647  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.634  ; 5.634  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.502  ; 5.502  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.569  ; 5.569  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.603  ; 5.603  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.532  ; 5.532  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.452  ; 5.452  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.387  ; 5.387  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.442  ; 5.442  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.407  ; 5.407  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.405  ; 5.405  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.492  ; 5.492  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.496  ; 4.496  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.559  ; 4.559  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.567  ; 4.567  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.578  ; 4.578  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.604  ; 4.604  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.562  ; 4.562  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.586  ; 4.586  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.585  ; 4.585  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.624  ; 4.624  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.622  ; 4.622  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.566  ; 4.566  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.570  ; 4.570  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.592  ; 4.592  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.632  ; 4.632  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.559  ; 4.559  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.649  ; 4.649  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.561  ; 4.561  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.565  ; 4.565  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.581  ; 4.581  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.585  ; 4.585  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.645  ; 4.645  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.690  ; 4.690  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.730  ; 4.730  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.658  ; 4.658  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.674  ; 4.674  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.646  ; 4.646  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.699  ; 4.699  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.654  ; 4.654  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.665  ; 4.665  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.661  ; 4.661  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.670  ; 4.670  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.655  ; 4.655  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.647  ; 4.647  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.660  ; 4.660  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.645  ; 4.645  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.647  ; 4.647  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.676  ; 4.676  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.644  ; 4.644  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.616  ; 4.616  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.568  ; 4.568  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.911  ; 4.911  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.823  ; 4.823  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 4.977  ; 4.977  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.028  ; 5.028  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.126  ; 7.126  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.599  ; 7.599  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.596  ; 7.596  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.126  ; 7.126  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.582  ; 7.582  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.805  ; 7.805  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.216  ; 7.216  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.677  ; 7.677  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.349  ; 7.349  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 6.756  ; 6.756  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 6.756  ; 6.756  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.248  ; 7.248  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.396  ; 7.396  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.499  ; 7.499  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.385  ; 7.385  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.425  ; 7.425  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.319  ; 7.319  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.349  ; 7.349  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.105  ; 7.105  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.373  ; 7.373  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.299  ; 7.299  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.254  ; 7.254  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.285  ; 7.285  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.267  ; 7.267  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.382  ; 7.382  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.331  ; 7.331  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.105  ; 7.105  ; Fall       ; clock50Mhz                                                             ;
; WiFi_TXD        ; clock50Mhz                                                             ; 4.932  ; 4.932  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.451  ; 4.451  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.496  ; 4.496  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.469  ; 4.469  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.521  ; 4.521  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.451  ; 4.451  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.487  ; 4.487  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.496  ; 4.496  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.505  ; 4.505  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.496  ; 4.496  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.467  ; 4.467  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.388  ; 5.388  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.900  ; 5.900  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.868  ; 5.868  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.388  ; 5.388  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.849  ; 5.849  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 6.078  ; 6.078  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.458  ; 5.458  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.920  ; 5.920  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.647  ; 5.647  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.745  ; 4.745  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.186  ; 5.186  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.186  ; 5.186  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.662  ; 5.662  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.819  ; 5.819  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.787  ; 5.787  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.772  ; 5.772  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.737  ; 5.737  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.711  ; 5.711  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.740  ; 5.740  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.841  ; 4.841  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.307  ; 5.307  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.668  ; 5.668  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.588  ; 5.588  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.519  ; 5.519  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.574  ; 5.574  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.554  ; 5.554  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.537  ; 5.537  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.639  ; 5.639  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.307  ; 5.307  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.158  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.158  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 2.619  ; 2.619  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.699  ; 2.699  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.699  ; 2.699  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.619  ; 2.619  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.641  ; 2.641  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.619  ; 2.619  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 2.877  ; 2.877  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 2.971  ; 2.971  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 2.711  ; 2.711  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.951  ; 2.951  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.776  ; 2.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 2.833  ; 2.833  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.870  ; 2.870  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.005  ; 3.005  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 2.989  ; 2.989  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.754  ; 2.754  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.734  ; 2.734  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.905  ; 2.905  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.942  ; 2.942  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.940  ; 2.940  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.736  ; 2.736  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.822  ; 2.822  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.840  ; 2.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 3.053  ; 3.053  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.971  ; 2.971  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 3.096  ; 3.096  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.782  ; 2.782  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.979  ; 2.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.872  ; 2.872  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.740  ; 2.740  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.740  ; 2.740  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.811  ; 2.811  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.793  ; 2.793  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.854  ; 2.854  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.948  ; 2.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.955  ; 2.955  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 3.003  ; 3.003  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.405  ; 2.405  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.416  ; 2.416  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.411  ; 2.411  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.405  ; 2.405  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.698  ; 2.698  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.710  ; 2.710  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.682  ; 2.682  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.675  ; 2.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.691  ; 2.691  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.777  ; 2.777  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.731  ; 2.731  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.691  ; 2.691  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.694  ; 2.694  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.699  ; 2.699  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.739  ; 2.739  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.733  ; 2.733  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.282  ; 2.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.442  ; 2.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.449  ; 2.449  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.463  ; 2.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.463  ; 2.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.466  ; 2.466  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.454  ; 2.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.442  ; 2.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.463  ; 2.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.465  ; 2.465  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.292  ; 2.292  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.268  ; 2.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.307  ; 2.307  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.302  ; 2.302  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.498  ; 2.498  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 3.066  ; 3.066  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 2.947  ; 2.947  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 2.855  ; 2.855  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 3.017  ; 3.017  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.891  ; 2.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 2.498  ; 2.498  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.678  ; 2.678  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.917  ; 2.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.324  ; 2.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 3.079  ; 3.079  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.360  ; 3.360  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 2.675  ; 2.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 2.781  ; 2.781  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 2.733  ; 2.733  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.208  ; 3.208  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 3.187  ; 3.187  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.665  ; 2.665  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.581  ; 2.581  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.551  ; 2.551  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.540  ; 2.540  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.678  ; 2.678  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.673  ; 2.673  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.461  ; 2.461  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.556  ; 2.556  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.324  ; 2.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.347  ; 2.347  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 20588    ; 0        ; 77       ; 1894     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 1239     ; 0        ; 1700     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 190      ; 75       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 689675   ; 64       ; 224      ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 20588    ; 0        ; 77       ; 1894     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 1239     ; 0        ; 1700     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 190      ; 75       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 689675   ; 64       ; 224      ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 490      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 2893     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 490      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 2893     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 141   ; 141  ;
; Unconstrained Output Port Paths ; 535   ; 535  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 29 20:23:20 2017
Info: Command: quartus_sta NIOS_II_System -c lights
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name inst13 inst13
    Info (332105): create_clock -period 40.000 -name Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 4.075
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.075         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     6.381         0.000 clock50Mhz 
    Info (332119):    35.145         0.000 inst13 
    Info (332119):    35.201         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.558       -36.552 clock50Mhz 
    Info (332119):     0.391         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.391         0.000 inst13 
    Info (332119):     0.391         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 4.325
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.325         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    17.389         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.035         0.000 clock50Mhz 
    Info (332119):     2.336         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 0.151 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 6.812
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.812         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     8.321         0.000 clock50Mhz 
    Info (332119):    37.717         0.000 inst13 
    Info (332119):    37.814         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.598       -44.833 clock50Mhz 
    Info (332119):     0.215         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.215         0.000 inst13 
    Info (332119):     0.215         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 6.922
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.922         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.657         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.583         0.000 clock50Mhz 
    Info (332119):     1.220         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 0.204 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 559 megabytes
    Info: Processing ended: Sun Jan 29 20:23:28 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


