;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #80, -213
	ADD 870, -66
	SUB 1, <-0
	SUB @121, 106
	SUB #70, 10
	SUB @121, 103
	SUB @121, 103
	DJN 270, 60
	JMN -120, 0
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SUB 121, 0
	SUB <12, @0
	CMP @0, @93
	SPL 0, <-2
	SUB 0, <-108
	SUB 0, <-108
	SUB 12, @30
	DJN -1, @-20
	SUB #12, <730
	SUB #12, <730
	SUB @121, 106
	SUB @121, 106
	SPL <121, 106
	SUB @121, 106
	SPL 0, <-2
	MOV -7, <-20
	SPL <127, 106
	JMZ 41, @-51
	MOV -7, <-20
	SPL <127, 106
	SUB 121, 0
	SLT #521, @6
	MOV -1, <-20
	ADD <270, 60
	DJN 121, 0
	DJN 121, 0
	SUB 270, 60
	SUB 270, 60
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
