#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f5e9328fd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f5e9329160 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
P_000001f5e92f36d0 .param/l "width" 0 3 2, +C4<00000000000000000000000000001000>;
P_000001f5e92f3708 .param/l "width_out" 0 3 3, +C4<00000000000000000000000000000000000000000000000000000000000010110>;
v000001f5e938fcf0_0 .var/s "a", 7 0;
v000001f5e938fd90_0 .var/s "b", 7 0;
v000001f5e938e0d0_0 .var/s "c", 7 0;
v000001f5e938ecb0_0 .var "clk", 0 0;
v000001f5e938e490_0 .var "counter", 7 0;
v000001f5e938fed0_0 .var/s "d", 7 0;
v000001f5e938fbb0_0 .net/s "q", 21 0, L_000001f5e93d9270;  1 drivers
v000001f5e938e8f0_0 .var/s "q_expected", 21 0;
v000001f5e938f430_0 .var "rst", 0 0;
v000001f5e938ee90_0 .var "sort", 8 0;
v000001f5e938ed50 .array "test_cases", 499 0, 21 0;
v000001f5e938f4d0_0 .var "vld_in", 0 0;
L_000001f5e9390170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f5e938fa70_0 .net "vld_out", 0 0, L_000001f5e9390170;  1 drivers
E_000001f5e931dfb0 .event posedge, v000001f5e938de80_0;
E_000001f5e931def0 .event negedge, v000001f5e938ead0_0;
L_000001f5e93d9270 .part L_000001f5e93352d0, 0, 22;
S_000001f5e92f2ce0 .scope module, "formula_DUT" "formula" 3 41, 4 1 0, S_000001f5e9329160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "c";
    .port_info 6 /INPUT 8 "d";
    .port_info 7 /OUTPUT 1 "vld_out";
    .port_info 8 /OUTPUT 23 "q";
P_000001f5e931e370 .param/l "width" 0 4 2, +C4<00000000000000000000000000001000>;
L_000001f5e93352d0 .functor BUFZ 23, L_000001f5e93d8370, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001f5e93222d0_0 .net/s *"_ivl_0", 8 0, L_000001f5e938ff70;  1 drivers
v000001f5e93292f0_0 .net *"_ivl_10", 8 0, L_000001f5e938ef30;  1 drivers
L_000001f5e9390098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5e9329390_0 .net *"_ivl_12", 0 0, L_000001f5e9390098;  1 drivers
v000001f5e938df20_0 .net/s *"_ivl_14", 11 0, L_000001f5e938fb10;  1 drivers
v000001f5e938d5c0_0 .net/s *"_ivl_16", 11 0, L_000001f5e938fe30;  1 drivers
v000001f5e938d840_0 .net/s *"_ivl_2", 8 0, L_000001f5e938f610;  1 drivers
L_000001f5e93900e0 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v000001f5e938da20_0 .net/2u *"_ivl_20", 11 0, L_000001f5e93900e0;  1 drivers
v000001f5e938d660_0 .net/s *"_ivl_24", 10 0, L_000001f5e938f7f0;  1 drivers
v000001f5e938d980_0 .net *"_ivl_28", 8 0, L_000001f5e938f070;  1 drivers
L_000001f5e9390128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5e938d700_0 .net *"_ivl_30", 1 0, L_000001f5e9390128;  1 drivers
v000001f5e938d0c0_0 .net/s *"_ivl_32", 19 0, L_000001f5e938e5d0;  1 drivers
v000001f5e938d7a0_0 .net/s *"_ivl_34", 19 0, L_000001f5e938f250;  1 drivers
v000001f5e938d160_0 .net/s *"_ivl_38", 20 0, L_000001f5e938f2f0;  1 drivers
v000001f5e938d8e0_0 .net/s *"_ivl_40", 20 0, L_000001f5e938e350;  1 drivers
v000001f5e938d200_0 .net/s *"_ivl_44", 22 0, L_000001f5e938e670;  1 drivers
v000001f5e938d2a0_0 .net *"_ivl_48", 21 0, L_000001f5e93d93b0;  1 drivers
v000001f5e938d480_0 .net/s *"_ivl_6", 9 0, L_000001f5e938f750;  1 drivers
v000001f5e938db60_0 .net/s "a", 7 0, v000001f5e938fcf0_0;  1 drivers
v000001f5e938dac0_0 .net/s "a_minus_b", 8 0, L_000001f5e938e850;  1 drivers
v000001f5e938d340_0 .net/s "a_minus_b_mul_c_mul_3_add_1", 19 0, L_000001f5e938e530;  1 drivers
v000001f5e938dc00_0 .net/s "b", 7 0, v000001f5e938fd90_0;  1 drivers
v000001f5e938d520_0 .net/s "c", 7 0, v000001f5e938e0d0_0;  1 drivers
v000001f5e938dca0_0 .net/s "c_mul_2", 9 0, L_000001f5e938efd0;  1 drivers
v000001f5e938dd40_0 .net/s "c_mul_3", 11 0, L_000001f5e938e170;  1 drivers
v000001f5e938dde0_0 .net/s "c_mul_3_add_1", 11 0, L_000001f5e938fc50;  1 drivers
v000001f5e938de80_0 .net "clk", 0 0, v000001f5e938ecb0_0;  1 drivers
v000001f5e938dfc0_0 .net/s "d", 7 0, v000001f5e938fed0_0;  1 drivers
v000001f5e938d3e0_0 .net/s "d_mul_4", 10 0, L_000001f5e938e210;  1 drivers
v000001f5e938f570_0 .net/s "numerator", 20 0, L_000001f5e938e3f0;  1 drivers
v000001f5e938f930_0 .net/s "q", 22 0, L_000001f5e93352d0;  1 drivers
v000001f5e938f110_0 .net/s "res", 22 0, L_000001f5e93d8370;  1 drivers
v000001f5e938ead0_0 .net "rst", 0 0, v000001f5e938f430_0;  1 drivers
v000001f5e938f890_0 .net "vld_in", 0 0, v000001f5e938f4d0_0;  1 drivers
v000001f5e938f1b0_0 .net "vld_out", 0 0, L_000001f5e9390170;  alias, 1 drivers
L_000001f5e938ff70 .extend/s 9, v000001f5e938fcf0_0;
L_000001f5e938f610 .extend/s 9, v000001f5e938fd90_0;
L_000001f5e938e850 .arith/sub 9, L_000001f5e938ff70, L_000001f5e938f610;
L_000001f5e938f750 .extend/s 10, v000001f5e938e0d0_0;
L_000001f5e938ef30 .part L_000001f5e938f750, 0, 9;
L_000001f5e938efd0 .concat [ 1 9 0 0], L_000001f5e9390098, L_000001f5e938ef30;
L_000001f5e938fb10 .extend/s 12, v000001f5e938e0d0_0;
L_000001f5e938fe30 .extend/s 12, L_000001f5e938efd0;
L_000001f5e938e170 .arith/sum 12, L_000001f5e938fb10, L_000001f5e938fe30;
L_000001f5e938fc50 .arith/sum 12, L_000001f5e938e170, L_000001f5e93900e0;
L_000001f5e938f7f0 .extend/s 11, v000001f5e938fed0_0;
L_000001f5e938f070 .part L_000001f5e938f7f0, 0, 9;
L_000001f5e938e210 .concat [ 2 9 0 0], L_000001f5e9390128, L_000001f5e938f070;
L_000001f5e938e5d0 .extend/s 20, L_000001f5e938e850;
L_000001f5e938f250 .extend/s 20, L_000001f5e938fc50;
L_000001f5e938e530 .arith/mult 20, L_000001f5e938e5d0, L_000001f5e938f250;
L_000001f5e938f2f0 .extend/s 21, L_000001f5e938e530;
L_000001f5e938e350 .extend/s 21, L_000001f5e938e210;
L_000001f5e938e3f0 .arith/sub 21, L_000001f5e938f2f0, L_000001f5e938e350;
L_000001f5e938e670 .extend/s 23, L_000001f5e938e3f0;
L_000001f5e93d93b0 .part L_000001f5e938e670, 1, 22;
L_000001f5e93d8370 .extend/s 23, L_000001f5e93d93b0;
S_000001f5e93f8890 .scope function.vec4.s23, "formula_ref" "formula_ref" 5 1, 5 1 0, S_000001f5e9329160;
 .timescale 0 0;
v000001f5e938f390_0 .var/s "a", 22 0;
v000001f5e938e7b0_0 .var/s "a_minus_b", 23 0;
v000001f5e938f6b0_0 .var/s "b", 22 0;
v000001f5e938e990_0 .var/s "c", 22 0;
v000001f5e938ea30_0 .var/s "c_mult3", 24 0;
v000001f5e938edf0_0 .var/s "d", 22 0;
v000001f5e938eb70_0 .var/s "d_mult4", 49 0;
v000001f5e938ec10_0 .var/s "final_result", 49 0;
; Variable formula_ref is vec4 return value of scope S_000001f5e93f8890
v000001f5e938e710_0 .var/s "product", 49 0;
v000001f5e938e2b0_0 .var/s "term2", 24 0;
TD_tb.formula_ref ;
    %load/vec4 v000001f5e938f390_0;
    %pad/s 24;
    %load/vec4 v000001f5e938f6b0_0;
    %pad/s 24;
    %sub;
    %store/vec4 v000001f5e938e7b0_0, 0, 24;
    %load/vec4 v000001f5e938e990_0;
    %pad/s 25;
    %muli 3, 0, 25;
    %store/vec4 v000001f5e938ea30_0, 0, 25;
    %pushi/vec4 1, 0, 25;
    %load/vec4 v000001f5e938ea30_0;
    %add;
    %store/vec4 v000001f5e938e2b0_0, 0, 25;
    %load/vec4 v000001f5e938e7b0_0;
    %pad/s 50;
    %load/vec4 v000001f5e938e2b0_0;
    %pad/s 50;
    %mul;
    %store/vec4 v000001f5e938e710_0, 0, 50;
    %load/vec4 v000001f5e938edf0_0;
    %pad/s 50;
    %muli 4, 0, 50;
    %store/vec4 v000001f5e938eb70_0, 0, 50;
    %load/vec4 v000001f5e938e710_0;
    %load/vec4 v000001f5e938eb70_0;
    %sub;
    %store/vec4 v000001f5e938ec10_0, 0, 50;
    %load/vec4 v000001f5e938ec10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 23;
    %ret/vec4 0, 0, 23;  Assign to formula_ref (store_vec4_to_lval)
    %disable/flow S_000001f5e93f8890;
    %end;
    .scope S_000001f5e9329160;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5e938f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f5e938ee90_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f5e938e490_0, 0, 8;
    %end;
    .thread T_1, $init;
    .scope S_000001f5e9329160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5e938ecb0_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v000001f5e938ecb0_0;
    %inv;
    %store/vec4 v000001f5e938ecb0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001f5e9329160;
T_3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001f5e938f430_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f5e931dfb0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5e938f430_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f5e931dfb0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5e938f430_0, 0;
    %end;
    .thread T_3;
    .scope S_000001f5e9329160;
T_4 ;
    %vpi_call/w 3 73 "$readmemb", "C:/test_cases.txt", v000001f5e938ed50 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001f5e9329160;
T_5 ;
    %vpi_call/w 3 80 "$dumpvars" {0 0 0};
    %wait E_000001f5e931dfb0;
    %wait E_000001f5e931def0;
    %pushi/vec4 50, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f5e931dfb0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5e938f4d0_0, 0, 1;
    %load/vec4 v000001f5e938ee90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f5e938ed50, 4;
    %pad/u 8;
    %store/vec4 v000001f5e938fcf0_0, 0, 8;
    %load/vec4 v000001f5e938ee90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f5e938ed50, 4;
    %pad/u 8;
    %store/vec4 v000001f5e938fd90_0, 0, 8;
    %load/vec4 v000001f5e938ee90_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f5e938ed50, 4;
    %pad/u 8;
    %store/vec4 v000001f5e938e0d0_0, 0, 8;
    %load/vec4 v000001f5e938ee90_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f5e938ed50, 4;
    %pad/u 8;
    %store/vec4 v000001f5e938fed0_0, 0, 8;
    %load/vec4 v000001f5e938ee90_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f5e938ed50, 4;
    %store/vec4 v000001f5e938e8f0_0, 0, 22;
    %load/vec4 v000001f5e938ee90_0;
    %addi 5, 0, 9;
    %store/vec4 v000001f5e938ee90_0, 0, 9;
    %load/vec4 v000001f5e938e490_0;
    %addi 1, 0, 8;
    %store/vec4 v000001f5e938e490_0, 0, 8;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 101 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "scr/testbench.sv";
    "scr/formula.sv";
    "./formula_ref.svh";
