// Seed: 1962180663
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  uwire id_3;
  always @(*) begin : LABEL_0
    while (id_0) begin : LABEL_0
      id_3 = 1;
    end
  end
  assign id_3 = 1 - id_3;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output wand id_0,
    inout tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    output wand id_6,
    input tri id_7,
    output supply0 id_8,
    output tri1 id_9,
    output wor id_10,
    input tri id_11,
    output wire id_12,
    output uwire id_13,
    output wand id_14,
    input tri0 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input wire id_18,
    input uwire id_19,
    output wor id_20,
    input uwire id_21,
    output tri0 id_22,
    input tri id_23,
    output wor id_24,
    output supply1 id_25,
    output uwire id_26,
    output tri1 id_27,
    output wire id_28,
    input supply1 id_29,
    input wor id_30,
    input wor id_31,
    output supply1 id_32,
    output tri0 id_33
);
  assign id_14 = 1;
  module_0 modCall_1 (
      id_4,
      id_12
  );
endmodule : SymbolIdentifier
