// Seed: 3468809373
module module_0;
  wire id_1;
  ;
  wire id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd60
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  module_0 modCall_1 ();
  inout wire id_19;
  inout logic [7:0] id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_14 = id_8;
  wire id_21;
  assign id_18[~id_1===1] = id_17 >= -1;
  specify
    (id_22 => id_23) = 1;
    (id_24 => id_25) = (-1);
  endspecify
endmodule
