regmap	,	V_13
ENOMEM	,	V_96
PPMU_V2_CNTENS	,	V_67
of_match_node	,	F_18
PPMU_PMNC_CC_DIVIDER_MASK	,	V_71
exynos_ppmu_probe	,	F_37
PPMU_V2_CCNT	,	V_78
PPMU_PMCNT3_HIGH	,	V_44
pmcnt_high	,	V_75
PPMU_V2_SM_ID_A	,	V_62
dev	,	V_46
id	,	V_7
"events"	,	L_3
PPMU_CCNT_MASK	,	V_15
ARRAY_SIZE	,	F_2
clk	,	V_110
ppmu_events	,	V_4
regmap_read	,	F_6
"exynos-ppmu: new PPMU device registered %s (%s)\n"	,	L_15
PPMU_RO_DATA_CNT	,	V_25
pmcnt3_high	,	V_36
devfreq_event_ops	,	V_82
exynos_ppmu_get_event	,	F_9
PPMU_V2_RO_DATA_CNT	,	V_68
edata	,	V_33
node	,	V_93
size	,	V_111
of_node_cmp	,	F_25
"failed to parse devicetree for resource\n"	,	L_12
of_node	,	V_102
PPMU_CCNT	,	V_39
GFP_KERNEL	,	V_95
PPMU_V2_PMNCT	,	F_16
device	,	V_91
events_np	,	V_92
pmnc	,	V_12
PPMU_V2_INTERRUPT_RESET	,	V_65
pmcnt3_low	,	V_37
device_node	,	V_83
PPMU_V2_SM_OTHERS_V	,	V_63
for_each_child_of_node	,	F_24
exynos_ppmu	,	V_9
"%s (event: %ld/%ld)\n"	,	L_1
PPMU_V2_CNT_RESET	,	V_51
PPMU_PMNC_CC_RESET_SHIFT	,	V_31
clk_prepare_enable	,	F_42
PPMU_PMCNT3_LOW	,	V_45
devm_ioremap_resource	,	F_31
"event-name"	,	L_6
pr_info	,	F_40
PPMU_V2_CH_EVx_TYPE	,	F_14
i	,	V_3
event_ops	,	V_90
j	,	V_94
exynos_ppmu_regmap_config	,	V_107
PPMU_V2_PMNC_START_MODE_MASK	,	V_72
PPMU_V2_CIG_RESULT	,	V_55
PPMU_V2_SM_ID_V	,	V_61
"cannot get PPMU clock\n"	,	L_10
EINVAL	,	V_8
PPMU_V2_CH_EV2_TYPE	,	V_59
of_get_child_count	,	F_22
PPMU_PMCNT2_MASK	,	V_18
of_get_child_by_name	,	F_20
exynos_ppmu_remove	,	F_43
PPMU_PMNC_ENABLE_SHIFT	,	V_29
of_node_put	,	F_28
platform_device	,	V_100
PPMU_V2_PMCNT3_HIGH	,	V_79
"don't know how to configure events : %s\n"	,	L_5
PPMU_PMCNT0_MASK	,	V_16
exynos_ppmu_v2_get_event	,	F_15
PPMU_BEVTxSEL	,	F_8
PPMU_V2_CH_EV3_TYPE	,	V_60
PPMU_V2_CIG_CFG1	,	V_53
data	,	V_88
devfreq_event_desc	,	V_89
PPMU_V2_CIG_CFG0	,	V_52
__iomem	,	T_2
dev_dbg	,	F_11
PPMU_V2_CIG_CFG2	,	V_54
"failed to prepare ppmu clock\n"	,	L_16
PPMU_V2_PMCNT3_LOW	,	V_80
pdev	,	V_101
u32	,	T_1
"failed to add devfreq-event device\n"	,	L_14
PPMU_V2_MODE_MANUAL	,	V_73
devfreq_event_get_drvdata	,	F_4
ppmu	,	V_109
exynos_ppmu_find_ppmu_id	,	F_1
PPMU_PMNC_COUNTER_RESET_MASK	,	V_27
"failed to parse exynos ppmu dt node\n"	,	L_11
"%25s (load: %ld / %ld)\n"	,	L_2
info	,	V_10
ret	,	V_11
res	,	V_104
"failed to get child node of devfreq-event devices\n"	,	L_4
PPMU_CNTENS	,	V_23
PPMU_PMNC_CC_RESET_MASK	,	V_28
resource	,	V_103
PPMU_ENABLE	,	V_24
count	,	V_77
devfreq_event_data	,	V_32
PPMU_PMCNT1_MASK	,	V_17
PTR_ERR	,	F_33
PPMU_V2_CNT_AUTO	,	V_56
exynos_ppmu_disable	,	F_3
PPMU_CNTENC	,	V_14
ops	,	V_98
PPMU_V2_PMNC_START_MODE_SHIFT	,	V_74
exynos_ppmu_parse_dt	,	F_29
PPMU_V2_EVT3_RW_DATA_CNT	,	V_70
name	,	V_6
PPMU_V2_SM_OTHERS_A	,	V_64
of_property_read_string	,	F_27
platform_get_resource	,	F_30
"failed to initialize regmap\n"	,	L_8
edev	,	V_2
desc	,	V_5
PPMU_PMNC_COUNTER_RESET_SHIFT	,	V_30
platform_set_drvdata	,	F_38
devm_kzalloc	,	F_23
PPMU_V2_CH_EV0_TYPE	,	V_57
np	,	V_84
PPMU_PMCNT3_MASK	,	V_19
platform_get_drvdata	,	F_44
PPMU_PMNC	,	V_20
PPMU_WO_DATA_CNT	,	V_26
driver_data	,	V_99
exynos_ppmu_set_event	,	F_7
dev_err	,	F_21
devfreq_event_dev	,	V_1
devm_regmap_init_mmio	,	F_35
cntens	,	V_22
exynos_ppmu_v2_set_event	,	F_13
of_get_devfreq_events	,	F_19
regmap_write	,	F_5
"failed to find devicetree node\n"	,	L_7
load_count	,	V_35
PPMU_V2_CH_EV1_TYPE	,	V_58
devm_devfreq_event_add_edev	,	F_39
of_device_id	,	V_85
IORESOURCE_MEM	,	V_106
"failed to allocate memory devfreq-event devices\n"	,	L_13
num_events	,	V_97
PPMU_PMNCT	,	F_10
dev_name	,	F_41
devm_clk_get	,	F_36
cntenc	,	V_38
total_count	,	V_34
max_register	,	V_108
clear	,	V_47
match	,	V_86
exynos_ppmu_v2_disable	,	F_12
dev_warn	,	F_26
clk_disable_unprepare	,	F_45
resource_size	,	F_34
PPMU_PMNC_ENABLE_MASK	,	V_21
PPMU_V2_CNTENC	,	V_50
u64	,	V_81
PPMU_V2_FLAG	,	V_48
exynos_bus_get_ops	,	F_17
PPMU_PMNCNT3	,	V_43
exynos_ppmu_id_match	,	V_87
PPMU_V2_INTENC	,	V_49
PPMU_V2_PMNC	,	V_66
"ppmu"	,	L_9
PPMU_PMNCNT0	,	V_40
PPMU_PMNCNT2	,	V_42
PPMU_V2_WO_DATA_CNT	,	V_69
PPMU_PMNCNT1	,	V_41
pmcnt_low	,	V_76
base	,	V_105
IS_ERR	,	F_32
