`timescale 1ns / 1ps

// Ä‘Ã¢y lÃ  file chÃ­nh chá»©a cpu cá»§a há»‡ thá»‘ng

module system(
    input SYS_clk,
    input SYS_reset,
    input SYS_load,
    input [7:0] SYS_pc_val,
    input [7 :0] SYS_output_sel,
    output[26:0] SYS_leds
);
    reg [31:0] PC;
    reg [7:0] EPC;

    wire [31:0] instruction;
    wire [4:0]  RDst;
    wire [31:0] REG_data_out;
    wire [31:0] REG_data_out2;
    wire [31:0] Out_SignedExtended;
    wire [3:0]  control_out;
    wire        ex;
    wire [31:0] ALUSRC;
    wire [31:0] result_out;
    wire [7:0]  status_out;
    wire [31:0] DMEM_data_out;
    wire [31:0] Mem2Reg;
    wire [7:0]  Branch;
    wire [5:0]  Ex4to6_out;
    
    wire [10:0] control_signal;
    assign jump_signal      = control_signal[10];
    assign branch_signal    = control_signal[9];
    assign MemRead_signal   = control_signal[8];
    assign MemWrite_signal  = control_signal[7];
    assign Mem2Reg_signal   = control_signal[6];
    assign ALUop_signal     = control_signal[5:4];
    assign exception_signal = control_signal[3];
    assign ALUsrc_signal    = control_signal[2];
    assign RegWrite_signal  = control_signal[1];
    assign RegDst_signal    = control_signal[0];

    IMEM        imem (.IMEM_PC(PC), .IMEM_instruction(instruction)); //Ä‘á»?c láº¥y lá»‡nh ra

    assign RDst     = (RegDst_signal) ? instruction[15:11]:instruction[20:16]; //nÃªn write vÃ o rd hay rt, tá»©c lÃ  I hay R
    assign RegWrite = (Exception_out) ? 0 : RegWrite_signal;
    REG         Reg1 (  //INPUT
                        .clk            (SYS_clk),      
                        .REG_address1   (instruction[25:21]), //Ä‘á»‹a chá»‰ rs
                        .REG_address2   (instruction[20:16]), //Ä‘á»‹a chá»‰ rt
                        .REG_address_wr (RDst),               //Ä‘á»‹a chá»‰ Ä‘á»ƒ ghi vÃ o, lÃ  rd trong R, rt trong I
                        .REG_write_1    (RegWrite),           //tÃ­n hiÃª ucho phÃ©p ghi hay khÃ´ng
                        .REG_data_wb_in1(Mem2Reg),            //dá»¯ liá»‡u tÃ­nh toÃ¡n ra Ä‘Æ°á»£c sáº¯p Ä‘Æ°á»£c ghi vÃ o.
                        //OUTPUT
                        .REG_data_out1  (REG_data_out[31:0]), //giÃ¡ trá»‹ rs Ä‘á»?c Ä‘Æ°á»£c Ä‘á»ƒ Ä‘Æ°a vÃ o tÃ­nh toÃ¡n
                        .REG_data_out2  (REG_data_out2[31:0]) //giÃ¡ trá»‹ rt Ä‘á»?c Ä‘Æ°á»£c Ä‘á»ƒ Ä‘Æ°a vÃ o tÃ­nh toÃ¡n
                     );

    SignedExtended SE1 (instruction[15:0], Out_SignedExtended[31:0]);

    control     crl1 (.opcode          (instruction[31:26]),//INPUT
                      .control_signal  (control_signal)    //tÃ­n hiá»‡ output ra
                     );

    ALU_control AC1 (.ALUop       (control_signal[5:4]), //input
                     .funct       (instruction[5:0]),    //input
                     .control_out (control_out[3:0])    //output
                    );

    assign ALUSRC[31:0] = (ALUsrc_signal)?Out_SignedExtended[31:0]:REG_data_out2[31:0]; //quyáº¿t Ä‘á»‹nh chá»?n trÆ°á»?ng nháº­p vÃ o ALU tÃ¹y theo R hay I
    ALU         alu1 (//INPUT
                      .control      (control_out[3:0]),
                      .a            (REG_data_out[31:0]), //rs in
                      .b            (ALUSRC[31:0]),       //rt or imm
                      //OUTPUT
                      .result_out   (result_out[31:0]),
                      .status_out   (status_out[7:0]) //tráº¡ng thÃ¡i cá»§a phÃ©p tÃ­n htrong alu
                     );

    //handle exception
    Exception ex1(exception_signal, ex,status_out[2],status_out[3],status_out[6],Exception_out);
    assign MemRead  = (Exception_out) ? 0 : MemRead_signal;
    assign MemWrite = (Exception_out) ? 0 : MemWrite_signal;

    DMEM        d1( //INPUT
                    .DMEM_address   (result_out[31:0]),
                    .DMEM_data_in   (REG_data_out2[31:0]), 
                    .DMEM_mem_write (MemWrite), //tÃ­n hiá»‡u Ä‘iá»?u khiá»ƒn cho phÃ©p ghi
                    .DMEM_mem_read  (MemRead),  //tÃ­n hiá»‡u Ä‘iá»?u khiá»ƒn cho phÃ©p Ä‘á»?c
                    .clk            (SYS_clk), 
                    //OUTPUT
                    .DMEM_data_out  (DMEM_data_out[31:0])
                    );

    assign Mem2Reg = (Mem2Reg_signal)? DMEM_data_out : result_out; //quyáº¿t Ä‘á»‹nh WB

    always @(negedge SYS_clk , posedge SYS_reset)
    begin
        if (SYS_reset)
        begin
            PC  <= 32'b0; //cÃ¡c output trá»Ÿ vá»? zero ná»¯a
            EPC <= 32'b0;
        end    

        else
        begin
            EPC <= (Exception_out) ? PC : EPC;  //Ä‘á»“ng bá»™ vá»›i clock

            if (branch_signal)
            begin
                if (instruction[31:16] == 6'h4 && status_out[7] ) //beq
                    PC <=  PC + 4 + (Out_SignedExtended[7:0]<<2);
                else if (instruction[31:16] == 6'h5 && !status_out[7] ) 
                    PC <=  PC + 4 + (Out_SignedExtended[7:0]<<2);
                else 
                    PC <= PC + 4;
            end
            
            else if (jump_signal)
                PC <= {PC[31:28], instruction[25:0] ,2'b00};
                
            else 
                PC <= PC + 4;
        end
    end

    assign SYS_leds =   (SYS_reset)           ? 0                     :
                        (SYS_output_sel == 0) ? instruction           :
                        (SYS_output_sel == 1) ? REG_data_out          :
                        (SYS_output_sel == 2) ? result_out            :
                        (SYS_output_sel == 3) ? {19'b0, status_out}   :
                        (SYS_output_sel == 4) ? DMEM_data_out         :
                        (SYS_output_sel == 5) ? {16'b0,control_signal}:
                        (SYS_output_sel == 6) ? {ex, control_out}     :
                        (SYS_output_sel == 7) ? {PC, EPC}             : {27{1'bx}}; //cáº§n bá»• sung trÆ°á»?ng há»£p khÃ´ng cÃ³ gÃ¬
endmodule
