$date
	Thu Sep 16 20:30:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! ss $end
$var wire 1 " cy $end
$var reg 1 # aa $end
$var reg 1 $ bb $end
$var reg 1 % cc $end
$scope module add1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 & t $end
$var wire 1 ! sum $end
$var wire 1 ' s $end
$var wire 1 ( r $end
$var wire 1 ) q $end
$var wire 1 * p $end
$var wire 1 " cout $end
$scope module a0 $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 ) o2 $end
$upscope $end
$scope module a1 $end
$var wire 1 # i0 $end
$var wire 1 % i1 $end
$var wire 1 ( o2 $end
$upscope $end
$scope module a2 $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 ' o2 $end
$upscope $end
$scope module o0 $end
$var wire 1 ) i0 $end
$var wire 1 ( i1 $end
$var wire 1 & o3 $end
$upscope $end
$scope module o1 $end
$var wire 1 ' i0 $end
$var wire 1 & i1 $end
$var wire 1 " o3 $end
$upscope $end
$scope module x0 $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 * o4 $end
$upscope $end
$scope module x1 $end
$var wire 1 * i0 $end
$var wire 1 % i1 $end
$var wire 1 ! o4 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1'
1*
1%
1$
#10
0"
1!
0'
0%
0$
1#
#15
1"
1&
0!
1)
0*
1$
#20
0"
0&
1!
0)
1%
0$
0#
