Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 22 20:13:37 2021
| Host         : DESKTOP-CE0C5LI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   123 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           43 |
| No           | No                    | Yes                    |             299 |          117 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             259 |          135 |
| Yes          | Yes                   | No                     |              36 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |         Enable Signal         |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+-------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  CPU/MULTDIV/MULTDIV/DIVIDE/COUNTER/dff1/q_reg_0 |                               |                                                 |                1 |              1 |         1.00 |
|  CPU/MULTDIV/MULTDIV/DIVIDE/COUNTER/dff2/q_reg_0 |                               |                                                 |                1 |              1 |         1.00 |
|  CPU/MULTDIV/MULTDIV/DIVIDE/COUNTER/dff3/q_reg_0 |                               |                                                 |                1 |              1 |         1.00 |
|  CPU/MULTDIV/MULTDIV/DIVIDE/COUNTER/dff0/q_reg_0 |                               |                                                 |                1 |              1 |         1.00 |
|  CPU/MULTDIV/MULTDIV/BOOTH/COUNTER/dff1/q_reg_0  |                               |                                                 |                1 |              1 |         1.00 |
|  CPU/MULTDIV/MULTDIV/DIVIDE/COUNTER/dff4/q_reg_0 |                               |                                                 |                1 |              1 |         1.00 |
|  CPU/MULTDIV/MULTDIV/BOOTH/COUNTER/dff0/q_reg_0  |                               |                                                 |                1 |              1 |         1.00 |
|  CPU/MULTDIV/MULTDIV/BOOTH/COUNTER/dff2/q_reg_0  |                               |                                                 |                1 |              1 |         1.00 |
|  CPU/MULTDIV/MULTDIV/BOOTH/COUNTER/dff3/q_reg_0  |                               |                                                 |                1 |              1 |         1.00 |
|  CPU/MULTDIV/MULTDIV/BOOTH/COUNTER/dff4/q_reg_0  |                               |                                                 |                1 |              1 |         1.00 |
| ~clock_IBUF_BUFG                                 |                               |                                                 |                1 |              1 |         1.00 |
|  clk1kHz_BUFG                                    |                               | CPU/MULTDIV/MULTDIV/DIVIDE/COUNTER/dff0/q_reg_1 |                1 |              1 |         1.00 |
|  clk1kHz_BUFG                                    |                               | CPU/MULTDIV/MULTDIV/BOOTH/COUNTER/dff0/q_reg_1  |                1 |              1 |         1.00 |
|  clk1kHz_BUFG                                    | CPU/SECOND/count              | CPU/FD/IR/loop1[27].dff/q_reg_1[0]              |                2 |             10 |         5.00 |
|  clock_IBUF_BUFG                                 |                               |                                                 |                6 |             14 |         2.33 |
|  clk1kHz_BUFG                                    | CPU/STALLING/status_reg       | arduino_reset_OBUF                              |                4 |             14 |         3.50 |
|  clock_IBUF_BUFG                                 |                               | counter[0]_i_1_n_0                              |                4 |             16 |         4.00 |
|  clk1kHz_BUFG                                    | CPU/STALLING/q_reg            | arduino_reset_OBUF                              |               15 |             21 |         1.40 |
|  clock_IBUF_BUFG                                 | sound/index_counter           | CPU/FD/IR/loop1[31].dff/SR[0]                   |                7 |             26 |         3.71 |
|  clock_IBUF_BUFG                                 |                               | sound/clear                                     |                8 |             32 |         4.00 |
| ~clk1kHz_BUFG                                    | RegisterFile/dec32/s4/q_reg_4 | arduino_reset_OBUF                              |               13 |             32 |         2.46 |
| ~clk1kHz_BUFG                                    | RegisterFile/dec32/s4/q_reg_0 | arduino_reset_OBUF                              |                8 |             32 |         4.00 |
| ~clk1kHz_BUFG                                    | RegisterFile/dec32/s4/q_reg   | arduino_reset_OBUF                              |               15 |             32 |         2.13 |
| ~clk1kHz_BUFG                                    | RegisterFile/dec32/s4/en      | arduino_reset_OBUF                              |               27 |             32 |         1.19 |
| ~clk1kHz_BUFG                                    | RegisterFile/dec32/s4/q_reg_3 | arduino_reset_OBUF                              |               20 |             32 |         1.60 |
| ~clk1kHz_BUFG                                    | RegisterFile/dec32/s4/q_reg_2 | arduino_reset_OBUF                              |               22 |             32 |         1.45 |
| ~clk1kHz_BUFG                                    | RegisterFile/dec32/s4/q_reg_1 | arduino_reset_OBUF                              |               11 |             32 |         2.91 |
|  clk1kHz_BUFG                                    |                               |                                                 |               26 |             74 |         2.85 |
|  clk1kHz_BUFG                                    |                               | arduino_reset_OBUF                              |              115 |            297 |         2.58 |
+--------------------------------------------------+-------------------------------+-------------------------------------------------+------------------+----------------+--------------+


