

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s'
================================================================
* Date:           Tue Apr  9 23:31:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.617 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      845|      845| 4.225 us | 4.225 us |  845|  845|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      843|      843|         4|          1|          1|   841|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    367|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    138|    -|
|Register         |        0|      -|     184|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     184|    537|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_1_fu_429_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_2_fu_527_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_3_fu_625_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_fu_331_p2               |     +    |      0|  0|  15|           6|           6|
    |i_fu_131_p2                       |     +    |      0|  0|  14|          10|           1|
    |and_ln415_1_fu_419_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_517_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_615_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_321_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_449_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_547_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_645_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_351_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op109         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_379_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_477_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_575_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_281_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln41_fu_125_p2               |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln718_1_fu_189_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_2_fu_221_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_3_fu_253_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_fu_157_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_1_fu_211_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_2_fu_243_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_3_fu_275_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_fu_179_p2              |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln879_1_fu_205_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_2_fu_237_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_3_fu_269_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_fu_173_p2              |   icmp   |      0|  0|  11|           6|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_407_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_505_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_3_fu_603_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_309_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_461_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln340_2_fu_559_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln340_3_fu_657_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln340_fu_363_p3            |  select  |      0|  0|   6|           1|           6|
    |select_ln777_1_fu_455_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_553_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_651_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_357_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_1_fu_371_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_1_V_1_fu_469_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_2_V_1_fu_567_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_3_V_1_fu_665_p3          |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_1_fu_443_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_541_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_639_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_345_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 367|         205|         135|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_114              |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         30|   23|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_114              |  10|   0|   10|          0|
    |icmp_ln41_reg_673        |   1|   0|    1|          0|
    |icmp_ln718_1_reg_733     |   1|   0|    1|          0|
    |icmp_ln718_2_reg_748     |   1|   0|    1|          0|
    |icmp_ln718_3_reg_763     |   1|   0|    1|          0|
    |icmp_ln718_reg_718       |   1|   0|    1|          0|
    |icmp_ln768_1_reg_743     |   1|   0|    1|          0|
    |icmp_ln768_2_reg_758     |   1|   0|    1|          0|
    |icmp_ln768_3_reg_773     |   1|   0|    1|          0|
    |icmp_ln768_reg_728       |   1|   0|    1|          0|
    |icmp_ln879_1_reg_738     |   1|   0|    1|          0|
    |icmp_ln879_2_reg_753     |   1|   0|    1|          0|
    |icmp_ln879_3_reg_768     |   1|   0|    1|          0|
    |icmp_ln879_reg_723       |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_1_reg_778   |   6|   0|    6|          0|
    |tmp_data_0_V_reg_682     |  16|   0|   16|          0|
    |tmp_data_1_V_1_reg_783   |   6|   0|    6|          0|
    |tmp_data_1_V_reg_691     |  16|   0|   16|          0|
    |tmp_data_2_V_1_reg_788   |   6|   0|    6|          0|
    |tmp_data_2_V_reg_700     |  16|   0|   16|          0|
    |tmp_data_3_V_1_reg_793   |   6|   0|    6|          0|
    |tmp_data_3_V_reg_709     |  16|   0|   16|          0|
    |icmp_ln41_reg_673        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 184|  32|  121|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config8> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|res_V_data_0_V_din       | out |    6|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    6|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    6|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    6|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

