# Loading project SA
# Compile of tb_systolic_array_top.v failed with 1 errors.
# Compile of tb_systolic_array_top.v was successful.
vsim work.tb_systolic_array_top
# vsim work.tb_systolic_array_top 
# Start time: 19:14:36 on Apr 18,2024
# Loading work.tb_systolic_array_top
# Loading work.systolic_array_top
# Loading work.systolic_array_datapath
# Loading work.systolic_array_controller
# Loading work.systolic_array_pe
# Loading work.sram_bank_sp
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
add wave -position insertpoint  \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/rst_n} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/r_sram_bank} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/r_o_rd_data} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/o_rd_data} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/i_wr_data} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/i_rd_wr_en} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/i_addr} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/i} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/clk} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/SRAM_BANK_DEPTH} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/SRAM_BANK_DATA_WIDTH} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/SRAM_BANK_ADDR_WIDTH}
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(162)
#    Time: 90 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 162
run
run
run
run
# Compile of tb_systolic_array_top.v was successful.
restart -f
# Loading work.tb_systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(162)
#    Time: 90 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 162
run
# WARNING: No extended dataflow license exists
# Compile of systolic_array_top.v was successful with warnings.
restart -f
# Loading work.systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(162)
#    Time: 90 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 162
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 19:27:31 on Apr 18,2024, Elapsed time: 0:12:55
# Errors: 1, Warnings: 103
vsim work.tb_systolic_array_top
# vsim work.tb_systolic_array_top 
# Start time: 19:27:39 on Apr 18,2024
# Loading work.tb_systolic_array_top
# Loading work.systolic_array_top
# Loading work.systolic_array_datapath
# Loading work.systolic_array_controller
# Loading work.systolic_array_pe
# Loading work.sram_bank_sp
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
add wave -position insertpoint  \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/rst_n} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/r_sram_bank} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/r_o_rd_data} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/o_rd_data} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/i_wr_data} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/i_rd_wr_en} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/i_addr} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/i} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/clk} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/SRAM_BANK_DEPTH} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/SRAM_BANK_DATA_WIDTH} \
{sim:/tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst/SRAM_BANK_ADDR_WIDTH}
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(162)
#    Time: 90 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 162
run
# Compile of systolic_array_top.v was successful with warnings.
restart -f
# Loading work.systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(162)
#    Time: 90 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 162
run
# Compile of tb_systolic_array_top.v was successful.
restart -f
# Loading work.tb_systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data i,j,                            =  19,           0,           0
# 
# data i,j,                            =  22,           0,           1
# 
# data i,j,                            =  17,           0,           2
# 
# data i,j,                            =  26,           0,           3
# 
# addr   =  1
# 
# data i,j,                            =   8,           1,           0
# 
# data i,j,                            =  26,           1,           1
# 
# data i,j,                            =  25,           1,           2
# 
# data i,j,                            =  24,           1,           3
# 
# addr   =  2
# 
# data i,j,                            =   8,           2,           0
# 
# data i,j,                            =  10,           2,           1
# 
# data i,j,                            =  22,           2,           2
# 
# data i,j,                            =  19,           2,           3
# 
# addr   =  3
# 
# data i,j,                            =   7,           3,           0
# 
# data i,j,                            =  26,           3,           1
# 
# data i,j,                            =  13,           3,           2
# 
# data i,j,                            =   3,           3,           3
# 
#          0
#          0
#          0
#          0
#          0
#          0
#          0
#          0
#          0
#          0
#          0
#          0
#          0
#          0
#          0
#          0
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(165)
#    Time: 90 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 165
run
# Compile of tb_systolic_array_top.v was successful.
do /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/clear.tcl
# ** Error: transcript: unknown argument: -clear
# Error in macro /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/clear.tcl line 1
# transcript: unknown argument: -clear
#     while executing
# "transcript -clear"
restart -f
# Loading work.tb_systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
# status=1
# sim:{/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[3]/pe_col[3]/m_pe/#ASSIGN#190} not found
add wave -position insertpoint  \
sim:/tb_systolic_array_top/inst_sa_datapath/w_top_valid_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/w_top_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/w_top_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/w_o_valid_down_from_sa \
sim:/tb_systolic_array_top/inst_sa_datapath/w_o_top_rd_data \
sim:/tb_systolic_array_top/inst_sa_datapath/w_o_left_rd_data \
sim:/tb_systolic_array_top/inst_sa_datapath/w_o_down_rd_data \
sim:/tb_systolic_array_top/inst_sa_datapath/w_o_data_down_from_sa \
sim:/tb_systolic_array_top/inst_sa_datapath/w_left_valid_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/w_left_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/w_left_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_valid_top_to_sa \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_valid_left_to_sa \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_top_wr_data \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_left_wr_data \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_down_wr_data \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_down_rd_wr_en \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_data_top_to_sa \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_data_left_to_sa \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_cmd_top_to_sa \
sim:/tb_systolic_array_top/inst_sa_datapath/w_i_cmd_left_to_sa \
sim:/tb_systolic_array_top/inst_sa_datapath/w_down_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/w_down_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/rst_n \
sim:/tb_systolic_array_top/inst_sa_datapath/o_down_rd_data \
sim:/tb_systolic_array_top/inst_sa_datapath/i_top_wr_en \
sim:/tb_systolic_array_top/inst_sa_datapath/i_top_wr_data \
sim:/tb_systolic_array_top/inst_sa_datapath/i_top_wr_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/i_top_sram_rd_start_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/i_top_sram_rd_end_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/i_r \
sim:/tb_systolic_array_top/inst_sa_datapath/i_left_wr_en \
sim:/tb_systolic_array_top/inst_sa_datapath/i_left_wr_data \
sim:/tb_systolic_array_top/inst_sa_datapath/i_left_wr_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/i_left_sram_rd_start_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/i_left_sram_rd_end_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/i_down_sram_rd_start_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/i_down_sram_rd_end_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/i_down_rd_en \
sim:/tb_systolic_array_top/inst_sa_datapath/i_down_rd_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/i_ctrl_state \
sim:/tb_systolic_array_top/inst_sa_datapath/i_c \
sim:/tb_systolic_array_top/inst_sa_datapath/clk \
sim:/tb_systolic_array_top/inst_sa_datapath/SKEW_TOP_INPUT_EN \
sim:/tb_systolic_array_top/inst_sa_datapath/SKEW_LEFT_INPUT_EN \
sim:/tb_systolic_array_top/inst_sa_datapath/OUT_DATA_WIDTH \
sim:/tb_systolic_array_top/inst_sa_datapath/NUM_ROW \
sim:/tb_systolic_array_top/inst_sa_datapath/NUM_COL \
sim:/tb_systolic_array_top/inst_sa_datapath/LOG2_SRAM_BANK_DEPTH \
sim:/tb_systolic_array_top/inst_sa_datapath/DATA_WIDTH \
sim:/tb_systolic_array_top/inst_sa_datapath/CTRL_WIDTH \
sim:/tb_systolic_array_top/inst_sa_datapath/ACCU_DATA_WIDTH
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j =  19,           0,           0
# 
# data, i, j =  22,           0,           1
# 
# data, i, j =  17,           0,           2
# 
# data, i, j =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j =   8,           1,           0
# 
# data, i, j =  26,           1,           1
# 
# data, i, j =  25,           1,           2
# 
# data, i, j =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j =   8,           2,           0
# 
# data, i, j =  10,           2,           1
# 
# data, i, j =  22,           2,           2
# 
# data, i, j =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j =   7,           3,           0
# 
# data, i, j =  26,           3,           1
# 
# data, i, j =  13,           3,           2
# 
# data, i, j =   3,           3,           3
# 
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(164)
#    Time: 90 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 164
run
# Compile of tb_systolic_array_top.v was successful.
restart -f
# Loading work.tb_systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(238): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(362): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j =  19,           0,           0
# 
# data, i, j =  22,           0,           1
# 
# data, i, j =  17,           0,           2
# 
# data, i, j =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j =   8,           1,           0
# 
# data, i, j =  26,           1,           1
# 
# data, i, j =  25,           1,           2
# 
# data, i, j =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j =   8,           2,           0
# 
# data, i, j =  10,           2,           1
# 
# data, i, j =  22,           2,           2
# 
# data, i, j =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j =   7,           3,           0
# 
# data, i, j =  26,           3,           1
# 
# data, i, j =  13,           3,           2
# 
# data, i, j =   3,           3,           3
# 
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(167)
#    Time: 100 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 167
run
# Compile of sram_bank_sp.v was successful.
# Compile of systolic_array_controller.v was successful.
# Compile of systolic_array_datapath.v was successful.
# Compile of systolic_array_pe.v was successful.
# Compile of systolic_array_top.v was successful with warnings.
# Compile of tb_systolic_array_top.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_systolic_array_top
# Loading work.systolic_array_top
# Loading work.systolic_array_datapath
# Loading work.systolic_array_controller
# Loading work.systolic_array_pe
# Loading work.sram_bank_sp
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j =  19,           0,           0
# 
# data, i, j =  22,           0,           1
# 
# data, i, j =  17,           0,           2
# 
# data, i, j =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j =   8,           1,           0
# 
# data, i, j =  26,           1,           1
# 
# data, i, j =  25,           1,           2
# 
# data, i, j =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j =   8,           2,           0
# 
# data, i, j =  10,           2,           1
# 
# data, i, j =  22,           2,           2
# 
# data, i, j =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j =   7,           3,           0
# 
# data, i, j =  26,           3,           1
# 
# data, i, j =  13,           3,           2
# 
# data, i, j =   3,           3,           3
# 
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(168)
#    Time: 110 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 168
run
run
run
run
run
run
# Compile of tb_systolic_array_top.v was successful.
restart -f
# Loading work.tb_systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 160 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
run
run
run
run
run
run
# Compile of tb_systolic_array_top.v was successful.
restart -f
# Loading work.tb_systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Too few port connections. Expected 22, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_top_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_top_sram_rd_end_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
# Compile of systolic_array_top.v was successful with warnings.
restart -f
# Loading work.systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Too few port connections. Expected 22, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_top_sram_rd_start_addr'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_top_sram_rd_end_addr'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
run
run
restart -f
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3017) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Too few port connections. Expected 22, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_down_rd_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_top_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_left_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'o_down_rd_wr_addr_from_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_top_sram_rd_start_addr'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [PCDPC] - Port size (10) does not match connection size (5) for port 'i_top_sram_rd_end_addr'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_start_addr'.
# ** Warning: (vsim-3722) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(364): [TFMPC] - Missing connection for port 'i_left_sram_rd_end_addr'.
add wave -position insertpoint  \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/w_sa_output_rdy \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/rst_n \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_valid_top_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_valid_left_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_top_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_top_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_left_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_left_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_i_down_wr_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_valid_top_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_valid_left_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_top_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_top_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_left_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_left_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_down_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_down_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_top_wr_en_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_top_wr_addr_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_top_sram_rd_start_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_top_sram_rd_end_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_sa_datapath_valid_down_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_r \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_left_wr_en_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_left_wr_addr_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_left_sram_rd_start_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_left_sram_rd_end_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_down_rd_en_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_down_rd_addr_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_ctrl_state_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_c \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/clk \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/WRITE_ENABLE \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/WARMUP \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/STEADY \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/SKEW_TOP_INPUT_EN \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/SKEW_LEFT_INPUT_EN \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/READ_ENABLE \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/OUT_DATA_WIDTH \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/NUM_ROW \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/NUM_COL \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/LOG2_SRAM_BANK_DEPTH \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/IDLE \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/DRAIN \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/DATA_WIDTH \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/CTRL_WIDTH \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/ACCU_DATA_WIDTH
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
run
run
# Compile of systolic_array_top.v was successful with warnings.
restart -f
# Loading work.systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(365): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_top_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(365): [PCDPC] - Port size (32) does not match connection size (5) for port 'i_left_wr_addr_to_ctrl'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/inst_sa_controller File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_controller.v
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
run
run
# Compile of sram_bank_sp.v was successful.
# Compile of systolic_array_controller.v was successful.
# Compile of systolic_array_datapath.v was successful.
# Compile of systolic_array_pe.v was successful.
# Compile of systolic_array_top.v was successful with warnings.
# Compile of tb_systolic_array_top.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_systolic_array_top
# Loading work.systolic_array_top
# Loading work.systolic_array_datapath
# Loading work.systolic_array_controller
# Loading work.systolic_array_pe
# Loading work.sram_bank_sp
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
run
run
# Compile of tb_systolic_array_top.v was successful.
restart -f
# Loading work.tb_systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
run
run
# Compile of tb_systolic_array_top.v was successful.
restart -f
# Loading work.tb_systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[0]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[1]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[2]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(152): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk1/sram[3]/sram_bank_sp_top_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
add wave -position insertpoint  \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/w_stationary_valid_top} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/w_mult_out} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/w_mac_en} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/w_accum_out} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/rst_n} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/r_valid_right} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/r_valid_down} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/r_stationary_valid_top} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/r_stationary_data_top} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/r_data_right} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/r_cmd_right} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/r_cmd_down} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/r_accum_out} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/o_valid_right} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/o_valid_down} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/o_data_right} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/o_data_down} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/o_cmd_right} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/o_cmd_down} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/i_valid_top} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/i_valid_left} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/i_data_top} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/i_data_left} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/i_cmd_top} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/i_cmd_left} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/clk} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/OUT_DATA_WIDTH} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/MULT_OUT_WIDTH} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/LAST_ROW_PE} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/DATA_WIDTH} \
{sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_datapath/pe_row[0]/pe_col[0]/m_pe/ACCU_DATA_WIDTH}
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
# Compile of sram_bank_sp.v was successful.
# Compile of systolic_array_controller.v was successful.
# Compile of systolic_array_datapath.v was successful.
# Compile of systolic_array_pe.v was successful.
# Compile of systolic_array_top.v was successful with warnings.
# Compile of tb_systolic_array_top.v was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_systolic_array_top
# Loading work.systolic_array_top
# Loading work.systolic_array_datapath
# Loading work.systolic_array_controller
# Loading work.systolic_array_pe
# Loading work.sram_bank_sp
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
# Compile of systolic_array_top.v was successful with warnings.
restart -f
# Loading work.systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
# Compile of tb_systolic_array_top.v was successful.
restart -f
# Loading work.tb_systolic_array_top
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
# Compile of systolic_array_pe.v was successful.
# Compile of systolic_array_top.v was successful with warnings.
restart -f
# Loading work.systolic_array_top
# Loading work.systolic_array_pe
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
# WARNING: No extended dataflow license exists
# Compile of systolic_array_controller.v was successful.
restart -f
# Loading work.systolic_array_controller
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[0]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[1]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[2]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'i_wr_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
# ** Warning: (vsim-3015) /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/systolic_array_top.v(239): [PCDPC] - Port size (9) does not match connection size (8) for port 'o_rd_data'. The port definition is at: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /tb_systolic_array_top/inst_sa_datapath/genblk2/sram_bank_left[3]/sram_bank_sp_left_inst File: /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/sram_bank_sp.v
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# addr   =  0
# 
# data, i, j                           =  19,           0,           0
# 
# data, i, j                           =  22,           0,           1
# 
# data, i, j                           =  17,           0,           2
# 
# data, i, j                           =  26,           0,           3
# 
# addr   =  1
# 
# data, i, j                           =   8,           1,           0
# 
# data, i, j                           =  26,           1,           1
# 
# data, i, j                           =  25,           1,           2
# 
# data, i, j                           =  24,           1,           3
# 
# addr   =  2
# 
# data, i, j                           =   8,           2,           0
# 
# data, i, j                           =  10,           2,           1
# 
# data, i, j                           =  22,           2,           2
# 
# data, i, j                           =  19,           2,           3
# 
# addr   =  3
# 
# data, i, j                           =   7,           3,           0
# 
# data, i, j                           =  26,           3,           1
# 
# data, i, j                           =  13,           3,           2
# 
# data, i, j                           =   3,           3,           3
# 
run
run
# ** Note: $stop    : /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v(171)
#    Time: 220 ns  Iteration: 0  Instance: /tb_systolic_array_top
# Break in Module tb_systolic_array_top at /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/tb_systolic_array_top.v line 171
add wave -position insertpoint  \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/WRITE_ENABLE \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/WARMUP \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/w_sa_output_rdy \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/STEADY \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/SKEW_TOP_INPUT_EN \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/SKEW_LEFT_INPUT_EN \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/rst_n \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/READ_ENABLE \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_valid_top_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_valid_left_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_top_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_top_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_left_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_left_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/r_i_down_wr_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/OUT_DATA_WIDTH \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_valid_top_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_valid_left_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_top_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_top_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_left_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_left_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_down_rd_wr_en_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/o_down_rd_wr_addr_from_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/NUM_ROW \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/NUM_COL \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/LOG2_SRAM_BANK_DEPTH \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/IDLE \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_top_wr_en_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_top_wr_addr_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_top_sram_rd_start_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_top_sram_rd_end_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_sa_datapath_valid_down_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_r \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_left_wr_en_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_left_wr_addr_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_left_sram_rd_start_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_left_sram_rd_end_addr \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_down_rd_en_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_down_rd_addr_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_ctrl_state_to_ctrl \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/i_c \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/DRAIN \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/DATA_WIDTH \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/CTRL_WIDTH \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/clk \
sim:/tb_systolic_array_top/inst_sa_datapath/inst_sa_controller/ACCU_DATA_WIDTH
quit -sim
# End time: 21:36:17 on Apr 18,2024, Elapsed time: 2:08:38
# Errors: 30, Warnings: 503
