// Seed: 2366672212
module module_0;
  wand [-1 : -1] id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8;
  assign module_1.id_2 = 0;
  assign id_6 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
  id_2 :
  assert property (@(posedge -1 or 1) id_1)
  else;
endmodule
module module_2 #(
    parameter id_1  = 32'd63,
    parameter id_22 = 32'd21,
    parameter id_8  = 32'd60
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14#(
        .id_15 (-1),
        .id_16 (1),
        .id_17 (1),
        .id_18 (1),
        .id_19 (1'b0),
        .id_20 (1 - 1),
        .id_21 (1),
        ._id_22(-1)
    ),
    id_23,
    id_24
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout reg id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire _id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_17 = id_21;
  wire id_25;
  assign id_17 = 1 ^ 1;
  logic [id_1 : 1] id_26 = 1;
  localparam id_27 = 1;
  always id_13 = #1 -1;
  logic [7:0][1  -  -1 'b0 : 1] id_28;
  assign id_19 = -1'b0;
  assign id_28[id_8] = id_28;
  tri id_29 = {'b0}, id_30;
  wire [1  ==  1 : id_22] id_31;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_32;
endmodule
