package:
  name: ibex

dependencies:
  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.2 }

sources:
  - target: not(all(any(test, ibex_include_tracer), not(ibex_exclude_tracer)))
    include_dirs:
      - rtl
      - vendor/lowrisc_ip/ip/prim/rtl

    files:
      # Source files grouped in levels. Files in level 0 have no dependencies on files in this
      # package. Files in level 1 only depend on files in level 0, files in level 2 on files in
      # levels 1 and 0, etc. Files within a level are ordered alphabetically.
      # Level 0
      - rtl/ibex_pkg.sv
      - vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv
      # Level 1
      - rtl/ibex_alu.sv
      - rtl/ibex_compressed_decoder.sv
      - rtl/ibex_controller.sv
      - rtl/ibex_counter.sv
      - rtl/ibex_csr.sv
      - rtl/ibex_decoder.sv
      - rtl/ibex_fetch_fifo.sv
      - rtl/ibex_load_store_unit.sv
      - rtl/ibex_multdiv_fast.sv
      - rtl/ibex_multdiv_slow.sv
      - rtl/ibex_pmp.sv
      - rtl/ibex_wb_stage.sv
      # Level 2
      - rtl/ibex_cs_registers.sv
      - rtl/ibex_ex_block.sv
      - rtl/ibex_id_stage.sv
      - rtl/ibex_prefetch_buffer.sv
      # Level 3
      - rtl/ibex_if_stage.sv
      # Level 4
      - rtl/ibex_core.sv

  # In case we target RTL simulation, recompile the whole core with the RISC-V
  # formal interface so the tracer module works (`define RVFI).
  - target: all(any(test, ibex_include_tracer), not(ibex_exclude_tracer))  
    include_dirs:
      - rtl
      - vendor/lowrisc_ip/ip/prim/rtl
    defines:
      RVFI: true
    files:
      # Level 0
      - rtl/ibex_pkg.sv
      - rtl/ibex_register_file_ff.sv
      - vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv
      # Level 1
      - rtl/ibex_alu.sv
      - rtl/ibex_compressed_decoder.sv
      - rtl/ibex_controller.sv
      - rtl/ibex_counter.sv
      - rtl/ibex_csr.sv
      - rtl/ibex_decoder.sv
      - rtl/ibex_fetch_fifo.sv
      - rtl/ibex_load_store_unit.sv
      - rtl/ibex_multdiv_fast.sv
      - rtl/ibex_multdiv_slow.sv
      - rtl/ibex_pmp.sv
      - rtl/ibex_tracer_pkg.sv
      - rtl/ibex_wb_stage.sv
      # Level 2
      - rtl/ibex_cs_registers.sv
      - rtl/ibex_ex_block.sv
      - rtl/ibex_id_stage.sv
      - rtl/ibex_prefetch_buffer.sv
      - rtl/ibex_tracer.sv
      # Level 3
      - rtl/ibex_if_stage.sv
      # Level 4
      - rtl/ibex_core.sv
      # Level 5
      - rtl/ibex_core_tracing.sv

  # Different register file implementations. By default, latch baser register
  # files are used. For verilator, the flip-flop based reg files are used and
  # for Xilinx fpgas, a dedicated implementation is used. For each version there
  # is a dedicated override target ("ibex_use_<ff|latch|fpga>_regfile") to force
  # usage of one particular implementation.
  
  - target: all(not(verilator), not(ibex_use_fpga_regfile), not(ibex_use_ff_regfile))
    files:
      - rtl/ibex_register_file_latch.sv
  
  - target: all(any(verilator, ibex_use_ff_regfile), not(ibex_use_fpga_regfile), not(ibex_use_latch_regfile))
    files:
      - rtl/ibex_register_file_ff.sv

  - target: all(any(xilinx, ibex_use_fpga_regfile), not(ibex_use_ff_regfile), not(ibex_use_latch_regfile))
    files:
      - rtl/ibex_register_file_fpga.sv
