{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690203440469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690203440470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 18:27:20 2023 " "Processing started: Mon Jul 24 18:27:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690203440470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203440470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2-project -c c10lp_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2-project -c c10lp_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203440470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690203440888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690203440888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/aes128_table_ecb1.v 6 6 " "Found 6 design units, including 6 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/aes128_table_ecb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes128_table_ecb1 " "Found entity 1: aes128_table_ecb1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203448649 ""} { "Info" "ISGN_ENTITY_NAME" "2 subbytes1 " "Found entity 2: subbytes1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203448649 ""} { "Info" "ISGN_ENTITY_NAME" "3 invsubbytes1 " "Found entity 3: invsubbytes1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203448649 ""} { "Info" "ISGN_ENTITY_NAME" "4 subword1 " "Found entity 4: subword1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203448649 ""} { "Info" "ISGN_ENTITY_NAME" "5 mixcolumns1 " "Found entity 5: mixcolumns1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203448649 ""} { "Info" "ISGN_ENTITY_NAME" "6 inv_mixcolumn1 " "Found entity 6: inv_mixcolumn1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203448649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203448649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/timesx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/timesx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timesx-dfl " "Found design unit 1: timesx-dfl" {  } { { "../altera/tiny_AES/timesx.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/timesx.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449025 ""} { "Info" "ISGN_ENTITY_NAME" "1 timesx " "Found entity 1: timesx" {  } { { "../altera/tiny_AES/timesx.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/timesx.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftrows-Behavioral " "Found design unit 1: shiftrows-Behavioral" {  } { { "../altera/tiny_AES/shiftrows.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/shiftrows.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449027 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftrows " "Found entity 1: shiftrows" {  } { { "../altera/tiny_AES/shiftrows.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/shiftrows.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(58) " "Verilog HDL Declaration information at sboxalg.v(58): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690203449029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(73) " "Verilog HDL Declaration information at sboxalg.v(73): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690203449029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a sboxalg.v(84) " "Verilog HDL Declaration information at sboxalg.v(84): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690203449029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(85) " "Verilog HDL Declaration information at sboxalg.v(85): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690203449029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a sboxalg.v(148) " "Verilog HDL Declaration information at sboxalg.v(148): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 148 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690203449030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(149) " "Verilog HDL Declaration information at sboxalg.v(149): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 149 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690203449030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sboxalg.v 9 9 " "Found 9 design units, including 9 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sboxalg.v" { { "Info" "ISGN_ENTITY_NAME" "1 GF_SQ_2 " "Found entity 1: GF_SQ_2" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449030 ""} { "Info" "ISGN_ENTITY_NAME" "2 GF_MULS_2 " "Found entity 2: GF_MULS_2" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449030 ""} { "Info" "ISGN_ENTITY_NAME" "3 GF_MULS_SCL_2 " "Found entity 3: GF_MULS_SCL_2" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449030 ""} { "Info" "ISGN_ENTITY_NAME" "4 GF_INV_4 " "Found entity 4: GF_INV_4" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449030 ""} { "Info" "ISGN_ENTITY_NAME" "5 GF_MULS_4 " "Found entity 5: GF_MULS_4" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449030 ""} { "Info" "ISGN_ENTITY_NAME" "6 GF_INV_8 " "Found entity 6: GF_INV_8" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449030 ""} { "Info" "ISGN_ENTITY_NAME" "7 MUX21I " "Found entity 7: MUX21I" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449030 ""} { "Info" "ISGN_ENTITY_NAME" "8 SELECT_NOT_8 " "Found entity 8: SELECT_NOT_8" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449030 ""} { "Info" "ISGN_ENTITY_NAME" "9 bSbox " "Found entity 9: bSbox" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sbox8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sbox8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox8-canright " "Found design unit 1: sbox8-canright" {  } { { "../altera/tiny_AES/sbox8.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sbox8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449032 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox8 " "Found entity 1: sbox8" {  } { { "../altera/tiny_AES/sbox8.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sbox8.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-dfl " "Found design unit 1: sbox-dfl" {  } { { "../altera/tiny_AES/sbox.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sbox.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449034 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../altera/tiny_AES/sbox.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sbox.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-dfl " "Found design unit 1: reg-dfl" {  } { { "../altera/tiny_AES/reg.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/reg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449036 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../altera/tiny_AES/reg.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/rcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/rcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcon-Behavioral " "Found design unit 1: rcon-Behavioral" {  } { { "../altera/tiny_AES/rcon.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/rcon.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449038 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcon " "Found entity 1: rcon" {  } { { "../altera/tiny_AES/rcon.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/rcon.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/mix_column.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/mix_column.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mix_column-Behavioral " "Found design unit 1: mix_column-Behavioral" {  } { { "../altera/tiny_AES/mix_column.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/mix_column.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449039 ""} { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "../altera/tiny_AES/mix_column.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/mix_column.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/keyschedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/keyschedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyschedule-dfl " "Found design unit 1: keyschedule-dfl" {  } { { "../altera/tiny_AES/keyschedule.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/keyschedule.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449041 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyschedule " "Found entity 1: keyschedule" {  } { { "../altera/tiny_AES/keyschedule.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/keyschedule.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_en-dfl " "Found design unit 1: flipflop_en-dfl" {  } { { "../altera/tiny_AES/flipflop_en.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/flipflop_en.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449043 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_en " "Found entity 1: flipflop_en" {  } { { "../altera/tiny_AES/flipflop_en.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/flipflop_en.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/databody.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/databody.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataBody-dfl " "Found design unit 1: dataBody-dfl" {  } { { "../altera/tiny_AES/dataBody.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/dataBody.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449045 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataBody " "Found entity 1: dataBody" {  } { { "../altera/tiny_AES/dataBody.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/dataBody.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-dfl " "Found design unit 1: counter-dfl" {  } { { "../altera/tiny_AES/counter.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449046 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../altera/tiny_AES/counter.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controler-fsm " "Found design unit 1: controler-fsm" {  } { { "../altera/tiny_AES/controler.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/controler.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449048 ""} { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "../altera/tiny_AES/controler.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/controler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/aes_tiny_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/aes_tiny_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_TB " "Found entity 1: AES_TB" {  } { { "../altera/tiny_AES/aes_tiny_TB.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/aes_tiny_TB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/aes_tiny.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/aes_tiny.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_tiny-Behavioral " "Found design unit 1: aes_tiny-Behavioral" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449052 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_tiny " "Found entity 1: aes_tiny" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tdc.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 primitive_carry " "Found entity 1: primitive_carry" {  } { { "../altera/TDC.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/TDC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449058 ""} { "Info" "ISGN_ENTITY_NAME" "2 primitive_ff " "Found entity 2: primitive_ff" {  } { { "../altera/TDC.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/TDC.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449058 ""} { "Info" "ISGN_ENTITY_NAME" "3 primitive_carry_in " "Found entity 3: primitive_carry_in" {  } { { "../altera/TDC.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/TDC.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449058 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_chain " "Found entity 4: carry_chain" {  } { { "../altera/TDC.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/TDC.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/sender.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "../altera/sender.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/sender.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "../altera/receiver.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/receiver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../altera/pll.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/memory.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cipher_memory " "Found entity 1: cipher_memory" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449066 ""} { "Info" "ISGN_ENTITY_NAME" "2 trace_memory " "Found entity 2: trace_memory" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/lattice_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/lattice_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdc_decode-beh " "Found design unit 1: tdc_decode-beh" {  } { { "../altera/lattice_sensor.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/lattice_sensor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449068 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdc_decode " "Found entity 1: tdc_decode" {  } { { "../altera/lattice_sensor.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/lattice_sensor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../altera/clock.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/clock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_data TX_data c10lp_golden_top.v(134) " "Verilog HDL Declaration information at c10lp_golden_top.v(134): object \"tx_data\" differs only in case from object \"TX_data\" in the same scope" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690203449072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/c10lp_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/c10lp_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10lp_golden_top " "Found entity 1: c10lp_golden_top" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/aes128_table_ecb.v 6 6 " "Found 6 design units, including 6 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/aes128_table_ecb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes128_table_ecb " "Found entity 1: aes128_table_ecb" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449077 ""} { "Info" "ISGN_ENTITY_NAME" "2 subbytes " "Found entity 2: subbytes" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449077 ""} { "Info" "ISGN_ENTITY_NAME" "3 invsubbytes " "Found entity 3: invsubbytes" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449077 ""} { "Info" "ISGN_ENTITY_NAME" "4 subword " "Found entity 4: subword" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449077 ""} { "Info" "ISGN_ENTITY_NAME" "5 mixcolumns " "Found entity 5: mixcolumns" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449077 ""} { "Info" "ISGN_ENTITY_NAME" "6 inv_mixcolumn " "Found entity 6: inv_mixcolumn" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_valid memory.v(286) " "Verilog HDL Implicit Net warning at memory.v(286): created implicit net for \"r_valid\"" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_valid memory.v(287) " "Verilog HDL Implicit Net warning at memory.v(287): created implicit net for \"w_valid\"" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449080 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(47) " "Verilog HDL Parameter Declaration warning at uartTX.v(47): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(48) " "Verilog HDL Parameter Declaration warning at uartTX.v(48): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(49) " "Verilog HDL Parameter Declaration warning at uartTX.v(49): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(50) " "Verilog HDL Parameter Declaration warning at uartTX.v(50): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(51) " "Verilog HDL Parameter Declaration warning at uartTX.v(51): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(23) " "Verilog HDL Parameter Declaration warning at uartrx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(24) " "Verilog HDL Parameter Declaration warning at uartrx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(25) " "Verilog HDL Parameter Declaration warning at uartrx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(26) " "Verilog HDL Parameter Declaration warning at uartrx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(27) " "Verilog HDL Parameter Declaration warning at uartrx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690203449087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c10lp_golden_top " "Elaborating entity \"c10lp_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690203449178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 c10lp_golden_top.v(281) " "Verilog HDL assignment warning at c10lp_golden_top.v(281): truncated value with size 32 to match size of target (11)" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449191 "|c10lp_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clkmanager " "Elaborating entity \"clock\" for hierarchy \"clock:clkmanager\"" {  } { { "../altera/c10lp_golden_top.v" "clkmanager" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clock:clkmanager\|pll:p1 " "Elaborating entity \"pll\" for hierarchy \"clock:clkmanager\|pll:p1\"" {  } { { "../altera/clock.v" "p1" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock:clkmanager\|pll:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock:clkmanager\|pll:p1\|altpll:altpll_component\"" {  } { { "../altera/pll.v" "altpll_component" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clkmanager\|pll:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock:clkmanager\|pll:p1\|altpll:altpll_component\"" {  } { { "../altera/pll.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clkmanager\|pll:p1\|altpll:altpll_component " "Instantiated megafunction \"clock:clkmanager\|pll:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203449551 ""}  } { { "../altera/pll.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690203449551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/DE2-project/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203449620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203449620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cipher_memory cipher_memory:cm0 " "Elaborating entity \"cipher_memory\" for hierarchy \"cipher_memory:cm0\"" {  } { { "../altera/c10lp_golden_top.v" "cm0" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctMemory memory.v(20) " "Verilog HDL or VHDL warning at memory.v(20): object \"ctMemory\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyMemory memory.v(21) " "Verilog HDL or VHDL warning at memory.v(21): object \"keyMemory\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ptMemory memory.v(22) " "Verilog HDL or VHDL warning at memory.v(22): object \"ptMemory\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_data_valid memory.v(25) " "Verilog HDL or VHDL warning at memory.v(25): object \"w_data_valid\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transmit_reg memory.v(25) " "Verilog HDL or VHDL warning at memory.v(25): object \"transmit_reg\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(43) " "Verilog HDL Case Statement warning at memory.v(43): incomplete case statement has no default case item" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(81) " "Verilog HDL Case Statement warning at memory.v(81): incomplete case statement has no default case item" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(120) " "Verilog HDL Case Statement warning at memory.v(120): incomplete case statement has no default case item" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory.v(40) " "Verilog HDL Case Statement information at memory.v(40): all case item expressions in this case statement are onehot" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "gen_output gen_output memory.v(35) " "Verilog HDL warning at memory.v(35): variable gen_output in static task or function gen_output may have unintended latch behavior" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 35 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "gen_output memory.v(35) " "Verilog HDL Function Declaration warning at memory.v(35): function \"gen_output\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 35 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory.v(216) " "Verilog HDL Case Statement information at memory.v(216): all case item expressions in this case statement are onehot" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 216 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1690203449646 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gen_output 0 memory.v(35) " "Net \"gen_output\" at memory.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1690203449647 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_dvld memory.v(15) " "Output port \"r_dvld\" at memory.v(15) has no driver" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690203449647 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "w_dvld memory.v(17) " "Output port \"w_dvld\" at memory.v(17) has no driver" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690203449647 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trace_memory trace_memory:tm0 " "Elaborating entity \"trace_memory\" for hierarchy \"trace_memory:tm0\"" {  } { { "../altera/c10lp_golden_top.v" "tm0" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_valid memory.v(286) " "Verilog HDL or VHDL warning at memory.v(286): object \"r_valid\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690203449655 "|c10lp_golden_top|trace_memory:tm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_valid memory.v(287) " "Verilog HDL or VHDL warning at memory.v(287): object \"w_valid\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690203449655 "|c10lp_golden_top|trace_memory:tm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender sender:s0 " "Elaborating entity \"sender\" for hierarchy \"sender:s0\"" {  } { { "../altera/c10lp_golden_top.v" "s0" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 sender.v(73) " "Verilog HDL assignment warning at sender.v(73): truncated value with size 16 to match size of target (8)" {  } { { "../altera/sender.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/sender.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449664 "|c10lp_golden_top|sender:s0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sender.v(97) " "Verilog HDL Case Statement information at sender.v(97): all case item expressions in this case statement are onehot" {  } { { "../altera/sender.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/sender.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1690203449664 "|c10lp_golden_top|sender:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sender.v(238) " "Verilog HDL assignment warning at sender.v(238): truncated value with size 3 to match size of target (1)" {  } { { "../altera/sender.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/sender.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449664 "|c10lp_golden_top|sender:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sender.v(248) " "Verilog HDL assignment warning at sender.v(248): truncated value with size 3 to match size of target (1)" {  } { { "../altera/sender.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/sender.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449664 "|c10lp_golden_top|sender:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx sender:s0\|uart_tx:uartTX " "Elaborating entity \"uart_tx\" for hierarchy \"sender:s0\|uart_tx:uartTX\"" {  } { { "../altera/sender.v" "uartTX" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/sender.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(91) " "Verilog HDL assignment warning at uartTX.v(91): truncated value with size 32 to match size of target (16)" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449679 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(109) " "Verilog HDL assignment warning at uartTX.v(109): truncated value with size 32 to match size of target (16)" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449679 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartTX.v(119) " "Verilog HDL assignment warning at uartTX.v(119): truncated value with size 32 to match size of target (3)" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449679 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(139) " "Verilog HDL assignment warning at uartTX.v(139): truncated value with size 32 to match size of target (16)" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449679 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:r0 " "Elaborating entity \"receiver\" for hierarchy \"receiver:r0\"" {  } { { "../altera/c10lp_golden_top.v" "r0" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx receiver:r0\|uart_rx:ur0 " "Elaborating entity \"uart_rx\" for hierarchy \"receiver:r0\|uart_rx:ur0\"" {  } { { "../altera/receiver.v" "ur0" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/receiver.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(81) " "Verilog HDL assignment warning at uartrx.v(81): truncated value with size 32 to match size of target (8)" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449701 "|c10lp_golden_top|receiver:r0|uart_rx:ur0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(92) " "Verilog HDL assignment warning at uartrx.v(92): truncated value with size 32 to match size of target (8)" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449701 "|c10lp_golden_top|receiver:r0|uart_rx:ur0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartrx.v(103) " "Verilog HDL assignment warning at uartrx.v(103): truncated value with size 32 to match size of target (3)" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449701 "|c10lp_golden_top|receiver:r0|uart_rx:ur0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(121) " "Verilog HDL assignment warning at uartrx.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690203449701 "|c10lp_golden_top|receiver:r0|uart_rx:ur0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_decode tdc_decode:tdc_decode " "Elaborating entity \"tdc_decode\" for hierarchy \"tdc_decode:tdc_decode\"" {  } { { "../altera/c10lp_golden_top.v" "tdc_decode" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes128_table_ecb aes128_table_ecb:aes_tiny0 " "Elaborating entity \"aes128_table_ecb\" for hierarchy \"aes128_table_ecb:aes_tiny0\"" {  } { { "../altera/c10lp_golden_top.v" "aes_tiny0" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449722 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "s_box " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"s_box\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1690203449741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "s_row " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"s_row\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1690203449741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "m_col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"m_col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1690203449741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "is_row_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"is_row_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1690203449741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "is_row " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"is_row\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1690203449741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "is_box " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"is_box\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1690203449741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subword aes128_table_ecb:aes_tiny0\|subword:SubWord " "Elaborating entity \"subword\" for hierarchy \"aes128_table_ecb:aes_tiny0\|subword:SubWord\"" {  } { { "../altera/aes128_table_ecb.v" "SubWord" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subbytes aes128_table_ecb:aes_tiny0\|subbytes:SubBytes " "Elaborating entity \"subbytes\" for hierarchy \"aes128_table_ecb:aes_tiny0\|subbytes:SubBytes\"" {  } { { "../altera/aes128_table_ecb.v" "SubBytes" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixcolumns aes128_table_ecb:aes_tiny0\|mixcolumns:MixColumns0 " "Elaborating entity \"mixcolumns\" for hierarchy \"aes128_table_ecb:aes_tiny0\|mixcolumns:MixColumns0\"" {  } { { "../altera/aes128_table_ecb.v" "MixColumns0" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invsubbytes aes128_table_ecb:aes_tiny0\|invsubbytes:InvSubBytes " "Elaborating entity \"invsubbytes\" for hierarchy \"aes128_table_ecb:aes_tiny0\|invsubbytes:InvSubBytes\"" {  } { { "../altera/aes128_table_ecb.v" "InvSubBytes" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_mixcolumn aes128_table_ecb:aes_tiny0\|inv_mixcolumn:InvMixColumn0 " "Elaborating entity \"inv_mixcolumn\" for hierarchy \"aes128_table_ecb:aes_tiny0\|inv_mixcolumn:InvMixColumn0\"" {  } { { "../altera/aes128_table_ecb.v" "InvMixColumn0" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203449803 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "trace_memory:tm0\|traceMemory_rtl_0 " "Inferred dual-clock RAM node \"trace_memory:tm0\|traceMemory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1690203459850 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "trace_memory:tm0\|traceMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"trace_memory:tm0\|traceMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690203472337 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1690203472337 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1690203472337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trace_memory:tm0\|altsyncram:traceMemory_rtl_0 " "Elaborated megafunction instantiation \"trace_memory:tm0\|altsyncram:traceMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203472420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trace_memory:tm0\|altsyncram:traceMemory_rtl_0 " "Instantiated megafunction \"trace_memory:tm0\|altsyncram:traceMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690203472420 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690203472420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tke1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tke1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tke1 " "Found entity 1: altsyncram_tke1" {  } { { "db/altsyncram_tke1.tdf" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/DE2-project/db/altsyncram_tke1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690203472472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203472472 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1690203475274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690203492160 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4653 " "4653 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690203926530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/DE2-project/output_files/c10lp_golden_top.map.smsg " "Generated suppressed messages file C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/DE2-project/output_files/c10lp_golden_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203927545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690203929358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690203929358 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hbus_clk_50m " "No output dependent on input pin \"hbus_clk_50m\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|hbus_clk_50m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c10_clk_adj " "No output dependent on input pin \"c10_clk_adj\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|c10_clk_adj"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enet_clk_125m " "No output dependent on input pin \"enet_clk_125m\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|enet_clk_125m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[0\] " "No output dependent on input pin \"user_pb\[0\]\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|user_pb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[1\] " "No output dependent on input pin \"user_pb\[1\]\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|user_pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[2\] " "No output dependent on input pin \"user_pb\[2\]\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|user_pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[3\] " "No output dependent on input pin \"user_pb\[3\]\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|user_pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dip\[0\] " "No output dependent on input pin \"user_dip\[0\]\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|user_dip[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dip\[1\] " "No output dependent on input pin \"user_dip\[1\]\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|user_dip[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dip\[2\] " "No output dependent on input pin \"user_dip\[2\]\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690203932123 "|c10lp_golden_top|user_dip[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690203932123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61468 " "Implemented 61468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690203932124 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690203932124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61441 " "Implemented 61441 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690203932124 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1690203932124 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1690203932124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690203932124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5142 " "Peak virtual memory: 5142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690203932234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 18:35:32 2023 " "Processing ended: Mon Jul 24 18:35:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690203932234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:12 " "Elapsed time: 00:08:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690203932234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:26 " "Total CPU time (on all processors): 00:08:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690203932234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690203932234 ""}
