$date
  Tue Apr 16 12:50:16 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 2 ! d[1:0] $end
$var reg 1 " a $end
$var reg 1 # e $end
$var reg 1 $ y $end
$scope module mux $end
$var reg 2 % d[1:0] $end
$var reg 1 & a $end
$var reg 1 ' e $end
$var reg 1 ( y $end
$var reg 1 ) m1 $end
$var reg 1 * m2 $end
$var reg 1 + inv $end
$scope module s1 $end
$var reg 1 , i $end
$var reg 1 - o $end
$upscope $end
$scope module s2 $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 e $end
$var reg 1 1 o $end
$upscope $end
$scope module s3 $end
$var reg 1 2 a $end
$var reg 1 3 b $end
$var reg 1 4 e $end
$var reg 1 5 o $end
$upscope $end
$scope module s4 $end
$var reg 1 6 a $end
$var reg 1 7 b $end
$var reg 1 8 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bXX !
X"
X#
X$
bXX %
X&
X'
X(
X)
X*
X+
X,
X-
X.
X/
X0
X1
X2
X3
X4
X5
X6
X7
X8
#1000000
b00 !
0"
0#
0$
b00 %
0&
0'
0(
0)
0*
1+
0,
1-
1.
0/
00
01
02
03
04
05
06
07
08
#2000000
1"
1&
0+
1,
0-
0.
12
#3000000
#4000000
b01 !
0"
b01 %
0&
1+
0,
1-
1.
1/
02
#5000000
1"
1&
0+
1,
0-
0.
12
#6000000
b10 !
0"
b10 %
0&
1+
0,
1-
1.
0/
02
13
#7000000
1"
1&
0+
1,
0-
0.
12
#8000000
b00 !
0"
1#
b00 %
0&
1'
1+
0,
1-
1.
10
02
03
14
#9000000
1"
1&
0+
1,
0-
0.
12
#10000000
b01 !
0"
1$
b01 %
0&
1(
1)
1+
0,
1-
1.
1/
11
02
16
18
#11000000
1"
0$
1&
0(
0)
0+
1,
0-
0.
01
12
06
08
#12000000
b10 !
0"
b10 %
0&
1+
0,
1-
1.
0/
02
13
#13000000
1"
1$
1&
1(
1*
0+
1,
0-
0.
12
15
17
18
#14000000
b11 !
b11 %
1/
#15000000
0"
1$
0&
1(
1)
0*
1+
0,
1-
1.
11
02
05
16
07
18
#16000000
