
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121394                       # Number of seconds simulated
sim_ticks                                121393697328                       # Number of ticks simulated
final_tick                               691224990462                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148196                       # Simulator instruction rate (inst/s)
host_op_rate                                   192571                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7831235                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903836                       # Number of bytes of host memory used
host_seconds                                 15501.22                       # Real time elapsed on the host
sim_insts                                  2297215944                       # Number of instructions simulated
sim_ops                                    2985082782                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5901184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data     10242176                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16146816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1439616                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1439616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        46103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        80017                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                126147                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11247                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11247                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14762                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48611947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13707                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     84371563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               133011980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14762                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13707                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11859067                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11859067                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11859067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48611947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13707                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     84371563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              144871047                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               291111985                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21159071                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18795604                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1827980                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11123554                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10839274                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339492                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228320727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119801692                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21159071                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12178766                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24213182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5615280                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3312317                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13970497                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1820517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259624051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.767942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235410869     90.67%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1098306      0.42%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038980      0.79%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1763944      0.68%     92.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3590648      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4344959      1.67%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043137      0.40%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565898      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9767310      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259624051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.072684                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.411531                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226255019                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5394496                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24177470                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24095                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3772970                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061186                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134841994                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3772970                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226544788                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3117708                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1317565                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23905819                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       965199                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134689639                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          146                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89891                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       650990                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177764956                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608943215                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608943215                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31053757                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18478                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9258                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2796653                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23502374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143933                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74043                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928276                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134188900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127422490                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79794                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20489732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42695613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259624051                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490796                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.173507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205037225     78.97%     78.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22923556      8.83%     87.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11759401      4.53%     92.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6724622      2.59%     94.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7498861      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3754702      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1509023      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350114      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66547      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259624051                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233410     47.33%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        185054     37.52%     84.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74728     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99995054     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005977      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22289973     17.49%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4122266      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127422490                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.437710                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             493192                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003871                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515042017                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154697410                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124470554                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127915682                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224959                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3976565                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       115025                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3772970                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2299103                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        77396                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134207379                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23502374                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143933                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9258                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         36944                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          724                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       820611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1105117                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925728                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126305521                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22015860                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1116969                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26138087                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19527009                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4122227                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.433873                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124505031                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124470554                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71153945                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164098228                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.427569                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433606                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21562954                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832413                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255851081                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.440292                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.289780                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213648091     83.50%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15992716      6.25%     89.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12499445      4.89%     94.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470438      0.97%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114226      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1057556      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4521090      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005084      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1542435      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255851081                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1542435                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388520812                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272197362                       # The number of ROB writes
system.switch_cpus0.timesIdled                6090588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               31487934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.911120                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.911120                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.343510                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.343510                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584935027                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162303509                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142698472                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               291111985                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24919202                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20186154                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2283254                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10034429                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9394594                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2796251                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       103566                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    210596738                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138527625                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24919202                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12190845                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30337097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6998297                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6505332                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13176818                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2280851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    252104619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.675093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.046142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       221767522     87.97%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2822129      1.12%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2220824      0.88%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5221607      2.07%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1127973      0.45%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1755924      0.70%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1346080      0.53%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          843053      0.33%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14999507      5.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    252104619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085600                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.475857                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       208215034                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8956050                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30211428                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104091                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4618015                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4298312                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        48293                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     169854723                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        88382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4618015                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       208793268                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2896787                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4357382                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29699541                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1739618                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     169700437                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        52593                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        319072                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       613300                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       302944                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    238760487                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    791865609                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    791865609                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    193861891                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44898583                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40640                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21856                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5431060                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16482952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8187403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       153747                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1821151                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168482503                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        158300138                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       164924                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28089256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58386877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3073                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    252104619                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.627914                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299398                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    183828806     72.92%     72.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29276728     11.61%     84.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14197274      5.63%     90.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9476339      3.76%     93.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8767797      3.48%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2940659      1.17%     98.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3039923      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       430920      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       146173      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    252104619                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         454611     59.58%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153026     20.06%     79.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155392     20.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    132967612     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2400090      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18775      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14791189      9.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8122472      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     158300138                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.543777                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             763029                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004820                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    569632847                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    196612918                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    154237736                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159063167                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       401830                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3725958                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1093                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          538                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       209522                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4618015                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1911249                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114554                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168523124                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16482952                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8187403                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21847                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          538                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1292555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2533899                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    155413543                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14281008                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2886594                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22401936                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22039331                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8120928                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.533862                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             154238312                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            154237736                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91356216                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252143337                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.529823                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362319                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    113568059                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    139470507                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29054703                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2285045                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    247486604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.563548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368285                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188926507     76.34%     76.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27560928     11.14%     87.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12030753      4.86%     92.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6834913      2.76%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4949533      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1945088      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1503506      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1084282      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2651094      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    247486604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    113568059                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     139470507                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20734873                       # Number of memory references committed
system.switch_cpus1.commit.loads             12756992                       # Number of loads committed
system.switch_cpus1.commit.membars              18774                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20038901                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        125667896                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2839116                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2651094                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           413360720                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          341668566                       # The number of ROB writes
system.switch_cpus1.timesIdled                3420181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               39007366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          113568059                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            139470507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    113568059                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.563326                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.563326                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.390118                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.390118                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       700035815                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      214822753                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156886424                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37548                       # number of misc regfile writes
system.l20.replacements                         46664                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            9118                       # Total number of references to valid blocks.
system.l20.sampled_refs                         46920                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.194331                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.906535                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.060249                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   251.367520                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.665696                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015260                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000235                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.981904                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.002600                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5062                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5062                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4549                       # number of Writeback hits
system.l20.Writeback_hits::total                 4549                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5062                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5062                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5062                       # number of overall hits
system.l20.overall_hits::total                   5062                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        46103                       # number of ReadReq misses
system.l20.ReadReq_misses::total                46117                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        46103                       # number of demand (read+write) misses
system.l20.demand_misses::total                 46117                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        46103                       # number of overall misses
system.l20.overall_misses::total                46117                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3034362                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9552120119                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9555154481                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3034362                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9552120119                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9555154481                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3034362                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9552120119                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9555154481                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51165                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51179                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4549                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4549                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51165                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51179                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51165                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51179                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.901065                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.901092                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.901065                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.901092                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.901065                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.901092                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 216740.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 207190.857840                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 207193.756771                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 216740.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 207190.857840                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 207193.756771                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 216740.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 207190.857840                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 207193.756771                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3825                       # number of writebacks
system.l20.writebacks::total                     3825                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        46103                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           46117                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        46103                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            46117                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        46103                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           46117                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2195077                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6787255730                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6789450807                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2195077                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6787255730                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6789450807                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2195077                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6787255730                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6789450807                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.901065                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.901092                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.901065                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.901092                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.901065                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.901092                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156791.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147219.394183                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147222.299954                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 156791.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147219.394183                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147222.299954                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 156791.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147219.394183                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147222.299954                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         82232                       # number of replacements
system.l21.tagsinuse                              256                       # Cycle average of tags in use
system.l21.total_refs                            9649                       # Total number of references to valid blocks.
system.l21.sampled_refs                         82488                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.116975                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            9.555676                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.045371                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   245.856177                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.542776                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.037327                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000177                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.960376                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.002120                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3398                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3398                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8398                       # number of Writeback hits
system.l21.Writeback_hits::total                 8398                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3398                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3398                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3398                       # number of overall hits
system.l21.overall_hits::total                   3398                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        80017                       # number of ReadReq misses
system.l21.ReadReq_misses::total                80030                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        80017                       # number of demand (read+write) misses
system.l21.demand_misses::total                 80030                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        80017                       # number of overall misses
system.l21.overall_misses::total                80030                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2548116                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  17262389127                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    17264937243                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2548116                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  17262389127                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     17264937243                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2548116                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  17262389127                       # number of overall miss cycles
system.l21.overall_miss_latency::total    17264937243                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        83415                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              83428                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8398                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8398                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        83415                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               83428                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        83415                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              83428                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.959264                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.959270                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.959264                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.959270                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.959264                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.959270                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 196008.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215734.020608                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 215730.816481                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 196008.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215734.020608                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 215730.816481                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 196008.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215734.020608                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 215730.816481                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7422                       # number of writebacks
system.l21.writebacks::total                     7422                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        80017                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           80030                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        80017                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            80030                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        80017                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           80030                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1766406                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  12450491606                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  12452258012                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1766406                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  12450491606                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  12452258012                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1766406                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  12450491606                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  12452258012                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.959264                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.959270                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.959264                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.959270                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.959264                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.959270                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135877.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155598.080483                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155594.877071                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 135877.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155598.080483                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155594.877071                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 135877.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155598.080483                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155594.877071                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.869317                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014002598                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874311.641405                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.869317                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13970482                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13970482                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13970482                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13970482                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13970482                       # number of overall hits
system.cpu0.icache.overall_hits::total       13970482                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3487757                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3487757                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3487757                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3487757                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3487757                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3487757                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13970497                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13970497                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13970497                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13970497                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13970497                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13970497                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232517.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232517.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232517.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232517.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232517.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232517.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3150562                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3150562                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3150562                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3150562                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3150562                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3150562                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225040.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225040.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 225040.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225040.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 225040.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225040.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51165                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246996152                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51421                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4803.410124                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.405327                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.594673                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.810177                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.189823                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20086839                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20086839                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9259                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9259                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24097273                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24097273                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24097273                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24097273                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       207912                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       207912                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       207912                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        207912                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       207912                       # number of overall misses
system.cpu0.dcache.overall_misses::total       207912                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39428514075                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39428514075                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39428514075                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39428514075                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39428514075                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39428514075                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20294751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20294751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24305185                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24305185                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24305185                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24305185                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010245                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010245                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008554                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008554                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008554                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008554                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 189640.396297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 189640.396297                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 189640.396297                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 189640.396297                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 189640.396297                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 189640.396297                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4549                       # number of writebacks
system.cpu0.dcache.writebacks::total             4549                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       156747                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       156747                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       156747                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       156747                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       156747                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       156747                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51165                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51165                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51165                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51165                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10262771780                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10262771780                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10262771780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10262771780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10262771780                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10262771780                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 200581.877846                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 200581.877846                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 200581.877846                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 200581.877846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 200581.877846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 200581.877846                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997517                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096832304                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2233874.346232                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997517                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13176803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13176803                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13176803                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13176803                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13176803                       # number of overall hits
system.cpu1.icache.overall_hits::total       13176803                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3130277                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3130277                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3130277                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3130277                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3130277                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3130277                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13176818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13176818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13176818                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13176818                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13176818                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13176818                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 208685.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 208685.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 208685.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 208685.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 208685.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 208685.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2656016                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2656016                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2656016                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2656016                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2656016                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2656016                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204308.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204308.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204308.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204308.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204308.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204308.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 83415                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194439776                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 83671                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2323.861027                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.297574                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.702426                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907412                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092588                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10691072                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10691072                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7940332                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7940332                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21531                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21531                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18774                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18774                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18631404                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18631404                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18631404                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18631404                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       206640                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       206640                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       206640                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        206640                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       206640                       # number of overall misses
system.cpu1.dcache.overall_misses::total       206640                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  46671112370                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  46671112370                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  46671112370                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46671112370                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  46671112370                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46671112370                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10897712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10897712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7940332                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7940332                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18774                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18774                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18838044                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18838044                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18838044                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18838044                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018962                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018962                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010969                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010969                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010969                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010969                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225857.105933                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225857.105933                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 225857.105933                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 225857.105933                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 225857.105933                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 225857.105933                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8398                       # number of writebacks
system.cpu1.dcache.writebacks::total             8398                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       123225                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123225                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123225                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123225                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123225                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123225                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        83415                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        83415                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        83415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        83415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        83415                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        83415                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18165599225                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18165599225                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18165599225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18165599225                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18165599225                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18165599225                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004428                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004428                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004428                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004428                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 217773.772403                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 217773.772403                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 217773.772403                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 217773.772403                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 217773.772403                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 217773.772403                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
