// Seed: 1355952619
module module_0 (
    output wand id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    output tri1 id_8,
    output wand id_9
);
  tri0 id_11;
  wire id_12;
  assign id_11 = 1;
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    output tri0 id_2
);
  wire id_4;
  assign id_2 = 1;
  module_0(
      id_2, id_0, id_0, id_1, id_1, id_1, id_1, id_1, id_2, id_2
  );
  wire id_5;
endmodule
