INTSTYLE=ise
INFILE=F:\Verilog\Project_2_OC\TestProject\adder_display.ncd
OUTFILE=F:\Verilog\Project_2_OC\TestProject\adder_display.bit
FAMILY=Spartan6
PART=xc6slx150-3fgg484
WORKINGDIR=F:\Verilog\Project_2_OC\TestProject
LICENSE=ISE
USER_INFO=135256_15690819_173552794_661
