{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642889809283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642889809283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 22 16:16:49 2022 " "Processing started: Sat Jan 22 16:16:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642889809283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889809283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889809283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642889809798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642889809798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEFT_SHIFTER-RTL " "Found design unit 1: LEFT_SHIFTER-RTL" {  } { { "LEFT_SHIFTER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/LEFT_SHIFTER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEFT_SHIFTER " "Found entity 1: LEFT_SHIFTER" {  } { { "LEFT_SHIFTER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/LEFT_SHIFTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEMORY-RTL " "Found design unit 1: DATA_MEMORY-RTL" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-RTL " "Found design unit 1: CONTROLLER-RTL" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/CONTROLLER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/CONTROLLER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_GATE-RTL " "Found design unit 1: AND_GATE-RTL" {  } { { "AND_GATE.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/AND_GATE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE " "Found entity 1: AND_GATE" {  } { { "AND_GATE.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/AND_GATE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_ALU-RTL " "Found design unit 1: ADDER_ALU-RTL" {  } { { "ADDER_ALU.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/ADDER_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_ALU " "Found entity 1: ADDER_ALU" {  } { { "ADDER_ALU.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/ADDER_ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CONTROLLER-RTL " "Found design unit 1: ALU_CONTROLLER-RTL" {  } { { "ALU_CONTROLLER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/ALU_CONTROLLER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROLLER " "Found entity 1: ALU_CONTROLLER" {  } { { "ALU_CONTROLLER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/ALU_CONTROLLER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_PROCESSOR-RTL " "Found design unit 1: MIPS_PROCESSOR-RTL" {  } { { "MIPS_PROCESSOR.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_PROCESSOR " "Found entity 1: MIPS_PROCESSOR" {  } { { "MIPS_PROCESSOR.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER-RTL " "Found design unit 1: PROGRAM_COUNTER-RTL" {  } { { "PROGRAM_COUNTER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER " "Found entity 1: PROGRAM_COUNTER" {  } { { "PROGRAM_COUNTER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-RTL " "Found design unit 1: ADDER-RTL" {  } { { "ADDER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/ADDER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/ADDER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_REGISTER-RTL " "Found design unit 1: INSTRUCTION_REGISTER-RTL" {  } { { "INSTRUCTION_REGISTER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/INSTRUCTION_REGISTER.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_REGISTER " "Found entity 1: INSTRUCTION_REGISTER" {  } { { "INSTRUCTION_REGISTER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/INSTRUCTION_REGISTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_memory-SYN " "Found design unit 1: ip_memory-SYN" {  } { { "IP_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/IP_MEMORY.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_MEMORY " "Found entity 1: IP_MEMORY" {  } { { "IP_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/IP_MEMORY.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BEHAVIOR " "Found design unit 1: ALU-BEHAVIOR" {  } { { "ALU.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821698 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2_TO_1_MUX.vhd " "Can't analyze file -- file 2_TO_1_MUX.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1642889821698 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MUX.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1642889821714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-RTL " "Found design unit 1: MUX-RTL" {  } { { "MUX.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MUX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821714 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGN_EXTEND-RTL " "Found design unit 1: SIGN_EXTEND-RTL" {  } { { "SIGN_EXTEND.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/SIGN_EXTEND.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821714 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXTEND " "Found entity 1: SIGN_EXTEND" {  } { { "SIGN_EXTEND.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/SIGN_EXTEND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTERS-RTL " "Found design unit 1: REGISTERS-RTL" {  } { { "REGISTERS.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/REGISTERS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821714 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/REGISTERS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_data_memory-SYN " "Found design unit 1: ip_data_memory-SYN" {  } { { "IP_DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/IP_DATA_MEMORY.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821714 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_DATA_MEMORY " "Found entity 1: IP_DATA_MEMORY" {  } { { "IP_DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/IP_DATA_MEMORY.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889821714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889821714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_PROCESSOR " "Elaborating entity \"MIPS_PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642889821776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_COUNTER PROGRAM_COUNTER:U1 " "Elaborating entity \"PROGRAM_COUNTER\" for hierarchy \"PROGRAM_COUNTER:U1\"" {  } { { "MIPS_PROCESSOR.vhd" "U1" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889821808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:U2 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:U2\"" {  } { { "MIPS_PROCESSOR.vhd" "U2" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889821823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_MEMORY IP_MEMORY:U4 " "Elaborating entity \"IP_MEMORY\" for hierarchy \"IP_MEMORY:U4\"" {  } { { "MIPS_PROCESSOR.vhd" "U4" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889821855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_MEMORY:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_MEMORY:U4\|altsyncram:altsyncram_component\"" {  } { { "IP_MEMORY.vhd" "altsyncram_component" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/IP_MEMORY.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889821933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_MEMORY:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_MEMORY:U4\|altsyncram:altsyncram_component\"" {  } { { "IP_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/IP_MEMORY.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889821948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_MEMORY:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_MEMORY:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assembly.mif " "Parameter \"init_file\" = \"Assembly.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889821948 ""}  } { { "IP_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/IP_MEMORY.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642889821948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6us3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6us3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6us3 " "Found entity 1: altsyncram_6us3" {  } { { "db/altsyncram_6us3.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_6us3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889822011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6us3 IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated " "Elaborating entity \"altsyncram_6us3\" for hierarchy \"IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kaq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kaq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kaq2 " "Found entity 1: altsyncram_kaq2" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889822073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kaq2 IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1 " "Elaborating entity \"altsyncram_kaq2\" for hierarchy \"IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\"" {  } { { "db/altsyncram_6us3.tdf" "altsyncram1" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_6us3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822073 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "4 256 4 4 " "4 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 4 warnings found, and 4 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1642889822073 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1642889822073 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1642889822073 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "12 " "Memory Initialization File address 12 is reinitialized" {  } { { "" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1642889822073 ""}  } { { "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/Assembly.mif" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/Assembly.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1642889822073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6us3.tdf" "mgl_prim2" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_6us3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6us3.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_6us3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889822292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889822292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889822292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889822292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889822292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889822292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889822292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642889822292 ""}  } { { "db/altsyncram_6us3.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_6us3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642889822292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:U5 " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:U5\"" {  } { { "MIPS_PROCESSOR.vhd" "U5" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_EXTEND SIGN_EXTEND:U6 " "Elaborating entity \"SIGN_EXTEND\" for hierarchy \"SIGN_EXTEND:U6\"" {  } { { "MIPS_PROCESSOR.vhd" "U6" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:U7 " "Elaborating entity \"MUX\" for hierarchy \"MUX:U7\"" {  } { { "MIPS_PROCESSOR.vhd" "U7" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U8 " "Elaborating entity \"ALU\" for hierarchy \"ALU:U8\"" {  } { { "MIPS_PROCESSOR.vhd" "U8" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROLLER ALU_CONTROLLER:U9 " "Elaborating entity \"ALU_CONTROLLER\" for hierarchy \"ALU_CONTROLLER:U9\"" {  } { { "MIPS_PROCESSOR.vhd" "U9" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:U10 " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:U10\"" {  } { { "MIPS_PROCESSOR.vhd" "U10" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUFF CONTROLLER.vhd(24) " "Verilog HDL or VHDL warning at CONTROLLER.vhd(24): object \"BUFF\" assigned a value but never read" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/CONTROLLER.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642889822878 "|MIPS_PROCESSOR|CONTROLLER:U10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:U11 " "Elaborating entity \"MUX\" for hierarchy \"MUX:U11\"" {  } { { "MIPS_PROCESSOR.vhd" "U11" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEFT_SHIFTER LEFT_SHIFTER:U12 " "Elaborating entity \"LEFT_SHIFTER\" for hierarchy \"LEFT_SHIFTER:U12\"" {  } { { "MIPS_PROCESSOR.vhd" "U12" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_ALU ADDER_ALU:U13 " "Elaborating entity \"ADDER_ALU\" for hierarchy \"ADDER_ALU:U13\"" {  } { { "MIPS_PROCESSOR.vhd" "U13" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE AND_GATE:U15 " "Elaborating entity \"AND_GATE\" for hierarchy \"AND_GATE:U15\"" {  } { { "MIPS_PROCESSOR.vhd" "U15" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY DATA_MEMORY:U16 " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"DATA_MEMORY:U16\"" {  } { { "MIPS_PROCESSOR.vhd" "U16" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers DATA_MEMORY.vhd(38) " "VHDL Process Statement warning at DATA_MEMORY.vhd(38): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "READ_DATA DATA_MEMORY.vhd(35) " "VHDL Process Statement warning at DATA_MEMORY.vhd(35): inferring latch(es) for signal or variable \"READ_DATA\", which holds its previous value in one or more paths through the process" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[0\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[0\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[1\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[1\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[2\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[2\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[3\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[3\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[4\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[4\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[5\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[5\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[6\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[6\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[7\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[7\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[8\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[8\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[9\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[9\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[10\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[10\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[11\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[11\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[12\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[12\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[13\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[13\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[14\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[14\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[15\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[15\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[16\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[16\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822925 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[17\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[17\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[18\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[18\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[19\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[19\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[20\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[20\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[21\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[21\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[22\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[22\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[23\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[23\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[24\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[24\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[25\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[25\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[26\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[26\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[27\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[27\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[28\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[28\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[29\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[29\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[30\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[30\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_DATA\[31\] DATA_MEMORY.vhd(35) " "Inferred latch for \"READ_DATA\[31\]\" at DATA_MEMORY.vhd(35)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889822941 "|MIPS_PROCESSOR|DATA_MEMORY:U16"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642889823222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.22.16:17:08 Progress: Loading sld47796209/alt_sld_fab_wrapper_hw.tcl " "2022.01.22.16:17:08 Progress: Loading sld47796209/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889828321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889831150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889831309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889833821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889833947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889834072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889834212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889834228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889834228 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642889834916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47796209/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47796209/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld47796209/alt_sld_fab.v" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/ip/sld47796209/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889835166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889835166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889835275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889835275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889835291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889835291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889835372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889835372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889835466 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889835466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889835466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/ip/sld47796209/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642889835544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889835544 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "REGISTERS:U5\|Registers " "RAM logic \"REGISTERS:U5\|Registers\" is uninferred due to asynchronous read logic" {  } { { "REGISTERS.vhd" "Registers" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/REGISTERS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1642889836664 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DATA_MEMORY:U16\|Registers " "RAM logic \"DATA_MEMORY:U16\|Registers\" is uninferred due to asynchronous read logic" {  } { { "DATA_MEMORY.vhd" "Registers" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1642889836664 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1642889836664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[0\] " "Latch DATA_MEMORY:U16\|READ_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[1\] " "Latch DATA_MEMORY:U16\|READ_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[2\] " "Latch DATA_MEMORY:U16\|READ_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[3\] " "Latch DATA_MEMORY:U16\|READ_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[4\] " "Latch DATA_MEMORY:U16\|READ_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[5\] " "Latch DATA_MEMORY:U16\|READ_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[6\] " "Latch DATA_MEMORY:U16\|READ_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[7\] " "Latch DATA_MEMORY:U16\|READ_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[8\] " "Latch DATA_MEMORY:U16\|READ_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[9\] " "Latch DATA_MEMORY:U16\|READ_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[10\] " "Latch DATA_MEMORY:U16\|READ_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[11\] " "Latch DATA_MEMORY:U16\|READ_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[12\] " "Latch DATA_MEMORY:U16\|READ_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[13\] " "Latch DATA_MEMORY:U16\|READ_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[14\] " "Latch DATA_MEMORY:U16\|READ_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[15\] " "Latch DATA_MEMORY:U16\|READ_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[16\] " "Latch DATA_MEMORY:U16\|READ_DATA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[17\] " "Latch DATA_MEMORY:U16\|READ_DATA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[18\] " "Latch DATA_MEMORY:U16\|READ_DATA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[19\] " "Latch DATA_MEMORY:U16\|READ_DATA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[20\] " "Latch DATA_MEMORY:U16\|READ_DATA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[21\] " "Latch DATA_MEMORY:U16\|READ_DATA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[22\] " "Latch DATA_MEMORY:U16\|READ_DATA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[23\] " "Latch DATA_MEMORY:U16\|READ_DATA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[24\] " "Latch DATA_MEMORY:U16\|READ_DATA\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[25\] " "Latch DATA_MEMORY:U16\|READ_DATA\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[26\] " "Latch DATA_MEMORY:U16\|READ_DATA\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[27\] " "Latch DATA_MEMORY:U16\|READ_DATA\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[28\] " "Latch DATA_MEMORY:U16\|READ_DATA\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[29\] " "Latch DATA_MEMORY:U16\|READ_DATA\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[30\] " "Latch DATA_MEMORY:U16\|READ_DATA\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_MEMORY:U16\|READ_DATA\[31\] " "Latch DATA_MEMORY:U16\|READ_DATA\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal IP_MEMORY:U4\|altsyncram:altsyncram_component\|altsyncram_6us3:auto_generated\|altsyncram_kaq2:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_kaq2.tdf" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/db/altsyncram_kaq2.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642889838202 ""}  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle/MIPS_PROCESSOR/DATA_MEMORY.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642889838202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889839844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642889844803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642889844803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4727 " "Implemented 4727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642889845152 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642889845152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4689 " "Implemented 4689 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642889845152 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642889845152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642889845152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642889845199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 22 16:17:25 2022 " "Processing ended: Sat Jan 22 16:17:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642889845199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642889845199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642889845199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642889845199 ""}
