# ğŸš¦Traffic Light Controller (Verilog â€“ FSM Based)

A simple Finite State Machine (FSM) based Traffic Light Controller designed in Verilog to manage signals for a Highway (HW) and a Crossroad (CR).

ğŸ“Œ **Overview**

This project implements a 5-state Moore FSM that controls traffic lights based on a sensor input (x). The controller ensures safe and ordered transitions between Green, Yellow, and Red signals for both roads.

The design is fully verified using a dedicated testbench with clock generation, stimulus application, and output monitoring.

âš™ï¸ **Features**

â€¢ 5-State Moore FSM architecture

â€¢ Separate Highway and Crossroad signal control

â€¢ Synchronous state transitions

â€¢ Asynchronous reset

â€¢ Clean state encoding and structured RTL design

â€¢ Fully simulated and verified using a Verilog testbench

ğŸ§  **FSM Working Logic**

The controller operates in the following sequence:

1. Highway Green, Crossroad Red

2. Highway Yellow, Crossroad Red

3. Highway Red, Crossroad Red (Transition Delay)

4. Highway Red, Crossroad Green

5. Highway Red, Crossroad Yellow

Transitions depend on:

â€¢ Clock signal

â€¢ Reset signal

â€¢ Sensor input x (vehicle presence on crossroad)

Since this is a Moore machine, outputs depend only on the present state.

ğŸ§ª Testbench Details

The testbench:

â€¢ Generates clock signal

â€¢ Applies reset and input stimulus

â€¢ Monitors output signals

â€¢ Verifies correct state transitions

Simulation confirms proper sequencing of traffic signals.

ğŸ› ï¸ **Tools Used**

â€¢ Verilog HDL

â€¢ ModelSim / QuestaSim / Xilinx Vivado (for simulation)

ğŸ¯ **Learning Outcomes**

â€¢ FSM design (Moore model)

â€¢ State encoding & transition logic

â€¢ Synchronous vs asynchronous reset

â€¢ Writing structured RTL

â€¢ Designing effective testbenches
