
********************************************************************************
At Local date and time: Mon Mar 04 12:23:50 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx4' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/cygwin/home/Blair/gpu2/project/matrixmult/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\cygwin\home\Blair\gpu2\project\matrixmult\system.mhs line 9 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\cygwin\home\Blair\gpu2\project\matrixmult\system.mhs line 9 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:reset_0 - C:\cygwin\home\Blair\gpu2\project\matrixmult\system.mhs line
16 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Trying to terminate Process...
Done!
Writing filter settings....
Done writing filter settings to:
	C:\cygwin\home\Blair\gpu2\project\matrixmult\etc\system.filters
Done writing Tab View settings to:
	C:\cygwin\home\Blair\gpu2\project\matrixmult\etc\system.gui
