	component fifo_56_28 is
		port (
			data    : in  std_logic_vector(55 downto 0) := (others => 'X'); -- datain
			wrreq   : in  std_logic                     := 'X';             -- wrreq
			rdreq   : in  std_logic                     := 'X';             -- rdreq
			wrclk   : in  std_logic                     := 'X';             -- wrclk
			rdclk   : in  std_logic                     := 'X';             -- rdclk
			q       : out std_logic_vector(27 downto 0);                    -- dataout
			rdempty : out std_logic                                         -- rdempty
		);
	end component fifo_56_28;

