/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [28:0] _02_;
  wire [16:0] _03_;
  wire celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [16:0] celloutsig_0_69z;
  wire celloutsig_0_71z;
  wire [13:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [3:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = !(celloutsig_0_0z ? celloutsig_0_7z[2] : _00_);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_0z : in_data[166]);
  assign celloutsig_1_8z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_6z);
  assign celloutsig_1_12z = !(celloutsig_1_11z[0] ? celloutsig_1_9z[10] : celloutsig_1_11z[1]);
  assign celloutsig_0_9z = !(celloutsig_0_4z ? celloutsig_0_2z : in_data[30]);
  assign celloutsig_0_27z = !(celloutsig_0_23z ? celloutsig_0_23z : celloutsig_0_18z);
  assign celloutsig_0_0z = ~in_data[38];
  assign celloutsig_0_57z = ~celloutsig_0_22z;
  assign celloutsig_1_19z = ~celloutsig_1_3z;
  assign celloutsig_0_16z = ~celloutsig_0_1z[8];
  assign celloutsig_0_29z = ~celloutsig_0_27z;
  assign celloutsig_0_37z = ~((celloutsig_0_19z[14] | celloutsig_0_16z) & (celloutsig_0_12z | celloutsig_0_12z));
  assign celloutsig_0_4z = ~((celloutsig_0_2z | in_data[33]) & (celloutsig_0_1z[2] | celloutsig_0_2z));
  assign celloutsig_0_11z = ~((celloutsig_0_2z | celloutsig_0_0z) & (celloutsig_0_10z[16] | celloutsig_0_1z[5]));
  assign celloutsig_0_12z = ~((celloutsig_0_10z[8] | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_3z[5]));
  assign celloutsig_0_39z = _01_ ^ celloutsig_0_30z[3];
  assign celloutsig_0_43z = celloutsig_0_15z[4] ^ celloutsig_0_35z;
  assign celloutsig_1_13z = celloutsig_1_12z ^ celloutsig_1_6z;
  assign celloutsig_0_22z = celloutsig_0_17z ^ celloutsig_0_13z;
  always_ff @(posedge celloutsig_1_3z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 29'h00000000;
    else _02_ <= { in_data[77:50], celloutsig_0_4z };
  reg [5:0] _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 6'h00;
    else _24_ <= { celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_3z };
  assign out_data[133:128] = _24_;
  reg [16:0] _25_;
  always_ff @(negedge celloutsig_1_3z, posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 17'h00000;
    else _25_ <= { celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_24z };
  assign { _03_[16:5], _00_, _03_[3:1], _01_ } = _25_;
  assign celloutsig_0_73z = { celloutsig_0_28z[8:7], celloutsig_0_13z, celloutsig_0_57z } > celloutsig_0_47z[4:1];
  assign celloutsig_0_17z = celloutsig_0_10z[13:6] > { celloutsig_0_3z[4], celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[187:173] <= { in_data[132:122], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_24z = celloutsig_0_8z[16:10] <= celloutsig_0_19z[13:7];
  assign celloutsig_0_25z = celloutsig_0_8z[16:12] <= celloutsig_0_5z[7:3];
  assign celloutsig_1_3z = { in_data[112:109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } < { in_data[189:174], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_13z = celloutsig_0_1z[5:3] < { in_data[25], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_69z = - celloutsig_0_10z[18:2];
  assign celloutsig_0_10z = - { in_data[66:63], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_54z = | { celloutsig_0_49z, celloutsig_0_47z, celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_5z[3:1] };
  assign celloutsig_1_6z = | in_data[172:163];
  assign celloutsig_1_15z = | { celloutsig_1_13z, celloutsig_1_11z[2:1] };
  assign celloutsig_0_2z = | celloutsig_0_1z[6:4];
  assign celloutsig_0_35z = ^ { in_data[74:60], celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_60z = ^ in_data[11:9];
  assign celloutsig_0_71z = ^ { _02_[21:12], celloutsig_0_25z };
  assign celloutsig_1_0z = ^ in_data[120:115];
  assign celloutsig_1_1z = ^ { in_data[165:161], celloutsig_1_0z };
  assign celloutsig_1_7z = ^ { in_data[151:149], celloutsig_1_0z };
  assign celloutsig_1_16z = ^ { in_data[165:154], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_14z = ^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_18z = ^ { in_data[48:42], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_20z = ^ { celloutsig_0_7z[3:2], celloutsig_0_2z };
  assign celloutsig_0_21z = ^ { celloutsig_0_19z[14:10], celloutsig_0_5z };
  assign celloutsig_0_23z = ^ { in_data[85:71], celloutsig_0_12z };
  assign celloutsig_0_26z = ^ { celloutsig_0_10z[12:3], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_5z = { celloutsig_0_3z[4], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } >> in_data[55:43];
  assign celloutsig_1_11z = celloutsig_1_9z[5:2] >> { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_1z[6:1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z } >> { celloutsig_0_3z[6:2], celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_3z[5:0], celloutsig_0_14z } >> celloutsig_0_8z[7:1];
  assign celloutsig_0_3z = { celloutsig_0_1z[3:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } >> { celloutsig_0_1z[7:3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_28z[7:3], celloutsig_0_4z } >> celloutsig_0_1z[6:1];
  assign celloutsig_0_47z = celloutsig_0_34z[7:3] - _02_[28:24];
  assign celloutsig_0_72z = { celloutsig_0_69z[11:6], celloutsig_0_26z, celloutsig_0_3z } - { celloutsig_0_54z, celloutsig_0_34z, celloutsig_0_54z, celloutsig_0_4z, celloutsig_0_43z, celloutsig_0_60z, celloutsig_0_71z };
  assign celloutsig_1_9z = in_data[169:159] - { in_data[140:131], celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[7:1], celloutsig_0_0z, celloutsig_0_0z } - { in_data[65:58], celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_8z[17:3] - { celloutsig_0_5z[10:4], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_10z[18:12], celloutsig_0_9z } ~^ { celloutsig_0_3z[6:1], celloutsig_0_23z, celloutsig_0_26z };
  assign celloutsig_0_7z = celloutsig_0_1z[3:0] ~^ in_data[59:56];
  assign celloutsig_0_28z = { celloutsig_0_8z[17:8], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_20z } ~^ { celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_26z };
  assign { _03_[4], _03_[0] } = { _00_, _01_ };
  assign { out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
