

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21'
================================================================
* Date:           Sat Dec  7 11:06:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  1.030 us|  1.030 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1_VITIS_LOOP_59_2  |      101|      101|         3|          1|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     181|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      66|     253|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_152_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln58_fu_126_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln59_fu_207_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln64_1_fu_196_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln64_fu_186_p2       |         +|   0|  0|  12|           5|           5|
    |and_ln65_fu_263_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_120_p2      |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln59_fu_138_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln65_1_fu_251_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln65_fu_245_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln65_fu_257_p2        |        or|   0|  0|   2|           1|           1|
    |pool2_output_d0          |    select|   0|  0|  32|           1|          32|
    |select_ln58_1_fu_158_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln58_fu_144_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 181|          75|          69|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_1_load              |   9|          2|    4|          8|
    |i_fu_62                                |   9|          2|    4|          8|
    |indvar_flatten6_fu_66                  |   9|          2|    7|         14|
    |j_1_fu_58                              |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_fu_62                            |   4|   0|    4|          0|
    |indvar_flatten6_fu_66              |   7|   0|    7|          0|
    |j_1_fu_58                          |   4|   0|    4|          0|
    |value_reg_312                      |  32|   0|   32|          0|
    |zext_ln64_1_reg_302                |   7|   0|   64|         57|
    |zext_ln64_1_reg_302_pp0_iter1_reg  |   7|   0|   64|         57|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  66|   0|  180|        114|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|conv2_output_address0  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce0       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q0        |   in|   32|   ap_memory|                                             conv2_output|         array|
|pool2_output_address0  |  out|    9|   ap_memory|                                             pool2_output|         array|
|pool2_output_ce0       |  out|    1|   ap_memory|                                             pool2_output|         array|
|pool2_output_we0       |  out|    1|   ap_memory|                                             pool2_output|         array|
|pool2_output_d0        |  out|   32|   ap_memory|                                             pool2_output|         array|
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+

