Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 26 11:22:46 2023
| Host         : ArtanisaxLEGION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: seg_instance/seg_clk_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_instance/uart_ip/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 636 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 64 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.972   -43105.281                   3012                 4938        0.086        0.000                      0                 4938        3.000        0.000                       0                  2347  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_in                   {0.000 5.000}        10.000          100.000         
  clk_10MHz_cpu_wiz_clk  {0.000 50.000}       100.000         10.000          
  clk_23MHz_cpu_wiz_clk  {0.000 21.739}       43.478          23.000          
  clk_46MHz_cpu_wiz_clk  {0.000 10.870}       21.739          46.000          
  clkfbout_cpu_wiz_clk   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_10MHz_cpu_wiz_clk       73.291        0.000                      0                 2080        0.115        0.000                      0                 2080       49.020        0.000                       0                   849  
  clk_23MHz_cpu_wiz_clk       -5.071     -830.414                    264                 3109        0.134        0.000                      0                 3109       21.239        0.000                       0                  1426  
  clk_46MHz_cpu_wiz_clk       17.282        0.000                      0                  164        0.086        0.000                      0                  164       10.370        0.000                       0                   134  
  clkfbout_cpu_wiz_clk                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_23MHz_cpu_wiz_clk  clk_10MHz_cpu_wiz_clk      -22.287    -6183.713                    528                  528        0.123        0.000                      0                  528  
clk_10MHz_cpu_wiz_clk  clk_23MHz_cpu_wiz_clk      -22.972   -43083.973                   3010                 3041        0.218        0.000                      0                 3041  
clk_46MHz_cpu_wiz_clk  clk_23MHz_cpu_wiz_clk        5.805        0.000                      0                   66       10.520        0.000                      0                   66  
clk_10MHz_cpu_wiz_clk  clk_46MHz_cpu_wiz_clk      -11.579      -21.311                      2                    2        4.096        0.000                      0                    2  
clk_23MHz_cpu_wiz_clk  clk_46MHz_cpu_wiz_clk       -2.579       -3.312                      2                  228       10.273        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_cpu_wiz_clk
  To Clock:  clk_10MHz_cpu_wiz_clk

Setup :            0  Failing Endpoints,  Worst Slack       73.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.291ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.893ns  (logic 5.336ns (20.608%)  route 20.557ns (79.392%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 101.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.450 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.998 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.491 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    14.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.252 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    15.227    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.351 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    16.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.304 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.952 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.894    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    18.018 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.853    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.977 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.977    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    19.189 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.591 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.803 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    22.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.534 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    24.093 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101    26.194    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.318 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.757    28.075    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.628   101.526    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   102.008    
                         clock uncertainty           -0.199   101.809    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.366    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.366    
                         arrival time                         -28.075    
  -------------------------------------------------------------------
                         slack                                 73.291    

Slack (MET) :             73.307ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.800ns  (logic 5.336ns (20.682%)  route 20.464ns (79.318%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 101.450 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.450 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.998 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.491 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    14.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.252 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    15.227    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.351 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    16.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.304 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.952 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.894    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    18.018 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.853    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.977 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.977    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    19.189 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.591 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.803 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    22.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.534 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    24.093 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101    26.194    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.318 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.665    27.983    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.552   101.450    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.932    
                         clock uncertainty           -0.199   101.733    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.290    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.290    
                         arrival time                         -27.983    
  -------------------------------------------------------------------
                         slack                                 73.307    

Slack (MET) :             73.402ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.774ns  (logic 5.336ns (20.703%)  route 20.438ns (79.297%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 101.518 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.450 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.998 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.491 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    14.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.252 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    15.227    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.351 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    16.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.304 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.952 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.894    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    18.018 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.853    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.977 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.977    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    19.189 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.591 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.803 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    22.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.534 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    24.093 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.586    25.679    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X59Y68         LUT2 (Prop_lut2_I1_O)        0.124    25.803 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.153    27.956    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.620   101.518    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   102.000    
                         clock uncertainty           -0.199   101.801    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.358    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.358    
                         arrival time                         -27.956    
  -------------------------------------------------------------------
                         slack                                 73.402    

Slack (MET) :             73.409ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.771ns  (logic 5.336ns (20.705%)  route 20.435ns (79.295%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 101.523 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.450 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.998 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.491 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    14.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.252 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    15.227    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.351 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    16.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.304 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.952 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.894    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    18.018 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.853    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.977 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.977    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    19.189 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.591 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.803 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    22.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.534 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    24.093 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.586    25.679    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X59Y68         LUT2 (Prop_lut2_I1_O)        0.124    25.803 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.151    27.954    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.625   101.523    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   102.005    
                         clock uncertainty           -0.199   101.806    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.363    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.363    
                         arrival time                         -27.954    
  -------------------------------------------------------------------
                         slack                                 73.409    

Slack (MET) :             73.466ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.723ns  (logic 5.336ns (20.744%)  route 20.387ns (79.256%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 101.531 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.450 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.998 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.491 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    14.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.252 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    15.227    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.351 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    16.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.304 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.952 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.894    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    18.018 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.853    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.977 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.977    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    19.189 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.591 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.803 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    22.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.534 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    24.093 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101    26.194    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.318 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.587    27.905    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.633   101.531    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   102.013    
                         clock uncertainty           -0.199   101.814    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.371    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.371    
                         arrival time                         -27.905    
  -------------------------------------------------------------------
                         slack                                 73.466    

Slack (MET) :             73.532ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.574ns  (logic 5.336ns (20.865%)  route 20.238ns (79.135%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 101.449 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.450 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.998 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.491 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    14.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.252 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    15.227    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.351 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    16.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.304 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.952 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.894    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    18.018 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.853    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.977 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.977    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    19.189 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.591 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.803 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    22.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.534 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    24.093 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.040    26.133    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    SLICE_X62Y87         LUT2 (Prop_lut2_I0_O)        0.124    26.257 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.500    27.757    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.551   101.449    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.931    
                         clock uncertainty           -0.199   101.732    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.289    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.289    
                         arrival time                         -27.757    
  -------------------------------------------------------------------
                         slack                                 73.532    

Slack (MET) :             73.593ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.507ns  (logic 5.336ns (20.920%)  route 20.171ns (79.080%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.450 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.998 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.491 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    14.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    14.252 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    15.227    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.351 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    16.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.304 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.952 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.894    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    18.018 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.853    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.977 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.977    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    19.189 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.591 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.803 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    22.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.534 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    24.093 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.911    26.004    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.124    26.128 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.561    27.689    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.544   101.442    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.924    
                         clock uncertainty           -0.199   101.725    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.282    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.282    
                         arrival time                         -27.689    
  -------------------------------------------------------------------
                         slack                                 73.593    

Slack (MET) :             73.631ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.350ns  (logic 5.207ns (20.540%)  route 20.143ns (79.460%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 101.446 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966    10.048    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124    10.172 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846    12.017    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124    12.141 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014    13.155    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.279 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695    13.974    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.098 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127    15.225    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.349 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560    15.910    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.034 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516    16.550    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.674 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733    17.407    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596    18.127    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.251 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000    18.251    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    18.460 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621    20.081    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297    20.378 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000    20.378    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    20.590 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416    22.007    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299    22.306 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829    24.134    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124    24.258 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.274    27.532    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.548   101.446    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.928    
                         clock uncertainty           -0.199   101.729    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   101.163    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.163    
                         arrival time                         -27.532    
  -------------------------------------------------------------------
                         slack                                 73.631    

Slack (MET) :             73.634ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.427ns  (logic 5.207ns (20.478%)  route 20.220ns (79.522%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 101.526 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966    10.048    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124    10.172 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846    12.017    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124    12.141 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014    13.155    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.279 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695    13.974    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.098 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127    15.225    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.349 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560    15.910    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.034 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516    16.550    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.674 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733    17.407    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596    18.127    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.251 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000    18.251    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    18.460 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621    20.081    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297    20.378 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000    20.378    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    20.590 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416    22.007    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299    22.306 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829    24.134    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124    24.258 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.351    27.609    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.628   101.526    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   102.008    
                         clock uncertainty           -0.199   101.809    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   101.243    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.243    
                         arrival time                         -27.609    
  -------------------------------------------------------------------
                         slack                                 73.634    

Slack (MET) :             73.635ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.350ns  (logic 5.207ns (20.540%)  route 20.143ns (79.460%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 101.450 - 100.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071    -0.413    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    -0.289 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     2.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     6.025    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.149 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     8.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     9.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966    10.048    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124    10.172 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846    12.017    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124    12.141 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014    13.155    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.279 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695    13.974    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.098 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127    15.225    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.349 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560    15.910    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.034 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516    16.550    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.674 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733    17.407    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596    18.127    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.251 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000    18.251    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    18.460 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621    20.081    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297    20.378 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000    20.378    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    20.590 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416    22.007    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299    22.306 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829    24.134    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124    24.258 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.274    27.532    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045    99.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100    99.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    99.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.552   101.450    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.932    
                         clock uncertainty           -0.199   101.733    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   101.167    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.167    
                         arrival time                         -27.532    
  -------------------------------------------------------------------
                         slack                                 73.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 io_instance/sb11/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb11/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.596    -0.507    io_instance/sb11/clk_10MHz
    SLICE_X74Y99         FDCE                                         r  io_instance/sb11/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  io_instance/sb11/cnt_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.194    io_instance/sb11/cnt_reg[11]
    SLICE_X74Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  io_instance/sb11/cnt[8]_i_2__10/O
                         net (fo=1, routed)           0.000    -0.149    io_instance/sb11/cnt[8]_i_2__10_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.040 r  io_instance/sb11/cnt_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001    -0.040    io_instance/sb11/cnt_reg[8]_i_1__10_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.013 r  io_instance/sb11/cnt_reg[12]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     0.013    io_instance/sb11/cnt_reg[12]_i_1__10_n_7
    SLICE_X74Y100        FDCE                                         r  io_instance/sb11/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.867    -0.745    io_instance/sb11/clk_10MHz
    SLICE_X74Y100        FDCE                                         r  io_instance/sb11/cnt_reg[12]/C
                         clock pessimism              0.510    -0.236    
    SLICE_X74Y100        FDCE (Hold_fdce_C_D)         0.134    -0.102    io_instance/sb11/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 io_instance/sb11/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb11/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.596    -0.507    io_instance/sb11/clk_10MHz
    SLICE_X74Y99         FDCE                                         r  io_instance/sb11/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  io_instance/sb11/cnt_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.194    io_instance/sb11/cnt_reg[11]
    SLICE_X74Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  io_instance/sb11/cnt[8]_i_2__10/O
                         net (fo=1, routed)           0.000    -0.149    io_instance/sb11/cnt[8]_i_2__10_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.040 r  io_instance/sb11/cnt_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001    -0.040    io_instance/sb11/cnt_reg[8]_i_1__10_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.026 r  io_instance/sb11/cnt_reg[12]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     0.026    io_instance/sb11/cnt_reg[12]_i_1__10_n_5
    SLICE_X74Y100        FDCE                                         r  io_instance/sb11/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.867    -0.745    io_instance/sb11/clk_10MHz
    SLICE_X74Y100        FDCE                                         r  io_instance/sb11/cnt_reg[14]/C
                         clock pessimism              0.510    -0.236    
    SLICE_X74Y100        FDCE (Hold_fdce_C_D)         0.134    -0.102    io_instance/sb11/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 io_instance/sb7/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb7/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.256ns (49.826%)  route 0.258ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.567    -0.536    io_instance/sb7/clk_10MHz
    SLICE_X68Y99         FDCE                                         r  io_instance/sb7/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  io_instance/sb7/state_reg/Q
                         net (fo=36, routed)          0.258    -0.137    io_instance/sb7/state_reg_n_0
    SLICE_X67Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.092 r  io_instance/sb7/cnt[20]_i_5__6/O
                         net (fo=1, routed)           0.000    -0.092    io_instance/sb7/cnt[20]_i_5__6_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.022 r  io_instance/sb7/cnt_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000    -0.022    io_instance/sb7/cnt_reg[20]_i_1__6_n_7
    SLICE_X67Y100        FDCE                                         r  io_instance/sb7/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.837    -0.775    io_instance/sb7/clk_10MHz
    SLICE_X67Y100        FDCE                                         r  io_instance/sb7/cnt_reg[20]/C
                         clock pessimism              0.510    -0.266    
    SLICE_X67Y100        FDCE (Hold_fdce_C_D)         0.105    -0.161    io_instance/sb7/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 io_instance/sb5/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb5/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.326%)  route 0.122ns (23.674%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.567    -0.536    io_instance/sb5/clk_10MHz
    SLICE_X63Y98         FDCE                                         r  io_instance/sb5/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  io_instance/sb5/cnt_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.273    io_instance/sb5/cnt_reg[6]
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  io_instance/sb5/cnt[4]_i_3__4/O
                         net (fo=1, routed)           0.000    -0.228    io_instance/sb5/cnt[4]_i_3__4_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.113 r  io_instance/sb5/cnt_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    io_instance/sb5/cnt_reg[4]_i_1__4_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.074 r  io_instance/sb5/cnt_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.073    io_instance/sb5/cnt_reg[8]_i_1__4_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.019 r  io_instance/sb5/cnt_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    -0.019    io_instance/sb5/cnt_reg[12]_i_1__4_n_7
    SLICE_X63Y100        FDCE                                         r  io_instance/sb5/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.835    -0.776    io_instance/sb5/clk_10MHz
    SLICE_X63Y100        FDCE                                         r  io_instance/sb5/cnt_reg[12]/C
                         clock pessimism              0.510    -0.267    
    SLICE_X63Y100        FDCE (Hold_fdce_C_D)         0.105    -0.162    io_instance/sb5/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.029%)  route 0.115ns (44.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.561    -0.542    uart_instance/uart_ip/inst/upg_inst/upg_clk_i
    SLICE_X64Y83         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.285    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X66Y82         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.830    -0.782    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y82         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.254    -0.529    
    SLICE_X66Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.435    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 io_instance/sb11/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb11/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.596    -0.507    io_instance/sb11/clk_10MHz
    SLICE_X74Y99         FDCE                                         r  io_instance/sb11/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  io_instance/sb11/cnt_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.194    io_instance/sb11/cnt_reg[11]
    SLICE_X74Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  io_instance/sb11/cnt[8]_i_2__10/O
                         net (fo=1, routed)           0.000    -0.149    io_instance/sb11/cnt[8]_i_2__10_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.040 r  io_instance/sb11/cnt_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001    -0.040    io_instance/sb11/cnt_reg[8]_i_1__10_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.049 r  io_instance/sb11/cnt_reg[12]_i_1__10/O[1]
                         net (fo=1, routed)           0.000     0.049    io_instance/sb11/cnt_reg[12]_i_1__10_n_6
    SLICE_X74Y100        FDCE                                         r  io_instance/sb11/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.867    -0.745    io_instance/sb11/clk_10MHz
    SLICE_X74Y100        FDCE                                         r  io_instance/sb11/cnt_reg[13]/C
                         clock pessimism              0.510    -0.236    
    SLICE_X74Y100        FDCE (Hold_fdce_C_D)         0.134    -0.102    io_instance/sb11/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.591    -0.512    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X75Y84         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.371 f  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/Q
                         net (fo=2, routed)           0.099    -0.271    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.226 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.226    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X74Y84         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.862    -0.750    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X74Y84         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism              0.252    -0.499    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120    -0.379    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 io_instance/sb7/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb7/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.820%)  route 0.122ns (23.180%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.567    -0.536    io_instance/sb7/clk_10MHz
    SLICE_X67Y98         FDCE                                         r  io_instance/sb7/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  io_instance/sb7/cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.273    io_instance/sb7/cnt_reg[14]
    SLICE_X67Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  io_instance/sb7/cnt[12]_i_3__6/O
                         net (fo=1, routed)           0.000    -0.228    io_instance/sb7/cnt[12]_i_3__6_n_0
    SLICE_X67Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.113 r  io_instance/sb7/cnt_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    -0.113    io_instance/sb7/cnt_reg[12]_i_1__6_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.074 r  io_instance/sb7/cnt_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.073    io_instance/sb7/cnt_reg[16]_i_1__6_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.008 r  io_instance/sb7/cnt_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000    -0.008    io_instance/sb7/cnt_reg[20]_i_1__6_n_5
    SLICE_X67Y100        FDCE                                         r  io_instance/sb7/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.837    -0.775    io_instance/sb7/clk_10MHz
    SLICE_X67Y100        FDCE                                         r  io_instance/sb7/cnt_reg[22]/C
                         clock pessimism              0.510    -0.266    
    SLICE_X67Y100        FDCE (Hold_fdce_C_D)         0.105    -0.161    io_instance/sb7/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 io_instance/sb11/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb11/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.310%)  route 0.149ns (26.690%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.596    -0.507    io_instance/sb11/clk_10MHz
    SLICE_X74Y99         FDCE                                         r  io_instance/sb11/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  io_instance/sb11/cnt_reg[11]/Q
                         net (fo=3, routed)           0.148    -0.194    io_instance/sb11/cnt_reg[11]
    SLICE_X74Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  io_instance/sb11/cnt[8]_i_2__10/O
                         net (fo=1, routed)           0.000    -0.149    io_instance/sb11/cnt[8]_i_2__10_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.040 r  io_instance/sb11/cnt_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001    -0.040    io_instance/sb11/cnt_reg[8]_i_1__10_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.051 r  io_instance/sb11/cnt_reg[12]_i_1__10/O[3]
                         net (fo=1, routed)           0.000     0.051    io_instance/sb11/cnt_reg[12]_i_1__10_n_4
    SLICE_X74Y100        FDCE                                         r  io_instance/sb11/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.867    -0.745    io_instance/sb11/clk_10MHz
    SLICE_X74Y100        FDCE                                         r  io_instance/sb11/cnt_reg[15]/C
                         clock pessimism              0.510    -0.236    
    SLICE_X74Y100        FDCE (Hold_fdce_C_D)         0.134    -0.102    io_instance/sb11/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 io_instance/sb5/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb5/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.820%)  route 0.122ns (23.180%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.567    -0.536    io_instance/sb5/clk_10MHz
    SLICE_X63Y98         FDCE                                         r  io_instance/sb5/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  io_instance/sb5/cnt_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.273    io_instance/sb5/cnt_reg[6]
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.228 r  io_instance/sb5/cnt[4]_i_3__4/O
                         net (fo=1, routed)           0.000    -0.228    io_instance/sb5/cnt[4]_i_3__4_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.113 r  io_instance/sb5/cnt_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    io_instance/sb5/cnt_reg[4]_i_1__4_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.074 r  io_instance/sb5/cnt_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.073    io_instance/sb5/cnt_reg[8]_i_1__4_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.008 r  io_instance/sb5/cnt_reg[12]_i_1__4/O[2]
                         net (fo=1, routed)           0.000    -0.008    io_instance/sb5/cnt_reg[12]_i_1__4_n_5
    SLICE_X63Y100        FDCE                                         r  io_instance/sb5/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.835    -0.776    io_instance/sb5/clk_10MHz
    SLICE_X63Y100        FDCE                                         r  io_instance/sb5/cnt_reg[14]/C
                         clock pessimism              0.510    -0.267    
    SLICE_X63Y100        FDCE (Hold_fdce_C_D)         0.105    -0.162    io_instance/sb5/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_cpu_wiz_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y14     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y14     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y10     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y10     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y9      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y9      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y82     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y82     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y82     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y83     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_23MHz_cpu_wiz_clk
  To Clock:  clk_23MHz_cpu_wiz_clk

Setup :          264  Failing Endpoints,  Worst Slack       -5.071ns,  Total Violation     -830.414ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.071ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.893ns  (logic 5.336ns (20.608%)  route 20.557ns (79.392%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 22.860 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.046    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.170 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.594    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.718 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.087    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.211 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    13.848    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.972 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    14.947    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.071 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    15.900    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.024 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.548    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.672 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.614    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    17.738 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.573    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.697 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.697    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    18.909 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.012    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.311 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.311    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.523 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    21.955    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.254 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.689    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.813 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101    25.914    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.038 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.757    27.795    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.628    22.860    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.342    
                         clock uncertainty           -0.175    23.167    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.724    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                         -27.795    
  -------------------------------------------------------------------
                         slack                                 -5.071    

Slack (VIOLATED) :        -5.055ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.800ns  (logic 5.336ns (20.682%)  route 20.464ns (79.318%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 22.784 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.046    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.170 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.594    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.718 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.087    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.211 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    13.848    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.972 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    14.947    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.071 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    15.900    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.024 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.548    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.672 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.614    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    17.738 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.573    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.697 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.697    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    18.909 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.012    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.311 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.311    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.523 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    21.955    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.254 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.689    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.813 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101    25.914    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.038 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.665    27.703    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.552    22.784    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.266    
                         clock uncertainty           -0.175    23.091    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.648    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.648    
                         arrival time                         -27.703    
  -------------------------------------------------------------------
                         slack                                 -5.055    

Slack (VIOLATED) :        -4.960ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.774ns  (logic 5.336ns (20.703%)  route 20.438ns (79.297%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 22.852 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.046    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.170 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.594    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.087    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.211 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    13.848    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.972 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    14.947    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.071 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    15.900    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.024 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.548    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.672 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.614    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    17.738 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.573    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.697 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.697    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    18.909 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.012    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.311 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.311    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.523 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    21.955    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.254 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.689    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.813 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.586    25.399    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X59Y68         LUT2 (Prop_lut2_I1_O)        0.124    25.523 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.153    27.676    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.620    22.852    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.334    
                         clock uncertainty           -0.175    23.159    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.716    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.716    
                         arrival time                         -27.676    
  -------------------------------------------------------------------
                         slack                                 -4.960    

Slack (VIOLATED) :        -4.952ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.771ns  (logic 5.336ns (20.705%)  route 20.435ns (79.295%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 22.857 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.046    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.170 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.594    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.087    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.211 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    13.848    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.972 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    14.947    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.071 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    15.900    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.024 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.548    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.672 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.614    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    17.738 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.573    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.697 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.697    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    18.909 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.012    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.311 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.311    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.523 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    21.955    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.254 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.689    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.813 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.586    25.399    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X59Y68         LUT2 (Prop_lut2_I1_O)        0.124    25.523 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.151    27.674    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.625    22.857    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.339    
                         clock uncertainty           -0.175    23.164    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.721    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.721    
                         arrival time                         -27.674    
  -------------------------------------------------------------------
                         slack                                 -4.952    

Slack (VIOLATED) :        -4.896ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.723ns  (logic 5.336ns (20.744%)  route 20.387ns (79.256%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 22.865 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.046    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.170 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.594    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.718 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.087    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.211 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    13.848    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.972 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    14.947    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.071 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    15.900    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.024 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.548    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.672 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.614    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    17.738 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.573    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.697 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.697    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    18.909 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.012    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.311 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.311    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.523 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    21.955    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.254 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.689    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.813 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101    25.914    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.038 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.587    27.625    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.633    22.865    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.347    
                         clock uncertainty           -0.175    23.172    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.729    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                         -27.625    
  -------------------------------------------------------------------
                         slack                                 -4.896    

Slack (VIOLATED) :        -4.829ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.574ns  (logic 5.336ns (20.865%)  route 20.238ns (79.135%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 22.783 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.046    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.170 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.594    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.718 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.087    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.211 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    13.848    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.972 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    14.947    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.071 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    15.900    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.024 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.548    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.672 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.614    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    17.738 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.573    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.697 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.697    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    18.909 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.012    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.311 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.311    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.523 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    21.955    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.254 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.689    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.813 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.040    25.853    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    SLICE_X62Y87         LUT2 (Prop_lut2_I0_O)        0.124    25.977 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.500    27.477    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.551    22.783    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.265    
                         clock uncertainty           -0.175    23.090    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.647    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                         -27.477    
  -------------------------------------------------------------------
                         slack                                 -4.829    

Slack (VIOLATED) :        -4.769ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.507ns  (logic 5.336ns (20.920%)  route 20.171ns (79.080%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 22.776 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244    10.046    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.170 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424    11.594    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.718 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369    13.087    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.211 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637    13.848    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.972 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975    14.947    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.071 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829    15.900    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.024 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524    16.548    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    16.672 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942    17.614    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124    17.738 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835    18.573    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.697 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000    18.697    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    18.909 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103    20.012    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299    20.311 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000    20.311    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    20.523 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432    21.955    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299    22.254 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435    23.689    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.813 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.911    25.724    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.124    25.848 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.561    27.409    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.544    22.776    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.258    
                         clock uncertainty           -0.175    23.083    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.640    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.640    
                         arrival time                         -27.409    
  -------------------------------------------------------------------
                         slack                                 -4.769    

Slack (VIOLATED) :        -4.731ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.350ns  (logic 5.207ns (20.540%)  route 20.143ns (79.460%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.041ns = ( 22.780 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966     9.768    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846    11.737    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.861 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014    12.875    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.999 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695    13.694    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.818 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127    14.945    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.069 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560    15.630    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.754 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516    16.270    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.394 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733    17.127    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124    17.251 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596    17.847    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.971 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000    17.971    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    18.180 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621    19.801    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297    20.098 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000    20.098    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416    21.727    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299    22.026 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829    23.854    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.978 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.274    27.252    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.548    22.780    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.262    
                         clock uncertainty           -0.175    23.087    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    22.521    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.521    
                         arrival time                         -27.252    
  -------------------------------------------------------------------
                         slack                                 -4.731    

Slack (VIOLATED) :        -4.728ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.427ns  (logic 5.207ns (20.478%)  route 20.220ns (79.522%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 22.860 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966     9.768    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846    11.737    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.861 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014    12.875    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.999 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695    13.694    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.818 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127    14.945    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.069 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560    15.630    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.754 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516    16.270    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.394 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733    17.127    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124    17.251 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596    17.847    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.971 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000    17.971    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    18.180 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621    19.801    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297    20.098 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000    20.098    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416    21.727    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299    22.026 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829    23.854    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.978 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.351    27.329    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.628    22.860    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.342    
                         clock uncertainty           -0.175    23.167    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    22.601    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.601    
                         arrival time                         -27.329    
  -------------------------------------------------------------------
                         slack                                 -4.728    

Slack (VIOLATED) :        -4.727ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        25.350ns  (logic 5.207ns (20.540%)  route 20.143ns (79.460%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 22.784 - 21.739 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676     1.902    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.356 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389     5.745    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124     5.869 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735     6.605    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245     7.974    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579     8.677    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124     8.801 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966     9.768    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846    11.737    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.861 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014    12.875    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.999 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695    13.694    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.818 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127    14.945    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.069 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560    15.630    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.754 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516    16.270    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.394 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733    17.127    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124    17.251 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596    17.847    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.971 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000    17.971    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    18.180 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621    19.801    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297    20.098 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000    20.098    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416    21.727    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299    22.026 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829    23.854    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.978 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.274    27.252    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640    20.413    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100    20.513 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628    21.142    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.233 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.552    22.784    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.266    
                         clock uncertainty           -0.175    23.091    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    22.525    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.525    
                         arrival time                         -27.252    
  -------------------------------------------------------------------
                         slack                                 -4.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X63Y91         FDCE                                         r  io_instance/kb_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  io_instance/kb_value_reg[16]/Q
                         net (fo=1, routed)           0.091    -0.306    io_instance/kb_value_reg_n_0_[16]
    SLICE_X62Y91         FDRE                                         r  io_instance/write_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X62Y91         FDRE                                         r  io_instance/write_data_reg[16]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.085    -0.440    io_instance/write_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 io_instance/state_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.796%)  route 0.115ns (38.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X68Y88         FDCE                                         r  io_instance/state_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  io_instance/state_value_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.283    io_instance/state_value_reg_n_0_[1]
    SLICE_X65Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.238 r  io_instance/write_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    io_instance/write_data[1]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  io_instance/write_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X65Y88         FDRE                                         r  io_instance/write_data_reg[1]/C
                         clock pessimism              0.276    -0.501    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.092    -0.409    io_instance/write_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X63Y91         FDCE                                         r  io_instance/kb_value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  io_instance/kb_value_reg[22]/Q
                         net (fo=1, routed)           0.110    -0.287    io_instance/kb_value_reg_n_0_[22]
    SLICE_X62Y90         FDRE                                         r  io_instance/write_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X62Y90         FDRE                                         r  io_instance/write_data_reg[22]/C
                         clock pessimism              0.255    -0.522    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.063    -0.459    io_instance/write_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 io_instance/sw_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.536%)  route 0.116ns (38.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X68Y88         FDCE                                         r  io_instance/sw_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  io_instance/sw_value_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.281    io_instance/sw_value_reg_n_0_[2]
    SLICE_X65Y88         LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  io_instance/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    io_instance/write_data[2]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  io_instance/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X65Y88         FDRE                                         r  io_instance/write_data_reg[2]/C
                         clock pessimism              0.276    -0.501    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.091    -0.410    io_instance/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.563    -0.540    io_instance/clk_23MHz
    SLICE_X60Y90         FDCE                                         r  io_instance/kb_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  io_instance/kb_value_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.294    io_instance/kb_value_reg_n_0_[10]
    SLICE_X61Y90         FDRE                                         r  io_instance/write_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.834    -0.778    io_instance/clk_23MHz
    SLICE_X61Y90         FDRE                                         r  io_instance/write_data_reg[10]/C
                         clock pessimism              0.252    -0.527    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.057    -0.470    io_instance/write_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.159%)  route 0.140ns (49.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.566    -0.537    io_instance/clk_23MHz
    SLICE_X63Y93         FDCE                                         r  io_instance/kb_value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  io_instance/kb_value_reg[27]/Q
                         net (fo=1, routed)           0.140    -0.256    io_instance/kb_value_reg_n_0_[27]
    SLICE_X62Y93         FDRE                                         r  io_instance/write_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.837    -0.775    io_instance/clk_23MHz
    SLICE_X62Y93         FDRE                                         r  io_instance/write_data_reg[27]/C
                         clock pessimism              0.252    -0.524    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.087    -0.437    io_instance/write_data_reg[27]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.760%)  route 0.148ns (51.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.566    -0.537    io_instance/clk_23MHz
    SLICE_X63Y93         FDCE                                         r  io_instance/kb_value_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  io_instance/kb_value_reg[29]/Q
                         net (fo=1, routed)           0.148    -0.247    io_instance/kb_value_reg_n_0_[29]
    SLICE_X62Y93         FDRE                                         r  io_instance/write_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.837    -0.775    io_instance/clk_23MHz
    SLICE_X62Y93         FDRE                                         r  io_instance/write_data_reg[29]/C
                         clock pessimism              0.252    -0.524    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.085    -0.439    io_instance/write_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X62Y89         FDCE                                         r  io_instance/kb_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  io_instance/kb_value_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.262    io_instance/kb_value_reg_n_0_[8]
    SLICE_X63Y89         FDRE                                         r  io_instance/write_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.835    -0.777    io_instance/clk_23MHz
    SLICE_X63Y89         FDRE                                         r  io_instance/write_data_reg[8]/C
                         clock pessimism              0.252    -0.526    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.070    -0.456    io_instance/write_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.818%)  route 0.135ns (45.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.563    -0.540    io_instance/clk_23MHz
    SLICE_X58Y92         FDCE                                         r  io_instance/kb_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  io_instance/kb_value_reg[23]/Q
                         net (fo=1, routed)           0.135    -0.240    io_instance/kb_value_reg_n_0_[23]
    SLICE_X60Y92         FDRE                                         r  io_instance/write_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.834    -0.778    io_instance/clk_23MHz
    SLICE_X60Y92         FDRE                                         r  io_instance/write_data_reg[23]/C
                         clock pessimism              0.255    -0.524    
    SLICE_X60Y92         FDRE (Hold_fdre_C_D)         0.083    -0.441    io_instance/write_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.063%)  route 0.140ns (42.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X64Y88         FDCE                                         r  io_instance/kb_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  io_instance/kb_value_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.258    io_instance/kb_value_reg_n_0_[3]
    SLICE_X65Y88         LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  io_instance/write_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    io_instance/write_data[3]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  io_instance/write_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X65Y88         FDRE                                         r  io_instance/write_data_reg[3]/C
                         clock pessimism              0.251    -0.526    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.092    -0.434    io_instance/write_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_23MHz_cpu_wiz_clk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y15     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y15     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y10     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y10     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y11     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y11     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       43.478      169.882    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y68     register_instance/registers_reg[19][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y68     register_instance/registers_reg[19][19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y68     register_instance/registers_reg[19][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y68     register_instance/registers_reg[21][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y68     register_instance/registers_reg[21][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y68     register_instance/registers_reg[24][18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X49Y68     register_instance/registers_reg[2][19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y68     register_instance/lo_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y66     register_instance/registers_reg[10][16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X59Y69     register_instance/registers_reg[10][18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X49Y76     if_instance/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y73     if_instance/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X52Y71     if_instance/pc_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y72     if_instance/pc_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y72     if_instance/pc_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X49Y72     if_instance/pc_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X50Y74     if_instance/pc_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y71     if_instance/pc_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y72     if_instance/pc_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X49Y72     if_instance/pc_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_46MHz_cpu_wiz_clk
  To Clock:  clk_46MHz_cpu_wiz_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.282ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[3][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.065ns  (logic 0.718ns (17.661%)  route 3.347ns (82.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 31.139 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.922    11.340    vic_instance/state[1]
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.296    11.636 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.426    14.062    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.496    31.139    vic_instance/CLK
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][10]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.701    
                         clock uncertainty           -0.154    31.546    
    SLICE_X61Y68         FDRE (Setup_fdre_C_CE)      -0.202    31.344    vic_instance/epc_all_reg[3][10]
  -------------------------------------------------------------------
                         required time                         31.344    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                 17.282    

Slack (MET) :             17.282ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[3][15]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.065ns  (logic 0.718ns (17.661%)  route 3.347ns (82.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 31.139 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.922    11.340    vic_instance/state[1]
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.296    11.636 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.426    14.062    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.496    31.139    vic_instance/CLK
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][15]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.701    
                         clock uncertainty           -0.154    31.546    
    SLICE_X61Y68         FDRE (Setup_fdre_C_CE)      -0.202    31.344    vic_instance/epc_all_reg[3][15]
  -------------------------------------------------------------------
                         required time                         31.344    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                 17.282    

Slack (MET) :             17.282ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[3][7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.065ns  (logic 0.718ns (17.661%)  route 3.347ns (82.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 31.139 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.922    11.340    vic_instance/state[1]
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.296    11.636 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.426    14.062    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.496    31.139    vic_instance/CLK
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][7]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.701    
                         clock uncertainty           -0.154    31.546    
    SLICE_X61Y68         FDRE (Setup_fdre_C_CE)      -0.202    31.344    vic_instance/epc_all_reg[3][7]
  -------------------------------------------------------------------
                         required time                         31.344    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                 17.282    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[3][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.841ns  (logic 0.718ns (18.691%)  route 3.123ns (81.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 31.141 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.922    11.340    vic_instance/state[1]
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.296    11.636 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.202    13.838    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498    31.141    vic_instance/CLK
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][11]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.703    
                         clock uncertainty           -0.154    31.548    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.164    31.384    vic_instance/epc_all_reg[3][11]
  -------------------------------------------------------------------
                         required time                         31.384    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[3][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.841ns  (logic 0.718ns (18.691%)  route 3.123ns (81.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 31.141 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.922    11.340    vic_instance/state[1]
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.296    11.636 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.202    13.838    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498    31.141    vic_instance/CLK
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][4]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.703    
                         clock uncertainty           -0.154    31.548    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.164    31.384    vic_instance/epc_all_reg[3][4]
  -------------------------------------------------------------------
                         required time                         31.384    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[3][5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.841ns  (logic 0.718ns (18.691%)  route 3.123ns (81.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 31.141 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.922    11.340    vic_instance/state[1]
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.296    11.636 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.202    13.838    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498    31.141    vic_instance/CLK
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][5]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.703    
                         clock uncertainty           -0.154    31.548    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.164    31.384    vic_instance/epc_all_reg[3][5]
  -------------------------------------------------------------------
                         required time                         31.384    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[3][6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.841ns  (logic 0.718ns (18.691%)  route 3.123ns (81.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 31.141 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.922    11.340    vic_instance/state[1]
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.296    11.636 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.202    13.838    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498    31.141    vic_instance/CLK
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.703    
                         clock uncertainty           -0.154    31.548    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.164    31.384    vic_instance/epc_all_reg[3][6]
  -------------------------------------------------------------------
                         required time                         31.384    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.626ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.723ns  (logic 0.718ns (19.288%)  route 3.005ns (80.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 31.140 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          1.190    11.608    vic_instance/state[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I0_O)        0.296    11.904 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.815    13.719    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  vic_instance/epc_all_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.497    31.140    vic_instance/CLK
    SLICE_X63Y69         FDRE                                         r  vic_instance/epc_all_reg[1][11]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.702    
                         clock uncertainty           -0.154    31.547    
    SLICE_X63Y69         FDRE (Setup_fdre_C_CE)      -0.202    31.345    vic_instance/epc_all_reg[1][11]
  -------------------------------------------------------------------
                         required time                         31.345    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                 17.626    

Slack (MET) :             17.626ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.723ns  (logic 0.718ns (19.288%)  route 3.005ns (80.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 31.140 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          1.190    11.608    vic_instance/state[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I0_O)        0.296    11.904 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.815    13.719    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  vic_instance/epc_all_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.497    31.140    vic_instance/CLK
    SLICE_X63Y69         FDRE                                         r  vic_instance/epc_all_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.702    
                         clock uncertainty           -0.154    31.547    
    SLICE_X63Y69         FDRE (Setup_fdre_C_CE)      -0.202    31.345    vic_instance/epc_all_reg[1][4]
  -------------------------------------------------------------------
                         required time                         31.345    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                 17.626    

Slack (MET) :             17.626ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.723ns  (logic 0.718ns (19.288%)  route 3.005ns (80.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 31.140 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          1.190    11.608    vic_instance/state[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I0_O)        0.296    11.904 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.815    13.719    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  vic_instance/epc_all_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.497    31.140    vic_instance/CLK
    SLICE_X63Y69         FDRE                                         r  vic_instance/epc_all_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.702    
                         clock uncertainty           -0.154    31.547    
    SLICE_X63Y69         FDRE (Setup_fdre_C_CE)      -0.202    31.345    vic_instance/epc_all_reg[1][5]
  -------------------------------------------------------------------
                         required time                         31.345    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                 17.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vic_instance/current_interrupt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.475ns  (logic 0.191ns (40.184%)  route 0.284ns (59.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 10.081 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 10.322 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    10.322    vic_instance/CLK
    SLICE_X55Y81         FDCE                                         r  vic_instance/current_interrupt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.146    10.468 r  vic_instance/current_interrupt_reg[1]/Q
                         net (fo=35, routed)          0.284    10.752    vic_instance/current_interrupt_reg_n_0_[1]
    SLICE_X46Y79         LUT5 (Prop_lut5_I3_O)        0.045    10.797 r  vic_instance/epc[14]_i_1/O
                         net (fo=1, routed)           0.000    10.797    vic_instance/epc[14]_i_1_n_0
    SLICE_X46Y79         FDCE                                         r  vic_instance/epc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    10.081    vic_instance/CLK
    SLICE_X46Y79         FDCE                                         r  vic_instance/epc_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.505    10.586    
    SLICE_X46Y79         FDCE (Hold_fdce_C_D)         0.125    10.711    vic_instance/epc_reg[14]
  -------------------------------------------------------------------
                         required time                        -10.711    
                         arrival time                          10.797    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vic_instance/current_interrupt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.477ns  (logic 0.191ns (40.016%)  route 0.286ns (59.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 10.081 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 10.322 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    10.322    vic_instance/CLK
    SLICE_X55Y81         FDCE                                         r  vic_instance/current_interrupt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.146    10.468 r  vic_instance/current_interrupt_reg[1]/Q
                         net (fo=35, routed)          0.286    10.754    vic_instance/current_interrupt_reg_n_0_[1]
    SLICE_X46Y79         LUT5 (Prop_lut5_I3_O)        0.045    10.799 r  vic_instance/epc[12]_i_1/O
                         net (fo=1, routed)           0.000    10.799    vic_instance/epc[12]_i_1_n_0
    SLICE_X46Y79         FDCE                                         r  vic_instance/epc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    10.081    vic_instance/CLK
    SLICE_X46Y79         FDCE                                         r  vic_instance/epc_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.505    10.586    
    SLICE_X46Y79         FDCE (Hold_fdce_C_D)         0.124    10.710    vic_instance/epc_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.710    
                         arrival time                          10.799    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.245ns  (logic 0.191ns (77.926%)  route 0.054ns (22.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 10.082 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 10.323 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.556    10.323    vic_instance/CLK
    SLICE_X63Y71         FDRE                                         r  vic_instance/epc_all_reg[3][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.146    10.469 r  vic_instance/epc_all_reg[3][17]/Q
                         net (fo=1, routed)           0.054    10.523    vic_instance/epc_all_reg_n_0_[3][17]
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.045    10.568 r  vic_instance/epc[17]_i_1/O
                         net (fo=1, routed)           0.000    10.568    vic_instance/epc[17]_i_1_n_0
    SLICE_X62Y71         FDCE                                         r  vic_instance/epc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.825    10.082    vic_instance/CLK
    SLICE_X62Y71         FDCE                                         r  vic_instance/epc_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.254    10.336    
    SLICE_X62Y71         FDCE (Hold_fdce_C_D)         0.125    10.461    vic_instance/epc_reg[17]
  -------------------------------------------------------------------
                         required time                        -10.461    
                         arrival time                          10.568    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.271ns  (logic 0.191ns (70.453%)  route 0.080ns (29.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 10.077 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 10.319 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552    10.319    vic_instance/CLK
    SLICE_X59Y73         FDRE                                         r  vic_instance/epc_all_reg[3][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.146    10.465 r  vic_instance/epc_all_reg[3][2]/Q
                         net (fo=1, routed)           0.080    10.545    vic_instance/epc_all_reg_n_0_[3][2]
    SLICE_X58Y73         LUT5 (Prop_lut5_I0_O)        0.045    10.590 r  vic_instance/epc[2]_i_1/O
                         net (fo=1, routed)           0.000    10.590    vic_instance/epc[2]_i_1_n_0
    SLICE_X58Y73         FDCE                                         r  vic_instance/epc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.820    10.077    vic_instance/CLK
    SLICE_X58Y73         FDCE                                         r  vic_instance/epc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.255    10.332    
    SLICE_X58Y73         FDCE (Hold_fdce_C_D)         0.125    10.457    vic_instance/epc_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.457    
                         arrival time                          10.590    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.271ns  (logic 0.191ns (70.453%)  route 0.080ns (29.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 10.084 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 10.325 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    10.325    vic_instance/CLK
    SLICE_X63Y69         FDRE                                         r  vic_instance/epc_all_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.146    10.471 r  vic_instance/epc_all_reg[1][6]/Q
                         net (fo=1, routed)           0.080    10.551    vic_instance/epc_all_reg_n_0_[1][6]
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.045    10.596 r  vic_instance/epc[6]_i_1/O
                         net (fo=1, routed)           0.000    10.596    vic_instance/epc[6]_i_1_n_0
    SLICE_X62Y69         FDCE                                         r  vic_instance/epc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.827    10.084    vic_instance/CLK
    SLICE_X62Y69         FDCE                                         r  vic_instance/epc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.254    10.338    
    SLICE_X62Y69         FDCE (Hold_fdce_C_D)         0.125    10.463    vic_instance/epc_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.463    
                         arrival time                          10.596    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.245ns  (logic 0.191ns (77.974%)  route 0.054ns (22.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 10.079 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 10.321 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    10.321    vic_instance/CLK
    SLICE_X48Y77         FDRE                                         r  vic_instance/epc_all_reg[3][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.146    10.467 r  vic_instance/epc_all_reg[3][27]/Q
                         net (fo=1, routed)           0.054    10.521    vic_instance/epc_all_reg_n_0_[3][27]
    SLICE_X49Y77         LUT5 (Prop_lut5_I0_O)        0.045    10.566 r  vic_instance/epc[27]_i_1/O
                         net (fo=1, routed)           0.000    10.566    vic_instance/epc[27]_i_1_n_0
    SLICE_X49Y77         FDCE                                         r  vic_instance/epc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822    10.079    vic_instance/CLK
    SLICE_X49Y77         FDCE                                         r  vic_instance/epc_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.255    10.334    
    SLICE_X49Y77         FDCE (Hold_fdce_C_D)         0.098    10.432    vic_instance/epc_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.432    
                         arrival time                          10.566    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][11]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 10.084 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 10.325 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    10.325    vic_instance/CLK
    SLICE_X63Y69         FDRE                                         r  vic_instance/epc_all_reg[1][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.146    10.471 r  vic_instance/epc_all_reg[1][11]/Q
                         net (fo=1, routed)           0.087    10.558    vic_instance/epc_all_reg_n_0_[1][11]
    SLICE_X62Y69         LUT5 (Prop_lut5_I2_O)        0.045    10.603 r  vic_instance/epc[11]_i_1/O
                         net (fo=1, routed)           0.000    10.603    vic_instance/epc[11]_i_1_n_0
    SLICE_X62Y69         FDCE                                         r  vic_instance/epc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.827    10.084    vic_instance/CLK
    SLICE_X62Y69         FDCE                                         r  vic_instance/epc_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.254    10.338    
    SLICE_X62Y69         FDCE (Hold_fdce_C_D)         0.124    10.462    vic_instance/epc_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.462    
                         arrival time                          10.603    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][13]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 10.082 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 10.323 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.556    10.323    vic_instance/CLK
    SLICE_X63Y71         FDRE                                         r  vic_instance/epc_all_reg[3][13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.146    10.469 r  vic_instance/epc_all_reg[3][13]/Q
                         net (fo=1, routed)           0.087    10.556    vic_instance/epc_all_reg_n_0_[3][13]
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.045    10.601 r  vic_instance/epc[13]_i_1/O
                         net (fo=1, routed)           0.000    10.601    vic_instance/epc[13]_i_1_n_0
    SLICE_X62Y71         FDCE                                         r  vic_instance/epc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.825    10.082    vic_instance/CLK
    SLICE_X62Y71         FDCE                                         r  vic_instance/epc_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.254    10.336    
    SLICE_X62Y71         FDCE (Hold_fdce_C_D)         0.124    10.460    vic_instance/epc_reg[13]
  -------------------------------------------------------------------
                         required time                        -10.460    
                         arrival time                          10.601    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][20]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 10.077 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 10.319 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552    10.319    vic_instance/CLK
    SLICE_X59Y73         FDRE                                         r  vic_instance/epc_all_reg[3][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.146    10.465 r  vic_instance/epc_all_reg[3][20]/Q
                         net (fo=1, routed)           0.087    10.552    vic_instance/epc_all_reg_n_0_[3][20]
    SLICE_X58Y73         LUT5 (Prop_lut5_I0_O)        0.045    10.597 r  vic_instance/epc[20]_i_1/O
                         net (fo=1, routed)           0.000    10.597    vic_instance/epc[20]_i_1_n_0
    SLICE_X58Y73         FDCE                                         r  vic_instance/epc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.820    10.077    vic_instance/CLK
    SLICE_X58Y73         FDCE                                         r  vic_instance/epc_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.255    10.332    
    SLICE_X58Y73         FDCE (Hold_fdce_C_D)         0.124    10.456    vic_instance/epc_reg[20]
  -------------------------------------------------------------------
                         required time                        -10.456    
                         arrival time                          10.597    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][23]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 10.076 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 10.318 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.551    10.318    vic_instance/CLK
    SLICE_X61Y74         FDRE                                         r  vic_instance/epc_all_reg[3][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.146    10.464 r  vic_instance/epc_all_reg[3][23]/Q
                         net (fo=1, routed)           0.087    10.551    vic_instance/epc_all_reg_n_0_[3][23]
    SLICE_X60Y74         LUT5 (Prop_lut5_I0_O)        0.045    10.596 r  vic_instance/epc[23]_i_1/O
                         net (fo=1, routed)           0.000    10.596    vic_instance/epc[23]_i_1_n_0
    SLICE_X60Y74         FDCE                                         r  vic_instance/epc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.819    10.076    vic_instance/CLK
    SLICE_X60Y74         FDCE                                         r  vic_instance/epc_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.255    10.331    
    SLICE_X60Y74         FDCE (Hold_fdce_C_D)         0.124    10.455    vic_instance/epc_reg[23]
  -------------------------------------------------------------------
                         required time                        -10.455    
                         arrival time                          10.596    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_46MHz_cpu_wiz_clk
Waveform(ns):       { 0.000 10.870 }
Period(ns):         21.739
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         21.739      19.584     BUFGCTRL_X0Y3    cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         21.739      20.490     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         21.739      20.739     SLICE_X55Y81     vic_instance/current_interrupt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         21.739      20.739     SLICE_X55Y80     vic_instance/current_interrupt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X51Y77     vic_instance/epc_all_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X60Y70     vic_instance/epc_all_reg[1][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X63Y69     vic_instance/epc_all_reg[1][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X45Y76     vic_instance/epc_all_reg[1][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X62Y72     vic_instance/epc_all_reg[1][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X45Y76     vic_instance/epc_all_reg[1][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       21.739      191.621    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.870      10.370     SLICE_X55Y80     vic_instance/current_interrupt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y75     vic_instance/epc_all_reg[1][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y75     vic_instance/epc_all_reg[1][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y75     vic_instance/epc_all_reg[1][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X60Y73     vic_instance/epc_all_reg[1][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X60Y73     vic_instance/epc_all_reg[1][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y75     vic_instance/epc_all_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X60Y73     vic_instance/epc_all_reg[1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X62Y68     vic_instance/epc_all_reg[3][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X63Y74     vic_instance/epc_all_reg[3][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X51Y77     vic_instance/epc_all_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X60Y70     vic_instance/epc_all_reg[1][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X63Y69     vic_instance/epc_all_reg[1][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X45Y76     vic_instance/epc_all_reg[1][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X45Y76     vic_instance/epc_all_reg[1][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X60Y70     vic_instance/epc_all_reg[1][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y75     vic_instance/epc_all_reg[1][20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y75     vic_instance/epc_all_reg[1][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y75     vic_instance/epc_all_reg[1][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X60Y73     vic_instance/epc_all_reg[1][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_wiz_clk
  To Clock:  clkfbout_cpu_wiz_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_wiz_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    cpu_clk_instance/cpu_wiz_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_23MHz_cpu_wiz_clk
  To Clock:  clk_10MHz_cpu_wiz_clk

Setup :          528  Failing Endpoints,  Worst Slack      -22.287ns,  Total Violation    -6183.713ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.287ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.893ns  (logic 5.336ns (20.608%)  route 20.557ns (79.392%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 701.526 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   705.698    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   705.822 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   707.246    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   707.370 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   708.739    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   708.863 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   709.500    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   709.624 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   710.600    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   710.724 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   711.552    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   711.677 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   712.200    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   712.324 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   713.267    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   713.391 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   714.226    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   714.350 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   714.350    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   714.562 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   715.664    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   715.964 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   715.964    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   716.175 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   717.607    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   717.906 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   719.341    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   719.465 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101   721.567    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124   721.691 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.757   723.448    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.628   701.526    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.922    
                         clock uncertainty           -0.319   701.604    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.161    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.161    
                         arrival time                        -723.447    
  -------------------------------------------------------------------
                         slack                                -22.287    

Slack (VIOLATED) :        -22.270ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.800ns  (logic 5.336ns (20.682%)  route 20.464ns (79.318%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 701.450 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   705.698    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   705.822 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   707.246    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   707.370 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   708.739    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   708.863 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   709.500    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   709.624 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   710.600    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   710.724 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   711.552    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   711.677 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   712.200    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   712.324 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   713.267    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   713.391 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   714.226    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   714.350 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   714.350    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   714.562 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   715.664    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   715.964 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   715.964    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   716.175 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   717.607    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   717.906 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   719.341    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   719.465 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101   721.567    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124   721.691 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.665   723.355    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.552   701.450    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.846    
                         clock uncertainty           -0.319   701.528    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.085    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.085    
                         arrival time                        -723.355    
  -------------------------------------------------------------------
                         slack                                -22.270    

Slack (VIOLATED) :        -22.175ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.774ns  (logic 5.336ns (20.703%)  route 20.438ns (79.297%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 701.518 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   705.698    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   705.822 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   707.246    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   707.370 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   708.739    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   708.863 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   709.500    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   709.624 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   710.600    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   710.724 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   711.552    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   711.677 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   712.200    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   712.324 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   713.267    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   713.391 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   714.226    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   714.350 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   714.350    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   714.562 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   715.664    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   715.964 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   715.964    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   716.175 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   717.607    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   717.906 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   719.341    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   719.465 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.586   721.051    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X59Y68         LUT2 (Prop_lut2_I1_O)        0.124   721.175 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.153   723.329    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.620   701.518    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.914    
                         clock uncertainty           -0.319   701.596    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.153    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.153    
                         arrival time                        -723.328    
  -------------------------------------------------------------------
                         slack                                -22.175    

Slack (VIOLATED) :        -22.168ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.771ns  (logic 5.336ns (20.705%)  route 20.435ns (79.295%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 701.523 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   705.698    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   705.822 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   707.246    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   707.370 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   708.739    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   708.863 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   709.500    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   709.624 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   710.600    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   710.724 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   711.552    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   711.677 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   712.200    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   712.324 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   713.267    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   713.391 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   714.226    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   714.350 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   714.350    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   714.562 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   715.664    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   715.964 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   715.964    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   716.175 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   717.607    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   717.906 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   719.341    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   719.465 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.586   721.051    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X59Y68         LUT2 (Prop_lut2_I1_O)        0.124   721.175 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.151   723.326    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.625   701.523    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.919    
                         clock uncertainty           -0.319   701.601    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.158    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.158    
                         arrival time                        -723.326    
  -------------------------------------------------------------------
                         slack                                -22.168    

Slack (VIOLATED) :        -22.111ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.723ns  (logic 5.336ns (20.744%)  route 20.387ns (79.256%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 701.531 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   705.698    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   705.822 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   707.246    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   707.370 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   708.739    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   708.863 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   709.500    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   709.624 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   710.600    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   710.724 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   711.552    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   711.677 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   712.200    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   712.324 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   713.267    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   713.391 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   714.226    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   714.350 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   714.350    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   714.562 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   715.664    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   715.964 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   715.964    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   716.175 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   717.607    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   717.906 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   719.341    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   719.465 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101   721.567    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124   721.691 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.587   723.277    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.633   701.531    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.927    
                         clock uncertainty           -0.319   701.609    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.166    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.166    
                         arrival time                        -723.277    
  -------------------------------------------------------------------
                         slack                                -22.111    

Slack (VIOLATED) :        -22.045ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.574ns  (logic 5.336ns (20.865%)  route 20.238ns (79.135%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 701.449 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   705.698    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   705.822 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   707.246    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   707.370 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   708.739    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   708.863 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   709.500    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   709.624 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   710.600    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   710.724 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   711.552    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   711.677 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   712.200    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   712.324 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   713.267    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   713.391 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   714.226    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   714.350 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   714.350    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   714.562 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   715.664    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   715.964 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   715.964    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   716.175 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   717.607    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   717.906 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   719.341    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   719.465 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.040   721.505    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    SLICE_X62Y87         LUT2 (Prop_lut2_I0_O)        0.124   721.629 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.500   723.129    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.551   701.449    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.846    
                         clock uncertainty           -0.319   701.527    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.084    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.084    
                         arrival time                        -723.129    
  -------------------------------------------------------------------
                         slack                                -22.045    

Slack (VIOLATED) :        -21.985ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.507ns  (logic 5.336ns (20.920%)  route 20.171ns (79.080%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 701.442 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   705.698    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   705.822 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   707.246    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   707.370 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   708.739    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   708.863 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   709.500    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   709.624 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   710.600    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   710.724 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   711.552    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   711.677 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   712.200    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   712.324 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   713.267    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   713.391 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   714.226    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   714.350 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   714.350    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   714.562 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   715.664    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   715.964 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   715.964    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   716.175 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   717.607    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   717.906 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   719.341    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   719.465 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.911   721.377    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.124   721.501 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.561   723.062    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.544   701.442    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.839    
                         clock uncertainty           -0.319   701.520    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.077    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.077    
                         arrival time                        -723.061    
  -------------------------------------------------------------------
                         slack                                -21.985    

Slack (VIOLATED) :        -21.947ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.350ns  (logic 5.207ns (20.540%)  route 20.143ns (79.460%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 701.446 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966   705.420    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124   705.544 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846   707.390    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124   707.514 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014   708.527    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124   708.651 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695   709.347    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124   709.471 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127   710.598    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124   710.722 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560   711.282    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124   711.406 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516   711.923    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124   712.047 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733   712.779    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124   712.903 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596   713.499    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124   713.623 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000   713.623    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209   713.832 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621   715.454    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297   715.751 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000   715.751    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212   715.963 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416   717.379    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299   717.678 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829   719.507    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124   719.631 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.274   722.905    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.548   701.446    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.842    
                         clock uncertainty           -0.319   701.524    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   700.958    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.958    
                         arrival time                        -722.905    
  -------------------------------------------------------------------
                         slack                                -21.947    

Slack (VIOLATED) :        -21.944ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.427ns  (logic 5.207ns (20.478%)  route 20.220ns (79.522%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 701.526 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966   705.420    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124   705.544 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846   707.390    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124   707.514 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014   708.527    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124   708.651 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695   709.347    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124   709.471 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127   710.598    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124   710.722 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560   711.282    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124   711.406 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516   711.923    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124   712.047 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733   712.779    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124   712.903 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596   713.499    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124   713.623 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000   713.623    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209   713.832 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621   715.454    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297   715.751 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000   715.751    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212   715.963 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416   717.379    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299   717.678 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829   719.507    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124   719.631 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.351   722.982    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.628   701.526    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.922    
                         clock uncertainty           -0.319   701.604    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   701.038    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.038    
                         arrival time                        -722.981    
  -------------------------------------------------------------------
                         slack                                -21.944    

Slack (VIOLATED) :        -21.943ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        25.350ns  (logic 5.207ns (20.540%)  route 20.143ns (79.460%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 701.450 - 700.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 697.555 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   695.783    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.879 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   697.555    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   700.009 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   701.398    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   701.522 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   702.257    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   702.381 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   703.626    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   703.750 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   704.330    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   704.454 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966   705.420    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124   705.544 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846   707.390    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124   707.514 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014   708.527    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124   708.651 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695   709.347    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124   709.471 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127   710.598    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124   710.722 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560   711.282    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124   711.406 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516   711.923    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124   712.047 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733   712.779    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124   712.903 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596   713.499    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124   713.623 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000   713.623    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209   713.832 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621   715.454    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297   715.751 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000   715.751    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212   715.963 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416   717.379    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299   717.678 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829   719.507    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124   719.631 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.274   722.905    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.045   699.079    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.100   699.179 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   699.807    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.898 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.552   701.450    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.846    
                         clock uncertainty           -0.319   701.528    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   700.962    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.962    
                         arrival time                        -722.905    
  -------------------------------------------------------------------
                         slack                                -21.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 io_instance/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.186ns (7.434%)  route 2.316ns (92.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.561    -0.542    io_instance/clk_23MHz
    SLICE_X57Y89         FDRE                                         r  io_instance/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  io_instance/addr_reg[2]/Q
                         net (fo=1, routed)           1.128     0.727    uart_instance/addr[0]
    SLICE_X43Y74         LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          1.188     1.960    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.895     0.779    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.336    
                         clock uncertainty            0.319     1.655    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.838    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 io_instance/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.186ns (7.388%)  route 2.331ns (92.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.561    -0.542    io_instance/clk_23MHz
    SLICE_X57Y89         FDRE                                         r  io_instance/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  io_instance/addr_reg[2]/Q
                         net (fo=1, routed)           1.128     0.727    uart_instance/addr[0]
    SLICE_X43Y74         LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          1.203     1.976    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.867     0.751    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.308    
                         clock uncertainty            0.319     1.627    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.810    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.209ns (7.927%)  route 2.428ns (92.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.562    -0.541    io_instance/clk_23MHz
    SLICE_X60Y88         FDRE                                         r  io_instance/write_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  io_instance/write_data_reg[7]/Q
                         net (fo=1, routed)           1.232     0.855    uart_instance/io_write_data[7]
    SLICE_X60Y74         LUT5 (Prop_lut5_I1_O)        0.045     0.900 r  uart_instance/dmem_i_41/O
                         net (fo=4, routed)           1.196     2.096    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.867     0.751    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.308    
                         clock uncertainty            0.319     1.627    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.923    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.209ns (7.902%)  route 2.436ns (92.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.566    -0.537    io_instance/clk_23MHz
    SLICE_X62Y93         FDRE                                         r  io_instance/write_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  io_instance/write_data_reg[29]/Q
                         net (fo=1, routed)           1.257     0.884    uart_instance/io_write_data[29]
    SLICE_X62Y79         LUT5 (Prop_lut5_I1_O)        0.045     0.929 r  uart_instance/dmem_i_19/O
                         net (fo=4, routed)           1.179     2.108    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.872     0.756    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.313    
                         clock uncertainty            0.319     1.632    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.928    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 io_instance/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.186ns (7.229%)  route 2.387ns (92.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.561    -0.542    io_instance/clk_23MHz
    SLICE_X57Y89         FDRE                                         r  io_instance/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  io_instance/addr_reg[2]/Q
                         net (fo=1, routed)           1.128     0.727    uart_instance/addr[0]
    SLICE_X43Y74         LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          1.259     2.031    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y12         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.902     0.786    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.343    
                         clock uncertainty            0.319     1.662    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.845    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.186ns (6.940%)  route 2.494ns (93.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X65Y88         FDRE                                         r  io_instance/write_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  io_instance/write_data_reg[2]/Q
                         net (fo=1, routed)           1.251     0.853    uart_instance/io_write_data[2]
    SLICE_X65Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.898 r  uart_instance/dmem_i_46/O
                         net (fo=1, routed)           1.244     2.142    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.895     0.779    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.336    
                         clock uncertainty            0.319     1.655    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.951    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.186ns (6.964%)  route 2.485ns (93.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.563    -0.540    io_instance/clk_23MHz
    SLICE_X61Y91         FDRE                                         r  io_instance/write_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  io_instance/write_data_reg[18]/Q
                         net (fo=1, routed)           1.244     0.845    uart_instance/io_write_data[18]
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.045     0.890 r  uart_instance/dmem_i_30/O
                         net (fo=4, routed)           1.241     2.131    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.879     0.763    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.320    
                         clock uncertainty            0.319     1.639    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.935    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.209ns (7.792%)  route 2.473ns (92.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X62Y90         FDRE                                         r  io_instance/write_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  io_instance/write_data_reg[17]/Q
                         net (fo=1, routed)           1.148     0.774    uart_instance/io_write_data[17]
    SLICE_X62Y79         LUT5 (Prop_lut5_I1_O)        0.045     0.819 r  uart_instance/dmem_i_31/O
                         net (fo=4, routed)           1.325     2.144    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.892     0.776    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.333    
                         clock uncertainty            0.319     1.652    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.948    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.209ns (7.769%)  route 2.481ns (92.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X62Y90         FDRE                                         r  io_instance/write_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  io_instance/write_data_reg[21]/Q
                         net (fo=1, routed)           1.178     0.804    uart_instance/io_write_data[21]
    SLICE_X62Y79         LUT5 (Prop_lut5_I1_O)        0.045     0.849 r  uart_instance/dmem_i_27/O
                         net (fo=4, routed)           1.303     2.152    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.892     0.776    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.333    
                         clock uncertainty            0.319     1.652    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.948    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.186ns (6.904%)  route 2.508ns (93.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.563    -0.540    io_instance/clk_23MHz
    SLICE_X61Y91         FDRE                                         r  io_instance/write_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  io_instance/write_data_reg[20]/Q
                         net (fo=1, routed)           1.303     0.904    uart_instance/io_write_data[20]
    SLICE_X62Y75         LUT5 (Prop_lut5_I1_O)        0.045     0.949 r  uart_instance/dmem_i_28/O
                         net (fo=4, routed)           1.205     2.155    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         1.118    -0.494    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.056    -0.438 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.292    -0.145    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.116 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.892     0.776    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.333    
                         clock uncertainty            0.319     1.652    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.948    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_cpu_wiz_clk
  To Clock:  clk_23MHz_cpu_wiz_clk

Setup :         3010  Failing Endpoints,  Worst Slack      -22.972ns,  Total Violation   -43083.972ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.972ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.893ns  (logic 5.336ns (20.608%)  route 20.557ns (79.392%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 805.469 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   810.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   810.450 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   811.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   811.998 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   813.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   813.491 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   814.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   814.252 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   815.228    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   815.352 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   816.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   816.304 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   816.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   816.952 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   817.895    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   818.019 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   818.854    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.978 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   818.978    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   819.190 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   820.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   820.591 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   820.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   820.803 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   822.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   822.534 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   823.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   824.093 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101   826.195    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124   826.319 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.757   828.076    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.628   805.469    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.865    
                         clock uncertainty           -0.319   805.546    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.103    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.103    
                         arrival time                        -828.075    
  -------------------------------------------------------------------
                         slack                                -22.972    

Slack (VIOLATED) :        -22.955ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.800ns  (logic 5.336ns (20.682%)  route 20.464ns (79.318%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 805.393 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   810.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   810.450 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   811.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   811.998 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   813.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   813.491 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   814.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   814.252 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   815.228    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   815.352 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   816.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   816.304 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   816.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   816.952 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   817.895    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   818.019 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   818.854    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.978 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   818.978    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   819.190 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   820.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   820.591 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   820.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   820.803 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   822.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   822.534 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   823.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   824.093 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101   826.195    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124   826.319 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.665   827.983    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.552   805.393    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.789    
                         clock uncertainty           -0.319   805.470    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.027    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.027    
                         arrival time                        -827.983    
  -------------------------------------------------------------------
                         slack                                -22.955    

Slack (VIOLATED) :        -22.861ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.774ns  (logic 5.336ns (20.703%)  route 20.438ns (79.297%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 805.461 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   810.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   810.450 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   811.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   811.998 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   813.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   813.491 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   814.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   814.252 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   815.228    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   815.352 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   816.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   816.304 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   816.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   816.952 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   817.895    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   818.019 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   818.854    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.978 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   818.978    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   819.190 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   820.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   820.591 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   820.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   820.803 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   822.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   822.534 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   823.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   824.093 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.586   825.679    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X59Y68         LUT2 (Prop_lut2_I1_O)        0.124   825.803 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.153   827.956    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.620   805.461    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.857    
                         clock uncertainty           -0.319   805.538    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.095    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.095    
                         arrival time                        -827.956    
  -------------------------------------------------------------------
                         slack                                -22.861    

Slack (VIOLATED) :        -22.853ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.771ns  (logic 5.336ns (20.705%)  route 20.435ns (79.295%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 805.466 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   810.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   810.450 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   811.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   811.998 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   813.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   813.491 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   814.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   814.252 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   815.228    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   815.352 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   816.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   816.304 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   816.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   816.952 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   817.895    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   818.019 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   818.854    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.978 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   818.978    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   819.190 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   820.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   820.591 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   820.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   820.803 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   822.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   822.534 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   823.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   824.093 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.586   825.679    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X59Y68         LUT2 (Prop_lut2_I1_O)        0.124   825.803 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.151   827.954    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.625   805.466    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.862    
                         clock uncertainty           -0.319   805.543    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.100    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.100    
                         arrival time                        -827.954    
  -------------------------------------------------------------------
                         slack                                -22.853    

Slack (VIOLATED) :        -22.796ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.723ns  (logic 5.336ns (20.744%)  route 20.387ns (79.256%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 805.474 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   810.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   810.450 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   811.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   811.998 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   813.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   813.491 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   814.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   814.252 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   815.228    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   815.352 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   816.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   816.304 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   816.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   816.952 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   817.895    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   818.019 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   818.854    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.978 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   818.978    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   819.190 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   820.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   820.591 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   820.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   820.803 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   822.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   822.534 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   823.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   824.093 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.101   826.195    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X62Y76         LUT2 (Prop_lut2_I1_O)        0.124   826.319 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.587   827.905    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.633   805.474    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.870    
                         clock uncertainty           -0.319   805.551    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.108    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.108    
                         arrival time                        -827.905    
  -------------------------------------------------------------------
                         slack                                -22.796    

Slack (VIOLATED) :        -22.730ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.574ns  (logic 5.336ns (20.865%)  route 20.238ns (79.135%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 805.392 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   810.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   810.450 r  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   811.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   811.998 f  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   813.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   813.491 r  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   814.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   814.252 r  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   815.228    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   815.352 r  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   816.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   816.304 r  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   816.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   816.952 r  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   817.895    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   818.019 r  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   818.854    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.978 r  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   818.978    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   819.190 r  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   820.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   820.591 r  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   820.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   820.803 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   822.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   822.534 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   823.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   824.093 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           2.040   826.133    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    SLICE_X62Y87         LUT2 (Prop_lut2_I0_O)        0.124   826.257 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.500   827.757    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.551   805.392    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.788    
                         clock uncertainty           -0.319   805.469    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.026    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.026    
                         arrival time                        -827.757    
  -------------------------------------------------------------------
                         slack                                -22.730    

Slack (VIOLATED) :        -22.670ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.507ns  (logic 5.336ns (20.920%)  route 20.171ns (79.080%))
  Logic Levels:           19  (LUT2=2 LUT4=6 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 805.385 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 r  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 f  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 f  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           1.244   810.326    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124   810.450 f  if_instance/im/registers[31][31]_i_9/O
                         net (fo=160, routed)         1.424   811.874    if_instance/im/reg_read_spe[1]
    SLICE_X54Y63         LUT4 (Prop_lut4_I3_O)        0.124   811.998 r  if_instance/im/registers[31][22]_i_4/O
                         net (fo=2, routed)           1.369   813.367    if_instance/im/registers[31][22]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124   813.491 f  if_instance/im/dmem_i_73/O
                         net (fo=4, routed)           0.637   814.128    if_instance/im/seg_data_reg[31]_21
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124   814.252 f  if_instance/im/registers[31][22]_i_26/O
                         net (fo=25, routed)          0.975   815.228    if_instance/im/registers[31][22]_i_26_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124   815.352 f  if_instance/im/ra[31]_i_109/O
                         net (fo=2, routed)           0.829   816.180    if_instance/im/ra[31]_i_109_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124   816.304 f  if_instance/im/registers[31][18]_i_39/O
                         net (fo=4, routed)           0.524   816.828    if_instance/im/registers[31][18]_i_39_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124   816.952 f  if_instance/im/registers[31][22]_i_39/O
                         net (fo=3, routed)           0.942   817.895    if_instance/im/registers[31][22]_i_39_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.124   818.019 f  if_instance/im/dmem_i_793/O
                         net (fo=1, routed)           0.835   818.854    if_instance/im/dmem_i_793_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.978 f  if_instance/im/dmem_i_721/O
                         net (fo=1, routed)           0.000   818.978    if_instance/im/dmem_i_721_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I0_O)      0.212   819.190 f  if_instance/im/dmem_i_395/O
                         net (fo=1, routed)           1.103   820.292    if_instance/im/dmem_i_395_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.299   820.591 f  if_instance/im/dmem_i_209/O
                         net (fo=1, routed)           0.000   820.591    if_instance/im/dmem_i_209_n_0
    SLICE_X45Y68         MUXF7 (Prop_muxf7_I0_O)      0.212   820.803 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.432   822.235    if_instance/im/dmem_i_99_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.299   822.534 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.435   823.969    uart_instance/state_reg_rep__2_0[12]
    SLICE_X56Y70         LUT4 (Prop_lut4_I1_O)        0.124   824.093 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.911   826.005    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.124   826.129 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.561   827.689    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.544   805.385    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.781    
                         clock uncertainty           -0.319   805.462    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.019    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.019    
                         arrival time                        -827.689    
  -------------------------------------------------------------------
                         slack                                -22.670    

Slack (VIOLATED) :        -22.632ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.350ns  (logic 5.207ns (20.540%)  route 20.143ns (79.460%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.041ns = ( 805.389 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966   810.048    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124   810.172 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846   812.018    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124   812.142 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014   813.155    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124   813.279 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695   813.975    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124   814.099 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127   815.226    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124   815.350 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560   815.910    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124   816.034 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516   816.550    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124   816.674 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733   817.407    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124   817.531 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596   818.127    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.251 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000   818.251    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209   818.460 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621   820.082    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297   820.379 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000   820.379    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212   820.591 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416   822.007    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299   822.306 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829   824.135    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124   824.259 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.274   827.533    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.548   805.389    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.785    
                         clock uncertainty           -0.319   805.466    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   804.900    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.900    
                         arrival time                        -827.532    
  -------------------------------------------------------------------
                         slack                                -22.632    

Slack (VIOLATED) :        -22.629ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.427ns  (logic 5.207ns (20.478%)  route 20.220ns (79.522%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 805.469 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966   810.048    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124   810.172 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846   812.018    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124   812.142 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014   813.155    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124   813.279 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695   813.975    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124   814.099 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127   815.226    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124   815.350 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560   815.910    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124   816.034 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516   816.550    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124   816.674 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733   817.407    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124   817.531 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596   818.127    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.251 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000   818.251    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209   818.460 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621   820.082    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297   820.379 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000   820.379    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212   820.591 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416   822.007    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299   822.306 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829   824.135    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124   824.259 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.351   827.610    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.628   805.469    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.865    
                         clock uncertainty           -0.319   805.546    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   804.980    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.980    
                         arrival time                        -827.609    
  -------------------------------------------------------------------
                         slack                                -22.629    

Slack (VIOLATED) :        -22.628ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        25.350ns  (logic 5.207ns (20.540%)  route 20.143ns (79.460%))
  Logic Levels:           18  (LUT2=1 LUT4=5 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 805.393 - 804.348 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 802.182 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   799.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   799.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   800.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.676   802.182    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   804.636 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.389   806.026    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[5]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.124   806.150 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=25, routed)          0.735   806.885    if_instance/im/imem_inst[28]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   807.009 f  if_instance/im/registers[31][31]_i_14/O
                         net (fo=39, routed)          1.245   808.254    if_instance/im/opcode[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124   808.378 r  if_instance/im/lo[31]_i_4/O
                         net (fo=80, routed)          0.579   808.957    if_instance/im/is_R_type
    SLICE_X32Y60         LUT5 (Prop_lut5_I3_O)        0.124   809.081 r  if_instance/im/registers[31][31]_i_21/O
                         net (fo=3, routed)           0.966   810.048    if_instance/im/registers[31][31]_i_21_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.124   810.172 r  if_instance/im/registers[31][31]_i_24/O
                         net (fo=32, routed)          1.846   812.018    if_instance/im/reg_read_spe[0]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124   812.142 f  if_instance/im/registers[31][28]_i_4/O
                         net (fo=2, routed)           1.014   813.155    if_instance/im/registers[31][28]_i_4_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124   813.279 r  if_instance/im/dmem_i_67/O
                         net (fo=4, routed)           0.695   813.975    if_instance/im/seg_data_reg[31]_27
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.124   814.099 r  if_instance/im/registers[31][28]_i_26/O
                         net (fo=26, routed)          1.127   815.226    if_instance/im/registers[31][28]_i_26_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124   815.350 r  if_instance/im/registers[31][25]_i_44/O
                         net (fo=1, routed)           0.560   815.910    if_instance/im/registers[31][25]_i_44_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124   816.034 r  if_instance/im/registers[31][25]_i_43/O
                         net (fo=3, routed)           0.516   816.550    if_instance/im/registers[31][25]_i_43_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I0_O)        0.124   816.674 r  if_instance/im/registers[31][21]_i_39/O
                         net (fo=3, routed)           0.733   817.407    if_instance/im/registers[31][21]_i_39_n_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.124   817.531 r  if_instance/im/dmem_i_798/O
                         net (fo=1, routed)           0.596   818.127    if_instance/im/dmem_i_798_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124   818.251 r  if_instance/im/dmem_i_724/O
                         net (fo=1, routed)           0.000   818.251    if_instance/im/dmem_i_724_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I0_O)      0.209   818.460 r  if_instance/im/dmem_i_399/O
                         net (fo=1, routed)           1.621   820.082    if_instance/im/dmem_i_399_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.297   820.379 r  if_instance/im/dmem_i_213/O
                         net (fo=1, routed)           0.000   820.379    if_instance/im/dmem_i_213_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I0_O)      0.212   820.591 r  if_instance/im/dmem_i_101/O
                         net (fo=1, routed)           1.416   822.007    if_instance/im/dmem_i_101_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.299   822.306 r  if_instance/im/dmem_i_52/O
                         net (fo=2, routed)           1.829   824.135    uart_instance/state_reg_rep__2_0[11]
    SLICE_X58Y64         LUT4 (Prop_lut4_I2_O)        0.124   824.259 r  uart_instance/dmem_i_5/O
                         net (fo=15, routed)          3.274   827.533    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.628   803.750    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.841 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.552   805.393    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.789    
                         clock uncertainty           -0.319   805.470    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   804.904    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.904    
                         arrival time                        -827.532    
  -------------------------------------------------------------------
                         slack                                -22.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 io_instance/sb11/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/buffer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.087%)  route 0.690ns (74.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.592    -0.511    io_instance/sb11/clk_10MHz
    SLICE_X73Y102        FDCE                                         r  io_instance/sb11/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.370 f  io_instance/sb11/stable_reg/Q
                         net (fo=68, routed)          0.476     0.106    io_instance/sb9/stable_reg_1
    SLICE_X68Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.151 r  io_instance/sb9/buffer[20]_i_2/O
                         net (fo=1, routed)           0.214     0.365    io_instance/sb9/buffer[20]_i_2_n_0
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.410 r  io_instance/sb9/buffer[20]_i_1/O
                         net (fo=1, routed)           0.000     0.410    io_instance/sb9_n_12
    SLICE_X63Y92         FDCE                                         r  io_instance/buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X63Y92         FDCE                                         r  io_instance/buffer_reg[20]/C
                         clock pessimism              0.557    -0.219    
                         clock uncertainty            0.319     0.100    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.092     0.192    io_instance/buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 io_instance/sb0/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.164ns (17.863%)  route 0.754ns (82.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.592    -0.511    io_instance/sb0/clk_10MHz
    SLICE_X74Y107        FDCE                                         r  io_instance/sb0/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  io_instance/sb0/stable_reg/Q
                         net (fo=5, routed)           0.754     0.408    io_instance/sb0_n_0
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.837    -0.775    io_instance/clk_23MHz
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[0]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.319     0.101    
    SLICE_X70Y101        FDCE (Hold_fdce_C_D)         0.087     0.188    io_instance/last_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 io_instance/sb2/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/buffer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.803%)  route 0.803ns (81.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.562    -0.541    io_instance/sb2/clk_10MHz
    SLICE_X65Y111        FDCE                                         r  io_instance/sb2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  io_instance/sb2/stable_reg/Q
                         net (fo=40, routed)          0.803     0.404    io_instance/sb9/stable_reg_5
    SLICE_X66Y97         LUT4 (Prop_lut4_I2_O)        0.045     0.449 r  io_instance/sb9/buffer[30]_i_1/O
                         net (fo=1, routed)           0.000     0.449    io_instance/sb9_n_3
    SLICE_X66Y97         FDCE                                         r  io_instance/buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.839    -0.773    io_instance/clk_23MHz
    SLICE_X66Y97         FDCE                                         r  io_instance/buffer_reg[30]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.319     0.103    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.121     0.224    io_instance/buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.224    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 io_instance/sb2/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/buffer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.803%)  route 0.803ns (81.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.562    -0.541    io_instance/sb2/clk_10MHz
    SLICE_X65Y111        FDCE                                         r  io_instance/sb2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  io_instance/sb2/stable_reg/Q
                         net (fo=40, routed)          0.803     0.404    io_instance/sb9/stable_reg_5
    SLICE_X66Y97         LUT4 (Prop_lut4_I2_O)        0.045     0.449 r  io_instance/sb9/buffer[28]_i_1/O
                         net (fo=1, routed)           0.000     0.449    io_instance/sb9_n_5
    SLICE_X66Y97         FDCE                                         r  io_instance/buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.839    -0.773    io_instance/clk_23MHz
    SLICE_X66Y97         FDCE                                         r  io_instance/buffer_reg[28]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.319     0.103    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.120     0.223    io_instance/buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 io_instance/sb8/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.164ns (17.458%)  route 0.775ns (82.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.592    -0.511    io_instance/sb8/clk_10MHz
    SLICE_X74Y108        FDCE                                         r  io_instance/sb8/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  io_instance/sb8/stable_reg/Q
                         net (fo=5, routed)           0.775     0.429    io_instance/sb8_n_0
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.837    -0.775    io_instance/clk_23MHz
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[8]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.319     0.101    
    SLICE_X70Y101        FDCE (Hold_fdce_C_D)         0.064     0.165    io_instance/last_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 io_instance/sb2/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.067%)  route 0.861ns (85.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.562    -0.541    io_instance/sb2/clk_10MHz
    SLICE_X65Y111        FDCE                                         r  io_instance/sb2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  io_instance/sb2/stable_reg/Q
                         net (fo=40, routed)          0.861     0.462    io_instance/sb2_n_0
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.837    -0.775    io_instance/clk_23MHz
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[2]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.319     0.101    
    SLICE_X70Y101        FDCE (Hold_fdce_C_D)         0.076     0.177    io_instance/last_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 io_instance/sb2/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/buffer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.186ns (17.694%)  route 0.865ns (82.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.562    -0.541    io_instance/sb2/clk_10MHz
    SLICE_X65Y111        FDCE                                         r  io_instance/sb2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  io_instance/sb2/stable_reg/Q
                         net (fo=40, routed)          0.865     0.466    io_instance/sb9/stable_reg_5
    SLICE_X66Y97         LUT4 (Prop_lut4_I2_O)        0.045     0.511 r  io_instance/sb9/buffer[31]_i_2/O
                         net (fo=1, routed)           0.000     0.511    io_instance/sb9_n_2
    SLICE_X66Y97         FDCE                                         r  io_instance/buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.839    -0.773    io_instance/clk_23MHz
    SLICE_X66Y97         FDCE                                         r  io_instance/buffer_reg[31]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.319     0.103    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.121     0.224    io_instance/buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.224    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 io_instance/sb6/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.125%)  route 0.857ns (85.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.564    -0.539    io_instance/sb6/clk_10MHz
    SLICE_X71Y104        FDCE                                         r  io_instance/sb6/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  io_instance/sb6/stable_reg/Q
                         net (fo=41, routed)          0.857     0.460    io_instance/sb6_n_0
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.837    -0.775    io_instance/clk_23MHz
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[6]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.319     0.101    
    SLICE_X70Y101        FDCE (Hold_fdce_C_D)         0.053     0.154    io_instance/last_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 io_instance/sb2/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/buffer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.186ns (17.844%)  route 0.856ns (82.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.562    -0.541    io_instance/sb2/clk_10MHz
    SLICE_X65Y111        FDCE                                         r  io_instance/sb2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  io_instance/sb2/stable_reg/Q
                         net (fo=40, routed)          0.856     0.457    io_instance/sb9/stable_reg_5
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.045     0.502 r  io_instance/sb9/buffer[21]_i_1/O
                         net (fo=1, routed)           0.000     0.502    io_instance/sb9_n_11
    SLICE_X67Y94         FDCE                                         r  io_instance/buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.838    -0.774    io_instance/clk_23MHz
    SLICE_X67Y94         FDCE                                         r  io_instance/buffer_reg[21]/C
                         clock pessimism              0.557    -0.217    
                         clock uncertainty            0.319     0.102    
    SLICE_X67Y94         FDCE (Hold_fdce_C_D)         0.092     0.194    io_instance/buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 io_instance/sb3/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.686%)  route 0.889ns (86.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.564    -0.539    io_instance/sb3/clk_10MHz
    SLICE_X67Y105        FDCE                                         r  io_instance/sb3/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  io_instance/sb3/stable_reg/Q
                         net (fo=9, routed)           0.889     0.492    io_instance/sb3_n_0
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.837    -0.775    io_instance/clk_23MHz
    SLICE_X70Y101        FDCE                                         r  io_instance/last_reg[3]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.319     0.101    
    SLICE_X70Y101        FDCE (Hold_fdce_C_D)         0.076     0.177    io_instance/last_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
From Clock:  clk_46MHz_cpu_wiz_clk
  To Clock:  clk_23MHz_cpu_wiz_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.603ns  (logic 1.072ns (23.287%)  route 3.531ns (76.713%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 20.270 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.855    11.274    vic_instance/state[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.324    11.598 r  vic_instance/ra[31]_i_6/O
                         net (fo=63, routed)          2.677    14.274    if_instance/im/state_reg[0]_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.326    14.600 r  if_instance/im/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    14.600    if_instance/im_n_22
    SLICE_X47Y72         FDCE                                         r  if_instance/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.496    20.270    if_instance/clk_23MHz
    SLICE_X47Y72         FDCE                                         r  if_instance/pc_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.666    
                         clock uncertainty           -0.295    20.371    
    SLICE_X47Y72         FDCE (Setup_fdce_C_D)        0.034    20.405    if_instance/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         20.405    
                         arrival time                         -14.600    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.538ns  (logic 1.072ns (23.621%)  route 3.466ns (76.379%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 20.270 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.855    11.274    vic_instance/state[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.324    11.598 r  vic_instance/ra[31]_i_6/O
                         net (fo=63, routed)          2.611    14.209    if_instance/im/state_reg[0]_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.535 r  if_instance/im/ra[18]_i_1/O
                         net (fo=1, routed)           0.000    14.535    if_instance/im_n_63
    SLICE_X49Y72         FDCE                                         r  if_instance/ra_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.496    20.270    if_instance/clk_23MHz
    SLICE_X49Y72         FDCE                                         r  if_instance/ra_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.666    
                         clock uncertainty           -0.295    20.371    
    SLICE_X49Y72         FDCE (Setup_fdce_C_D)        0.034    20.405    if_instance/ra_reg[18]
  -------------------------------------------------------------------
                         required time                         20.405    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.486ns  (logic 1.072ns (23.899%)  route 3.414ns (76.101%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 20.272 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.855    11.274    vic_instance/state[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.324    11.598 r  vic_instance/ra[31]_i_6/O
                         net (fo=63, routed)          2.559    14.156    if_instance/im/state_reg[0]_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.482 r  if_instance/im/ra[16]_i_1/O
                         net (fo=1, routed)           0.000    14.482    if_instance/im_n_65
    SLICE_X48Y71         FDCE                                         r  if_instance/ra_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.498    20.272    if_instance/clk_23MHz
    SLICE_X48Y71         FDCE                                         r  if_instance/ra_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.668    
                         clock uncertainty           -0.295    20.373    
    SLICE_X48Y71         FDCE (Setup_fdce_C_D)        0.032    20.405    if_instance/ra_reg[16]
  -------------------------------------------------------------------
                         required time                         20.405    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.430ns  (logic 1.072ns (24.199%)  route 3.358ns (75.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 20.270 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.855    11.274    vic_instance/state[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.324    11.598 r  vic_instance/ra[31]_i_6/O
                         net (fo=63, routed)          2.503    14.101    if_instance/im/state_reg[0]_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.427 r  if_instance/im/ra[23]_i_1/O
                         net (fo=1, routed)           0.000    14.427    if_instance/im_n_58
    SLICE_X47Y72         FDCE                                         r  if_instance/ra_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.496    20.270    if_instance/clk_23MHz
    SLICE_X47Y72         FDCE                                         r  if_instance/ra_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.666    
                         clock uncertainty           -0.295    20.371    
    SLICE_X47Y72         FDCE (Setup_fdce_C_D)        0.035    20.406    if_instance/ra_reg[23]
  -------------------------------------------------------------------
                         required time                         20.406    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.341ns  (logic 1.072ns (24.692%)  route 3.269ns (75.308%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 20.270 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.855    11.274    vic_instance/state[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.324    11.598 r  vic_instance/ra[31]_i_6/O
                         net (fo=63, routed)          2.415    14.012    if_instance/im/state_reg[0]_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.338 r  if_instance/im/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    14.338    if_instance/im_n_41
    SLICE_X48Y72         FDCE                                         r  if_instance/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.496    20.270    if_instance/clk_23MHz
    SLICE_X48Y72         FDCE                                         r  if_instance/pc_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.666    
                         clock uncertainty           -0.295    20.371    
    SLICE_X48Y72         FDCE (Setup_fdce_C_D)        0.034    20.405    if_instance/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         20.405    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.345ns  (logic 1.072ns (24.674%)  route 3.273ns (75.326%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 20.270 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.855    11.274    vic_instance/state[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.324    11.598 r  vic_instance/ra[31]_i_6/O
                         net (fo=63, routed)          2.418    14.015    if_instance/im/state_reg[0]_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.326    14.341 r  if_instance/im/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    14.341    if_instance/im_n_47
    SLICE_X50Y71         FDCE                                         r  if_instance/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.496    20.270    if_instance/clk_23MHz
    SLICE_X50Y71         FDCE                                         r  if_instance/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.666    
                         clock uncertainty           -0.295    20.371    
    SLICE_X50Y71         FDCE (Setup_fdce_C_D)        0.082    20.453    if_instance/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         20.453    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.343ns  (logic 1.072ns (24.686%)  route 3.271ns (75.314%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 20.270 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.855    11.274    vic_instance/state[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.324    11.598 r  vic_instance/ra[31]_i_6/O
                         net (fo=63, routed)          2.416    14.013    if_instance/im/state_reg[0]_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I4_O)        0.326    14.339 r  if_instance/im/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    14.339    if_instance/im_n_44
    SLICE_X50Y71         FDCE                                         r  if_instance/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.496    20.270    if_instance/clk_23MHz
    SLICE_X50Y71         FDCE                                         r  if_instance/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.666    
                         clock uncertainty           -0.295    20.371    
    SLICE_X50Y71         FDCE (Setup_fdce_C_D)        0.086    20.457    if_instance/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.288ns  (logic 1.072ns (25.002%)  route 3.216ns (74.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 20.271 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.855    11.274    vic_instance/state[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.324    11.598 r  vic_instance/ra[31]_i_6/O
                         net (fo=63, routed)          2.361    13.958    if_instance/im/state_reg[0]_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.326    14.284 r  if_instance/im/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    14.284    if_instance/im_n_42
    SLICE_X51Y70         FDCE                                         r  if_instance/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.497    20.271    if_instance/clk_23MHz
    SLICE_X51Y70         FDCE                                         r  if_instance/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.667    
                         clock uncertainty           -0.295    20.372    
    SLICE_X51Y70         FDCE (Setup_fdce_C_D)        0.032    20.404    if_instance/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         20.404    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.290ns  (logic 1.072ns (24.990%)  route 3.218ns (75.010%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 20.271 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 9.997 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.611     9.997    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.422    10.419 f  vic_instance/state_reg[1]/Q
                         net (fo=12, routed)          0.855    11.274    vic_instance/state[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.324    11.598 r  vic_instance/ra[31]_i_6/O
                         net (fo=63, routed)          2.363    13.960    if_instance/im/state_reg[0]_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.326    14.286 r  if_instance/im/ra[7]_i_1/O
                         net (fo=1, routed)           0.000    14.286    if_instance/im_n_74
    SLICE_X51Y70         FDCE                                         r  if_instance/ra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.497    20.271    if_instance/clk_23MHz
    SLICE_X51Y70         FDCE                                         r  if_instance/ra_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.667    
                         clock uncertainty           -0.295    20.372    
    SLICE_X51Y70         FDCE (Setup_fdce_C_D)        0.034    20.406    if_instance/ra_reg[7]
  -------------------------------------------------------------------
                         required time                         20.406    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 vic_instance/epc_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.260ns  (logic 0.896ns (21.033%)  route 3.364ns (78.967%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 20.267 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 10.003 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.617    10.003    vic_instance/CLK
    SLICE_X60Y68         FDCE                                         r  vic_instance/epc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.524    10.527 r  vic_instance/epc_reg[15]/Q
                         net (fo=1, routed)           1.598    12.124    if_instance/im/epc_reg[31][15]
    SLICE_X48Y75         LUT5 (Prop_lut5_I3_O)        0.124    12.248 f  if_instance/im/ra[15]_i_5/O
                         net (fo=1, routed)           1.194    13.442    if_instance/im/ra[15]_i_5_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.566 r  if_instance/im/ra[15]_i_4/O
                         net (fo=2, routed)           0.573    14.139    if_instance/im/ra[15]_i_4_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.263 r  if_instance/im/ra[15]_i_1/O
                         net (fo=1, routed)           0.000    14.263    if_instance/im_n_66
    SLICE_X48Y74         FDCE                                         r  if_instance/ra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.493    20.267    if_instance/clk_23MHz
    SLICE_X48Y74         FDCE                                         r  if_instance/ra_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.663    
                         clock uncertainty           -0.295    20.368    
    SLICE_X48Y74         FDCE (Setup_fdce_C_D)        0.034    20.402    if_instance/ra_reg[15]
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  6.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.520ns  (arrival time - required time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/pending_interrupt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.351ns  (logic 0.191ns (54.342%)  route 0.160ns (45.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.549ns = ( 10.321 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    10.321    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.146    10.467 f  vic_instance/state_reg[0]/Q
                         net (fo=13, routed)          0.160    10.627    vic_instance/state[0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I3_O)        0.045    10.672 r  vic_instance/pending_interrupt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.672    vic_instance/p_0_in[3]
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.821    -0.791    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[3]/C
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.295     0.061    
    SLICE_X55Y79         FDCE (Hold_fdce_C_D)         0.092     0.153    vic_instance/pending_interrupt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                          10.672    
  -------------------------------------------------------------------
                         slack                                 10.520    

Slack (MET) :             10.589ns  (arrival time - required time)
  Source:                 vic_instance/current_interrupt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/pending_interrupt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.419ns  (logic 0.191ns (45.608%)  route 0.228ns (54.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.548ns = ( 10.322 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    10.322    vic_instance/CLK
    SLICE_X55Y81         FDCE                                         r  vic_instance/current_interrupt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.146    10.468 f  vic_instance/current_interrupt_reg[1]/Q
                         net (fo=35, routed)          0.228    10.696    vic_instance/current_interrupt_reg_n_0_[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.045    10.741 r  vic_instance/pending_interrupt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.741    vic_instance/p_0_in[1]
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.821    -0.791    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.295     0.061    
    SLICE_X55Y79         FDCE (Hold_fdce_C_D)         0.091     0.152    vic_instance/pending_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                          10.741    
  -------------------------------------------------------------------
                         slack                                 10.589    

Slack (MET) :             10.773ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.609ns  (logic 0.236ns (38.736%)  route 0.373ns (61.265%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 20.946 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 32.060 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    32.060    vic_instance/CLK
    SLICE_X49Y77         FDCE                                         r  vic_instance/epc_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDCE (Prop_fdce_C_Q)         0.146    32.206 r  vic_instance/epc_reg[29]/Q
                         net (fo=1, routed)           0.095    32.301    if_instance/im/epc_reg[31][29]
    SLICE_X47Y76         LUT5 (Prop_lut5_I3_O)        0.045    32.346 f  if_instance/im/ra[29]_i_2/O
                         net (fo=2, routed)           0.278    32.624    if_instance/im/ra[29]_i_2_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.045    32.669 r  if_instance/im/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    32.669    if_instance/im_n_20
    SLICE_X47Y75         FDCE                                         r  if_instance/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.819    20.946    if_instance/clk_23MHz
    SLICE_X47Y75         FDCE                                         r  if_instance/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.503    
                         clock uncertainty            0.295    21.798    
    SLICE_X47Y75         FDCE (Hold_fdce_C_D)         0.098    21.896    if_instance/pc_reg[29]
  -------------------------------------------------------------------
                         required time                        -21.896    
                         arrival time                          32.669    
  -------------------------------------------------------------------
                         slack                                 10.773    

Slack (MET) :             10.830ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.668ns  (logic 0.236ns (35.323%)  route 0.432ns (64.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 20.947 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 32.060 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    32.060    vic_instance/CLK
    SLICE_X49Y77         FDCE                                         r  vic_instance/epc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDCE (Prop_fdce_C_Q)         0.146    32.206 r  vic_instance/epc_reg[0]/Q
                         net (fo=1, routed)           0.212    32.418    if_instance/im/epc_reg[31][0]
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.045    32.463 f  if_instance/im/ra[0]_i_2/O
                         net (fo=2, routed)           0.220    32.683    if_instance/im/ra[0]_i_2_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I0_O)        0.045    32.728 r  if_instance/im/ra[0]_i_1/O
                         net (fo=1, routed)           0.000    32.728    if_instance/im_n_81
    SLICE_X49Y76         FDCE                                         r  if_instance/ra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.820    20.947    if_instance/clk_23MHz
    SLICE_X49Y76         FDCE                                         r  if_instance/ra_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.504    
                         clock uncertainty            0.295    21.799    
    SLICE_X49Y76         FDCE (Hold_fdce_C_D)         0.099    21.898    if_instance/ra_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.898    
                         arrival time                          32.728    
  -------------------------------------------------------------------
                         slack                                 10.830    

Slack (MET) :             10.864ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.700ns  (logic 0.236ns (33.731%)  route 0.464ns (66.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 20.946 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 32.060 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    32.060    vic_instance/CLK
    SLICE_X49Y77         FDCE                                         r  vic_instance/epc_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDCE (Prop_fdce_C_Q)         0.146    32.206 r  vic_instance/epc_reg[29]/Q
                         net (fo=1, routed)           0.095    32.301    if_instance/im/epc_reg[31][29]
    SLICE_X47Y76         LUT5 (Prop_lut5_I3_O)        0.045    32.346 f  if_instance/im/ra[29]_i_2/O
                         net (fo=2, routed)           0.368    32.715    if_instance/im/ra[29]_i_2_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I1_O)        0.045    32.760 r  if_instance/im/ra[29]_i_1/O
                         net (fo=1, routed)           0.000    32.760    if_instance/im_n_52
    SLICE_X47Y74         FDCE                                         r  if_instance/ra_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.819    20.946    if_instance/clk_23MHz
    SLICE_X47Y74         FDCE                                         r  if_instance/ra_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.503    
                         clock uncertainty            0.295    21.798    
    SLICE_X47Y74         FDCE (Hold_fdce_C_D)         0.098    21.896    if_instance/ra_reg[29]
  -------------------------------------------------------------------
                         required time                        -21.896    
                         arrival time                          32.760    
  -------------------------------------------------------------------
                         slack                                 10.864    

Slack (MET) :             10.881ns  (arrival time - required time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.716ns  (logic 0.191ns (26.662%)  route 0.525ns (73.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 20.945 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 32.060 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    32.060    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.146    32.206 f  vic_instance/state_reg[0]/Q
                         net (fo=13, routed)          0.525    32.731    if_instance/im/state[0]
    SLICE_X51Y76         LUT6 (Prop_lut6_I5_O)        0.045    32.776 r  if_instance/im/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    32.776    if_instance/im_n_49
    SLICE_X51Y76         FDCE                                         r  if_instance/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.818    20.945    if_instance/clk_23MHz
    SLICE_X51Y76         FDCE                                         r  if_instance/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.502    
                         clock uncertainty            0.295    21.797    
    SLICE_X51Y76         FDCE (Hold_fdce_C_D)         0.099    21.896    if_instance/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.896    
                         arrival time                          32.776    
  -------------------------------------------------------------------
                         slack                                 10.881    

Slack (MET) :             10.908ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.771ns  (logic 0.302ns (39.193%)  route 0.469ns (60.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 20.946 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 32.060 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    32.060    vic_instance/CLK
    SLICE_X46Y77         FDCE                                         r  vic_instance/epc_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.167    32.227 r  vic_instance/epc_reg[26]/Q
                         net (fo=1, routed)           0.315    32.542    if_instance/im/epc_reg[31][26]
    SLICE_X46Y75         LUT5 (Prop_lut5_I3_O)        0.045    32.587 f  if_instance/im/ra[26]_i_5/O
                         net (fo=1, routed)           0.089    32.676    if_instance/im/ra[26]_i_5_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.045    32.721 r  if_instance/im/ra[26]_i_4/O
                         net (fo=2, routed)           0.065    32.786    if_instance/im/ra[26]_i_4_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I3_O)        0.045    32.831 r  if_instance/im/ra[26]_i_1/O
                         net (fo=1, routed)           0.000    32.831    if_instance/im_n_55
    SLICE_X46Y75         FDCE                                         r  if_instance/ra_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.819    20.946    if_instance/clk_23MHz
    SLICE_X46Y75         FDCE                                         r  if_instance/ra_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.503    
                         clock uncertainty            0.295    21.798    
    SLICE_X46Y75         FDCE (Hold_fdce_C_D)         0.125    21.923    if_instance/ra_reg[26]
  -------------------------------------------------------------------
                         required time                        -21.923    
                         arrival time                          32.831    
  -------------------------------------------------------------------
                         slack                                 10.908    

Slack (MET) :             10.911ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.773ns  (logic 0.302ns (39.092%)  route 0.471ns (60.908%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 20.946 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 32.060 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    32.060    vic_instance/CLK
    SLICE_X46Y77         FDCE                                         r  vic_instance/epc_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.167    32.227 r  vic_instance/epc_reg[26]/Q
                         net (fo=1, routed)           0.315    32.542    if_instance/im/epc_reg[31][26]
    SLICE_X46Y75         LUT5 (Prop_lut5_I3_O)        0.045    32.587 f  if_instance/im/ra[26]_i_5/O
                         net (fo=1, routed)           0.089    32.676    if_instance/im/ra[26]_i_5_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.045    32.721 r  if_instance/im/ra[26]_i_4/O
                         net (fo=2, routed)           0.067    32.788    if_instance/im/ra[26]_i_4_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.045    32.833 r  if_instance/im/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    32.833    if_instance/im_n_23
    SLICE_X46Y75         FDCE                                         r  if_instance/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.819    20.946    if_instance/clk_23MHz
    SLICE_X46Y75         FDCE                                         r  if_instance/pc_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.503    
                         clock uncertainty            0.295    21.798    
    SLICE_X46Y75         FDCE (Hold_fdce_C_D)         0.124    21.922    if_instance/pc_reg[26]
  -------------------------------------------------------------------
                         required time                        -21.922    
                         arrival time                          32.833    
  -------------------------------------------------------------------
                         slack                                 10.911    

Slack (MET) :             10.913ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.750ns  (logic 0.236ns (31.462%)  route 0.514ns (68.538%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 20.946 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 32.060 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    32.060    vic_instance/CLK
    SLICE_X47Y77         FDCE                                         r  vic_instance/epc_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDCE (Prop_fdce_C_Q)         0.146    32.206 r  vic_instance/epc_reg[30]/Q
                         net (fo=1, routed)           0.283    32.489    if_instance/im/epc_reg[31][30]
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.045    32.534 f  if_instance/im/ra[30]_i_2/O
                         net (fo=2, routed)           0.231    32.765    if_instance/im/ra[30]_i_2_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.045    32.810 r  if_instance/im/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    32.810    if_instance/im_n_19
    SLICE_X47Y75         FDCE                                         r  if_instance/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.819    20.946    if_instance/clk_23MHz
    SLICE_X47Y75         FDCE                                         r  if_instance/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.503    
                         clock uncertainty            0.295    21.798    
    SLICE_X47Y75         FDCE (Hold_fdce_C_D)         0.099    21.897    if_instance/pc_reg[30]
  -------------------------------------------------------------------
                         required time                        -21.897    
                         arrival time                          32.810    
  -------------------------------------------------------------------
                         slack                                 10.913    

Slack (MET) :             10.961ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.800ns  (logic 0.257ns (32.141%)  route 0.543ns (67.859%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 20.948 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 32.060 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    32.060    vic_instance/CLK
    SLICE_X46Y77         FDCE                                         r  vic_instance/epc_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.167    32.227 r  vic_instance/epc_reg[31]/Q
                         net (fo=1, routed)           0.252    32.479    if_instance/im/epc_reg[31][31]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.045    32.524 f  if_instance/im/ra[31]_i_3/O
                         net (fo=2, routed)           0.290    32.815    if_instance/im/ra[31]_i_3_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.045    32.860 r  if_instance/im/ra[31]_i_1/O
                         net (fo=1, routed)           0.000    32.860    if_instance/im_n_50
    SLICE_X51Y78         FDCE                                         r  if_instance/ra_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.821    20.948    if_instance/clk_23MHz
    SLICE_X51Y78         FDCE                                         r  if_instance/ra_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.505    
                         clock uncertainty            0.295    21.800    
    SLICE_X51Y78         FDCE (Hold_fdce_C_D)         0.099    21.899    if_instance/ra_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.899    
                         arrival time                          32.860    
  -------------------------------------------------------------------
                         slack                                 10.961    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_cpu_wiz_clk
  To Clock:  clk_46MHz_cpu_wiz_clk

Setup :            2  Failing Endpoints,  Worst Slack      -11.579ns,  Total Violation      -21.311ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.579ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_46MHz_cpu_wiz_clk fall@402.174ns - clk_10MHz_cpu_wiz_clk rise@400.000ns)
  Data Path Delay:        10.196ns  (logic 3.322ns (32.583%)  route 6.874ns (67.417%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 400.699 - 402.174 ) 
    Source Clock Delay      (SCD):    2.193ns = ( 402.193 - 400.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    400.000   400.000 r  
    Y18                                               0.000   400.000 r  clk_in (IN)
                         net (fo=0)                   0.000   400.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   401.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   402.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   395.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   397.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   397.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   399.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   399.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   400.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   400.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.687   402.193    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   404.647 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.531   406.178    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[4]
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124   406.302 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=2, routed)           0.554   406.857    if_instance/im/imem_inst[27]
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.124   406.981 r  if_instance/im/registers[31][31]_i_13/O
                         net (fo=97, routed)          1.949   408.929    if_instance/im/opcode[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124   409.053 r  if_instance/im/hi[30]_i_2/O
                         net (fo=65, routed)          1.326   410.380    if_instance/im/alu_en
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124   410.504 r  if_instance/im/pending_interrupt[1]_i_2/O
                         net (fo=2, routed)           0.532   411.036    if_instance/im/alu_exception
    SLICE_X55Y77         LUT2 (Prop_lut2_I0_O)        0.124   411.160 r  if_instance/im/state[0]_i_3/O
                         net (fo=1, routed)           0.433   411.592    vic_instance/pending_interrupt_reg[1]_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124   411.716 r  vic_instance/state[0]_i_2/O
                         net (fo=1, routed)           0.548   412.265    vic_instance/next_state[0]
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124   412.389 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000   412.389    vic_instance/state[0]_i_1_n_0
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                    402.174   402.174 f  
    Y18                                               0.000   402.174 f  clk_in (IN)
                         net (fo=0)                   0.000   402.174    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   403.648 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   404.810    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   397.487 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   399.117    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   399.208 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.490   400.699    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.396   401.095    
                         clock uncertainty           -0.319   400.776    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.034   400.810    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                        400.810    
                         arrival time                        -412.389    
  -------------------------------------------------------------------
                         slack                                -11.579    

Slack (VIOLATED) :        -9.732ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_46MHz_cpu_wiz_clk fall@402.174ns - clk_10MHz_cpu_wiz_clk rise@400.000ns)
  Data Path Delay:        8.394ns  (logic 2.978ns (35.479%)  route 5.416ns (64.521%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 400.699 - 402.174 ) 
    Source Clock Delay      (SCD):    2.192ns = ( 402.192 - 400.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    400.000   400.000 r  
    Y18                                               0.000   400.000 r  clk_in (IN)
                         net (fo=0)                   0.000   400.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   401.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   402.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   395.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   397.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   397.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         2.071   399.587    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124   399.711 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700   400.411    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   400.507 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.686   402.192    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454   404.646 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.785   406.431    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOPADOP[0]
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124   406.555 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=25, routed)          0.187   406.743    if_instance/im/imem_inst[31]
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.124   406.867 r  if_instance/im/registers[31][31]_i_16/O
                         net (fo=51, routed)          1.700   408.567    if_instance/im/opcode[5]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124   408.691 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          1.743   410.434    vic_instance/is_eret
    SLICE_X55Y80         LUT4 (Prop_lut4_I0_O)        0.152   410.586 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000   410.586    vic_instance/state[1]_i_1_n_0
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                    402.174   402.174 f  
    Y18                                               0.000   402.174 f  clk_in (IN)
                         net (fo=0)                   0.000   402.174    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   403.648 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   404.810    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   397.487 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   399.117    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   399.208 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.490   400.699    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.396   401.095    
                         clock uncertainty           -0.319   400.776    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.078   400.854    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                        400.854    
                         arrival time                        -410.586    
  -------------------------------------------------------------------
                         slack                                 -9.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.096ns  (arrival time - required time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.174ns  (clk_46MHz_cpu_wiz_clk fall@97.826ns - clk_10MHz_cpu_wiz_clk rise@100.000ns)
  Data Path Delay:        1.607ns  (logic 0.319ns (19.848%)  route 1.288ns (80.152%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 97.036 - 97.826 ) 
    Source Clock Delay      (SCD):    0.514ns = ( 100.514 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   100.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    98.377 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    98.872    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.898 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.713    99.611    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.045    99.656 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.265    99.921    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    99.947 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          0.568   100.514    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y58         FDRE                                         r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141   100.655 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=27, routed)          0.235   100.890    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.045   100.935 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=14, routed)          0.149   101.084    if_instance/im/imem_inst[26]
    SLICE_X31Y59         LUT2 (Prop_lut2_I0_O)        0.045   101.129 r  if_instance/im/registers[31][31]_i_12/O
                         net (fo=80, routed)          0.224   101.353    if_instance/im/opcode[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I2_O)        0.045   101.398 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          0.680   102.079    vic_instance/is_eret
    SLICE_X55Y80         LUT4 (Prop_lut4_I0_O)        0.043   102.122 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000   102.122    vic_instance/state[1]_i_1_n_0
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     97.826    97.826 f  
    Y18                                               0.000    97.826 f  clk_in (IN)
                         net (fo=0)                   0.000    97.826    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    98.327 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    98.807    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    95.646 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    96.185    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    96.214 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822    97.036    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    97.593    
                         clock uncertainty            0.319    97.912    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.114    98.026    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -98.026    
                         arrival time                         102.122    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.246ns  (arrival time - required time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.174ns  (clk_46MHz_cpu_wiz_clk fall@97.826ns - clk_10MHz_cpu_wiz_clk rise@100.000ns)
  Data Path Delay:        1.742ns  (logic 0.366ns (21.005%)  route 1.376ns (78.995%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 97.036 - 97.826 ) 
    Source Clock Delay      (SCD):    0.514ns = ( 100.514 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   100.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    98.377 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    98.872    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.898 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=783, routed)         0.713    99.611    cpu_clk_instance/clk_10MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.045    99.656 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.265    99.921    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    99.947 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          0.568   100.514    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y58         FDRE                                         r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141   100.655 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=27, routed)          0.235   100.890    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.045   100.935 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=14, routed)          0.149   101.084    if_instance/im/imem_inst[26]
    SLICE_X31Y59         LUT2 (Prop_lut2_I0_O)        0.045   101.129 r  if_instance/im/registers[31][31]_i_12/O
                         net (fo=80, routed)          0.224   101.353    if_instance/im/opcode[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I2_O)        0.045   101.398 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          0.570   101.968    vic_instance/is_eret
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.045   102.013 r  vic_instance/state[0]_i_2/O
                         net (fo=1, routed)           0.198   102.212    vic_instance/next_state[0]
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.045   102.257 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000   102.257    vic_instance/state[0]_i_1_n_0
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     97.826    97.826 f  
    Y18                                               0.000    97.826 f  clk_in (IN)
                         net (fo=0)                   0.000    97.826    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    98.327 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    98.807    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    95.646 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    96.185    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    96.214 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822    97.036    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    97.593    
                         clock uncertainty            0.319    97.912    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.099    98.011    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -98.011    
                         arrival time                         102.257    
  -------------------------------------------------------------------
                         slack                                  4.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_23MHz_cpu_wiz_clk
  To Clock:  clk_46MHz_cpu_wiz_clk

Setup :            2  Failing Endpoints,  Worst Slack       -2.579ns,  Total Violation       -3.312ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        10.196ns  (logic 3.322ns (32.583%)  route 6.874ns (67.417%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.394 - 10.870 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.687     1.913    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.367 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.531     5.898    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[4]
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.124     6.022 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=2, routed)           0.554     6.577    if_instance/im/imem_inst[27]
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  if_instance/im/registers[31][31]_i_13/O
                         net (fo=97, routed)          1.949     8.649    if_instance/im/opcode[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.773 r  if_instance/im/hi[30]_i_2/O
                         net (fo=65, routed)          1.326    10.100    if_instance/im/alu_en
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.224 r  if_instance/im/pending_interrupt[1]_i_2/O
                         net (fo=2, routed)           0.532    10.756    if_instance/im/alu_exception
    SLICE_X55Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.880 r  if_instance/im/state[0]_i_3/O
                         net (fo=1, routed)           0.433    11.312    vic_instance/pending_interrupt_reg[1]_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  vic_instance/state[0]_i_2/O
                         net (fo=1, routed)           0.548    11.985    vic_instance/next_state[0]
    SLICE_X55Y80         LUT3 (Prop_lut3_I0_O)        0.124    12.109 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.109    vic_instance/state[0]_i_1_n_0
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.490     9.394    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.790    
                         clock uncertainty           -0.295     9.496    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.034     9.530    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 2.978ns (35.479%)  route 5.416ns (64.521%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.394 - 10.870 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.700     0.131    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.227 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.686     1.912    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     4.366 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.785     6.151    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOPADOP[0]
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.275 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=25, routed)          0.187     6.463    if_instance/im/imem_inst[31]
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.587 r  if_instance/im/registers[31][31]_i_16/O
                         net (fo=51, routed)          1.700     8.287    if_instance/im/opcode[5]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.411 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          1.743    10.154    vic_instance/is_eret
    SLICE_X55Y80         LUT4 (Prop_lut4_I0_O)        0.152    10.306 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.306    vic_instance/state[1]_i_1_n_0
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.490     9.394    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.790    
                         clock uncertainty           -0.295     9.496    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.078     9.574    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.580ns (14.462%)  route 3.431ns (85.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 9.400 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.610    -0.874    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.005     0.587    vic_instance/Q[0]
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124     0.711 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.426     3.137    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.496     9.400    vic_instance/CLK
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][10]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.796    
                         clock uncertainty           -0.295     9.502    
    SLICE_X61Y68         FDRE (Setup_fdre_C_CE)      -0.202     9.300    vic_instance/epc_all_reg[3][10]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][15]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.580ns (14.462%)  route 3.431ns (85.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 9.400 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.610    -0.874    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.005     0.587    vic_instance/Q[0]
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124     0.711 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.426     3.137    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.496     9.400    vic_instance/CLK
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][15]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.796    
                         clock uncertainty           -0.295     9.502    
    SLICE_X61Y68         FDRE (Setup_fdre_C_CE)      -0.202     9.300    vic_instance/epc_all_reg[3][15]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.580ns (14.462%)  route 3.431ns (85.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 9.400 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.610    -0.874    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.005     0.587    vic_instance/Q[0]
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124     0.711 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.426     3.137    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.496     9.400    vic_instance/CLK
    SLICE_X61Y68         FDRE                                         r  vic_instance/epc_all_reg[3][7]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.796    
                         clock uncertainty           -0.295     9.502    
    SLICE_X61Y68         FDRE (Setup_fdre_C_CE)      -0.202     9.300    vic_instance/epc_all_reg[3][7]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 9.402 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.610    -0.874    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.005     0.587    vic_instance/Q[0]
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124     0.711 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.202     2.913    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     9.402    vic_instance/CLK
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][11]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.798    
                         clock uncertainty           -0.295     9.504    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.164     9.340    vic_instance/epc_all_reg[3][11]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 9.402 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.610    -0.874    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.005     0.587    vic_instance/Q[0]
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124     0.711 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.202     2.913    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     9.402    vic_instance/CLK
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][4]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.798    
                         clock uncertainty           -0.295     9.504    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.164     9.340    vic_instance/epc_all_reg[3][4]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 9.402 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.610    -0.874    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.005     0.587    vic_instance/Q[0]
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124     0.711 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.202     2.913    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     9.402    vic_instance/CLK
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][5]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.798    
                         clock uncertainty           -0.295     9.504    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.164     9.340    vic_instance/epc_all_reg[3][5]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.580ns (15.317%)  route 3.207ns (84.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 9.402 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.610    -0.874    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.005     0.587    vic_instance/Q[0]
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124     0.711 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          2.202     2.913    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     9.402    vic_instance/CLK
    SLICE_X62Y68         FDRE                                         r  vic_instance/epc_all_reg[3][6]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.798    
                         clock uncertainty           -0.295     9.504    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.164     9.340    vic_instance/epc_all_reg[3][6]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.580ns (17.334%)  route 2.766ns (82.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 9.400 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        1.610    -0.874    vic_instance/clk_23MHz
    SLICE_X55Y79         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.005     0.587    vic_instance/Q[0]
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124     0.711 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          1.761     2.472    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  vic_instance/epc_all_reg[3][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.496     9.400    vic_instance/CLK
    SLICE_X63Y71         FDRE                                         r  vic_instance/epc_all_reg[3][13]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.796    
                         clock uncertainty           -0.295     9.502    
    SLICE_X63Y71         FDRE (Setup_fdre_C_CE)      -0.202     9.300    vic_instance/epc_all_reg[3][13]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  6.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.273ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/current_interrupt_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        1.186ns  (logic 0.071ns (5.987%)  route 1.115ns (94.013%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 10.079 - 10.870 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 20.116 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.620    21.257    vic_instance/clk_23MHz
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.045    21.302 r  vic_instance/current_interrupt[2]_i_1/O
                         net (fo=1, routed)           0.000    21.302    vic_instance/current_interrupt[2]_i_1_n_0
    SLICE_X55Y80         FDCE                                         r  vic_instance/current_interrupt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822    10.079    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/current_interrupt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.637    
                         clock uncertainty            0.295    10.931    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.098    11.029    vic_instance/current_interrupt_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.029    
                         arrival time                          21.302    
  -------------------------------------------------------------------
                         slack                                 10.273    

Slack (MET) :             10.328ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.257ns  (logic 0.071ns (5.647%)  route 1.186ns (94.353%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 31.818 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.691    43.067    vic_instance/clk_23MHz
    SLICE_X55Y80         LUT4 (Prop_lut4_I2_O)        0.045    43.112 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000    43.112    vic_instance/state[1]_i_1_n_0
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822    31.818    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.376    
                         clock uncertainty            0.295    32.670    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.114    32.784    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -32.784    
                         arrival time                          43.112    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.343ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.257ns  (logic 0.071ns (5.647%)  route 1.186ns (94.353%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 31.818 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.691    43.067    vic_instance/clk_23MHz
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.045    43.112 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000    43.112    vic_instance/state[0]_i_1_n_0
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822    31.818    vic_instance/CLK
    SLICE_X55Y80         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.376    
                         clock uncertainty            0.295    32.670    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.099    32.769    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -32.769    
                         arrival time                          43.112    
  -------------------------------------------------------------------
                         slack                                 10.343    

Slack (MET) :             10.455ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][31]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.209%)  route 0.128ns (46.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 10.079 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 21.189 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.553    21.189    if_instance/clk_23MHz
    SLICE_X51Y78         FDCE                                         r  if_instance/ra_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.146    21.335 r  if_instance/ra_reg[31]/Q
                         net (fo=4, routed)           0.128    21.464    vic_instance/D[31]
    SLICE_X48Y77         FDRE                                         r  vic_instance/epc_all_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822    10.079    vic_instance/CLK
    SLICE_X48Y77         FDRE                                         r  vic_instance/epc_all_reg[3][31]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.637    
                         clock uncertainty            0.295    10.931    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.078    11.009    vic_instance/epc_all_reg[3][31]
  -------------------------------------------------------------------
                         required time                        -11.009    
                         arrival time                          21.464    
  -------------------------------------------------------------------
                         slack                                 10.455    

Slack (MET) :             10.500ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/current_interrupt_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.414ns  (logic 0.071ns (5.020%)  route 1.343ns (94.980%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 31.819 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.848    43.224    vic_instance/clk_23MHz
    SLICE_X55Y81         LUT5 (Prop_lut5_I2_O)        0.045    43.269 r  vic_instance/current_interrupt[1]_i_1/O
                         net (fo=1, routed)           0.000    43.269    vic_instance/current_interrupt[1]_i_1_n_0
    SLICE_X55Y81         FDCE                                         r  vic_instance/current_interrupt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.823    31.819    vic_instance/CLK
    SLICE_X55Y81         FDCE                                         r  vic_instance/current_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.377    
                         clock uncertainty            0.295    32.671    
    SLICE_X55Y81         FDCE (Hold_fdce_C_D)         0.098    32.769    vic_instance/current_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                        -32.769    
                         arrival time                          43.269    
  -------------------------------------------------------------------
                         slack                                 10.500    

Slack (MET) :             10.514ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][12]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.154%)  route 0.170ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 10.076 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 21.188 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.552    21.188    if_instance/clk_23MHz
    SLICE_X48Y73         FDCE                                         r  if_instance/ra_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.146    21.334 r  if_instance/ra_reg[12]/Q
                         net (fo=4, routed)           0.170    21.505    vic_instance/D[12]
    SLICE_X46Y74         FDRE                                         r  vic_instance/epc_all_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.819    10.076    vic_instance/CLK
    SLICE_X46Y74         FDRE                                         r  vic_instance/epc_all_reg[3][12]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.634    
                         clock uncertainty            0.295    10.928    
    SLICE_X46Y74         FDRE (Hold_fdre_C_D)         0.063    10.991    vic_instance/epc_all_reg[3][12]
  -------------------------------------------------------------------
                         required time                        -10.991    
                         arrival time                          21.505    
  -------------------------------------------------------------------
                         slack                                 10.514    

Slack (MET) :             10.531ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.348ns  (logic 0.146ns (41.914%)  route 0.202ns (58.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 10.077 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 21.188 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.552    21.188    if_instance/clk_23MHz
    SLICE_X49Y76         FDCE                                         r  if_instance/ra_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.146    21.334 r  if_instance/ra_reg[0]/Q
                         net (fo=4, routed)           0.202    21.537    vic_instance/D[0]
    SLICE_X51Y77         FDRE                                         r  vic_instance/epc_all_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.820    10.077    vic_instance/CLK
    SLICE_X51Y77         FDRE                                         r  vic_instance/epc_all_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.635    
                         clock uncertainty            0.295    10.929    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.077    11.006    vic_instance/epc_all_reg[1][0]
  -------------------------------------------------------------------
                         required time                        -11.006    
                         arrival time                          21.537    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.531ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[1][30]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.353ns  (logic 0.146ns (41.414%)  route 0.207ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 10.080 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 21.187 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.551    21.187    if_instance/clk_23MHz
    SLICE_X47Y75         FDCE                                         r  if_instance/ra_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDCE (Prop_fdce_C_Q)         0.146    21.333 r  if_instance/ra_reg[30]/Q
                         net (fo=4, routed)           0.207    21.540    vic_instance/D[30]
    SLICE_X44Y77         FDRE                                         r  vic_instance/epc_all_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.823    10.080    vic_instance/CLK
    SLICE_X44Y77         FDRE                                         r  vic_instance/epc_all_reg[1][30]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.638    
                         clock uncertainty            0.295    10.932    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.077    11.009    vic_instance/epc_all_reg[1][30]
  -------------------------------------------------------------------
                         required time                        -11.009    
                         arrival time                          21.540    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.540ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][26]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.360ns  (logic 0.167ns (46.340%)  route 0.193ns (53.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 10.077 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 21.187 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.551    21.187    if_instance/clk_23MHz
    SLICE_X46Y75         FDCE                                         r  if_instance/ra_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDCE (Prop_fdce_C_Q)         0.167    21.354 r  if_instance/ra_reg[26]/Q
                         net (fo=4, routed)           0.193    21.548    vic_instance/D[26]
    SLICE_X47Y76         FDRE                                         r  vic_instance/epc_all_reg[7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.820    10.077    vic_instance/CLK
    SLICE_X47Y76         FDRE                                         r  vic_instance/epc_all_reg[7][26]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.635    
                         clock uncertainty            0.295    10.929    
    SLICE_X47Y76         FDRE (Hold_fdre_C_D)         0.079    11.008    vic_instance/epc_all_reg[7][26]
  -------------------------------------------------------------------
                         required time                        -11.008    
                         arrival time                          21.548    
  -------------------------------------------------------------------
                         slack                                 10.540    

Slack (MET) :             10.552ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][28]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.373ns  (logic 0.167ns (44.768%)  route 0.206ns (55.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 10.079 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 21.189 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1368, routed)        0.553    21.189    if_instance/clk_23MHz
    SLICE_X50Y77         FDCE                                         r  if_instance/ra_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.167    21.356 r  if_instance/ra_reg[28]/Q
                         net (fo=4, routed)           0.206    21.563    vic_instance/D[28]
    SLICE_X48Y77         FDRE                                         r  vic_instance/epc_all_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822    10.079    vic_instance/CLK
    SLICE_X48Y77         FDRE                                         r  vic_instance/epc_all_reg[3][28]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.637    
                         clock uncertainty            0.295    10.931    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.079    11.010    vic_instance/epc_all_reg[3][28]
  -------------------------------------------------------------------
                         required time                        -11.010    
                         arrival time                          21.563    
  -------------------------------------------------------------------
                         slack                                 10.552    





