
*** Running vivado
    with args -log lab05_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab05_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab05_top.tcl -notrace
Command: synth_design -top lab05_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5196
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1140.562 ; gain = 30.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab05_top' [C:/Users/iviskena/Downloads/lab5 demo/lab5_top.sv:15]
INFO: [Synth 8-6157] synthesizing module 'adder_6b' [C:/Users/iviskena/Downloads/lab5 demo/project_5/project_5.srcs/sources_1/new/adder_6b.sv:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/iviskena/Downloads/lab5 demo/project_5/project_5.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/Users/iviskena/Downloads/lab5 demo/project_5/project_5.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/iviskena/Downloads/lab5 demo/project_5/project_5.srcs/sources_1/new/full_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/Users/iviskena/Downloads/lab5 demo/project_5/project_5.srcs/sources_1/new/full_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_6b' (3#1) [C:/Users/iviskena/Downloads/lab5 demo/project_5/project_5.srcs/sources_1/new/adder_6b.sv:23]
WARNING: [Synth 8-689] width (7) of port connection 'B' does not match port width (6) of module 'adder_6b' [C:/Users/iviskena/Downloads/lab5 demo/lab5_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'calculator_display' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:22]
INFO: [Synth 8-6157] synthesizing module 'dbl_dabble_ext' [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:15]
INFO: [Synth 8-251] dbl_dabble input: x [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:22]
INFO: [Synth 8-251] add3o 4 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 5 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 6 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 7 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 7 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 8 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 8 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 9 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 9 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 10 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 11 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 12 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:29]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:33]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:37]
INFO: [Synth 8-251] add3o 13 4'bxxxx 4'bxxxx 4'bxxxx 4'bxxxx 13'bxxxxxxxxxxxxx [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:41]
INFO: [Synth 8-251] result    x    x   x   x [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'dbl_dabble_ext' (4#1) [C:/Users/iviskena/Downloads/lab5 demo/dbl_dabble_ext.sv:15]
WARNING: [Synth 8-7071] port 'thousands' of module 'dbl_dabble_ext' is unconnected for instance 'U_DBLX_A' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:35]
WARNING: [Synth 8-7071] port 'hundreds' of module 'dbl_dabble_ext' is unconnected for instance 'U_DBLX_A' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:35]
WARNING: [Synth 8-7023] instance 'U_DBLX_A' of module 'dbl_dabble_ext' has 5 connections declared, but only 3 given [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:35]
WARNING: [Synth 8-7071] port 'thousands' of module 'dbl_dabble_ext' is unconnected for instance 'U_DBLX_B' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:36]
WARNING: [Synth 8-7071] port 'hundreds' of module 'dbl_dabble_ext' is unconnected for instance 'U_DBLX_B' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:36]
WARNING: [Synth 8-7023] instance 'U_DBLX_B' of module 'dbl_dabble_ext' has 5 connections declared, but only 3 given [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:36]
WARNING: [Synth 8-7071] port 'thousands' of module 'dbl_dabble_ext' is unconnected for instance 'U_DBLX_Y' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:37]
WARNING: [Synth 8-7071] port 'hundreds' of module 'dbl_dabble_ext' is unconnected for instance 'U_DBLX_Y' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:37]
WARNING: [Synth 8-7023] instance 'U_DBLX_Y' of module 'dbl_dabble_ext' has 5 connections declared, but only 3 given [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:37]
INFO: [Synth 8-6157] synthesizing module 'adv_seven_seg_n' [C:/Users/iviskena/Downloads/lab5 demo/adv_seven_seg_n.sv:19]
INFO: [Synth 8-226] default block is never used [C:/Users/iviskena/Downloads/lab5 demo/adv_seven_seg_n.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'adv_seven_seg_n' (5#1) [C:/Users/iviskena/Downloads/lab5 demo/adv_seven_seg_n.sv:19]
INFO: [Synth 8-6157] synthesizing module 'disp_mux_seven_seg' [C:/Users/iviskena/Downloads/lab5 demo/disp_mux_seven_seg.sv:23]
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux_seven_seg' (6#1) [C:/Users/iviskena/Downloads/lab5 demo/disp_mux_seven_seg.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'seg7' does not match port width (7) of module 'disp_mux_seven_seg' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:102]
WARNING: [Synth 8-689] width (8) of port connection 'seg6' does not match port width (7) of module 'disp_mux_seven_seg' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:103]
WARNING: [Synth 8-689] width (8) of port connection 'seg5' does not match port width (7) of module 'disp_mux_seven_seg' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:104]
WARNING: [Synth 8-689] width (8) of port connection 'seg4' does not match port width (7) of module 'disp_mux_seven_seg' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:105]
WARNING: [Synth 8-689] width (8) of port connection 'seg3' does not match port width (7) of module 'disp_mux_seven_seg' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:106]
WARNING: [Synth 8-689] width (8) of port connection 'seg2' does not match port width (7) of module 'disp_mux_seven_seg' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:107]
WARNING: [Synth 8-689] width (8) of port connection 'seg1' does not match port width (7) of module 'disp_mux_seven_seg' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:108]
WARNING: [Synth 8-689] width (8) of port connection 'seg0' does not match port width (7) of module 'disp_mux_seven_seg' [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'calculator_display' (7#1) [C:/Users/iviskena/Downloads/lab5 demo/calculator_display.sv:22]
WARNING: [Synth 8-689] width (32) of port connection 'y_sign' does not match port width (1) of module 'calculator_display' [C:/Users/iviskena/Downloads/lab5 demo/lab5_top.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'lab05_top' (8#1) [C:/Users/iviskena/Downloads/lab5 demo/lab5_top.sv:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1194.793 ; gain = 85.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1194.793 ; gain = 85.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1194.793 ; gain = 85.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1194.793 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/iviskena/Downloads/lab5 demo/main_constraints_NexysA7 .xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/iviskena/Downloads/lab5 demo/main_constraints_NexysA7 .xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iviskena/Downloads/lab5 demo/main_constraints_NexysA7 .xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/iviskena/Downloads/lab5 demo/main_constraints_NexysA7 .xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/iviskena/Downloads/lab5 demo/main_constraints_NexysA7 .xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab05_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab05_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1310.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.215 ; gain = 200.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.215 ; gain = 200.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.215 ; gain = 200.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1310.215 ; gain = 200.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 66    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 10    
+---Muxes : 
	   2 Input    7 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 66    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.215 ; gain = 200.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1310.215 ; gain = 200.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1345.660 ; gain = 235.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1346.984 ; gain = 237.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.816 ; gain = 243.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.816 ; gain = 243.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.816 ; gain = 243.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.816 ; gain = 243.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.816 ; gain = 243.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.816 ; gain = 243.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |    13|
|6     |LUT4   |    16|
|7     |LUT5   |     8|
|8     |LUT6   |    42|
|9     |FDRE   |    19|
|10    |IBUF   |    17|
|11    |OBUF   |    31|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.816 ; gain = 243.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.816 ; gain = 127.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.816 ; gain = 243.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1364.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1364.855 ; gain = 255.066
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/iviskena/Downloads/lab5 demo/project_5/project_5.runs/synth_1/lab05_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab05_top_utilization_synth.rpt -pb lab05_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 17:01:11 2025...
