<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae250_cpu_subsystem_DFT</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae250_cpu_subsystem_DFT'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae250_cpu_subsystem_DFT')">ae250_cpu_subsystem_DFT</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt"><a href="mod114.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod114.html#Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod114.html#Toggle" > 60.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/ae250_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/ae250_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_8516"  onclick="showContent('inst_tag_8516')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu</a></td>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt"><a href="mod114.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod114.html#Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod114.html#Toggle" > 60.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ae250_cpu_subsystem_DFT'>
<hr>
<a name="inst_tag_8516"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_8516" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt"><a href="mod114.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod114.html#Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod114.html#Toggle" > 60.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.40</td>
<td class="s7 cl rt"> 79.22</td>
<td class="s5 cl rt"> 53.23</td>
<td class="s4 cl rt"> 47.22</td>
<td class="s1 cl rt"> 10.53</td>
<td class="s5 cl rt"> 56.79</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.12</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod994.html#inst_tag_61036" >config_ss</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39304" id="tag_urg_inst_39304">gen_clic_irq_synchronizer[0].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39314" id="tag_urg_inst_39314">gen_clic_irq_synchronizer[10].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39315" id="tag_urg_inst_39315">gen_clic_irq_synchronizer[11].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39316" id="tag_urg_inst_39316">gen_clic_irq_synchronizer[12].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39317" id="tag_urg_inst_39317">gen_clic_irq_synchronizer[13].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39318" id="tag_urg_inst_39318">gen_clic_irq_synchronizer[14].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39319" id="tag_urg_inst_39319">gen_clic_irq_synchronizer[15].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39320" id="tag_urg_inst_39320">gen_clic_irq_synchronizer[16].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39321" id="tag_urg_inst_39321">gen_clic_irq_synchronizer[17].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39322" id="tag_urg_inst_39322">gen_clic_irq_synchronizer[18].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39323" id="tag_urg_inst_39323">gen_clic_irq_synchronizer[19].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39305" id="tag_urg_inst_39305">gen_clic_irq_synchronizer[1].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39324" id="tag_urg_inst_39324">gen_clic_irq_synchronizer[20].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39325" id="tag_urg_inst_39325">gen_clic_irq_synchronizer[21].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39326" id="tag_urg_inst_39326">gen_clic_irq_synchronizer[22].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39327" id="tag_urg_inst_39327">gen_clic_irq_synchronizer[23].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39328" id="tag_urg_inst_39328">gen_clic_irq_synchronizer[24].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39329" id="tag_urg_inst_39329">gen_clic_irq_synchronizer[25].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39330" id="tag_urg_inst_39330">gen_clic_irq_synchronizer[26].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39331" id="tag_urg_inst_39331">gen_clic_irq_synchronizer[27].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39332" id="tag_urg_inst_39332">gen_clic_irq_synchronizer[28].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39333" id="tag_urg_inst_39333">gen_clic_irq_synchronizer[29].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39306" id="tag_urg_inst_39306">gen_clic_irq_synchronizer[2].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_2.html#inst_tag_39334" id="tag_urg_inst_39334">gen_clic_irq_synchronizer[30].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39307" id="tag_urg_inst_39307">gen_clic_irq_synchronizer[3].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39308" id="tag_urg_inst_39308">gen_clic_irq_synchronizer[4].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39309" id="tag_urg_inst_39309">gen_clic_irq_synchronizer[5].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39310" id="tag_urg_inst_39310">gen_clic_irq_synchronizer[6].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39311" id="tag_urg_inst_39311">gen_clic_irq_synchronizer[7].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39312" id="tag_urg_inst_39312">gen_clic_irq_synchronizer[8].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39313" id="tag_urg_inst_39313">gen_clic_irq_synchronizer[9].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3363.html#inst_tag_252926" id="tag_urg_inst_252926">n22_core_top</a></td>
<td class="s4 cl rt"> 49.65</td>
<td class="s7 cl rt"> 79.03</td>
<td class="s5 cl rt"> 52.80</td>
<td class="s4 cl rt"> 47.18</td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 56.36</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod859.html#inst_tag_38133" id="tag_urg_inst_38133">n22_rom</a></td>
<td class="s7 cl rt"> 72.06</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.66</td>
<td class="s7 cl rt"> 70.42</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39303" id="tag_urg_inst_39303">nds_sync_l2l_meip</a></td>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod898_1.html#inst_tag_39302" id="tag_urg_inst_39302">nds_sync_l2l_nmi</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod190.html#inst_tag_12006" id="tag_urg_inst_12006">rom_bridge</a></td>
<td class="s5 cl rt"> 51.39</td>
<td class="s6 cl rt"> 67.74</td>
<td class="s5 cl rt"> 58.82</td>
<td class="s7 cl rt"> 75.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod317.html#inst_tag_12902" id="tag_urg_inst_12902">u_hl2h</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s7 cl rt"> 79.81</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.66</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1988.html#inst_tag_132933" id="tag_urg_inst_132933">vl_sms_proc_4_sms_4_stp</a></td>
<td class="s3 cl rt"> 39.84</td>
<td class="s7 cl rt"> 73.30</td>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 22.30</td>
<td class="s0 cl rt">  4.00</td>
<td class="s5 cl rt"> 54.59</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod460.html#inst_tag_28116" id="tag_urg_inst_28116">vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl</a></td>
<td class="s5 cl rt"> 53.49</td>
<td class="s7 cl rt"> 76.81</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod553.html#inst_tag_30367" id="tag_urg_inst_30367">vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_int_top_25</a></td>
<td class="s6 cl rt"> 66.17</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae250_cpu_subsystem_DFT'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod114.html" >ae250_cpu_subsystem_DFT</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>277</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>435</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>444</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
276                     always @(posedge mtime_clk or negedge hart0_core_reset_n) begin
277        1/1              if (!hart0_core_reset_n) begin
278        1/1                  mtime_toggle_a &lt;= 1'b0;
279                         end
280                         else begin
281        1/1                  mtime_toggle_a &lt;= ~mtime_toggle_a;
282                         end
283                     end
284                     
285                     assign pin_tdi_out_en = 1'b0;
286                     assign pin_tdi_out = 1'b0;
287                     assign pin_tms_out_en = 1'b0;
288                     assign pin_tms_out = 1'b0;
289                     assign pin_trst_out_en = 1'b0;
290                     assign pin_trst_out = 1'b0;
291                     
292                     generate
293                         genvar clic_irq_source;
294                         for (clic_irq_source = 0; clic_irq_source &lt; CLIC_EXT_IRQ_NUM; clic_irq_source = clic_irq_source + 1) begin:gen_clic_irq_synchronizer
295                             if (clic_irq_source &gt; CLIC_IRQ_TOP) begin:gen_clic_irq_gt_irq_top
296                                 assign clic_irq_r[clic_irq_source] = 1'b0;
297                             end
298                             else begin:gen_clic_irq_le_ire_top
299                                 nds_sync_l2l nds_sync_l2l_clic_irq (
300                                     .b_reset_n                  (hart0_core_reset_n          ),
301                                     .b_clk                      (core_clk                    ),
302                                     .a_signal                   (int_src[clic_irq_source + 1]),
303                                     .b_signal                   (clic_irq_r[clic_irq_source] ),
304                                     .b_signal_rising_edge_pulse (                            ),
305                                     .b_signal_falling_edge_pulse(                            ),
306                                     .b_signal_edge_pulse        (                            )
307                                 );
308                             end
309                         end
310                     endgenerate
311                     
312                     assign hwdata           = uncore_hwdata;
313                     assign dmactive         = 1'b0 | dmactive_private;
314                     assign hart_unavail     = 1'bx;
315                     assign hart_under_reset = 1'bx;
316                     assign stoptime         = 1'bx;
317                     assign mtip             = 1'b0;
318                     assign msip             = 1'b0;
319                     assign debugint         = 1'b0;
320                     assign resethaltreq     = 1'b0;
321                     assign meip             = 1'b0;
322                     
323                     n22_core_top_DFT #(
324                         .DEBUG_INTERFACE    (NDS_CORE_DEBUG_INTERFACE),
325                         .DEVICE_REGION0_BASE(DEVICE_REGION0_BASE     ),
326                         .DEVICE_REGION1_BASE(DEVICE_REGION1_BASE     ),
327                         .DEVICE_REGION2_BASE(DEVICE_REGION2_BASE     ),
328                         .DEVICE_REGION3_BASE(DEVICE_REGION3_BASE     ),
329                         .DEVICE_REGION4_BASE(DEVICE_REGION4_BASE     ),
330                         .DEVICE_REGION5_BASE(DEVICE_REGION5_BASE     ),
331                         .DEVICE_REGION6_BASE(DEVICE_REGION6_BASE     ),
332                         .DEVICE_REGION7_BASE(DEVICE_REGION7_BASE     ),
333                         .N22_CLIC_BASE_ADDR (N22_CLIC_BASE_ADDR      ),
334                         .N22_DEBUG_BASE_ADDR(N22_DEBUG_BASE_ADDR     ),
335                         .N22_DLM_BASE_ADDR  (N22_DLM_BASE_ADDR       ),
336                         .N22_FIO_BASE_ADDR  (N22_FIO_BASE_ADDR       ),
337                         .N22_ILM_BASE_ADDR  (N22_ILM_BASE_ADDR       ),
338                         .N22_PPI_BASE_ADDR  (N22_PPI_BASE_ADDR       ),
339                         .N22_TMR_BASE_ADDR  (N22_TMR_BASE_ADDR       ),
340                         .PROGBUF_SIZE       (NDS_CORE_PROGBUF_SIZE   )
341                     ) n22_core_top ( .vl_sms_proc_3_sms_3_stp_CaptureWR(n22_core_top_vl_sms_proc_3_sms_3_stp_CaptureWR), .vl_sms_proc_3_sms_3_stp_SelectWIR(n22_core_top_vl_sms_proc_3_sms_3_stp_SelectWIR), .vl_sms_proc_3_sms_3_stp_ShiftWR(n22_core_top_vl_sms_proc_3_sms_3_stp_ShiftWR), .vl_sms_proc_3_sms_3_stp_UpdateWR(n22_core_top_vl_sms_proc_3_sms_3_stp_UpdateWR), .vl_sms_proc_3_sms_3_stp_WRCK(n22_core_top_vl_sms_proc_3_sms_3_stp_WRCK), .vl_sms_proc_3_sms_3_stp_WRSTN(n22_core_top_vl_sms_proc_3_sms_3_stp_WRSTN), .vl_sms_proc_3_sms_3_stp_WSI(n22_core_top_vl_sms_proc_3_sms_3_stp_WSI), .vl_sms_proc_3_sms_3_stp_WSO(n22_core_top_vl_sms_proc_3_sms_3_stp_WSO), .vl_sms_proc_3_sms_3_stp_clk_sms(n22_core_top_vl_sms_proc_3_sms_3_stp_clk_sms), .vl_sms_proc_3_sms_3_stp_dm0(n22_core_top_vl_sms_proc_3_sms_3_stp_dm0),
342                     .vl_sms_proc_3_sms_3_stp_dm1(n22_core_top_vl_sms_proc_3_sms_3_stp_dm1), .vl_sms_proc_3_sms_3_stp_dm2(n22_core_top_vl_sms_proc_3_sms_3_stp_dm2), .vl_sms_proc_3_sms_3_stp_fail_sms(n22_core_top_vl_sms_proc_3_sms_3_stp_fail_sms), .vl_sms_proc_3_sms_3_stp_fast_mode(n22_core_top_vl_sms_proc_3_sms_3_stp_fast_mode), .vl_sms_proc_3_sms_3_stp_par_algo_mode(n22_core_top_vl_sms_proc_3_sms_3_stp_par_algo_mode), .vl_sms_proc_3_sms_3_stp_par_algo_sel(n22_core_top_vl_sms_proc_3_sms_3_stp_par_algo_sel), .vl_sms_proc_3_sms_3_stp_ready_sms(n22_core_top_vl_sms_proc_3_sms_3_stp_ready_sms), .vl_sms_proc_3_sms_3_stp_rst_sms(n22_core_top_vl_sms_proc_3_sms_3_stp_rst_sms), .vl_sms_proc_3_sms_3_stp_smart_bist(n22_core_top_vl_sms_proc_3_sms_3_stp_smart_bist), .vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl_rst_sms(n22_core_top_vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl_rst_sms) , 
343                         .hart_halted         (hart_halted        ),
344                         .mtime_toggle_a      (mtime_toggle_a     ),
345                         .int_src             (clic_irq_r         ),
346                         .hlock               (hl2h_hmastlock     ),
347                         .hresp               (hl2h_hresp         ),
348                         .master              (                   ),
349                         .hrdata              (us_hrdata          ),
350                         .hready              (hl2h_hready        ),
351                         .haddr               (hl2h_haddr         ),
352                         .hburst              (hl2h_hburst        ),
353                         .hprot               (hl2h_hprot         ),
354                         .hsize               (hl2h_hsize         ),
355                         .htrans              (hl2h_htrans        ),
356                         .hwdata              (uncore_hwdata      ),
357                         .hwrite              (hl2h_hwrite        ),
358                         .dbg_srst_req        (dbg_srst_req       ),
359                         .disable_ext_debugger(1'b0               ),
360                         .dmactive            (dmactive_private   ),
361                         .jtag_tck            (dbg_tck            ),
362                         .jtag_tdi            (pin_tdi_in         ),
363                         .jtag_tdo            (pin_tdo_out        ),
364                         .jtag_tdo_en         (pin_tdo_out_en     ),
365                         .jtag_tms            (pin_tms_in         ),
366                         .clkgate_bypass      (test_mode          ),
367                         .core_sleep_value    (                   ),
368                         .hart_id             (hart0_hart_id      ),
369                         .meip                (meip_r             ),
370                         .reset_bypass        (test_mode          ),
371                         .rx_evt              (1'b0               ),
372                         .tx_evt              (                   ),
373                         .por_rstn            (por_rstn           ),
374                         .core_clk            (core_clk           ),
375                         .core_clk_aon        (core_clk           ),
376                         .core_reset_n        (hart0_core_reset_n ),
377                         .core_wfi_mode       (hart0_core_wfi_mode),
378                         .reset_vector        (hart0_reset_vector ),
379                         .nmi                 (hart0_nmi_r        ),
380                         .margin_ctrl         (margin_ctrl        )
381                     );
382                     nds_sync_l2l nds_sync_l2l_nmi (
383                         .b_reset_n                  (hart0_core_reset_n),
384                         .b_clk                      (core_clk          ),
385                         .a_signal                   (hart0_nmi         ),
386                         .b_signal                   (hart0_nmi_r       ),
387                         .b_signal_rising_edge_pulse (                  ),
388                         .b_signal_falling_edge_pulse(                  ),
389                         .b_signal_edge_pulse        (                  )
390                     );
391                     nds_sync_l2l nds_sync_l2l_meip (
392                         .b_reset_n                  (hart0_core_reset_n),
393                         .b_clk                      (core_clk          ),
394                         .a_signal                   (meip              ),
395                         .b_signal                   (meip_r            ),
396                         .b_signal_rising_edge_pulse (                  ),
397                         .b_signal_falling_edge_pulse(                  ),
398                         .b_signal_edge_pulse        (                  )
399                     );
400                     atchl2h200 #(.ADDR_WIDTH(32)) u_hl2h (
401                         .hclk        (hclk          ),
402                         .hresetn     (hresetn       ),
403                         .us_haddr    (hl2h_haddr    ),
404                         .us_hburst   (hl2h_hburst   ),
405                         .us_hprot    (hl2h_hprot    ),
406                         .us_hsize    (hl2h_hsize    ),
407                         .us_htrans   (hl2h_htrans   ),
408                         .us_hmastlock(hl2h_hmastlock),
409                         .ds_hlock    (              ),
410                         .ds_hmastlock(              ),
411                         .us_hwrite   (hl2h_hwrite   ),
412                         .us_hreadyout(hl2h_hready   ),
413                         .us_hresp    (hl2h_hresp    ),
414                         .ds_hbusreq  (              ),
415                         .ds_hgrant   (1'b1          ),
416                         .us_hready   (1'b1          ),
417                         .us_hsel     (1'h1          ),
418                         .ds_haddr    (haddr         ),
419                         .ds_htrans   (htrans        ),
420                         .ds_hwrite   (hwrite        ),
421                         .ds_hsize    (hsize         ),
422                         .ds_hburst   (hburst        ),
423                         .ds_hprot    (hprot         ),
424                         .ds_hready   (us_hready     ),
425                         .ds_hresp    (us_hresp      )
426                     );
427                     
428                     
429                     assign rom_hsel = (htrans == 2'b0) ? 1'b0 : (haddr[31:16] ==  16'hFFFF);
430                     
431                     
432                     assign  rom_hsel_nxt = (us_hready) ? rom_hsel : rom_hsel_d1;
433                     
434                     always @(posedge hclk or negedge hresetn) begin
435        2/2              if (!hresetn) rom_hsel_d1 &lt;= 1'b0;
436        1/1              else          rom_hsel_d1 &lt;= rom_hsel_nxt;
437                     end      
438                     
439                     assign hsel =  (htrans == 2'b0) ? 1'b0 : (haddr[31:16] &lt;  16'hFFFF);
440                     
441                     assign  rsnoc_hsel_nxt = (us_hready) ? hsel : rsnoc_hsel_d1;
442                     
443                     always @(posedge hclk or negedge hresetn) begin
444        2/2              if (!hresetn) rsnoc_hsel_d1 &lt;= 1'b0;
445        1/1              else          rsnoc_hsel_d1 &lt;= rsnoc_hsel_nxt;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod114.html" >ae250_cpu_subsystem_DFT</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 EXPRESSION ((htrans == 2'b0) ? 1'b0 : (haddr[31:16] == 16'hffff))
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       432
 EXPRESSION (us_hready ? rom_hsel : rom_hsel_d1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       439
 EXPRESSION ((htrans == 2'b0) ? 1'b0 : (haddr[31:16] &lt; 16'hffff))
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       441
 EXPRESSION (us_hready ? hsel : rsnoc_hsel_d1)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod114.html" >ae250_cpu_subsystem_DFT</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">73</td>
<td class="rt">34</td>
<td class="rt">46.58 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">536</td>
<td class="rt">325</td>
<td class="rt">60.63 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">268</td>
<td class="rt">162</td>
<td class="rt">60.45 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">268</td>
<td class="rt">163</td>
<td class="rt">60.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">73</td>
<td class="rt">34</td>
<td class="rt">46.58 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">536</td>
<td class="rt">325</td>
<td class="rt">60.63 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">268</td>
<td class="rt">162</td>
<td class="rt">60.45 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">268</td>
<td class="rt">163</td>
<td class="rt">60.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_CaptureWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_SelectWIR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_ShiftWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_UpdateWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_WRCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_WRSTN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_WSI</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_clk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_fail_sms</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_fast_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_par_algo_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_par_algo_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_ready_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_sms_proc_3_sms_3_stp_smart_bist</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>n22_core_top_vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_CaptureWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_SelectWIR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_ShiftWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_UpdateWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_WRCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_WRSTN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_WSO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_clk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_sms_proc_4_sms_4_stp_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_wrap_dti_rom_tm16ffcll_16384x32_t321xoe_m_a_1_8_ctrl_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_src[10:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_src[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_src[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_src[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_src[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dbg_wakeup_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>test_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hart0_nmi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dbg_srst_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mtime_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pin_tdi_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pin_tdi_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pin_tdi_out_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pin_tdo_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pin_tdo_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pin_tdo_out_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pin_tms_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pin_tms_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pin_tms_out_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pin_trst_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pin_trst_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pin_trst_out_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>por_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hart0_core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hart0_core_wfi_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hart0_reset_vector[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hart0_icache_disable_init</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hart0_dcache_disable_init</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ahb_bus_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hresp[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>htrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>htrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>margin_ctrl[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>margin_ctrl[17:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>margin_ctrl[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod114.html" >ae250_cpu_subsystem_DFT</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">429</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">432</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">439</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">441</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">277</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">435</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">444</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
429        assign rom_hsel = (htrans == 2'b0) ? 1'b0 : (haddr[31:16] ==  16'hFFFF);
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
432        assign  rom_hsel_nxt = (us_hready) ? rom_hsel : rom_hsel_d1;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
439        assign hsel =  (htrans == 2'b0) ? 1'b0 : (haddr[31:16] <  16'hFFFF);
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
441        assign  rsnoc_hsel_nxt = (us_hready) ? hsel : rsnoc_hsel_d1;
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
277            if (!hart0_core_reset_n) begin
               <font color = "green">-1-</font>  
278                mtime_toggle_a <= 1'b0;
           <font color = "green">        ==></font>
279            end
280            else begin
281                mtime_toggle_a <= ~mtime_toggle_a;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
435            if (!hresetn) rom_hsel_d1 <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
436            else          rom_hsel_d1 <= rom_hsel_nxt;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
444            if (!hresetn) rsnoc_hsel_d1 <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
445            else          rsnoc_hsel_d1 <= rsnoc_hsel_nxt;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_8516">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae250_cpu_subsystem_DFT">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
