switch-priv-modes:
  switch_modes: false
  num_switches: 0
priv-mode:
  mode: m
general:
  total_instructions: 70000
  regs_not_use: x1,x2
  custom_trap_handler: false
  code_start_address: 0x80000000
  default_program_exit: true
  delegation: false 
isa-instruction-distribution:
  rel_sys: 0
  rel_sys.csr: 0
  rel_rv32i.ctrl: 1
  rel_rv32i.compute: 10
  rel_rv32i.data: 5 
  rel_rv32i.fence: 0
  rel_rv64i.compute: 10
  rel_rv64i.data: 5 
  rel_rv32m: 10
  rel_rv64m: 10
  rel_rv32a: 0
  rel_rv64a: 0
  rel_rv32f: 5
  rel_rv64f: 5 
  rel_rv32d: 5 
  rel_rv64d: 5
  rel_rvc.ctrl: 0
  rel_rvc.compute: 0
  rel_rvc.sp: 0
  rel_rvc.data: 0
  rel_rvc.fdata: 0
  rel_rv32c.compute: 0
  rel_rv32c.ctrl: 0
  rel_rv32c.fdata: 0
  rel_rv64c.compute: 0
  rel_rv64c.data: 0
branch-control:
  block-size: 7
  backward-probability: 0
recursion-options:
  recursion-enable: false
  recursion-depth: 10
  recursion-calls: 5
access-sections:
  section1: 0x81050f00,0x81070200,rw
user-functions:
  func1: '{10:"add x0,x0,x0"}'
i-cache:
  num_calls: 0
  num_bytes_per_block: 16
  num_blocks: 8
  num_cycles: 10
d-cache:
  num_calls: 0
  num_bytes_per_block: 16
  num_blocks: 8
  num_cycles: 10
exception-generation:
  ecause00: 0
  ecause01: 0
  ecause02: 0
  ecause03: 0
  ecause04: 0
  ecause05: 0
  ecause06: 0
  ecause07: 0
  ecause08: 0
  ecause09: 0
  ecause10: 0
  ecause11: 0
  ecause12: 0
  ecause13: 0
  ecause14: 0
csr-sections:
  sections: 0x000, 0x200:0x202, 0xff0:0xfff
program-macro:
  pre_program_macro: "add x0,x0,x0"
  post_program_macro: "add x0,x0,x0"
  pre_branch_macro: "add x0, x0, x0"
  post_branch_macro: "add x0, x0, x0"
  ecause00: "random"
  ecause01: "random"
  ecause02: "random"
  ecause03: "random"
  ecause04: "random"
  ecause05: "random"
  ecause06: "random"
  ecause07: "random"
  ecause08: "random"
  ecause09: "random"
  ecause10: "random"
  ecause11: "random"
  ecause12: "random"
  ecause13: "random"
  ecause14: "random"
data-hazards:
  raw_prob: 0.5
  war_prob: 0.5
  waw_prob: 0.5
  num_regs_lookbehind: 3
