{"&cites=11868186308354639486&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Reducing structural bias in technology mapping","url":"https://ieeexplore.ieee.org/abstract/document/4014518/","authors":["S Chatterjee","S Chatterjee A Mishchenko","S Chatterjee A Mishchenko RK Brayton…"],"year":2006,"numCitations":142,"pdf":"https://www.researchgate.net/profile/Timothy_Kam/publication/4204188_Reducing_structural_bias_in_technology_mapping/links/02e7e5321e02aece97000000/Reducing-structural-bias-in-technology-mapping.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5655799208435754758&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Bqe_E2pvfU4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5655799208435754758&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596876801936},{"title":"Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping","url":"https://ieeexplore.ieee.org/abstract/document/945303/","authors":["J Cong","J Cong YY Hwang"],"year":2001,"numCitations":64,"pdf":"https://cadlab.cs.ucla.edu/~cong/papers/tcad01-BMMAP.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7496055087429378137&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:WeD83mJWB2gJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7496055087429378137&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Efficient SAT-based Boolean matching for FPGA technology mapping","url":"https://dl.acm.org/doi/abs/10.1145/1146909.1147034","authors":["S Safarpour","S Safarpour A Veneris","S Safarpour A Veneris G Baeckler…"],"year":2006,"numCitations":57,"pdf":"https://www.researchgate.net/profile/Gregg_Baeckler/publication/221059526_Efficient_SAT-based_Boolean_matching_for_FPGA_technology_mapping/links/09e415093e894b62a3000000/Efficient-SAT-based-Boolean-matching-for-FPGA-technology-mapping.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6626388251977522297&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:eRzxzgGp9VsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6626388251977522297&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"A new canonical form for fast Boolean matching in logic synthesis and verification","url":"https://dl.acm.org/doi/abs/10.1145/1065579.1065681","authors":["A Abdollahi","A Abdollahi M Pedram"],"year":2005,"numCitations":52,"pdf":"http://sportlab.usc.edu/~afshin/DAC05B.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9240659664405524244&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:FO8rcwFrPYAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9240659664405524244&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Fast Boolean matching based on NPN classification","url":"https://ieeexplore.ieee.org/abstract/document/6718374/","authors":["Z Huang","Z Huang L Wang","Z Huang L Wang Y Nasikovskiy…"],"year":2013,"numCitations":44,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.642.9381&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=17039245551441848686&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:bqlYHo2Pd-wJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17039245551441848686&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"New logic synthesis as nanotechnology enabler","url":"https://ieeexplore.ieee.org/abstract/document/7214197/","authors":["L Amarú","L Amarú PE Gaillardon","L Amarú PE Gaillardon S Mitra…"],"year":2015,"numCitations":45,"pdf":"https://ieeexplore.ieee.org/iel7/5/4357935/07214197.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17930325426587015755&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:S5rf_vlP1fgJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17930325426587015755&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Improved SAT-based Boolean matching using implicants for LUT-based FPGAs","url":"https://dl.acm.org/doi/abs/10.1145/1216919.1216944","authors":["J Cong","J Cong K Minkovich"],"year":2007,"numCitations":42,"pdf":"https://www.academia.edu/download/12363809/fpgafp67-minkovich.pdf","citationUrl":"http://scholar.google.com/scholar?cites=8862003937693107560&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:aIVP4KAp_HoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8862003937693107560&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Robust FPGA resynthesis based on fault-tolerant Boolean matching","url":"https://ieeexplore.ieee.org/abstract/document/4681654/","authors":["Y Hu","Y Hu Z Feng","Y Hu Z Feng L He","Y Hu Z Feng L He R Majumdar"],"year":2008,"numCitations":39,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.152.1236&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=1843814815964438833&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:MaEpYc6LlhkJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1843814815964438833&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Efficient computation of canonical form for Boolean matching in large libraries","url":"https://ieeexplore.ieee.org/abstract/document/1337660/","authors":["D Debnath","D Debnath T Sasao"],"year":2004,"numCitations":38,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.3.2947&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=14531101529653860704&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:YFknJtrXqMkJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14531101529653860704&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Equivalence checking of digital circuits: fundamentals, principles, methods","url":"https://books.google.com/books?hl=en&lr=&id=zQ4GCAAAQBAJ&oi=fnd&pg=PR12&ots=8MXe_E_Rdq&sig=N2Z0SRDZYnZPFjYwIv5pLb23ck4","authors":["P Molitor","P Molitor J Mohnke"],"year":2007,"numCitations":38,"citationUrl":"http://scholar.google.com/scholar?cites=14989773068545166899&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Mw5axi9fBtAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14989773068545166899&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"}]}