<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DTWmain.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DTWmadule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DTWmadule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DTWmadule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DTWmadule.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DTWmadule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DTWmadule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DTWmadule.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DTWmadule.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DTWmadule.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DTWmadule.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DTWmadule.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DTWmadule.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DTWmadule.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DTWmadule.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DTWmadule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DTWmadule.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DTWmadule.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DTWmadule.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DTWmadule.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DTWmadule.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DTWmadule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DTWmadule_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DTWmadule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DTWmadule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DTWmadule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DTWmadule_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DTWmadule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DTWmadule_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DTWmadule_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DTWmadule_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DTWmadule_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DTWmadule_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DTWmadule_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DTWmadule_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DTWmadule_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DTWmadule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_DTW_Full_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_DTW_Full_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestBench_DTW_Full_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_DTW_Full_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dtwmadule.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dtwmadule.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dtwmadule.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1643702680" xil_pn:in_ck="7353253667420313190" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1643702680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DTWmadule.v"/>
      <outfile xil_pn:name="TestBench_DTW_Full.v"/>
      <outfile xil_pn:name="TestBench_DTW_Module.v"/>
    </transform>
    <transform xil_pn:end_ts="1643691876" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8222473862399321303" xil_pn:start_ts="1643691876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643691876" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="868989926597577365" xil_pn:start_ts="1643691876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643701787" xil_pn:in_ck="-84412335093495688" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7894905093774225868" xil_pn:start_ts="1643701787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DTW_Matrix.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DTW_Matrix.v"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Sample.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Sample.v"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Test.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1643702680" xil_pn:in_ck="-3665149797490565246" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1643702680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DTWmadule.v"/>
      <outfile xil_pn:name="TestBench_DTW_Full.v"/>
      <outfile xil_pn:name="TestBench_DTW_Module.v"/>
      <outfile xil_pn:name="ipcore_dir/DTW_Matrix.v"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Sample.v"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1643702685" xil_pn:in_ck="-3665149797490565246" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2006933623228640045" xil_pn:start_ts="1643702680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestBench_DTW_Full_beh.prj"/>
      <outfile xil_pn:name="TestBench_DTW_Full_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1643702685" xil_pn:in_ck="6084353845198541071" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3166434887376863216" xil_pn:start_ts="1643702685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestBench_DTW_Full_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1643691849" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7823535844621381924" xil_pn:start_ts="1643691849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643701739" xil_pn:in_ck="-84412335093495688" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7894905093774225868" xil_pn:start_ts="1643701739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DTW_Matrix.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DTW_Matrix.v"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Sample.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Sample.v"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Test.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Ram_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1642913801" xil_pn:in_ck="3562331745991996677" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1642913801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643691850" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5019203871068893470" xil_pn:start_ts="1643691850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643691850" xil_pn:in_ck="3562331745991996677" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1643691850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643691850" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8608620864858501418" xil_pn:start_ts="1643691850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643803972" xil_pn:in_ck="3573071806559668775" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8290996950741966171" xil_pn:start_ts="1643803930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DTWmadule.lso"/>
      <outfile xil_pn:name="DTWmadule.ngc"/>
      <outfile xil_pn:name="DTWmadule.ngr"/>
      <outfile xil_pn:name="DTWmadule.prj"/>
      <outfile xil_pn:name="DTWmadule.stx"/>
      <outfile xil_pn:name="DTWmadule.syr"/>
      <outfile xil_pn:name="DTWmadule.xst"/>
      <outfile xil_pn:name="DTWmadule_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1643697408" xil_pn:in_ck="7120006584146744019" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119255685488641847" xil_pn:start_ts="1643697408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1643804816" xil_pn:in_ck="8839618865138407426" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-306400426123822003" xil_pn:start_ts="1643804803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DTWmadule.bld"/>
      <outfile xil_pn:name="DTWmadule.ngd"/>
      <outfile xil_pn:name="DTWmadule_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1643804865" xil_pn:in_ck="-1339136946574549215" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1643804816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DTWmadule.pcf"/>
      <outfile xil_pn:name="DTWmadule_map.map"/>
      <outfile xil_pn:name="DTWmadule_map.mrp"/>
      <outfile xil_pn:name="DTWmadule_map.ncd"/>
      <outfile xil_pn:name="DTWmadule_map.ngm"/>
      <outfile xil_pn:name="DTWmadule_map.xrpt"/>
      <outfile xil_pn:name="DTWmadule_summary.xml"/>
      <outfile xil_pn:name="DTWmadule_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1643804904" xil_pn:in_ck="-3586943495838773542" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1643804865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DTWmadule.ncd"/>
      <outfile xil_pn:name="DTWmadule.pad"/>
      <outfile xil_pn:name="DTWmadule.par"/>
      <outfile xil_pn:name="DTWmadule.ptwx"/>
      <outfile xil_pn:name="DTWmadule.unroutes"/>
      <outfile xil_pn:name="DTWmadule.xpi"/>
      <outfile xil_pn:name="DTWmadule_pad.csv"/>
      <outfile xil_pn:name="DTWmadule_pad.txt"/>
      <outfile xil_pn:name="DTWmadule_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1643805006" xil_pn:in_ck="7120006584146736394" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1643804987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DTWmadule.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dtwmadule.bgn"/>
      <outfile xil_pn:name="dtwmadule.bit"/>
      <outfile xil_pn:name="dtwmadule.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1643804904" xil_pn:in_ck="1351300959786297373" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1643804897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DTWmadule.twr"/>
      <outfile xil_pn:name="DTWmadule.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
