

================================================================
== Vitis HLS Report for 'gesummv'
================================================================
* Date:           Mon Dec  2 12:52:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20136|    20136|  0.201 ms|  0.201 ms|  20137|  20137|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_gesummv_Pipeline_lprd_2_fu_859  |gesummv_Pipeline_lprd_2  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_gesummv_Pipeline_lp1_fu_876     |gesummv_Pipeline_lp1     |      393|      393|  3.930 us|  3.930 us|  393|  393|       no|
        |grp_gesummv_Pipeline_lp5_fu_953     |gesummv_Pipeline_lp5     |       71|       71|  0.710 us|  0.710 us|   71|   71|       no|
        |grp_gesummv_Pipeline_lp4_fu_963     |gesummv_Pipeline_lp4     |      265|      265|  2.650 us|  2.650 us|  265|  265|       no|
        |grp_gesummv_Pipeline_lpwr_fu_975    |gesummv_Pipeline_lpwr    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2368|     2368|        37|          -|          -|    64|        no|
        |- lp3     |    17216|    17216|       269|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      90|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   256|   28964|   21396|    -|
|Memory           |      138|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1456|    -|
|Register         |        -|     -|    2170|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      138|   256|   31134|   22942|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        7|    10|       5|       8|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U197  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|    2|    227|    214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U198   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|    3|    128|    135|    0|
    |grp_gesummv_Pipeline_lp1_fu_876      |gesummv_Pipeline_lp1            |        0|  251|  27917|  20462|    0|
    |grp_gesummv_Pipeline_lp4_fu_963      |gesummv_Pipeline_lp4            |        0|    0|    307|    193|    0|
    |grp_gesummv_Pipeline_lp5_fu_953      |gesummv_Pipeline_lp5            |        0|    0|    319|    227|    0|
    |grp_gesummv_Pipeline_lprd_2_fu_859   |gesummv_Pipeline_lprd_2         |        0|    0|     21|     52|    0|
    |grp_gesummv_Pipeline_lpwr_fu_975     |gesummv_Pipeline_lpwr           |        0|    0|     45|    113|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                                |                                |        0|  256|  28964|  21396|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U        |buff_A_RAM_1WNR_AUTO_1R1W  |       60|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_A_1_U      |buff_A_RAM_1WNR_AUTO_1R1W  |       60|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_B_U        |buff_B_RAM_AUTO_1R1W       |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_B_1_U      |buff_B_RAM_AUTO_1R1W       |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_x_U        |buff_x_RAM_AUTO_1R1W       |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_x_1_U      |buff_x_RAM_AUTO_1R1W       |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y_out_U    |buff_y_out_RAM_AUTO_1R1W   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y_out_1_U  |buff_y_out_RAM_AUTO_1R1W   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |tmp1_U          |buff_y_out_RAM_AUTO_1R1W   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |tmp1_1_U        |buff_y_out_RAM_AUTO_1R1W   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |tmp2_U          |buff_y_out_RAM_AUTO_1R1W   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |tmp2_1_U        |buff_y_out_RAM_AUTO_1R1W   |        1|  0|   0|    0|    32|   32|     1|         1024|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                           |      138|  0|   0|    0|  8448|  384|    12|       270336|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_1001_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln31_fu_1065_p2     |         +|   0|  0|  14|           7|           1|
    |icmp_ln14_fu_995_p2     |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln31_fu_1059_p2    |      icmp|   0|  0|  15|           7|           8|
    |select_ln33_fu_1091_p3  |    select|   0|  0|  32|           1|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  90|          29|          50|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  145|         29|    1|         29|
    |buff_A_1_address0      |   14|          3|   11|         33|
    |buff_A_1_ce0           |   14|          3|    1|          3|
    |buff_A_1_ce1           |    9|          2|    1|          2|
    |buff_A_1_ce10          |    9|          2|    1|          2|
    |buff_A_1_ce11          |    9|          2|    1|          2|
    |buff_A_1_ce12          |    9|          2|    1|          2|
    |buff_A_1_ce13          |    9|          2|    1|          2|
    |buff_A_1_ce14          |    9|          2|    1|          2|
    |buff_A_1_ce15          |    9|          2|    1|          2|
    |buff_A_1_ce2           |    9|          2|    1|          2|
    |buff_A_1_ce3           |    9|          2|    1|          2|
    |buff_A_1_ce4           |    9|          2|    1|          2|
    |buff_A_1_ce5           |    9|          2|    1|          2|
    |buff_A_1_ce6           |    9|          2|    1|          2|
    |buff_A_1_ce7           |    9|          2|    1|          2|
    |buff_A_1_ce8           |    9|          2|    1|          2|
    |buff_A_1_ce9           |    9|          2|    1|          2|
    |buff_A_1_we0           |    9|          2|    1|          2|
    |buff_A_address0        |   14|          3|   11|         33|
    |buff_A_ce0             |   14|          3|    1|          3|
    |buff_A_ce1             |    9|          2|    1|          2|
    |buff_A_ce10            |    9|          2|    1|          2|
    |buff_A_ce11            |    9|          2|    1|          2|
    |buff_A_ce12            |    9|          2|    1|          2|
    |buff_A_ce13            |    9|          2|    1|          2|
    |buff_A_ce14            |    9|          2|    1|          2|
    |buff_A_ce15            |    9|          2|    1|          2|
    |buff_A_ce2             |    9|          2|    1|          2|
    |buff_A_ce3             |    9|          2|    1|          2|
    |buff_A_ce4             |    9|          2|    1|          2|
    |buff_A_ce5             |    9|          2|    1|          2|
    |buff_A_ce6             |    9|          2|    1|          2|
    |buff_A_ce7             |    9|          2|    1|          2|
    |buff_A_ce8             |    9|          2|    1|          2|
    |buff_A_ce9             |    9|          2|    1|          2|
    |buff_A_we0             |    9|          2|    1|          2|
    |buff_B_1_address0      |   14|          3|   11|         33|
    |buff_B_1_ce0           |   14|          3|    1|          3|
    |buff_B_1_we0           |    9|          2|    1|          2|
    |buff_B_address0        |   14|          3|   11|         33|
    |buff_B_ce0             |   14|          3|    1|          3|
    |buff_B_we0             |    9|          2|    1|          2|
    |buff_x_1_address0      |   97|         19|    5|         95|
    |buff_x_1_address1      |   81|         17|    5|         85|
    |buff_x_1_ce0           |   14|          3|    1|          3|
    |buff_x_address0        |   97|         19|    5|         95|
    |buff_x_address1        |   81|         17|    5|         85|
    |buff_x_ce0             |   14|          3|    1|          3|
    |buff_y_out_1_address0  |   20|          4|    5|         20|
    |buff_y_out_1_ce0       |   20|          4|    1|          4|
    |buff_y_out_1_d0        |   14|          3|   32|         96|
    |buff_y_out_1_we0       |   14|          3|    1|          3|
    |buff_y_out_address0    |   20|          4|    5|         20|
    |buff_y_out_ce0         |   20|          4|    1|          4|
    |buff_y_out_d0          |   14|          3|   32|         96|
    |buff_y_out_we0         |   14|          3|    1|          3|
    |grp_fu_1838_ce         |   20|          4|    1|          4|
    |grp_fu_1838_p0         |   20|          4|   32|        128|
    |grp_fu_1838_p1         |   20|          4|   32|        128|
    |grp_fu_1842_ce         |   14|          3|    1|          3|
    |grp_fu_1842_p0         |   14|          3|   32|         96|
    |grp_fu_1842_p1         |   14|          3|   32|         96|
    |i_2_fu_194             |    9|          2|    7|         14|
    |i_fu_138               |    9|          2|    7|         14|
    |tmp1_1_address0        |   20|          4|    5|         20|
    |tmp1_1_ce0             |   20|          4|    1|          4|
    |tmp1_1_d0              |   14|          3|   32|         96|
    |tmp1_1_we0             |   14|          3|    1|          3|
    |tmp1_address0          |   20|          4|    5|         20|
    |tmp1_ce0               |   20|          4|    1|          4|
    |tmp1_d0                |   14|          3|   32|         96|
    |tmp1_we0               |   14|          3|    1|          3|
    |tmp2_1_address0        |   26|          5|    5|         25|
    |tmp2_1_ce0             |   14|          3|    1|          3|
    |tmp2_1_d0              |   14|          3|   32|         96|
    |tmp2_address0          |   26|          5|    5|         25|
    |tmp2_ce0               |   14|          3|    1|          3|
    |tmp2_d0                |   14|          3|   32|         96|
    |y_out_write            |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1456|        304|  482|       1832|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |add_ln14_reg_1139                                |   7|   0|    7|          0|
    |add_ln31_reg_1813                                |   7|   0|    7|          0|
    |ap_CS_fsm                                        |  28|   0|   28|          0|
    |buff_x_1_load_10_reg_1390                        |  32|   0|   32|          0|
    |buff_x_1_load_11_reg_1400                        |  32|   0|   32|          0|
    |buff_x_1_load_12_reg_1430                        |  32|   0|   32|          0|
    |buff_x_1_load_13_reg_1440                        |  32|   0|   32|          0|
    |buff_x_1_load_14_reg_1470                        |  32|   0|   32|          0|
    |buff_x_1_load_15_reg_1480                        |  32|   0|   32|          0|
    |buff_x_1_load_16_reg_1510                        |  32|   0|   32|          0|
    |buff_x_1_load_17_reg_1520                        |  32|   0|   32|          0|
    |buff_x_1_load_18_reg_1550                        |  32|   0|   32|          0|
    |buff_x_1_load_19_reg_1560                        |  32|   0|   32|          0|
    |buff_x_1_load_1_reg_1200                         |  32|   0|   32|          0|
    |buff_x_1_load_20_reg_1590                        |  32|   0|   32|          0|
    |buff_x_1_load_21_reg_1600                        |  32|   0|   32|          0|
    |buff_x_1_load_22_reg_1630                        |  32|   0|   32|          0|
    |buff_x_1_load_23_reg_1640                        |  32|   0|   32|          0|
    |buff_x_1_load_24_reg_1670                        |  32|   0|   32|          0|
    |buff_x_1_load_25_reg_1680                        |  32|   0|   32|          0|
    |buff_x_1_load_26_reg_1710                        |  32|   0|   32|          0|
    |buff_x_1_load_27_reg_1720                        |  32|   0|   32|          0|
    |buff_x_1_load_28_reg_1750                        |  32|   0|   32|          0|
    |buff_x_1_load_29_reg_1760                        |  32|   0|   32|          0|
    |buff_x_1_load_2_reg_1230                         |  32|   0|   32|          0|
    |buff_x_1_load_30_reg_1790                        |  32|   0|   32|          0|
    |buff_x_1_load_31_reg_1800                        |  32|   0|   32|          0|
    |buff_x_1_load_3_reg_1240                         |  32|   0|   32|          0|
    |buff_x_1_load_4_reg_1270                         |  32|   0|   32|          0|
    |buff_x_1_load_5_reg_1280                         |  32|   0|   32|          0|
    |buff_x_1_load_6_reg_1310                         |  32|   0|   32|          0|
    |buff_x_1_load_7_reg_1320                         |  32|   0|   32|          0|
    |buff_x_1_load_8_reg_1350                         |  32|   0|   32|          0|
    |buff_x_1_load_9_reg_1360                         |  32|   0|   32|          0|
    |buff_x_1_load_reg_1190                           |  32|   0|   32|          0|
    |buff_x_load_10_reg_1385                          |  32|   0|   32|          0|
    |buff_x_load_11_reg_1395                          |  32|   0|   32|          0|
    |buff_x_load_12_reg_1425                          |  32|   0|   32|          0|
    |buff_x_load_13_reg_1435                          |  32|   0|   32|          0|
    |buff_x_load_14_reg_1465                          |  32|   0|   32|          0|
    |buff_x_load_15_reg_1475                          |  32|   0|   32|          0|
    |buff_x_load_16_reg_1505                          |  32|   0|   32|          0|
    |buff_x_load_17_reg_1515                          |  32|   0|   32|          0|
    |buff_x_load_18_reg_1545                          |  32|   0|   32|          0|
    |buff_x_load_19_reg_1555                          |  32|   0|   32|          0|
    |buff_x_load_1_reg_1195                           |  32|   0|   32|          0|
    |buff_x_load_20_reg_1585                          |  32|   0|   32|          0|
    |buff_x_load_21_reg_1595                          |  32|   0|   32|          0|
    |buff_x_load_22_reg_1625                          |  32|   0|   32|          0|
    |buff_x_load_23_reg_1635                          |  32|   0|   32|          0|
    |buff_x_load_24_reg_1665                          |  32|   0|   32|          0|
    |buff_x_load_25_reg_1675                          |  32|   0|   32|          0|
    |buff_x_load_26_reg_1705                          |  32|   0|   32|          0|
    |buff_x_load_27_reg_1715                          |  32|   0|   32|          0|
    |buff_x_load_28_reg_1745                          |  32|   0|   32|          0|
    |buff_x_load_29_reg_1755                          |  32|   0|   32|          0|
    |buff_x_load_2_reg_1225                           |  32|   0|   32|          0|
    |buff_x_load_30_reg_1785                          |  32|   0|   32|          0|
    |buff_x_load_31_reg_1795                          |  32|   0|   32|          0|
    |buff_x_load_3_reg_1235                           |  32|   0|   32|          0|
    |buff_x_load_4_reg_1265                           |  32|   0|   32|          0|
    |buff_x_load_5_reg_1275                           |  32|   0|   32|          0|
    |buff_x_load_6_reg_1305                           |  32|   0|   32|          0|
    |buff_x_load_7_reg_1315                           |  32|   0|   32|          0|
    |buff_x_load_8_reg_1345                           |  32|   0|   32|          0|
    |buff_x_load_9_reg_1355                           |  32|   0|   32|          0|
    |buff_x_load_reg_1185                             |  32|   0|   32|          0|
    |grp_gesummv_Pipeline_lp1_fu_876_ap_start_reg     |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lp4_fu_963_ap_start_reg     |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lp5_fu_953_ap_start_reg     |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lprd_2_fu_859_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lpwr_fu_975_ap_start_reg    |   1|   0|    1|          0|
    |i_2_fu_194                                       |   7|   0|    7|          0|
    |i_fu_138                                         |   7|   0|    7|          0|
    |lshr_ln6_reg_1148                                |   5|   0|    5|          0|
    |select_ln33_reg_1833                             |  32|   0|   32|          0|
    |tmp2_1_addr_1_reg_1828                           |   5|   0|    5|          0|
    |tmp2_addr_1_reg_1823                             |   5|   0|    5|          0|
    |trunc_ln14_1_reg_1144                            |   1|   0|    1|          0|
    |trunc_ln14_reg_1131                              |   6|   0|    6|          0|
    |trunc_ln31_1_reg_1818                            |   1|   0|    1|          0|
    |trunc_ln31_reg_1805                              |   6|   0|    6|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |2170|   0| 2170|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       gesummv|  return value|
|alpha         |   in|   32|     ap_none|         alpha|        scalar|
|beta          |   in|   32|     ap_none|          beta|        scalar|
|A_0_address0  |  out|   11|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0  |  out|   11|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|   32|   ap_memory|           A_1|         array|
|B_0_address0  |  out|   11|   ap_memory|           B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0        |   in|   32|   ap_memory|           B_0|         array|
|B_1_address0  |  out|   11|   ap_memory|           B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0        |   in|   32|   ap_memory|           B_1|         array|
|x_address0    |  out|    6|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   32|   ap_memory|             x|         array|
|y_out_din     |  out|   32|     ap_fifo|         y_out|       pointer|
|y_out_full_n  |   in|    1|     ap_fifo|         y_out|       pointer|
|y_out_write   |  out|    1|     ap_fifo|         y_out|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

