<!doctype html>
<html lang="zh-Hans" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-standards/semi/semi-chapter-100">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.1">
<title data-rh="true">M11-0704 - ¬© SEMI 1988, 2004... | ÂçäÂØº‰ΩìÁü•ËØÜÊñáÊ°£Â∫ì</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-100"><meta data-rh="true" name="docusaurus_locale" content="zh-Hans"><meta data-rh="true" name="docsearch:language" content="zh-Hans"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="M11-0704 - ¬© SEMI 1988, 2004... | ÂçäÂØº‰ΩìÁü•ËØÜÊñáÊ°£Â∫ì"><meta data-rh="true" name="description" content="SEMIÊ†áÂáÜÊñáÊ°£"><meta data-rh="true" property="og:description" content="SEMIÊ†áÂáÜÊñáÊ°£"><link data-rh="true" rel="canonical" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-100"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-100" hreflang="zh-Hans"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-100" hreflang="x-default"><link rel="stylesheet" href="/semiconductor-docs/assets/css/styles.58e34f8c.css">
<link rel="preload" href="/semiconductor-docs/assets/js/runtime~main.876ff4c3.js" as="script">
<link rel="preload" href="/semiconductor-docs/assets/js/main.9c9bdf4d.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"dark")}()</script><div id="__docusaurus">
<div role="region" aria-label="Ë∑≥Âà∞‰∏ªË¶ÅÂÜÖÂÆπ"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Ë∑≥Âà∞‰∏ªË¶ÅÂÜÖÂÆπ</a></div><nav aria-label="‰∏ªÂØºËà™" class="navbar navbar--fixed-top navbar--dark"><div class="navbar__inner"><div class="navbar__items"><button aria-label="ÂàáÊç¢ÂØºËà™Ê†è" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/semiconductor-docs/"><b class="navbar__title text--truncate">‚ö° ÂçäÂØº‰ΩìÁü•ËØÜÂ∫ì</b></a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/ic-design/intro">ËäØÁâáËÆæËÆ°</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/process/intro">Â∑•Ëâ∫Âà∂ÈÄ†</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/eda-tools/intro">EDAÂ∑•ÂÖ∑</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/semiconductor-docs/docs/standards/intro">ÂçèËÆÆÊ†áÂáÜ</a><a class="navbar__item navbar__link" href="/semiconductor-docs/blog">ÊäÄÊúØÂçöÂÆ¢</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="ÂõûÂà∞È°∂ÈÉ®" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="ÊñáÊ°£‰æßËæπÊ†è" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" href="/semiconductor-docs/docs/standards/intro">ÂçèËÆÆ‰∏éÊ†áÂáÜ</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/intro">ÂçèËÆÆ‰∏éÊ†áÂáÜÊ¶ÇËø∞</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/secs-e5">SECS-II Ê†áÂáÜ</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">SEMIÊ†áÂáÜÂêàÈõÜ</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">CÁ≥ªÂàó - ÂÖ∂‰ªñ (Others)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-090">DÁ≥ªÂàó - ÊñáÊ°£ (Documentation)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-001">EÁ≥ªÂàó - ËÆæÂ§áËá™Âä®Âåñ (Equipment Automation)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-076">FÁ≥ªÂàó - ËÆæÊñΩ (Facilities)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-122">GÁ≥ªÂàó - Ê∞î‰Ωì (Gases)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-098">MÁ≥ªÂàó - ÊùêÊñô (Materials)</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-098">M1-0305 - ¬© SEMI 1978, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-099">M6-1000 - ¬© SEMI 1981, 20006...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-100">M11-0704 - ¬© SEMI 1988, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-101">M13-1103 - ¬© SEMI 1988, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-102">M19-91 - ¬© SEMI 1991, 19963...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-103">M24-1103 - ¬© SEMI 1994, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-104">M31-0705 - ¬© SEMI 1998, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-105">M37-0699 - ¬© SEMI 19992 Figure...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-106">M41-1101 - ¬© SEMI 2000, 20018...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-107">M48-1101 - ¬© SEMI 2001 11...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-108">M53-1103 - ¬© SEMI 2003 2...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-109">M57-0705 - ¬© SEMI 2004, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-110">M60-0305 - ¬© SEMI 2005 19...</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-111">PÁ≥ªÂàó - ÂÖâÊé©Ê®° (Photomask)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-137">SÁ≥ªÂàó - ÂÆâÂÖ® (Safety)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-152">TÁ≥ªÂàó - ËøΩÊ∫ØÊÄß (Traceability)</a></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/bus/amba-axi">ÊÄªÁ∫øÂçèËÆÆ</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/memory/ddr4-ddr5">Â≠òÂÇ®ÂçèËÆÆ</a></div></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="È°µÈù¢Ë∑ØÂæÑ"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="‰∏ªÈ°µÈù¢" class="breadcrumbs__link" href="/semiconductor-docs/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">ÂçèËÆÆ‰∏éÊ†áÂáÜ</span><meta itemprop="position" content="1"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">SEMIÊ†áÂáÜÂêàÈõÜ</span><meta itemprop="position" content="2"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">MÁ≥ªÂàó - ÊùêÊñô (Materials)</span><meta itemprop="position" content="3"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">M11-0704 - ¬© SEMI 1988, 2004...</span><meta itemprop="position" content="4"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">Êú¨È°µÊÄªËßà</button></div><div class="theme-doc-markdown markdown"><header><h1>M11-0704 - ¬© SEMI 1988, 2004...</h1></header><div class="pdf-download-card"><div class="pdf-download-card__header"><div class="pdf-download-card__icon">üì•</div><div class="pdf-download-card__title"><h3>‰∏ãËΩΩÂÆåÊï¥PDF</h3><p class="pdf-download-card__doc-title">M11-0704 - ¬© SEMI 1988, 2004...</p></div></div><div class="pdf-download-card__info"><div class="pdf-download-card__meta"><span class="pdf-download-card__label">Êñá‰ª∂Â§ßÂ∞è:</span><span class="pdf-download-card__value">N/A</span></div><div class="pdf-download-card__description">SEMIÊ†áÂáÜÊñáÊ°£</div></div><div class="pdf-download-card__actions"><a href="/pdfs/semi/100.pdf" class="pdf-download-card__button pdf-download-card__button--primary" download="100.pdf"><span class="pdf-download-card__button-icon">‚¨áÔ∏è</span>‰∏ãËΩΩPDF</a></div></div><hr><h2 class="anchor anchorWithStickyNavbar_LWe7" id="-Âπ∂ÊéíÊü•ÁúãmarkdownÊñáÊú¨--pdfÂéüÊñáÊ°£">üìñ Âπ∂ÊéíÊü•ÁúãÔºöMarkdownÊñáÊú¨ + PDFÂéüÊñáÊ°£<a href="#-Âπ∂ÊéíÊü•ÁúãmarkdownÊñáÊú¨--pdfÂéüÊñáÊ°£" class="hash-link" aria-label="üìñ Âπ∂ÊéíÊü•ÁúãÔºöMarkdownÊñáÊú¨ + PDFÂéüÊñáÊ°£ÁöÑÁõ¥Êé•ÈìæÊé•" title="üìñ Âπ∂ÊéíÊü•ÁúãÔºöMarkdownÊñáÊú¨ + PDFÂéüÊñáÊ°£ÁöÑÁõ¥Êé•ÈìæÊé•">‚Äã</a></h2><div class="splitViewContainer_iH6n"><div class="controlBar_iKDH"><div class="controlGroup_BBJh"><button class="controlButton_cxQo" aria-label="ÊäòÂè†Â∑¶‰æßÈù¢Êùø" title="ÊäòÂè†Markdown">üìù</button><button class="controlButton_cxQo" aria-label="ÊäòÂè†Âè≥‰æßÈù¢Êùø" title="ÊäòÂè†PDF">üìÑ</button><button class="controlButton_cxQo" aria-label="ÈáçÁΩÆÂ∏ÉÂ±Ä" title="ÈáçÁΩÆ‰∏∫ÈªòËÆ§Â∏ÉÂ±Ä">üîÑ</button></div><div class="hint_qO3d">üí° ÊãñÊãΩÂàÜÈöîÊù°Ë∞ÉÊï¥ÂÆΩÂ∫¶</div></div><div class="panesContainer_qYAM"><div id="split-pane-left" class="splitPane_s_c3 leftPane_O8eB" aria-hidden="false"><hr><p>title: &quot;M11-0704 - ¬© SEMI 1988, 2004...&quot;
description: &quot;SEMIÊ†áÂáÜÊñáÊ°£&quot;
sidebar_label: &quot;M11-0704 - ¬© SEMI 1988, 2004...&quot;
sidebar_position: 100
tags: <!-- -->[&#x27;SEMI&#x27;, &#x27;Standard&#x27;]<!-- -->
custom_props:
source_type: &#x27;pdf&#x27;
source_file: &#x27;semi-chapter-100.pdf&#x27;
chapter: 100</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="page_count-50">page_count: 50<a href="#page_count-50" class="hash-link" aria-label="page_count: 50ÁöÑÁõ¥Êé•ÈìæÊé•" title="page_count: 50ÁöÑÁõ¥Êé•ÈìæÊé•">‚Äã</a></h2><p>&lt;<!-- -->!-- Page 1 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 8 Figure 6Double Epi taxial Stacking Fault. Atomic Force Microscope image. Approximate SSIS event scattering size1.05 m</p><p>&lt;<!-- -->!-- Page 2 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 20049 Figure 7The Epitaxial Stacking Fault Cluster classification is used to define a group of ESFs in close proximity on thewafer surface. The group can either be overlapping or in a line (except when the line appears to be part of aPre-Epi Scratch). Magnification 500 times using Nomarski Interference Microscopy. Approximate SSISevent size, 0.20 m 20 m</p><p>&lt;<!-- -->!-- Page 3 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 10 Figure 8Composite Defect of polysilicon growth and stacking faults. Magnification 1000 times by NomarksiInterference Microscopy. Approximate SSIS image event size <!-- -->&gt;<!-- -->&gt;<!-- -->1.0 m 2 m</p><p>&lt;<!-- -->!-- Page 4 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200411 Figure 9The Compound ESF defect is an epi stacking fault that has a broken surface, but maintains the square shapeof an ESF. It typically scatters more light than a normal ESF because of the extra facets, so it is sized largerin a SSIS. Magnification 500 times using Nomarski Interference Microscopy. Approximate SSIS event size:280 m 5 m</p><p>&lt;<!-- -->!-- Page 5 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 12 Figure 10Composite Defect of polysilicon growth and stacking faults. Magnification 500 times by NomarksiInterference Microscopy. Approximate SSIS image event size <!-- -->&gt;<!-- -->&gt;<!-- -->1.0 m 5 m</p><p>&lt;<!-- -->!-- Page 6 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200413 Figure 11A Polysilicon Epitaxial Stacking Fault is a defect that covers a large area and is covered or surrounded byESFs. This classification is used when the surface appears to be poly-crystalline rather than single crystal. Itis almost always a Large Area Defect and is caused by a large particle that may still be visible (see BuriedParticle). Magnification 1500 times using Nomarski Interference Microscopy. Approximate SSIS event size,440 m 5 m</p><p>&lt;<!-- -->!-- Page 7 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 14 4.4 Other terms are defined as follows:4.4.1 autodoping, of an epitaxial layer incorporation of dopant originating from the substrateinto the epitaxial layer. Also called self-doping.NOTE 3: Sources of autodoping can be the back and frontsurfaces and edges of the substrate, other substrates in thereactor, the susceptor, or other parts of the depositionassembly.4.4.2 chemical vapor deposition, in semiconductortechnology  a process in which a controlled chemicalreaction produces a thin surface film.NOTE 4: Epitaxial growth is an example of a special case ofchemical vapor deposition (CVD).4.4.3 edge crown  the difference between the surfaceelevation 1/8 inch (3.2 mm) from the edge of the waferand the elevation at the wafer edge.4.4.4 effective layer thickness, of an epitaxial layer the depth from the front surface in which the net carrierdensity is within the specified limits.4.4.5 epi profile slope, of an epitaxial layer  thedifference between the net carrier density at 0.75 of thelayer thickness and the net carrier density at 0.25 of thelayer thickness divided by one-half the layer thickness: tNN tt5.025.075.0slopeprofileepi = m.kness,layer thicand,3-cmdensity,carriernet :where ==tN 4.4.6 epitaxial layer  a layer of single crystalsemiconductor material grown on a host substratewhich determines its orientation.4.4.7 epitaxy  the growth of a single crystal layer ona substrate of the same material, homoepitaxy; or on asubstrate of different material with a compatible crystalstructure, heteroepitaxy.4.4.8 flat zone, of an epitaxial layer  the depth fromthe front surface to the point where the net carrierdensity is 20% greater than or less than the average netcarrier density (see Section 7.3.2) of the region between0.25 and 0.75 of the layer thickness.4.4.9 laser light scattering event  a signal pulse thatexceeds a preset threshold, generated by the interactionof a laser beam with a discrete scatterer at a wafersurface as sensed by a detector. 4.4.10 thickness, of an epitaxial layer  the distancefrom the surface of the wafer to the layer-substrateinterface.4.4.11 transition width, of an epitaxial layer depositedon a more heavily doped substrate of the sameconductivity type  the difference between the layerthickness as determined by infrared reflectance (seeSection 7.3.1) and the flat zone based on the samethickness measurement. 5 Ordering Information5.1 Purchase orders for the epitaxial layer on substratesfurnished to this specification shall include thefollowing items:5.1.1 Substrate Characteristics5.1.2 Epitaxial Layer Characteristics5.1.2.1 Silicon Source for Epitaxial Growth (ifrequired) (see Note 3.)5.1.2.2 Epitaxial Layer Conductivity Type and DopingSource (see Note 3.)5.1.2.3 Etch Removal (if required)5.1.2.4 Epitaxial Layer Center Point Thickness andThickness Tolerances5.1.2.5 Epitaxial Layer Thickness Variation Range5.1.2.6 Epitaxial Layer Centerpoint Net CarrierDensity and Net Carrier Density Tolerances (see Note4.)5.1.2.7 Epitaxial Layer Net Carrier Density VariationRange5.1.2.8 Epitaxial Layer Defect Limits5.1.3 Methods of Test and Measurements (see Section7.)5.1.4 Lot Acceptance Procedures (see Section 8.)5.1.5 Certification (if required) (see Section 9.)5.1.6 Packing and Marking (see Section 10.)NOTE 5: The dopant, doping method, and growth method aredifficult to ascertain in the finished wafers. Verification testprocedures or certification of these characteristics shall beagreed upon between the supplier and the purchaser. (SeeSection 9.)NOTE 6: Care should be taken in converting between carrierdensity and resistivity using SEMI MF723. Multipleconversions may introduce differences in values. Forexample, converting from carrier density (C i) to resistivityand back to carrier density (C f), may result in Ci not equalingCf.</p><p>&lt;<!-- -->!-- Page 8 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200415 6 Requirements6.1 As a minimum, the substrate shall conform toSEMI M1 and the appropriate individual polishedmonocrystalline silicon wafer standard.6.2 Epitaxial wafer defects shall not exceed the limit asgiven in Table 1.6.2.1 Limits for slip, which may require destructivetesting, shall be specified in a purchase order togetherwith an appropriate test method. In the absence ofanother specification, the wafer will contain no sliplines within the quality area. (See Table 1, Note 1.)NOTE 7: When an unetched wafer is observed for slip it isimpossible to differentiate between slip and linear misfit lines.6.3 Layer Thickness Variation  Unless otherwisespecified, the thickness variation shall be determinedfrom value measured at the center and locationscentered 12 mm ¬± 1 mm from the periphery, ondiameters both parallel and perpendicular to theprimary flat, 100tttt(%)Variation minmaxminmax+= where tmax and t min denote the maximum and minimumthickness values measured. The 12 mm locations havebeen defined based on instrument processing andfixturing considerations.6.4 Layer Net Carrier Density Variation  The netcarrier density variation shall be determined fromvalues measured at the center and locations with centerof the probe at 12 mm ¬± 1 mm from the periphery, ondiameters both parallel and perpendicular to theprimary flat, 100NNNN(%)Variation minmaxminmax+= where N max and N min denote the maximum andminimum values measured. The 12 mm locations havebeen defined based on instrument processing andfixturing considerations. 7 Test Methods and Measurements7.1 Measurements shall be carried out in conformancewith the specified SEMI Test Methods. Where nomethods are specified or where choices are given, thesupplier and purchaser shall agree in advance on themeans for making the measurement.7.2 Substrates  Determine in accordance withmethods specified in SEMI M1. 7.3 Epitaxial Layer7.3.1 Thickness  Determine in accordance withSEMI MF95 or SEMI MF110.NOTE 8: In the case of thin layers and graded dopingtransitions, SEMI MF95 and SEMI MF110 may not besuitable. See the scopes of these test methods to determinetheir limitations. In all cases, there is a possibility that varioustypes of infrared reflectance instrumentation may result indifferent values of epitaxial layer thickness. Therefore, theinstrumentation used shall be agreed upon between supplierand purchaser.7.3.2 Net Carrier Density  Determine by method(s)agreed upon between supplier and purchaser.NOTE 9: SEMI MF1392 and SEMI MF1393 are methods formeasuring net carrier density using a mercury probe contact.If resistivity is measured, as by SEMI MF374 or SEMIMF525, conversion to dopant density shall be made usingSEMI MF723. Net carrier density of very heavily dopedlayers (or substrates) may be found using SEMI MF398. Netcarrier density profiles may be determined directly inaccordance with SEMI MF1392 or SEMI MF1393 orindirectly in accordance with SEMI MF672, with conversionfrom resistivity to net carrier density in accordance withSEMI MF723. If the method used for determining the netcarrier density profile is not the same as that used todetermine the center-point net carrier density, correlationbetween the two methods used shall be established.7.3.3 Epitaxial Wafer Defects  Determine inaccordance with the methods given in Table 1.7.3.3.1 Surface inspection shall be performed beforeany other testing. Wafers may be cleaned prior toinspection to minimize difficulty in the visualinspection of defects other than foreign matter.7.3.3.2 Slip  Determine by methods agreed uponbetween supplier and purchaser.7.3.3.3 Automatic surface inspection technology isbeing developed to detect and discriminate surfacedefects. The extended definitions in Section 4.3 areintended to facilitate this development.NOTE 10: For observation of gross slip, examination of theepitaxial layer under the illumination conditions specified inSection 12.2 of SEMI MF523 may suffice. For moredemanding applications, it may be desirable to etch thesurface in accordance with SEMI MF1726 prior to the visualinspection.7.4 If substrates of different type and net carrierdensity than the product substrates are to be used fordeposition control, their type, resistivity, and quantityper run or lot shall be agreed upon between supplier andpurchaser.</p><p>&lt;<!-- -->!-- Page 9 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 16 Table 1 IC Epitaxial Wafers - Basic Surface Criteria Item Characteristics MaximumAcceptability Limits Test Method Notes and ReferenceDocuments1 Stacking Faults 1 per cm2 SEMI MF1726 12 Slip None SEMI MF523 or SEMI MF1726 1, 5, 63 Dislocations None SEMI MF1726 14 Total LocalizedLight Scatterers2000 per m2 ‚â• 0.5 m LSE, based on calibration ofsurface scanning inspection systems withlatex spheres, 90% capture rate 1, 7Table 2 5 Haze None SEMI MF523 Section 12.2 4, 76 Scratches None SEMI MF523 Section 12.2 2, 77 Edge Chips None SEMI MF523 Section 12.28 Foreign Matter None SEMI MF523 Section 12.3 49 Back SurfaceContaminationNone SEMI MF523 Section 12.4 4 NOTE 1: Defect limits shall apply to quality area, which is defined as the entire wafer surface except a defined outer annulus of 4 mm and anyarea included in a window where there is a laser identification mark.NOTE 2: The cumulative AQL for both front surface and back surface of wafer is 2.5.NOTE 3: The cumulative AQL for both front surface and back surface of wafer is 1.0.NOTE 4: Any adherent contaminants, such as stains, glovemarks, dirt, smudges, warps, and solvent residues. This characteristic does not includepoint defects. Any nonadherent contamination or particulate matter easily removed by industry-accepted cleaning techniques shall not constituteforeign matter or haze.NOTE 5: Test method(s) to be agreed upon between supplier and purchaser.NOTE 6: For observation of gross slip, examine the epitaxial layer under illumination conditions specified in Section 12.2 of SEMI MF523. Formore demanding applications, it may be desirable to etch the surface in accordance with SEMI MF1726.NOTE 7: In todays technology, it may be possible to do this inspection using automated laser scanning systems; however, a standard testprocedure has yet to be developed. Application of automated inspection must be agreed upon between supplier and user. 8 Sampling8.1 Unless otherwise specified, appropriate samplesizes shall be selected from each lot according toANSI/ASQC Z1.4-1993. Quality characteristics shallbe assigned an acceptable quality level (AQL) inaccordance with ANSI/ASQC Z1.4-1993. Inspectionlevels shall be agreed upon between supplier andpurchaser. Accept and reject criteria are to be based ondefective wafers, not on defective characteristics.8.2 Unless otherwise specified, the following AQLsshall be assigned:8.2.1 Epitaxial Layer Center-point Thickness andVariation, 1%;8.2.2 Epitaxial Layer Center Net Carrier Density andVariation, 1%;8.2.3 Epitaxial Wafer Defects, Cumulative, 2.5%. 9 Certification9.1 Upon request of the purchaser in the contract ororder, a manufacturers or suppliers certification thatthe material was manufactured and tested in accordance with this specification, together with a report of the testresults, shall be furnished at the time of shipment.9.2 The supplier and purchaser may agree that thematerial shall be certified as capable of meetingcertain requirements. In this context, capable ofmeeting shall signify that the supplier is not requiredto perform the appropriate tests in Section 7; however,if the purchaser performs the test and the material failsto meet the requirement, the material may be subject torejection. 10 Packing and Marking10.1 Special packing requirements shall be subject toagreement between the supplier and the purchaser.Otherwise all wafers shall be handled, inspected, andpacked in such a manner as to avoid chipping,scratches, and contamination, and in accordance withthe best industry practices to provide protection againstdamage during shipment.</p><p>&lt;<!-- -->!-- Page 10 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200417 10.2 The wafers supplied under this specification shall be identified by appropriately labeling the outside of eachbox or container and each subdivision thereof in which it may reasonably be expected that the wafers will be storedprior to further processing. Identification shall include suppliers name and reference number, purchasers p.o.number, quantity, dopant, orientation, conductivity type of substrates and epitaxial layers, carrier density, andthickness of the epitaxial layer. The reference number assigned by the supplier shall provide ready access toinformation concerning the fabrication history of the particular wafers in that lot. Such information shall be retainedon file at the manufacturers facility for at least one year after that particular lot has been shipped. 11 Guides11.1 The specifications in the epitaxial guides are examples which were formed by a consensus of viewpoints. Theymay or may not be used as a foundation to specify an epitaxial wafer for use in device manufacture. Their usefulnesscan be increased by considering the guides prior to developing a device design or process. The required specificationis deter-mined by the device and the process design, the guides are suggestions from which a specification canevolve.11.2 An epitaxial guide can be viewed as a generic epitaxial wafer specification or as an example of a specification.These tables provide common epitaxial wafer characteristics which describe starting wafers useful for themanufacture of some twin tub CMOS devices.11.3 The guides in Tables 3, 4, 5, 6, 7, 8, 9, and 10 provide a series of options intended to increase the awareness ofepitaxial specifications and to provide information from which a specification can be formulated.11.4 SEMI M18 was used as a template for formulating these tables. When suitable to the application, the guidescan be used intact, reducing the proliferation of specifications and formats.11.4.1 Table 3 is representative of 1.0 m design rule epitaxial wafer criteria.11.4.2 Table 4 is typical of an epitaxial wafer criteria for custom twin tub CMOS, 0.35 m design rule devices, suchas, but not limited to ASICs, FPGAs, linears, DSPs, and microprocessors.11.4.3 Table 5 is typical of an epitaxial wafer criteria for 0.35 m design rule devices such as 64 megabit DRAMs.11.4.4 Table 6 is typical of epitaxial wafer criteria for twin tub CMOS, 0.25 m design rule devices, such as, butnot limited to ASICs, FPGAs, linears, DSPs, and microprocessors.11.4.5 Table 7 is typical of epitaxial wafer criteria for twin tub CMOS, 0.18 m design rule devices.11.4.6 Table 8 is typical of epitaxial wafer substrate criteria for a wafer pre-epitaxial that will be used in twin tubCMOS, 0.25 m design rule devices.11.4.7 Table 9 is typical of epi wafer criteria for twin tub CMOS, 0.13 m design rule devices.11.4.8 Table 10 is typical of epi wafer criteria that can be used to develop a wafer specification for 90 nm DesignRule CMOS devices.Table 2 Equivalent Units for Localized Light ScatterersDiameter1 100 125 150 200 300Densityper m 2Localized Light Scatterers per WaferDensityper cm2 100 1 1 2 3 7 0.01200 1 2 3 6 13 0.02300 2 3 5 9 20 0.03400 3 4 6 12 27 0.04500 3 5 8 14 33 0.05600 4 6 10 17 40 0.06700 5 8 11 20 47 0.07800 5 9 13 23 54 0.08</p><p>&lt;<!-- -->!-- Page 11 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 18 Diameter1 100 125 150 200 300Densityper m 2Localized Light Scatterers per WaferDensityper cm2 900 6 10 14 26 60 0.091000 7 11 16 29 67 0.101100 7 12 17 32 74 0.111200 8 13 19 35 80 0.121300 9 14 21 38 87 0.131400 9 15 22 41 94 0.141500 10 16 24 43 100 0.151600 11 17 25 46 107 0.161700 11 18 27 49 114 0.171800 12 19 29 52 121 0.181900 13 20 30 55 127 0.192000 13 22 32 58 134 0.202100 14 23 33 61 141 0.212200 15 24 35 64 147 0.222300 15 25 36 67 154 0.232400 16 26 38 69 161 0.242500 17 27 40 72 167 0.252600 17 28 41 75 174 0.262700 18 29 43 78 181 0.272800 19 30 44 81 188 0.282900 19 31 46 84 194 0.293000 20 32 48 87 201 0.303100 21 33 49 90 208 0.313200 21 34 51 93 214 0.323300 22 35 52 96 221 0.333400 23 37 54 98 228 0.343500 23 38 55 101 234 0.353600 24 39 57 104 241 0.363700 25 40 59 107 248 0.373800 25 41 60 110 254 0.383900 26 42 62 113 261 0.394000 27 43 63 116 268 0.404100 27 44 65 119 275 0.414200 28 45 67 122 281 0.424300 29 46 68 124 288 0.434400 29 47 70 127 295 0.444500 30 48 71 130 301 0.454600 31 49 73 133 308 0.464700 31 51 74 136 315 0.474800 32 52 76 139 321 0.484900 33 53 78 142 328 0.495000 33 54 79 145 335 0.50</p><p>&lt;<!-- -->!-- Page 12 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200419 Table 3 Guide for Specification of 1.0 m Design Rule, Twin-Tub CMOS, Epitaxial WafersCUSTOMER: PART NUMBER: REVISION: DATE:TESTING LEVELWAFER TEST PIECEM18 ITEM # SPECIFICATION 100% SAMPLE 100% SAMPLE11. GENERAL EPITAXIAL WAFER AND LAYER CHARACTERISTICS11.1 Conductivity Type/Structurep/p+ 11.2 Primary Dopant Boron11.3 Silicon Source Gas Fixed11.4 Reactor Type FixedCarrier Density (Center) 2.00 ¬± 1.0  1015Units carriers per cm311.5 Test Method Mercury Probe SEMI MF139211.6 Carrier Density Variation 10% max per SEMI M1111.7 Thickness (Center) Target ¬± 10%11.8 Thickness Variation 10% per SEMI M1111.11 Phantom Layer none12. MECHANICAL CHARACTERISTICS: POST EPI12.5 Flatness/Site 95% of the 18 mm  18 mm sites ‚â§ 0.5 m (SFQD)includes partial sites13. FRONT SURFACE CHARACTERISTICS13.1 Stacking Faults 1 per cm2 maximum13.2 Slip/Dislocations none per SEMI MF172613.14 Localized Light Scatterers 2000 per m2 max. ‚â• 0.5 m LSE, based on calibrationof surface scanning inspection systems with latexspheres, 90% capture rate13.5 Scratches none per SEMI MF523, Section 12.213.6 Dimples none per SEMI MF523, Section 12.313.7 Orange Peel none per SEMI MF523, Section 12.313.8 Cracks/Fractures none per SEMI MF523, Section 12.313.9 Crows Feet none per SEMI MF523, Section 12.313.10 Edge Chips none per SEMI MF 523, Section 12.313.12 Haze none per SEMI MF523, Section 12.212.13 Foreign Matter none per SEMI MF523, Section 12.313.15 Nominal Edge Exclusion 4 mmSurface Metals ‚â§ 1  1012 per cm2 for Zn, Al, Ni ‚â§ 2  1011 per cm2 foreach element: Na, Cr, K, Fe, Cu14. BACK SURFACE CHARACTERISTICS14.1 Contamination none per SEMI MF523, Section 12.415. OTHER CHARACTERISTICS - POLISHED WAFER: EPITAXIAL SUBSTRATE  MEETS SEMI M115.1 Resistivity 0.0050.020 Œ©cm15.2 Back Seal polysilicon <!-- -->[<!-- --> <!-- -->]<!-- -->, silicon oxide <!-- -->[<!-- --> <!-- -->]<!-- -->, silicon nitride <!-- -->[<!-- --> <!-- -->]<!-- -->,combination and thickness as required, none <!-- -->[<!-- --> <!-- -->]<!-- -->15.3 Nominal Diameter 125 mm <!-- -->[<!-- --> <!-- -->]<!-- -->, 150 mm <!-- -->[<!-- --> <!-- -->]<!-- -->, 200 mm <!-- -->[<!-- --> <!-- -->]<!-- -->, 300 mm <!-- -->[<!-- --> <!-- -->]</p><p>&lt;<!-- -->!-- Page 13 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 20 Table 4 Guide for the Specification of 0.35 m Design Rule, Twin-Tub CMOS, Epitaxial WafersCUSTOMER: PART NUMBER: REVISION: DATE:TESTING LEVELWAFER TEST PIECEM18 ITEM # SPECIFICATION 100% SAMPLE 100% SAMPLE11. GENERAL EPITAXIAL WAFER AND LAYER CHARACTERISTICS11.1 Conductivity Type/Structurep/p+ 11.2 Primary Dopant Boron11.3 Silicon Source Gas Fixed11.4 Reactor Type FixedNet Carrier Density(Center)2.00 ¬± 0.5  1015 Units carriers per cm311.5 Test Method Mercury Probe SEMI MF1392 or SEMI MF139311.6 Net CarrierDensityVariation10% max per SEMI M11 11.7 Thickness (Center) Target ¬± 5% (1)11.8 Thickness Variation 10% per SEMI M1111.11 Phantom Layer none12. MECHANICAL CHARACTERISTICS: POST EPI12.5 Flatness/Site 95% of the 22 mm  22 mm ‚â§ 0.23 um (SFQD)includes partial sites13. FRONT SURFACE CHARACTERISTICS13.1 Stacking Faults 0.1 per cm2 maximum13.2 Slip/Dislocations none per SEMI MF172613.5 Scratches none per SEMI MF523, Section 12.213.6 Dimples none per SEMI MF523, Section 12.313.7 Orange Peel none per SEMI MF523, Section 12.313.8 Cracks/Fractures none per SEMI MF523, Section 12.313.9 Crows Feet none per SEMI MF523, Section 12.313.10 Edge Chips none per SEMI MF523, Section 12.313.12 Haze none per SEMI MF523, Section 12.213.13 Foreign Matter none per SEMI MF523, Section 12.3TBD Localized Light Scatterers 2000 per m2 max. ‚â• 0.2 m size, based on calibrationof surface scanning inspection systems with latexspheres, 90% capture rate13.15 Nominal Edge Exclusion 4 mm for all front surface characteristics exceptcracks/fractures, edge chips, crows feet, and foreignmatter7.1 Surface Metals ‚â§ 1  1011 atoms per cm2 for each element:Na, Al, Cr, K, Fe, Ni, Cu, Zn14. BACK SURFACE CHARACTERISTICS14.1 Contamination none per SEMI MF523, Section 13.4TBD Back Seal user specified15. OTHER CHARACTERISTICS: POLISHED WAFER-EPITAXIAL SUBSTRATE  MUST MEET SEMI M1 EXCEPTAS NOTED2.1 Resistivity 0.0050.010 Œ©cmTBD Bulk Micro Defects user specified</p><p>&lt;<!-- -->!-- Page 14 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200421 CUSTOMER: PART NUMBER: REVISION: DATE:TESTING LEVELWAFER TEST PIECEM18 ITEM # SPECIFICATION 100% SAMPLE 100% SAMPLETBD Denuded Zone user specifiedTBD Back Seal polysilicon <!-- -->[<!-- --> <!-- -->]<!-- -->, silicon oxide <!-- -->[<!-- --> <!-- -->]<!-- -->, silicon nitride <!-- -->[<!-- --> <!-- -->]<!-- -->,combination and thickness as required, none <!-- -->[<!-- --> <!-- -->]<!-- -->6.1 Diameter 125 mm <!-- -->[<!-- --> <!-- -->]<!-- -->, 150 mm <!-- -->[<!-- --> <!-- -->]<!-- -->, 200 mm <!-- -->[<!-- --> <!-- -->]<!-- -->, 300 mm <!-- -->[<!-- --> <!-- -->]<!-- --> Table 5 Guide for the Specification of 0.35 m Design Rule Epitaxial Wafers for DRAM ApplicationsCUSTOMER: PART NUMBER: REVISION: DATE:TESTING LEVELWAFER TEST PIECEM18 ITEM # SPECIFICATION 100% SAMPLE 100% SAMPLE11. GENERAL EPITAXIAL WAFER AND LAYER CHARACTERISTICS11.1 Conductivity Type/Structurep/p+ 11.2 Primary Dopant Boron11.3 Silicon Source Gas not specified11.4 Growth Method not specifiedNet CarrierDensity(Center)Target must be ‚â• 1.34  1015 Tolerance ¬± 25% of target Units Carriers per cm311.5 Test Method SEMI MF1392 or SEMI MF139311.6 Net CarrierDensityVariation¬± 20% per SEMI M11 11.7 Thickness (Center) Target must be ‚â§ 5 m, Tolerance ¬± 5 % (1) or target11.8 Thickness Variation 10% per SEMI M1111.9 Transition Width user specified11.11 Phantom Layer none6. MECHANICAL CHARACTERISTICS: PRE EPI6.11 Warp user specified6.13 Global Flatness 3 m max. (GFLR)6.8 Total ThicknessVariation (TTV)5 m max. (GBIR) 6.14 Flatness/Site 95% of the 22 mm  22 mm sites ‚â§ 0.35 m (SFQD),partial sites not included, substrate form13. FRONT SURFACE CHARACTERISTICS13.1 Stacking Faults 0.1 per cm2 maximum13.2 Slip/Dislocations total length ‚â§ diameter/2 per SEMI MF172613.10 Edge Chips none per SEMI MF523, Section 12.313.14 Localized Light Scattersincluding haze, stackingfaults and scratches2000 per m2 max. ‚â• 0.16 m size, based on calibration ofsurface scanning inspection systemswith latex spheres, 90% capture rate13.15 Nominal Edge Exclusion 4 mm for all front surface characteristics exceptcracks/fractures, edge chips, crows feet, and foreignmatter</p><p>&lt;<!-- -->!-- Page 15 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 22 CUSTOMER: PART NUMBER: REVISION: DATE:TESTING LEVELWAFER TEST PIECEM18 ITEM # SPECIFICATION 100% SAMPLE 100% SAMPLE7.1 Surface Metals ‚â§ 1  1011 atoms per cm2 for each element:Na, Al, Cr, K, Fe, Ni, Cu, Zn14. BACK SURFACE CHARACTERISTICS14.1 Contamination none per SEMI MF523, Section 12.414.2 Back Seal Silicon Oxide <!-- -->[<!-- --> <!-- -->]<!-- -->, None <!-- -->[<!-- --> <!-- -->]<!-- -->15. OTHER CHARACTERISTICS: POLISHED WAFER, EPITAXIAL - SUBSTRATE - MUST MEET SEMI M1 EXCEPTAS NOTED2.1 Resistivity 0.0050.010 Œ©cm or 0.0100.020 Œ©cmSubstrate Resistivity BacksealRequired0.0050.010 Œ©cm yes0.0100.020 Œ©cm user specifiedTBD Bulk Micro Defects user-specifiedTBD Denuded Zone user-specified6.1 Nominal Diameter 200 mm only6.3 Primary Flat/Notch Notch OnlyTBD Extrinsic Getter user-specified5.1 Laser Mark Identification SEMI M133.1 Oxygen Concentration ‚â§ 1.5  1018 atoms/cm3 (per in-processmonitoring only) correlated to SEMIMF121-79 equivalentTBD Inspection Sheet Certificate required in a standard format tobe determinedNOTE 1: TBD - Number to be determined by M18 Task Force, which will also develop EDI coding. Table 6 Guide for the Specification of 0.25 Micron Design Rule, Twin-Tub CMOS, Epitaxial WafersCUSTOMER: PART NUMBER: REVISION: DATE:TESTING LEVELWAFER TEST PIECEM18 ITEM # SPECIFICATION 100% SAMPLE 100% SAMPLE11. GENERAL EPITAXIAL WAFER AND LAYER CHARACTERISTICS11.1 Conductivity Type/Structurep/p+ 11.2 Primary Dopant Boron11.3 Silicon Source Gas fixed by agreement11.4 Reactor Type fixed by agreementNet Carrier Density(Center)2.00  1015 target¬± 25% (2) tolerance1.34  1015 minimumUnits carriers per cm3 11.5 Test Method Mercury Probe SEMI MF1392 or SEMI MF139311.6 Net CarrierDensityVariation10% maximum per SEMI M11</p><p>&lt;<!-- -->!-- Page 16 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200423 CUSTOMER: PART NUMBER: REVISION: DATE:TESTING LEVELWAFER TEST PIECEM18 ITEM # SPECIFICATION 100% SAMPLE 100% SAMPLE11.7 Thickness (Center) target by agreement within 25 m range ¬± 5% (1)tolerance11.8 Thickness Variation 10% per SEMI M1111.11 Phantom Layer none12. MECHANICAL CHARACTERISTICS: POST EPI12.5 Flatness/Site ‚â§ 0.25 um (SFQR), site size 22 mm  22 mm including partialsites, PUA to be negotiated (See NOTE 1.)13. FRONT SURFACE CHARACTERISTICS13.1 Stacking Faults 0.03/cm2 maximum (See NOTE 2.)13.2 Slip/Dislocations none per SEMI MF1726, slip with a depth <!-- -->&lt;<!-- --> 0.1 m acceptable13.5 Scratches none per SEMI MF523, Section 12.213.6 Dimples none per SEMI MF523, Section 12.313.7 Orange Peel none per SEMI MF523, Section 12.313.8 Cracks/Fractures none per SEMI MF523, Section 12.313.9 Crows Feet none per SEMI MF523, Section 12.313.10 Edge Chips none per SEMI MF523, Section 12.313.12 Haze none per SEMI MF523, Section 12.213.13 Foreign Matter none per SEMI MF523, Section 12.30.36 per cm2 maximum ‚â• 0.16 m LSE(See NOTE 3.)TBD Localized LightScattererscalibrate using SEMI M5313.15 Nominal EdgeExclusion4 mm for all front surface characteristics exceptcracks/fractures, edge chips, crows feet, and foreign matter.‚â§ 5  1010 atoms per cm2 for each of the following elements:Ca, Cr, Co, Cu, Fe, K, Mn, Mo, Na, Ni, Ti.7.1 Surface Metals ‚â§ 1  1011 atoms per cm2 for each of the following elements:Al, V, Zn.14. BACK SURFACE CHARACTERISTICS14.1 Contamination none per SEMI MF523, Section 13.4TBD Back Seal user specified15. OTHER CHARACTERISTICS: POLISHED WAFER-EPITAXIAL SUBSTRATE  MUST MEET SEMI M1 (except whennoted)2.1 Resistivity 0.0050.010 Œ©cm <!-- -->[<!-- --> <!-- -->]<!-- -->, 0.0100.020 Œ©cm <!-- -->[<!-- --> <!-- -->]<!-- -->TBD Bulk Micro Defects by agreementTBD Denuded Zone by agreementTBD Back Seal polysilicon <!-- -->[<!-- --> <!-- -->]<!-- -->, silicon oxide <!-- -->[<!-- --> <!-- -->]<!-- -->, combinations and thickness byagreement, none <!-- -->[<!-- --> <!-- -->]<!-- -->6.1 Diameter 125 mm <!-- -->[<!-- --> <!-- -->]<!-- -->, 150 mm <!-- -->[<!-- --> <!-- -->]<!-- -->, 200 mm <!-- -->[<!-- --> <!-- -->]<!-- -->, 300 mm <!-- -->[<!-- --> <!-- -->]<!-- -->NOTE 1: Based on 1997 process capability. PUA is estimated to be 90%.NOTE 2: Based on 1997 process capability.NOTE 3: This requirement is mathematically consistent with the SIA Roadmap value of 0.6 per cm2 maximum ‚â• 0.12 m LSE. The SIARoadmap value was transformed using draft international standard ISO/DIS 14644-1 which follows the equation: 0.36 per cm2 = 0.60 per cm2/(0.16 m /0.125 m) 2.1 .NOTE 4: TBD  Number to be determined by M-18 Task Force which will also develop EDI coding.</p><p>&lt;<!-- -->!-- Page 17 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 24 Table 7 Guide For The Specification Of 0.18 Micron Design RuleITEM p/p- EPITAXIALCIRCUIT WAFER(DRAM) p/p+ EPITAXIALCIRCUIT WAFER(Logic/DRAM) p/p++ EPIAXIALCIRCUIT WAFER(Logic)1.0 GENERAL CHARACTERISTICS1.1 Growth Method Cz or MCz <!-- -->*<!-- --> Cz or MCz <!-- -->*<!-- --> Cz or MCz <!-- -->*<!-- -->1.2 Crystal Orientation/Tolerance <!-- -->{<!-- -->100<!-- -->}<!-- --> ¬± 1¬∞ <!-- -->{<!-- -->100<!-- -->}<!-- --> ¬± 1¬∞ <!-- -->{<!-- -->100<!-- -->}<!-- --> ¬± 1¬∞1.3 Conductivity Type p/p- p/p+ p/p++1.4 Dopant Boron Boron Boron1.5 Nominal Edge Exclusion 3 mm 3 mm 3 mm2.0 ELECTRICAL CHARACTERISTICS2.1.1 Resistivity (Center Point) 0.815 Œ©cm<!-- -->*<!-- -->(match epi layer)0.010.02 Œ©cm<!-- -->*<!-- --> 0.0050.010 Œ©cm<!-- -->*<!-- --> 2.1.2 Resistivity (Tolerance) (see row 2.1.1) (see row 2.1.1) (see row 2.1.1)2.2 Radial Resistivity Variation (RRG) <!-- -->&lt;<!-- --> 20% <!-- -->*<!-- --> <!-- -->&lt;<!-- --> 20% <!-- -->*<!-- --> <!-- -->&lt;<!-- --> 20% <!-- -->*<!-- -->2.3 Resistivity Striations NS <!-- -->*<!-- --> (See Note 2.) NS <!-- -->*<!-- --> (See Note 2.) NS <!-- -->*<!-- --> (See Note 2.)2.4 Minority Carrier Recombination Lifetime NS <!-- -->*<!-- --> (See Note 2.) NS <!-- -->*<!-- --> (See Note 2.) NS <!-- -->*<!-- --> (See Note 2.)3.0 CHEMICAL CHARACTERISTICS3.1.1 Oxygen Concentration (Nominal) user/supplier user/supplier user/supplier3.1.2 Oxygen Concentration (Tolerance: withinshipment variation)¬± 1.5 ppma <!-- -->*<!-- --> ¬± 2.0 ppma <!-- -->*<!-- -->(See Note 3.)¬± 2.0 ppma <!-- -->*<!-- -->(See Note 3.)3.2 Radial Oxygen Variation ‚â§ 10% <!-- -->*<!-- -->10 mm from Edge‚â§ 10% <!-- -->*<!-- -->10 mm from Edge‚â§ 10% <!-- -->*<!-- -->10 mm from Edge3.3 Carbon Concentration ‚â§ 0.5 ppma <!-- -->*<!-- --> See Note 3 See Note 34.0 STRUCTURAL CHARACTERISTICS4.1 Dislocation Etch Pit Density NS (See Note 2.) NS (See Note 2.) NS (See Note 2.)4.2 Slip none none none4.3 Lineage none none none4.4 Twin none none none4.5 Swirl none none none4.6 Shallow Pits none none none4.7 Oxidation-Induced Stacking Faults (OSF) NS <!-- -->*<!-- --> (See Note 2.) NS <!-- -->*<!-- --> (See Note 2.) NS <!-- -->*<!-- --> (See Note 2.)4.8 Oxide Precipitates (BMD) Oi Reduction (Oi ) user/supplier user/supplier user/supplier5.0 WAFER PREPARATION CHARACTERISTICS5.1 Wafer ID Marking Per SEMI M1 Per SEMI M1 Per SEMI M15.2 Front Surface Thin Film(s)5.3 Denuded Zone user/supplier user/supplier user/supplier5.4 Extrinsic Gettering Treatment user/supplier user/supplier user/supplier5.5 Backseal none None or as user/supplier agreementNone or as user/supplier agreement5.6 Annealing None or as user/supplier agreementNone or as user/supplier agreementNone or as user/supplier agreement6.0 MECHANICAL CHARACTERISTICS6.1 Diameter 300 ¬± 0.2 mmor200 ¬± 0.2 mm 300 ¬± 0.2 mmor200 ¬± 0.2 mm 300 ¬± 0.2 mmor200 ¬± 0.2 mm6.2 Diameter Notch Dimensions Per SEMI M1 Per SEMI M1 Per SEMI M16.2.1 Notch Depth 1 + 0.25,-0.00 mm1 + 0.25,-0.00 mm1 + 0.25,-0.00 mm</p><p>&lt;<!-- -->!-- Page 18 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200425 ITEM p/p- EPITAXIALCIRCUIT WAFER(DRAM) p/p+ EPITAXIALCIRCUIT WAFER(Logic/DRAM) p/p++ EPIAXIALCIRCUIT WAFER(Logic)6.2.2 Notch Angle 90 +5, -1 degrees 90 +5, -1 degrees 90 +5, -1 degrees6.3 Notch Orientation <!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> ¬± 1¬∞ <!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> ¬± 1¬∞ <!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> ¬± 1¬∞6.6 Edge Profile<!-- -->*<!-- --> Per SEMI M1 Per SEMI M1 Per SEMI M16.6.1 Edge Surface Finish Polished <!-- -->*<!-- --> Polished <!-- -->*<!-- --> Polished <!-- -->*<!-- -->6.7 Thickness 300 mm per SEMIM1300 mm per SEMIM1300 mm per SEMIM16.7.1 Thickness Variation (9-Point TTV) NS (See Note 2.) NS (See Note 2.) NS (See Note 2.)6.7.2 Thickness Variation (GBIR) ‚â§ 3 m ‚â§ 3 m ‚â§ 3 m6.10 Bow NS (See Note 2.) NS (See Note 2.) NS (See Note 2.)6.11 Warp(only process control data required)‚â§ 50 m ‚â§ 50 m for waferswithout backseal‚â§ 100 m for waferswith backseal ‚â§ 50 m for waferswithout backseal‚â§ 100 m for waferswith backseal6.12 Sori NS (See Note 2.) NS (See Note 2.) NS (See Note 2.)6.13 Flatness/Global NS (See Note 2.) NS (See Note 2.) NS (See Note 2.)6.14BFlatness/Site (See NOTE 4) SFSR ‚â§ 0.18 m SFSR ‚â§ 0.18 m SFSR ‚â§ 0.18 m 7.0 FRONT SURFACE CHEMISTRY7.1 Surface Metal ContaminationSodium ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Aluminum ‚â§ 1  1011/cm2 ‚â§ 1  1011/cm2 ‚â§ 1  1011/cm2Potassium ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Chromium ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Iron ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Nickel ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Copper ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Zinc ‚â§ 1  1011/cm2 ‚â§ 1  1011/cm2 ‚â§ 1  1011/cm2Calcium ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm28.0 FRONT SURFACE CRITERIA8.1A Scratches (macro) none none none8.1B Scratches (micro) ‚â§ 10 mm (totallength)‚â§ 10 mm (totallength)‚â§ 10 mm (totallength)8.3 Localized Light Scatterers Only particles for epitaxial wafers Sizes are PSL equivalents‚â§ 60 @ ‚â• 0.09 m(300 mm)‚â§ 27 @ ‚â• 0.09 m(200 mm)or (See NOTE 5)‚â§ 34 @ ‚â• 0.12 m(300 mm)‚â§ 15 @ ‚â• 0.12 m(200 mm) ‚â§ 60 @ ‚â• 0.09 m(300 mm)‚â§ 27 @ ‚â• 0.09 m(200 mm)or (See NOTE 5)‚â§ 34 @ ‚â• 0.12 m(300 mm)‚â§ 15 @ ‚â• 0.12 m(200 mm) ‚â§ 60 @ ‚â• 0.09 m(300 mm)‚â§ 27 @ ‚â• 0.09 m(200 mm)or (See NOTE 5)‚â§ 34 @ ‚â• 0.12 m(300 mm)‚â§ 15 @ ‚â• 0.12 m(200 mm)8.4 Edge Chips none none none8.5-8.16OTHER none none none 9.0 BACK SURFACE CRITERIA9.1 Edge Chips none none none</p><p>&lt;<!-- -->!-- Page 19 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 26 ITEM p/p- EPITAXIALCIRCUIT WAFER(DRAM) p/p+ EPITAXIALCIRCUIT WAFER(Logic/DRAM) p/p++ EPIAXIALCIRCUIT WAFER(Logic)9.2-9.5OTHER none none none 9.6 Roughness NS (See Note 2.) NS (See Note 2.) NS (See Note 2.)9.7 Brightness (Gloss) 60¬∞ angle of incidence,referenced to a mirror polished wafer. NOTE:Double-side polish process preferred ‚â• 80% ‚â• 80% Applies towafers withoutbackseal only. ‚â• 80% Applies towafers withoutbackseal only.9.X Localized Light Scatterers (See Note 6) NS (See Note 2.) NS (See Note 2.) NS (See Note 2.)9.YA Scratches (Macro) none none none9.YB Scratches (Micro) ‚â§ 25 mm (totallength)‚â§ 25 mm (totallength)‚â§ 25 mm (totallength)11.0 ADDITIONAL EPITAXIAL LAYER CHARACTERISTICS11.1 Conductivity Type/Structure p/p- p/p+ p/p++11.2 Primary Dopant Boron Boron Boron11.3 Silicon Source Gas NS (See Note 2.) NS (See Note 2.) NS (See Note 2.)11.4 Epitaxial Growth Method NS (See Note 2.)(see Item 5.3)NS (See Note 2.)(see Item 5.3)NS (See Note 2.)(see Item 5.3)11.5 Net Carrier Density Target Variation (Center ofwafer)user/supplier user/supplier user/supplier 11.6 Net Carrier Density Variation ¬± 5% ¬± 5% with backseal¬± 10% withoutbackseal ¬± 5% with backseal¬± 10% withoutbackseal11.7 Thickness Target Variation ¬± 5% ¬± 5% ¬± 5%11.8 Thickness Variation ¬± 10% ¬± 10% ¬± 10%11.9 Transition Width user/supplier user/supplier user/supplier11.X Layer Flat Zone user/supplier user/supplier user/supplier13.1 Stacking Faults (See Note 7) <!-- -->&lt;<!-- --> 2 per wafer <!-- -->&lt;<!-- --> 2 per wafer <!-- -->&lt;<!-- --> 2 per wafer13.2 Slip/Dislocations (See Note 8) none none none13.5-13.13OTHER (see Item 13.1) (see Item 13.1) (see Item 13.1) NOTE 1: <!-- -->*<!-- --> indicates substrate specification.NOTE 2: NS is the abbreviation for Not Specified.NOTE 3: Practical non-destructive metrology did not exist at the time this document was approved.NOTE 4: The site size is 32 mm  25 mm. Partial sites are included. The metrology was being developed at the time this document was beingballoted.NOTE 5: These values are mathematically consistent. The 0.09 m count limit was transformed using draft international standard: ISO/DIS14644-1 which follows the equation: 34 counts per wafer = 60 counts per wafer /(0.12 m/ 0.09 m)2.NOTE 6: The process control capability is expected to be: ‚â§ 500 @ ‚â• 0.25 m.NOTE 7: The lot average density is <!-- -->&lt;<!-- --> 0.0029/cm2.NOTE 8: Tested per SEMI MF1726; a depth <!-- -->&lt;<!-- --> 100 nm is acceptable.</p><p>&lt;<!-- -->!-- Page 20 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200427 Table 8 Guide for the Specification of Polished Wafer, P+ Substrate for 0.25 m Design Rule Epitaxial CUSTOMER PART NUMBER: REVISION DATE: REQ. M18 ITEM # SPECIFICATION TESTING LEVEL WAFER TEST PIECE 100% SAMPLE 100% SAMPLEPOLISHED WAFER, EPITAXIAL SUBSTRATE - MUST MEET SEMI M115.1 Resistivity 0.005-0.010 Œ©cm or 0.010-0.020 Œ©cmSubstrate Resistivity Backseal Required0.0050.010 Œ©cm yes0.0100.020 Œ©cm user specified15.2 Bulk MicroDefectsuser specified Dopant Boron15.4 Nominal Diameter 150 mm <!-- -->[<!-- --> <!-- -->]<!-- -->200 mm <!-- -->[<!-- --> <!-- -->]<!-- -->15.5 Primary Flat/NotchUser specified per SEMI M1 15.6 Extrinsic Getter User specifiedIntrinsic Getter User specified15.7 Laser MarkIdentificationSEMI M13 <!-- -->[<!-- --> <!-- -->]<!-- -->SEMI M12 <!-- -->[<!-- --> <!-- -->]<!-- -->SEMI T1 <!-- -->[<!-- --> <!-- -->]<!-- -->15.8 OxygenConcentrationmaximum 30 ppma, Old ASTM Inspection Sheet Certificate required in a standard format to bedetermined.SQC Data Sheet SQC required in a standard format to bedetermined.12. MECHANICAL CHARACTERISTICS: PRE EPITAXIALTotal ThicknessVariation (TTV)5 m (GBIR) 12.5 Flatness/Site ‚â§ 0.25 m (SFQR), site size 22 mm  22 mmincluding partial sites, PUA to be negotiated13. FRONT SURFACE CHARACTERISTICS13.2 Slip/Dislocations none13.10 Edge Chips none per SEMI MF523, Section 12.313.14 Localized LightScatterers and0.23 per cm2 maximum ‚â• 0.12 m LSE and0.0 per cm2 ‚â• 1 m LSE, calibrate usingSEMI M53Scratches none13.15 Nominal EdgeExclusion3 mm for all front surface characteristicsexcept cracks/fractures, edge chips, crowsfeet, and foreign matterSurface Metals ‚â§ 1  1011 atoms per cm 2 for each element:Na, Al, Cr, K , Fe, Ni, Cu, Zn14. BACK SURFACE CHARACTERISTICS14.1 Contamination none per SEMI MF523, Section 12.4</p><p>&lt;<!-- -->!-- Page 21 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 28 CUSTOMER PART NUMBER: REVISION DATE:14.2 Back Seal <!-- -->[<!-- --> <!-- -->]<!-- --> Silicon Oxide: 5000 ¬± 1000 Angstroms,<!-- -->[<!-- --> <!-- -->]<!-- --> Polysilicon: 10,000 ¬± 2000 Angstroms,<!-- -->[<!-- --> <!-- -->]<!-- --> Backside Damage,<!-- -->[<!-- --> <!-- -->]<!-- --> None,<!-- -->[<!-- --> <!-- -->]<!-- --> Combination of: 3000 ¬± 1000 AngstromsSilicon Oxide on top of 8000 ¬± 2000Angstroms Polysilicon Table 9 Guide For The Specification Of 0.13 Micron Design Rule Silicon Epitaxial WafersITEM p/p- EPITAXIALCIRCUIT WAFER(DRAM) p/p+ EPITAXIALCIRCUIT WAFER(Logic/DRAM) p/p++ EPITAXIALCIRCUIT WAFER(Logic)1.0 GENERAL CHARACTERISTICS1.1 Growth Method Cz or MCz <!-- -->*<!-- --> Cz or MCz <!-- -->*<!-- --> Cz or MCz <!-- -->*<!-- -->1.2 Crystal Orientation <!-- -->{<!-- -->100<!-- -->}<!-- --> <!-- -->{<!-- -->100<!-- -->}<!-- --> <!-- -->{<!-- -->100<!-- -->}<!-- -->1.3 Crystal Orientation/Tolerance ¬± 1 ¬± 1 ¬± 11.4 Conductivity type p/p- p/p+ p/p++1.5 Dopant Boron Boron Boron1.6 Nominal Edge Exclusion 3 mm 3 mm 3 mm2.0 ELECTRICAL CHARACTERISTICS2.1.1 Resistivity (Center Point) 0.815 Œ©cm <!-- -->*<!-- --> 0.010.02 Œ©cm <!-- -->*<!-- --> 0.0050.010 Œ©cm <!-- -->*<!-- -->2.2 Radial Resistivity Variation(See Note 9.)<!-- -->&lt;<!-- --> 20% <!-- -->*<!-- --> <!-- -->&lt;<!-- --> 20% <!-- -->*<!-- --> <!-- -->&lt;<!-- --> 20% <!-- -->*<!-- --> 2.3 Resistivity Striations NS <!-- -->*<!-- --> NS <!-- -->*<!-- --> NS <!-- -->*<!-- -->3.0 CHEMICAL CHARACTERISTICS3.1.1 Nominal Oxygen Concentration (Center) user/supplier user/supplier user/supplier3.1.2 Oxygen Concentration TolerancePer old ASTM calibration factor (SeeSEMI M44.) ¬± 2.0 ppma <!-- -->*<!-- --> ¬± 2.0 ppma <!-- -->*<!-- -->(See Note 3.)¬± 2.0 ppma <!-- -->*<!-- -->(See Note 3.) 3.2 Radial Oxygen VariationPer SEMI MF951‚â§ 10% <!-- -->*<!-- -->10 mm from Edge‚â§ 10% <!-- -->*<!-- -->10 mm from Edge(See Note 3.) ‚â§ 10% <!-- -->*<!-- -->10 mm from Edge(See Note 3.)3.3 Carbon Concentration(See Note 9.)‚â§ 0.5 ppma <!-- -->*<!-- --> ‚â§ 0.5 ppma(See Note 3.) <!-- -->*<!-- -->‚â§ 0.5 ppma(See Note 3.) <!-- -->*<!-- -->4.0 STRUCTURAL CHARACTERISTICS4.1 Dislocation Etch Pit Density NS NS NS4.2 Slip none none none4.3 Lineage none none none4.4 Twin none none none4.5 Swirl none none none4.6 Shallow pits none none none4.7 Oxidation-Induced Stacking Faults (OSF) NS <!-- -->*<!-- --> NS <!-- -->*<!-- --> NS <!-- -->*<!-- -->4.8 Oxide Precipitates (BMD) Oi Reduction(Oi )user/supplier user/supplier user/supplier 5.0 WAFER PREPARATION CHARACTERISTICS5.1 Wafer ID Marking per M1 per M1 per M15.2 Front Surface Thin Film(s) NS NS NS5.3 Denuded Zone user/supplier user/supplier user/supplier</p><p>&lt;<!-- -->!-- Page 22 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200429 ITEM p/p- EPITAXIALCIRCUIT WAFER(DRAM) p/p+ EPITAXIALCIRCUIT WAFER(Logic/DRAM) p/p++ EPITAXIALCIRCUIT WAFER(Logic)5.4 Extrinsic Gettering Treatment user/supplier user/supplier user/supplier5.5 Backseal none None or asuser/supplieragreement None or asuser/supplieragreement5.6 Annealing None or asuser/supplieragreement None or asuser/supplieragreement None or asuser/supplieragreement6.0 MECHANICAL CHARACTERISTICS6.1 Diameter 300 ¬± 0.2 mmor200 ¬± 0.2 mm 300 ¬± 0.2 mmor200 ¬± 0.2 mm 300 ¬± 0.2 mmor200 ¬± 0.2 mm6.2 Diameter Notch Dimensions6.2.1 Notch Depth 1 +0.25,-0.00 mm 1 +0.25,-0.00 mm 1 +0.25,-0.00 mm6.2.2 Notch Angle 90 +5,-1 degrees 90 +5,-1 degrees 90 +5,-1 degrees6.3 Notch Orientation <!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> ¬± 1 <!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> ¬± 1 <!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> ¬± 16.61 Edge Profile<!-- -->*<!-- --> per SEMI M1 per SEMI M1 per SEMI M16.6.2 Edge Surface Finish Polished <!-- -->*<!-- --> Polished <!-- -->*<!-- --> Polished <!-- -->*<!-- -->6.7 Thickness 775 ¬± 25 m<!-- -->*<!-- -->[<!-- -->300 mm diameter<!-- -->]<!-- -->or725 ¬± 20 m<!-- -->*<!-- -->[<!-- -->200 mm diameter<!-- -->]<!-- --> 775 ¬± 25 m<!-- -->*<!-- -->[<!-- -->300 mm diameter<!-- -->]<!-- -->or725 ¬± 20 m<!-- -->*<!-- -->[<!-- -->200 mm diameter<!-- -->]<!-- --> 775 ¬± 25 m<!-- -->*<!-- -->[<!-- -->300 mm diameter<!-- -->]<!-- -->or725 ¬± 20 m<!-- -->*<!-- -->[<!-- -->200 mm diameter<!-- -->]<!-- -->6.7.1 Thickness Variation (9-Point TTV) NS NS NS6.72 Thickness Variation (GBIR) ‚â§ 3 m ‚â§ 3 m ‚â§ 3 m6.9 Surface Orientation 100 100 1006.10 Bow NS NS NS6.11 Warp(only process control data required)‚â§ 50 m ‚â§ 50 m for waferswithout backseal‚â§ 100 m for waferswith backseal ‚â§ 50 m for waferswithout backseal‚â§ 100 m for waferswith backseal6.12 Sori NS NS NS6.13 Flatness/Global NS NS NS6.14B Flatness/Site (See Note 4) SFSR ‚â§ 0.13 m SFSR ‚â§ 0.13 m SFSR ‚â§ 0.13 m7.0 FRONT SURFACE CHEMISTRY7.1 Surface Metal ContaminationSee Note 9Sodium ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Aluminum ‚â§ 1  1011/cm2 ‚â§ 1  1011/cm2 ‚â§ 1  1011/cm2Potassium ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Chromium ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Iron ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Nickel ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Copper ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2Zinc ‚â§ 1  1011/cm2 ‚â§ 1  1011/cm2 ‚â§ 1  1011/cm2Calcium ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm2 ‚â§ 1.3  1010/cm28.0 FRONT SURFACE CRITERIA8.1A Scratches (macro) none none none8.1B Scratches (micro) ‚â§ 10 mm (total length) ‚â§ 10 mm (total length) ‚â§ 10 mm (total length)</p><p>&lt;<!-- -->!-- Page 23 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 30 ITEM p/p- EPITAXIALCIRCUIT WAFER(DRAM) p/p+ EPITAXIALCIRCUIT WAFER(Logic/DRAM) p/p++ EPITAXIALCIRCUIT WAFER(Logic)8.3 Localized Light Scatterers- Only particles for epitaxial wafers- Sizes are PSL equivalents 300 mm:‚â§ 200 @ ‚â• 0.09 mor‚â§ 112 @ ‚â• 0.12 m(See note 5.) 300 mm:‚â§ 200 @ ‚â• 0.09 mor‚â§ 112 @ ‚â• 0.12 m(See note 5.) 300 mm:‚â§ 200 @ ‚â• 0.09 mor‚â§ 112 @ ‚â• 0.12 m(See note 5.)200 mm:‚â§ 89 @ ‚â• 0.09 mor‚â§ 50 @ ‚â• 0.12 m(See note 5.) 200 mm:‚â§ 89 @ ‚â• 0.09 mor‚â§ 50 @ ‚â• 0.12 m(See note 5.) 200 mm:‚â§ 89 @ ‚â• 0.09 mor‚â§ 50 @ ‚â• 0.12 m(See note 5.)8.4 Edge Chips none none none8.5-8.16 OTHER none none none9.0 BACK SURFACE CRITERIA9.1 Edge Chips none none none9.2-9.5 OTHER none none none9.6 Roughness NS NS NS9.7 Brightness (Gloss) 60 angle of incidence,referenced to a mirror polished wafer.NOTE: Double-side polish processpreferred ‚â• 80%. ‚â• 80% Applies towafers withoutbackseal only. ‚â• 80% Applies towafers withoutbackseal only. TBD Localized Light Scatterers (See Note 6.) NS NS NSTBD Scratches (Macro) none none noneTBD Scratches (Micro) Cumulative Length‚â§ 10% of the WaferDiameter Cumulative Length‚â§ 10% of the WaferDiameter Cumulative Length‚â§ 10% of the WaferDiameter11.0 ADDITIONAL EPITAXIAL LAYER CHARACTERISTICS11.1 Conductivity Type/Structure p/p- p/p+ p/p++11.2 Primary Dopant Boron Boron Boron11.3 Silicon Source Gas NS NS NS11.4 Epi Growth Method NS(see item 5.3)NS(see item 5.3)NS(see item 5.3)11.5 Carrier Density Range - Must be met at allpoints on the wafer surface inside the edgeexclusion (See Note 11.) User/supplieragreementUser/supplieragreementUser/supplieragreement 11.6 Layer Thickness (Target Value at WaferCenter and Tolerance)Target: user/supplieragreementTolerance: ¬± 5% Target: user/supplieragreementTolerance: ¬± 5% Target: user/supplieragreementTolerance: ¬± 5%11.7 Thickness Variation (within wafer perSEMI M11)10% 10% 10% 11.8 Transition Width User/supplieragreementUser/supplieragreementUser/supplieragreement11.9 Layer Flat Zone User/supplieragreementUser/supplieragreementUser/supplieragreement13.1 Stacking Faults (See Note 7.) <!-- -->&lt;<!-- --> 0.012/cm2 <!-- -->&lt;<!-- --> 0.012/cm2 <!-- -->&lt;<!-- --> 0.012/cm2TBD Large Area Defects (LADs)(See Note 7.)<!-- -->&lt;<!-- --> 0.006/cm2 <!-- -->&lt;<!-- --> 0.006/cm2 <!-- -->&lt;<!-- --> 0.006/cm2 13.2 Slip/Dislocations (See Note 8.) none none none13.5 -13.13OTHER (see 13.1) (see 13.1) (see 13.1)</p><p>&lt;<!-- -->!-- Page 24 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200431 NOTE 1: <!-- -->*<!-- --> indicates substrate specification.NOTE 2: NS is the abbreviation for Not Specified.NOTE 3: Non-destructive metrology did not exist at the time this document was approved.NOTE 4: The site size is 25 mm  32 mm. Partial sites are included. The metrology was being developed at the time this document was beingballoted.NOTE 5: These values are mathematically consistent. The 0.09 m count limit was transformed using draft international standard: ISO 14644-1which follows the equation: 112 counts per wafer = 200 counts per wafer /(0.12 m /0.09 m) 2 .NOTE 6: The process control capability is expected to be: ‚â§ 500 @ ‚â• 0.25 m.NOTE 7: Large Area Defects (LADs) are surface imperfections or particles that have geometry with at least one side or diameter that is aminimum of 1 micron in length .NOTE 8: Tested per SEMI MF1726; a depth <!-- -->&lt;<!-- --> 100 nm is acceptable.NOTE 9: Only process control data is required. Data not required on Certificate of Compliance.NOTE 10: The first column under item references SEMI M18. M18 was in the process of substantial revision at the time this documented wasballoted. Many M18 line references remain to be determined. TBD is the abbreviation for to be determined.NOTE 11: The intent in specifying carrier density using a range, rather than the center nominal with tolerance accompanied by a wafer variationlimit, is to minimize the importance of edge variations and to emphasize meeting the range of carrier density as it is allowed by the process andthe designers. Table 10 Guide for the Specification of 90 nm Design Rule Silicon Epitaxial Wafers with DSP Substrates ITEM (See Note 1) p/p EPITAXIALWAFERp/p+ EPITAXIALWAFERp/p++ EPITAXIALWAFER 1.0 SUBSTRATE GENERAL CHARACTERISTICS (See Note )1.1 Growth Method Cz or MCz1.2 Crystal Orientation <!-- -->{<!-- -->100<!-- -->}<!-- -->1.3 Crystal Orientation/Tolerance ¬±11.4 Substrate Conductivity Type p p+ p ++1.5 Dopant Boron1.6 Nominal Edge Exclusion (Note 2) 2 mm (300 mm) or 3 mm (200 mm)2.0 SUBSTRATE ELECTRICAL CHARACTERISTICS 2.1 Substrate Resistivity (Center Point) 0.815 Œ©cm 0.010.02 Œ©cm 0.0050.010 Œ©cm 2.2 Substrate Radial Resistivity Variation(See Note 3.) ‚â§ 20% 3.0 CHEMICAL CHARACTERISTICS 3.1 Oxygen Concentration (Center)supplier-purchaseragreement(See Notes 4 &amp; 5) supplier-purchaser agreement (See Notes 4 &amp;6)supplier-purchaserTBD Oxygen Concentration Tolerance (Center) supplier-purchaser agreement 3.2 Radial Oxygen Variationsupplier-purchaser agreement10 mm from Edge (See Note 7) 3.3 Carbon Concentration‚â§ 0.5 ppmaBackground,See Notes 3 &amp; 4 ‚â§ 0.5 ppmaBackground, See Notes 3, 4 &amp; 8 4.0 STRUCTURAL CHARACTERISTICS4.1 Dislocation Etch Pit Density4.2 Slip4.3 Lineage supplier-purchaser agreement</p><p>&lt;<!-- -->!-- Page 25 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 32 ITEM (See Note 1) p/p EPITAXIALWAFERp/p+ EPITAXIALWAFERp/p++ EPITAXIALWAFER 4.4 Twin4.5 Swirl4.6 Shallow pits4.7 Oxidation-Induced Stacking Faults (OSF)5.0 WAFER PREPARATION CHARACTERISTICS5.1 Wafer ID Marking per SEMI M15.4 Extrinsic Gettering Treatment5.5 Backseal5.6 Annealing supplier-purchaser agreement 6.0 SUBSTRATE MECHANICAL CHARACTERISTICS (Per SEMI M1 Unless Otherwise Specified)6.1 Diameter 300 or 2006.2 Notch Dimensions per SEMI M16.3 Notch Orientation <!-- -->&lt;<!-- -->110<!-- -->&gt;<!-- --> ¬± 16.61 Edge Profile per SEMI M16.6.2 Edge Surface Finish Polished 6.7 Substrate Thickness775 ¬± 20 m <!-- -->[<!-- -->300 mm diameter<!-- -->]<!-- -->or725 ¬± 20 m <!-- -->[<!-- -->200 mm diameter<!-- -->]<!-- -->6.8 Thickness Variation (GBIR) ‚â§ 3 m6.9 Surface Orientation and Tolerance (100) ¬± (0.2  1) EPITAXIAL WAFEREpitaxial Layer and Substrate11.0 EPITAXIAL LAYER CHARACTERISTICS11.1 Conductivity Type p/p p/p+ p/p++11.2 Primary Dopant Boron11.3 Silicon Source Gas 11.4 Epi Growth Method 11.5Carrier Density Range - Must be met at allpoints on the wafer surface inside the edgeexclusion (See Note 13) supplier-purchaser agreement 11.6 Net Carrier Density Variation ‚â§ 15%11.7 Layer Thickness (Target Value at WaferCenter and Tolerance) Target: supplier-purchaser agreement 11.8 Thickness Variation (within wafer, per SEMIM11, Section 6.3) ‚â§ 10%11.9 Flat Zone supplier-purchaser agreement11.10 Transition Width supplier-purchaser agreement12.0 MECHANICAL CHARACTERISTICS12.1 Bow supplier-purchaser agreement12.2 Warp ‚â§ 50 m (See Note 3)12.3 Sori supplier-purchaser agreement12.4a Total Thickness Variation (GBIR or TTV, seeNOTE 9.)‚â§ 4 m</p><p>&lt;<!-- -->!-- Page 26 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200433 ITEM (See Note 1) p/p EPITAXIALWAFERp/p+ EPITAXIALWAFERp/p++ EPITAXIALWAFER 12.4b Global Flatness (GFLR or TIR) ‚â§ 3 m12.5 Flatness/Site (See Note 10) SFQR ‚â§ 90 nmSite Size 26 mm x 8 mmPercent Usable Area ‚â• 95%Partial Sites IncludedOrPercent Usable Area 100%Full Sites OnlyX-offset = 0 and Y-offset = 0 12.7Nanotopography for each analysis area at aspecified percentage defective(See SEMI M43)supplier-purchaser agreement 12.8 Misfit Dislocations supplier-purchaser agreement13.0 FRONT SURFACE CHARACTERISTICS13.2 Slip (Note 15)TBD Dislocation DensityTBD Contamination/AreaTBD Edge Cracks13.5a Scratches  macro13.5b Scratches  micro13.6 Dimples13.7 Orange Peel13.8 Cracks/Fractures13.9 Crows Feet13.10 Edge Chips13.11 Edge Crown13.12 Haze13.13 Foreign MatterTBD Saw MarksTBD Dopant Striation RingsTBD Stains none 13.14 Localized Light Scatters (LLS)(300 mm diameter, scale for 200 mm)Size ‚â• 90 nm Count ‚â§ 238 (Note 11, 16, 17)Size ‚â• 300 nm Count ‚â§10 (Note 17)Size ‚â• 2,000 nm Count ‚â§ 5 (See Note 14)TDB Surface Metal Contamination (See Note 3)TDB Sodium ‚â§ 1  1010/cm2TDB Aluminum ‚â§ 1  1010/cm2TDB Potassium ‚â§ 1  1010/cm2TDB Chromium ‚â§ 1  1010/cm2TDB Iron ‚â§ 1  1010/cm2TDB Nickel ‚â§ 1  1010/cm2TDB Copper ‚â§ 1  1010/cm2TDB Zinc ‚â§ 1  1010/cm2</p><p>&lt;<!-- -->!-- Page 27 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 2004 34 ITEM (See Note 1) p/p EPITAXIALWAFERp/p+ EPITAXIALWAFERp/p++ EPITAXIALWAFER TDB Calcium ‚â§ 1  1010/cm214.0 BACK SURFACE CRITERIA14.1 Contamination/Area none14.2 Scratches  macro14.3 Scratches  micro14.4 Localized Light Scattererssupplier-purchaser agreement TBD Edge ChipsTBD Cracks, Crow&#x27;s FeetTBD Saw MarksTBD Stains none TBD Roughness Polished TBD Brightness (Gloss) 60 angle of incidence,referenced to a mirror polished wafer. ‚â• 80% (See Note 12)15.0 OTHER CHARACTERISTICSTBD Denuded ZoneFree of Bulk Micro-defects (BMD) TBD BMDBulk Micro-defect Density)Thermal Cycle per SEMI MF1239 supplier-purchaser agreement NOTE 1: The first column under item references SEMI Standard M18. M18 was in the process of substantial revision at the time thisdocumented was balloted. Many M18 line references remain to be determined. TBD is the abbreviation for to be determined.NOTE 2: Unless otherwise agreed upon for a specific characteristic or test method.NOTE 3: Only process control data is required. Data not required on Certificate of Compliance. A larger warp value may be appropriate if aoxide layer is deposited on the back of the substrate.NOTE 4: Oxygen level in itself should not be specified but rather is only a control parameter that may give an indication of the amount ofprecipitation that will occur after some thermal process that nucleates and grows Bulk Micro-defects generated at precipitates. Addition ofnitrogen or carbon (above the background level) to the crystal can enhance the growth of these precipitates.NOTE 5: Test in accordance with SEMI MF1188, JEIDA 61, or DIN 50438/1. Also see SEMI M44.NOTE 6: Test in accordance with SEMI MF1366 or Gas Fusion Analysis, as agreed between supplier and purchaser. Non-destructive metrologydid not exist at the time this document was approved.NOTE 7: Test in accordance with SEMI MF951, Plan A1, A2, or A3, as agreed between supplier and purchaser.NOTE 8: Non-destructive metrology did not exist at the time this document was approved.NOTE 9: The 9-point TTV parameter has been replaced by GBIR. See 12.4a.NOTE 10: SFQR with a site size of 26 mm  8 mm is approximately equal to SFSR with a site size of 26 mm x 32 mm at the 90 nm technologylevel. The smaller site allows more coverage of the FQA than the larger site. The value of site flatness of 90 nm is taken from the ITRS StartingMaterials Table.NOTE 11: The 90 nm count, 238, may be transformed to another maximum LLS count using draft international standard: ISO/DIS 14644-1which uses the equation: count per wafer at 65 nm (new minimum size) = (count per wafer at 90 nm) <!-- -->*<!-- -->(90 nm / 65 nm) 2. . For exampleconverting from a 90 nm minimum size to a 65 nm minimum size yields a count of 456.NOTE 12: This specification implies a polished back surface.NOTE 13: The intent in specifying carrier density using a range, rather than the center nominal with tolerance accompanied by a wafer variationlimit, is to minimize the importance of edge variations and to emphasize meeting the range of carrier density as it is allowed by the process andthe designers.NOTE 14: Large Area Defects (LADs) are surface imperfections or particles that have geometry with at least one side or diameter that is equal toor greater than the layer thickness. Their actual size cannot be currently implied from the output of an SSIS.NOTE 15: Slip tested in accordance with SEMI MF1726; an etch depth <!-- -->&lt;<!-- --> 100 nm is acceptable. The metrology used for slip determination is amajor factor in determining the presence or absence of slip lines. X-ray Topography is much more sensitive than the ASTM etching andmicroscopic inspection method given here but no Standard Test Method currently exists. X-ray Topography will detect slip that may notpenetrate to the near surface region where the device is fabricated. Use of SSIS equipment set at less ‚â§90 nm can also reveal slip lines on epiwafers but again no Standard Test Method currently exists. Surface roughness may interfere with SSIS measurements. With the thermal cyclesemployed in 90 nm technology thermal processes, slip propagation should not be a problem.NOTE 16: Value from the 2003 ITRS 90 nm node.NOTE 17: May include stacking faults of different scattering intensities and other structural epitaxial defects which are not correctly sized bycurrent generation SSISs.</p><p>&lt;<!-- -->!-- Page 28 --<!-- -->&gt;</p><p>SEMI M11-0704 ¬© SEMI 1988, 200435 NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 29 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 1988, 20031 SEMI M12-1103SPECIFICATION FOR SERIAL ALPHANUMERIC MARKING OF THEFRONT SURFACE OF WAFERS This specification was technically approved by the Global Traceability Committee and is the directresponsibility of the North American Traceability Committee. Current edition approved by the NorthAmerican Regional Standards Committee on July 27, 2003. Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> October2003; to be published November 2003. Originally published in 1988; previously published March 2003. 1 Purpose1.1 This specification provides a serial alphanumericmarking of silicon or other semiconductor wafers. Thewafer serial number links the properties of the waferstored in an appropriate database system to eachindividual wafer for purposes of tracking and controlduring wafer and device manufacture.1.2 By defining the basic code used for the mark, thisspecification ensures the consistency of wafer markingperformed by wafer manufacturers. Thus, it allowssimplification of the performance requirements ofautomatic optical character reading (OCR) equipment,provides for unassisted and immediate humanreadability without wafer handling, and facilitatesresolution of wafer level process variations.1.3 The marking code is intended to be valid for abroad range of wafer products (i.e., epi, SOI, processedpolished wafers, etc.). 2 Scope2.1 This specification defines the geometric and spatiallimits of the alphanumeric code, specifically for serialidentification of flatted and notched silicon wafers.2.2 This specification does NOT address the markingtechniques that may be employed when complying withthis standard.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 SEMI StandardsSEMI M13  Specification for Alphanumeric Markingof Silicon WafersNOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Definitions4.1.1 adjacent character misalignment, Radj  thevertical distance between the character baselines of twoadjacent characters on the same line.4.1.2 character separation  the horizontal distancebetween the adjacent boundaries of any two adjacentcharacters.4.1.3 character spacing  the horizontal distancebetween the character centerlines of any two adjacentcharacters.4.1.4 character window  the rectangular windowwithin which all characters must be contained.4.1.5 front surface of the wafer  the exposed surfaceupon which active semiconductor devices have been orwill be fabricated.4.1.6 line character misalignment, Rline  the verticaldistance between the character baselines of the highestand the lowest characters on the same line. 5 Shape and Size of Marking5.1 Solid line or dot matrix method may be used towrite characters. The minimum matrix shall be 5 dotshorizontal and 9 dots vertical. More dots may be used,up to and including a solid line. Higher density isrecommended to achieve improved read reliability (seeRelated Information 1).5.2 Character Dimensions and Spacing  (see Table 1and Figure 1)Table 1 Character DimensionsCharacter mmHeight 1.624 ¬± 0.025Width 0.812 ¬± 0.025Thickness (See NOTE 1) 0.200 + 0.050/-0.150Spacing 1.420 ¬± 0.025NOTE 1: The thickness of the diagonal in the letter &quot;N&quot; is 0.138 ¬±0.05 mm for single density dot matrix.</p><p>&lt;<!-- -->!-- Page 30 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 1988, 2003 2 Figure 1Character Outline Table 2 CodeCharacterLocationCharacterStyle Parameter Code Definition 1 Alpha/Numeric2 Alpha/Numeric3 Alpha/Numeric4 Alpha/Numeric5 Alpha/Numeric6 Alpha/Numeric7 Alpha/Numeric A through Zand0 through 9 8 Numeric Only IDENTIFICATION NUMBER 0 through 9 Supplier-Assigned (see Note 1) 9 Alpha Only10 Alpha OnlyWAFER SUPPLIERIDENTIFICATION A through Z (see SEMI AUX0011 and Note 1) 11 Alpha Only CHECK CHARACTER A 11 A through H12 Numeric Only CHECK CHARACTER A 12 0 through 7 Error-Detecting Method (see Section 9)NOTE 1: In the absence of information at any assigned location, a dash () must be used. 1 SEMI AUX001, List of Wafer Supplier Identification Codes, available from SEMI web site: <a href="http://www.semi.org." target="_blank" rel="noopener noreferrer">www.semi.org.</a> 6 Alphanumeric Code6.1 The code consists of one line of 12 characters. The first eight characters are an identification number which isunique to the wafer for a given vendor. These characters may be alphanumeric except character 8 which must benumeric (see Table 2). Characters 9 and 10 comprise the supplier identification code (see SEMI AUX0011).Characters 11 and 12 are check characters (see Section 9). These check characters are machine generated for codeacceptance and reading verification. Identification NumberWaferSupplierIdentificationCode Check Characters12345678ABC1 Figure 2Example of Code 6.2 In the absence of a character at any assigned location, a dash () must be used.</p><p>&lt;<!-- -->!-- Page 31 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 1988, 20033 6.3 An example of the code is given in Figure 2.6.4 SEMI-OCR Standard Character Set  This character set contains capital letters from A to Z, numerals from 0to 9, a dash, and a period (see Appendix 1). The period is NOT used in the code symbols defined in thisspecification (see Tables 2 and 3), although it is required for use in the code symbols defined in SEMI M13.Table 3 SEMI OCR Character Set Modified for Use in this Specification 7 Character Window7.1 The character window must be located on the front surface of the wafers.7.2 All characters must be contained within the character window dimensions specified in Figures 3 (for flattedwafers) or Figure 4 (for notched wafers).7.3 The top of the characters is toward the side of the character window nearest to the flat or notch. Figure 3Character Window Location for Flatted WafersNOTE: The vertical center line referenced in Figure 3 is the bisector of the primary fiducial (flat).</p><p>&lt;<!-- -->!-- Page 32 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 1988, 2003 4 Figure 4Character Window Location for Notched WafersNOTE: The vertical center line referenced in Figure 4 is the bisector of the primary fiducial (notch). 8 Character Alignment8.1 Character Skew  the maximum allowable anglebetween the character baseline and a line parallel withthe bottom of the character window shall be 3 degrees(see Figure 5). Figure 5Character SkewNOTE: This line is parallel to the bottom of the characterwindow.8.2 Maximum Character Misalignment  themaximum adjacent character misalignment, Radj shallbe 0.23 mm (see Figure 6), and the maximum linecharacter misalignment, Rline, shall be 0.46 mm (seeFigure 7). Radj Figure 6Adjacent Character Misalignment Rline Figure 7Line Character Misalignment</p><p>&lt;<!-- -->!-- Page 33 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 1988, 20035 9 Alphanumeric Error-Detecting Method9.1 The alphanumeric check characters in characterlocations 11 and 12 are a required part of the Codedefined in this specification.9.2 All single-character substitution errors are detected.9.3 All two-character transposition errors are detectedfor any message up to 58 characters in length.9.4 The character set may be expanded to include thefirst 59 characters of the ASCII 64-character set.9.5 There exist simple recursive algorithms for errordetection and check character generation that do notrequire the use of multiplication or division.9.6 Definition of the Error-Detecting Method9.6.1 For the purpose of describing the error-detectingmethod, we define the following symbols: A i represents the ith ASCII character. ai represents the numerical value assigned to Ai.9.6.2 The characters are numbered from left to right, sothat the message is given byA 1A 2 A 3 A129.6.3 A complete description of the error-detectingmethod is given by the following seven rules:9.6.3.1 The numerical value ai is found by subtracting32 from the ASCII decimal representation of Ai (referto Table 4  Character Values).9.6.3.2 An ASCII character A i is allowed only if itsnumerical value ai is one of0,1, 2,58.9.6.3.3 The check character A11 must be one of theASCII characters A,B,C,D,E,F,G,H.9.6.3.4 The check character A12 must be one of theASCII characters 0,1,2,3,4,5,6,7.9.6.3.5 The check character pair A11A12 may not be oneof the combinations H3, H4, H5, H6, H7.9.6.3.6 When the message is written, the checkcharacters A 11 and A 12 are chosen such that 59 dividesthe expression811 a 1 + 810 a 2  + 8 2 a 10 + 8a11 + a12without a remainder.9.6.3.7 If, on reading the message, 59 does not evenlydivide the expression given above, an error hasoccurred. Table 4 Character ValuesASCII Character ASCII Decimal Value Numerical Value 45 13.(Note 1) 46 140 48 161 49 172 50 183 51 194 52 205 53 216 54 227 55 238 56 249 57 25A 65 33B 66 34C 67 35D 68 36E 69 37F 70 38G 71 39H 72 40I 73 41J 74 42K 75 43L 76 44M 77 45N 78 46O 79 47P 80 48Q 81 49R 82 50S 83 51T 84 52U 85 53V 86 54W 87 55X 88 56Y 89 57Z 90 58Note 1: This character is not used in the code symbol coveredby this specification. 9.7 Suggestions for Implementation  The error-detecting method can be implemented directly bycalculating the expression given above, and the checkcharacters can be found by exhaustive search.However, this approach is unnecessarily complex; adecrease in complexity can be made by takingadvantage of three simple observations.</p><p>&lt;<!-- -->!-- Page 34 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 1988, 2003 6 9.7.1 First, since we are interested only in theremainder of the final expression after dividing it by 59,we can avoid working with large numbers bysubtracting 59 repeatedly after each operation until theresult is less than 59.9.7.2 Second, we can rearrange the error-detectingexpression, using Horner&#x27;s Rule, to forma 12 + 8 a11 + 8 a 3 + 8 a2 + 8a1( )( )( )which can be calculated recursively from the inside outby successive multiplication and addition.9.7.3 Third, multiplication by eight can beaccomplished by adding a quantity to itself three timesin succession.9.8 An Algorithm for Error Detection9.8.1 When implementing error detection, it isconvenient to imagine a checksum for each individualcharacter position. This partial checksum forms a checkon all preceding characters, as well as the presentcharacter. Then using Horner&#x27;s Rule, one can calculatea running checksum (that is, calculate each partialchecksum in order). This leads to the followingalgorithm.9.8.2 Add the checksum (or the previous characterposition to itself. (For the first character position, thevalue of the previous checksum is zero.) If the result is59 or greater, subtract 59. This leaves a value in therange 058.9.8.3 Add the result of step 1 to itself. If the result is 59or greater, subtract 59.9.8.4 Add the result of step 2 to itself. If the result is 59or greater, subtract 59. The result of this step is eighttimes the previous position checksum, modulo 59.9.8.5 Add the result of step 3 to the numerical value ofthe character in the present position. If the result is 59or greater, subtract 59. The result of this step is thechecksum for the present character position.9.8.6 Repeat steps 1 through 4 for each characterposition. If the checksum for the final character positionis nonzero, an error has occurred.9.9 An Algorithm for Generating the Check Characters The check characters can be generated as follows: 9.9.1 Initially, assume that the check characters are A0(the first check character is the letter A, the second isthe numeral 0).9.9.2 Calculate the final checksum in the mannerdescribed above for error detection. If the result is zero,the check characters are correct, and the algorithmterminates.9.9.3 If the result of step 2 is nonzero, subtract it from59, yielding a number in the range 158.9.9.4 Convert the result of step 3 to binary.9.9.5 Add the least significant three bits of the binarynumber to the numerical value of the second assumedcheck character 0 (numeral zero). This will yield avalue that corresponds to an ASCII character in therange 07.9.9.6 Add the next higher three bits of the binary num-ber to the numerical value of the first assumed checkcharacter A. This will yield a numerical value thatcorresponds to an ASCII character in the range AH.9.10 An Illustrative Example  For the purpose ofillustrating the check character generating algorithm,assume that the message consists of only twocharacters, the numerals 2 and 3.9.10.1 Initially, assume that the check characters are Aand 0 (zero) yielding the composite message 23A0.9.10.2 Using the algorithm described above, the finalchecksum is found to be 33. Since this is nonzero, it issubtracted from 59, yielding 26 in decimal, or 011010in binary.9.10.3 The least significant three bits 010 (decimalvalue 2) added to the numerical value of the ASCIIcharacter 0 (numeral zero), which is 16, yields 18 (thenumerical value of the ASCII character 2).9.10.4 The next higher three bits 011 (decimal value 3)added to the numerical value of the ASCII character A,which is 33, yields 36 (the numerical value of theASCII character D). The final composite message is23D2.</p><p>&lt;<!-- -->!-- Page 35 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 1988, 20037 APPENDIX 1SEMI OCR CHARACTER OUTLINES NOTICE: The material in this appendix is an official part of SEMI M12 and was approved by full letter ballotprocedures on July 12, 1998. NOTE 1: The character shown above for period <!-- -->[<!-- -->.<!-- -->]<!-- --> is not used in this specification (SEMI M12).</p><p>&lt;<!-- -->!-- Page 36 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 1988, 2003 8</p><p>&lt;<!-- -->!-- Page 37 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 1988, 20039 NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturer&#x27;s instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility.</p><p>&lt;<!-- -->!-- Page 38 --<!-- -->&gt;</p><p>SEMI M12-1103 ¬© SEMI 2003 10 RELATED INFORMATION 1NOTICE: This related information is not an official part of SEMI M12 but was approved for publication on July 12,1998.R1-1 Considerations for Reliable AutomaticReading of the MarkingR1-1.1 The following suggestions are offered to assistin assuring the most reliable automatic reading of thealphanumeric marking.R1-1.2 Character Stroke Thickness  If a 5  9 dotmatrix is chosen for marking, it is recommended thatthe minimum dot size be 0.100 mm. Double or higherdensity dot matrix is recommended  when used,smaller dot diameters may be employed. Strokethickness should be constant within 20% over the entirecharacter set so that the reader settings may beoptimized for the specific wafer run.R1-1.3 Contrast  The character should havesufficient contrast to be legible. Contrast may beaffected by depth and other conditions.R1-1.4 Clear Zone  It is recommended that the areaimmediately beneath and a minimum of 0.500 mmaround the marking characters be of uniformreflectivity and free of any lithography and processoverlay edges. R1-2 Considerations for the Use of FrontSurface MarkingsR1-2.1 Marks can impinge upon areas where devicesmay be printed. Since mask geometries are varied,considerations of the mark area should be made in maskdesign and also when applying the mark specificationsto existing mask designs.R1-2.2 When the mark is applied prior to epitaxialdeposition, a crown or epi may grow along the markedge. The height of this crown will depend upon the epithickness and the deposition process. NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standards setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturer&#x27;s instructions, product labels,product data sheets, and other relevant literaturerespecting any materials mentioned herein. Thesestandards are subject to change without notice.The user&#x27;s attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.</p><p>&lt;<!-- -->!-- Page 39 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 20031 SEMI M13-1103SPECIFICATION FOR ALPHANUMERIC MARKING OF SILICONWAFERS This specification was technically approved by the Global Traceability Committee and is the directresponsibility of the North American Traceability Committee. Current edition approved by the NorthAmerican Silicon Wafer Committee on July 27, 2003. Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> October 2003; tobe published November 2003. Originally published in 1988; previously published in September 1998. 1 Purpose1.1 This specification describes an alphanumericmarking system for silicon wafers. The marking codeincludes information on the origin, approximateresistivity, dopant species, and crystal growthorientation in addition to a wafer identification number.Use of this specification ensures the consistency of allwafer marking performed by silicon manufacturers.This consistency allows simplification of theperformance requirements of Automatic OpticalCharacter Reading (OCR) equipment.1.2 By defining the basic code used to characterize theindividual wafer, this specification provides theinformation needed for practical operator interpretation. 2 Scope2.1 This specification defines the character set,location, and associated dimensions and tolerances ofan alphanumeric code, specifically for identification offlatted and notched silicon wafers.2.2 This specification does not address the markingtechniques that may be employed when complying withthis standard.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 None. 4 Terminology4.1 Definitions4.1.1 adjacent character misalignment, Radj  thevertical distance between the character baselines of twoadjacent characters on the same line.4.1.2 character separation  the horizontal distancebetween the adjacent boundaries of any characters. 4.1.3 character spacing  the horizontal distancebetween the character spacing reference lines of theadjacent characters.4.1.4 line character misalignment, Rline  the verticaldistance between the character baselines of the highestand lowest characters on the same line. Figure 1Character Outline5 Shape and Size of Marking5.1 Solid line or dot matrix method may be used towrite characters. The minimum matrix shall be 5 dotshorizontal and 9 dots vertical as shown in Figure 1.More dots may be used, up to and including a solid line.Higher density is recommended, especially for use withthe larger code size applicable to notched wafers, toachieve improved read reliability (see RelatedInformation 1).5.2 Character Dimensions and Spacing  See Table 1and Figure 1.5.3 SEMI OCR Standard Character Set  See Table 2and Appendix 1. 6 Alphanumeric Code6.1 Message Content  The code consists of one lineof 18 characters. The first eight characters are anidentification number that is unique to the wafer for agiven supplier. These characters may be alphanumericexcept character 8, which must be numeric (seeTable 3). Characters 9 and 10 are the supplier</p><p>&lt;<!-- -->!-- Page 40 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 2003 2 identification code (see SEMI AUX0011) (See Figure 2and Table 3.)NOTE 1: In the absence of a character at any assignedlocation, a dash (-) must be used.6.2 Code Field Location and Dimensions  Thealphanumeric code field shall be located on the frontsurface of the wafers (see Figures 3 and 4 for locationand dimensions of the alphanumeric code field forflatted and notched wafers, respectively).6.3 Character Alignment6.3.1 Character Skew  the maximum allowable anglebetween the character baseline and a line parallel withthe bottom of the character window shall be 3 degrees(see Figure 5).6.3.2 Maximum Character Misalignment  themaximum adjacent character misalignment, Radj, shallbe 0.23 mm (see Figure 6), and the maximum linecharacter misalignment, Rline,, shall be 0.46 mm (seeFigure 7).Table 1 Character Dimensions Character 100 mm, 125 mm,and 150 mmFlatted Wafers,mm 150 mm and 200mm NotchedWafers, mm Height 0.812 ¬± 0.025 1.624 ¬± 0.025Width 0.406 ¬± 0.025 0.812 ¬± 0.025Thickness 0.100 ¬± 0.050 0.200 + 0.025 or 0.150Spacing 0.710 ¬± 0.025 1.420 ¬± 0.025Minimum Separation 0.104 0.308NOTE 1: The diagonal thickness of the letter N is 0.138 ¬± 0.05mm. Table 2 Standard Character Set 1 SEMI AUX001, List of Wafer Supplier Identification Codes,available from SEMI web site: <a href="http://www.semi.org." target="_blank" rel="noopener noreferrer">www.semi.org.</a> Identification Number 12345678Wafer Supplier Identification See SEMI AUX0012Resistivity Identification 11.8 Œ©cmDopant Species BoronCrystal Growth Orientation <!-- -->[<!-- -->111<!-- -->]<!-- -->Check Characters (F5) Machine input for code acceptance Identification NumberWafer Supplier IdentificationResistivity Identification Figure 2Example of Code</p><p>&lt;<!-- -->!-- Page 41 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 20033 Table 3 CodeCharacterLocationCharacterStyle Parameter Code Definition 1 Alpha/Numeric2 Alpha/Numeric3 Alpha/Numeric4 Alpha/Numeric5 Alpha/Numeric6 Alpha/Numeric7 Alpha/Numeric A through Zand0 through 9 8 Numeric Only IDENTIFICATION NUMBER 0 through 9 Supplier-Assigned (See NOTE 1.) 9 Alpha Only10 Alpha Only SUPPLIER IDENTIFICATION A through Z (see SEMI AUX001 and NOTE 1.) 11 Numeric Only12 Numeric Only13 Numeric Only14 Numeric OnlyRESISTIVITY IDENTIFICATION 0 through 9and .(period) Resistivity (Œ©cm) identification isassigned by supplier, expressed as awhole number or as a mixed numberwith a decimal fraction. No accuracy isimplied. (See NOTE 1.)B BoronF PhosphorousA ArsenicS Antimony15 Alpha Only DOPANT SPECIES  not identified0 <!-- -->[<!-- -->100<!-- -->]<!-- -->1 <!-- -->[<!-- -->111<!-- -->]<!-- -->2 <!-- -->[<!-- -->110<!-- -->]<!-- -->3 <!-- -->[<!-- -->011<!-- -->]<!-- -->5 <!-- -->[<!-- -->511<!-- -->]<!-- --> 16 Numeric Only CRYSTAL GROWTHORIENTATION  not identified17 Alpha Only CHECK CHARACTER A 17 A through H18 Numeric Only CHECK CHARACTER A 18 0 through 7Error-Detecting Method(see Section 7)NOTE 1: In the absence of information at any assigned location, a dash () must be used.</p><p>&lt;<!-- -->!-- Page 42 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 2003 4 Figure 3Code Field Location for Flatted Wafers</p><p>&lt;<!-- -->!-- Page 43 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 20035 maxmin Figure 4Field Location for Notched Wafers</p><p>&lt;<!-- -->!-- Page 44 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 2003 6 Figure 5Character SkewNOTE: This line is parallel to the bottom of the code fieldwindow. Radj Figure 6Adjacent Character Misalignment Rline Figure 7Line Character Misalignment7 Alphanumeric Error-Detecting Method7.1 The alphanumeric check characters in characterlocations 17 and 18 are a required part of the Codedefined in this specification.7.2 All single-character substitution errors are detected.7.3 All two-character transposition errors are detectedfor any message up to 58 characters in length.7.4 The character set may be expanded into the first 59characters of the ASCII 64-character set. 7.5 There exist simple recursive algorithms for errordetection and check character generation that do notrequire the use of multiplication or division.7.6 Definition of the Error-Detecting Method7.6.1 For the purpose of describing the error-detectingmethod, we define the following symbols: A i represents the ith ASCII character. ai represents the numerical value assigned to Ai.7.6.2 The characters are numbered from left to right,so that the message is given byA 1A 2 A 3 ...A 18 .7.6.3 A complete description of the error-detectingmethod is given by the following seven rules:7.6.3.1 The numerical value ai is found by subtracting32 from the ASCII decimal representation of Ai (referto Table 4).7.6.3.2 An ASCII character A i is allowed only if itsnumerical value ai is one of0,1, 2,..., 58.7.6.3.3 The check character A17 must be one of theASCII characters A,B,C,D,E,F,G,H.7.6.3.4 The check character A18 must be one of theASCII characters 0,1,2,3,4,5,6,7.7.6.3.5 The check character pair A17 A 18 may not beone of the combinations H3, H4, H5, H6, H7.7.6.3.6 When the message is written, the checkcharacters A 17 and A 18 are chosen such that 59 dividesthe expression817 a1 + 816 a 2 ... + 82 a 16 + 8a17 + a18without a remainder.7.6.3.7 If, on reading the message, 59 does not evenlydivide the expression given above, an error hasoccurred.7.7 Suggestions for Implementation  The error-detecting method can be implemented directly bycalculating the expression given above, and the checkcharacters can be found by exhaustive search. However,this approach is unnecessarily complex; a decrease incomplexity can be made by taking advantage of threesimple observations.7.7.1 First, since we are interested only in the remain-der of the final expression after dividing it by 59, wecan avoid working with large numbers by subtracting59 repeatedly after each operation until the result is lessthan 59.</p><p>&lt;<!-- -->!-- Page 45 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 20037 7.7.2 Second, we can rearrange the error-detectingexpression, using Horner&#x27;s Rule, to forma 18 + 8(a16 + ...8(a3 + 8(a2 + 8a1 ))...)which can be calculated recursively from the inside outby successive multiplication and addition.7.7.3 Third, multiplication by eight can be accom-plished by adding a quantity to itself three times insuccession.7.8 An Algorithm for Error Detection7.8.1 When implementing error detection, it is conven-ient to imaging a checksum for each individual charac-ter position. This partial checksum forms a check on allpreceding characters, as well as the present character.Then, using Horner&#x27;s Rule, one can calculate a &quot;run-ning&quot; checksum (that is, calculate each partial check-sum in order). This leads to the following algorithm.7.8.2 Add the checksum for the previous characterposition to itself. (For the first character position, thevalue of the previous checksum is zero.) If the result is59 or greater, subtract 59. This leaves a value in therange 0-58.7.8.3 Add the result of Step 1 to itself. If the result is59 or greater, subtract 59.7.8.4 Add the result of Step 2 to itself. If the result is59 or greater, subtract 59. The result of this step is eighttimes the previous position checksum, modulo 59.7.8.5 Add the result of Step 3 to the numerical value ofthe character in the present position. If the result is 59or greater, subtract 59. The result of this step is thechecksum for the present character position.7.8.6 Repeat Steps 1 through 4 for each characterposition. If the checksum for the final character positionis nonzero, an error has occurred.7.9 An Algorithm for Generating the Check Characters The check characters may be generated as follows:7.9.1 Initially, assume that the check characters are A0(the first check character is the letter A, the second isthe numeral 0).7.9.2 Calculate the final checksum in the mannerdescribed above for error detection. If the result is zero,the check characters are correct, and the algorithmterminates.7.9.3 If the result of Step 2 is nonzero, subtract it from59, yielding a number in the range 158.7.9.4 Convert the result of Step 3 to binary.7.9.5 Add the least significant three bits of the binarynumber to the numerical value of the second assumedcheck character 0 (zero). This will yield a value thatcorresponds to an ASCII character in the range 07. 7.9.6 Add the next higher three bits of the binary num-ber to the numerical value of the first assumed checkcharacter A. This will yield a numerical value thatcorresponds to an ASCII character in the range AH.7.10 An Illustrative Example  For the purpose ofillustrating the check character generating algorithm,assume that the message consists of only twocharacters, the digits 2 and 3. Initially, assume that thecheck characters are A and 0 (zero) yielding thecomposite message 23A0.7.10.1 Initially, assume that the check characters are Aand 0 (zero) yielding the composite message 23A0.7.10.2 Using the algorithm described above, the finalchecksum is found to be 33. Since this is nonzero, it issubtracted from 59, yielding 26 in decimal, or 011010in binary.7.10.3 The least significant three bits 010 (decimalvalue 2) added to the numerical value of the ASCIIcharacter 0 (zero), which is 16, yields 18 (the numericalvalue of the ASCII character 2).7.10.4 The final composite message is 23D2. The nexthigher three bits (011) (decimal value 3) added to thenumerical value of the ASCII character A, which is 33,yields 36 (the numerical value of the ASCII characterD).Table 4 Character Values ASCII Character ASCII Decimal Value Numerical Value 45 13. 46 140 48 161 49 172 50 183 51 194 52 205 53 216 54 227 55 238 56 249 57 25A 65 33B 66 34C 67 35D 68 36E 69 37F 70 38G 71 39H 72 40I 73 41J 74 42</p><p>&lt;<!-- -->!-- Page 46 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 2003 8 ASCII Character ASCII Decimal Value Numerical ValueK 75 43L 76 44M 77 45N 78 46O 79 47P 80 48Q 81 49R 82 50S 83 51T 84 52U 85 53V 86 54W 87 55X 88 56Y 89 57Z 90 58</p><p>&lt;<!-- -->!-- Page 47 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 20039 APPENDIX 1SEMI OCR CHARACTER OUTLINES NOTICE: The material in this appendix is an official part of SEMI M13 and was approved by full letter ballot procedures onJuly 12, 1998.</p><p>&lt;<!-- -->!-- Page 48 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 2003 10</p><p>&lt;<!-- -->!-- Page 49 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 200311</p><p>&lt;<!-- -->!-- Page 50 --<!-- -->&gt;</p><p>SEMI M13-1103 ¬© SEMI 1988, 2003 12 NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturer&#x27;s instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility.</p></div><div class="resizer_dZ2U" role="separator" aria-orientation="vertical" aria-label="ÊãñÊãΩË∞ÉÊï¥Èù¢ÊùøÂÆΩÂ∫¶" tabindex="0" style="cursor:col-resize"></div><div id="split-pane-right" class="splitPane_s_c3 rightPane_QUQS" aria-hidden="false"><div class="pdfViewer_YroH" style="height:100%"><div class="pdfHeader_niBL"><div class="headerContent_Wh6d"><h3 class="headerTitle_ZjfR">üìñ PDFÂéüÊñáÊ°£Êü•ÁúãÂô®</h3><p class="headerDescription_k4XX">ÂåÖÂê´ÂÆåÊï¥ÁöÑÂõæË°®„ÄÅË°®Ê†ºÂíåÊ†ºÂºè</p></div><a href="/pdfs/semi/100.pdf" download="" class="downloadButton_oAWW">‚¨áÔ∏è ‰∏ãËΩΩPDF</a></div><div class="pdfContainer_js_A"><iframe src="/pdfs/semi/100.pdf" class="pdfIframe__hMj" title="PDF Viewer"></iframe><div class="loadingIndicator_vVrf"><div class="loadingIcon_r9qq">üìÑ</div><div class="loadingText_fUBX">Ê≠£Âú®Âä†ËΩΩPDF...</div></div></div><div class="pdfFooter_LcMu">üí° ÊèêÁ§∫ÔºöÂ¶ÇÊûúÊó†Ê≥ïÊü•ÁúãPDFÔºåËØ∑ÁÇπÂáªÂè≥‰∏äËßíÁöÑ&quot;‰∏ãËΩΩPDF&quot;ÊåâÈíÆ‰∏ãËΩΩÂêéÊü•Áúã„ÄÇ ÈÉ®ÂàÜÊµèËßàÂô®ÂèØËÉΩÈúÄË¶ÅÂÆâË£ÖPDFÊü•ÁúãÂô®Êèí‰ª∂„ÄÇ</div></div></div></div></div></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-tags-row row margin-bottom--sm"><div class="col"><b>Ê†áÁ≠æÔºö</b><ul class="tags_jXut padding--none margin-left--sm"><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/semi">SEMI</a></li><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/standard">Standard</a></li></ul></div></div><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-100.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>ÁºñËæëÊ≠§È°µ</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Êñá‰ª∂ÈÄâÈ°πÂç°"><a class="pagination-nav__link pagination-nav__link--prev" href="/semiconductor-docs/docs/standards/semi/semi-chapter-099"><div class="pagination-nav__sublabel">‰∏ä‰∏ÄÈ°µ</div><div class="pagination-nav__label">M6-1000 - ¬© SEMI 1981, 20006...</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/semiconductor-docs/docs/standards/semi/semi-chapter-101"><div class="pagination-nav__sublabel">‰∏ã‰∏ÄÈ°µ</div><div class="pagination-nav__label">M13-1103 - ¬© SEMI 1988, 2003...</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#-Âπ∂ÊéíÊü•ÁúãmarkdownÊñáÊú¨--pdfÂéüÊñáÊ°£" class="table-of-contents__link toc-highlight">üìñ Âπ∂ÊéíÊü•ÁúãÔºöMarkdownÊñáÊú¨ + PDFÂéüÊñáÊ°£</a></li><li><a href="#page_count-50" class="table-of-contents__link toc-highlight">page_count: 50</a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">ÊñáÊ°£</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/ic-design/intro">ËäØÁâáËÆæËÆ°</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/process/intro">Â∑•Ëâ∫Âà∂ÈÄ†</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/eda-tools/intro">EDAÂ∑•ÂÖ∑</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/standards/intro">ÂçèËÆÆÊ†áÂáÜ</a></li></ul></div><div class="col footer__col"><div class="footer__title">Á§æÂå∫</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">ÊäÄÊúØÂçöÂÆ¢</a></li></ul></div><div class="col footer__col"><div class="footer__title">Êõ¥Â§ö</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">Êõ¥Êñ∞Êó•Âøó</a></li><li class="footer__item">
                  <a href="#" target="_blank" rel="noreferrer noopener">
                    <span style="margin-right: 8px;">AI ÈõÜÊàê</span>
                    <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">NEW</span>
                  </a>
                </li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">
          <div style="text-align: center;">
            <p style="margin: 0; opacity: 0.8;">Copyright ¬© 2025 ÂçäÂØº‰ΩìÁü•ËØÜÊñáÊ°£Â∫ì</p>
            <p style="margin: 8px 0 0 0; opacity: 0.6; font-size: 0.9em;">
              Built with <span style="color: #00d4ff;">‚ù§</span> using Docusaurus ‚Ä¢
              <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">AI-Powered</span>
            </p>
          </div>
        </div></div></div></footer></div>
<script src="/semiconductor-docs/assets/js/runtime~main.876ff4c3.js"></script>
<script src="/semiconductor-docs/assets/js/main.9c9bdf4d.js"></script>
</body>
</html>