INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/ALUbasic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUbasic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/ControlCodeGenerator3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlCodeGenerator3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/OperandDecode2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OperandDecode1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/ControlCodeGenerator1Async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlCodeGenerator1Async
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/new/IO_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Io_GPIB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/StackPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StackPointer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/RegisterFlags.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFlags
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/ControlCodeGenerator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlCodeGenerator4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/ControlCodeGenerator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlCodeGenerator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/Buffer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/Buffer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/Bubble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bubble
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/RegisterArr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterArray
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/as2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressSelector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/as1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressSelector1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/Temp/3PortMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiPortMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/WBModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/OperandDecode2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OperandDecode2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/FlagRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlagRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/ConditionalBranch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConditionalBranch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/Buffer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/imports/files/ALUModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/imports/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.srcs/sources_1/new/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Paul/Desktop/ANPPV_RISC/ANPPV_RISC_PipelinedProcessor/ANPPV_RISC_Pipelned_Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
