
import { ILSSchematic } from "@/src/cpu/ImportExport";
export const mux_2InternalSchematic: ILSSchematic = {"id":"c-6f4cdt0t","name":"Mux 2 Internal","parentCompDefId":"core/flow/mux2","parentComp":{"id":"","defId":"core/flow/mux2","x":0,"y":0,"r":0,"args":{"reverse":false,"bitWidth":32}},"compArgs":{"w":5,"h":8,"ports":[{"id":"","name":"","type":1,"x":4,"y":8,"width":32},{"id":"a","name":"A","type":1,"x":0,"y":2,"width":32},{"id":"b","name":"B","type":1,"x":0,"y":7,"width":32},{"id":"s","name":"S","type":1,"x":3,"y":0,"width":1},{"id":"o","name":"O","type":2,"x":5,"y":4,"width":1}]},"compBbox":{"minX":4,"minY":-3,"maxX":22,"maxY":33},"model":{"wires":[{"nodes":[{"id":0,"x":21,"y":15,"edges":[1],"ref":{"type":3,"id":"4","compNodeId":"o"}},{"id":1,"x":22,"y":15,"edges":[0],"ref":{"type":3,"id":"3","compNodeId":"a"}}]},{"nodes":[{"id":0,"x":4,"y":6,"edges":[1],"ref":{"type":3,"id":"0","compNodeId":"a"}},{"id":1,"x":12,"y":6,"edges":[0],"ref":{"type":3,"id":"6","compNodeId":"b"}}]},{"nodes":[{"id":0,"x":15,"y":5,"edges":[1],"ref":{"type":3,"id":"6","compNodeId":"o"}},{"id":1,"x":16,"y":5,"edges":[0,2]},{"id":2,"x":16,"y":14,"edges":[1,3]},{"id":3,"x":18,"y":14,"edges":[2],"ref":{"type":3,"id":"4","compNodeId":"a"}}]},{"nodes":[{"id":0,"x":11,"y":4,"edges":[1],"ref":{"type":3,"id":"5","compNodeId":"o"}},{"id":1,"x":12,"y":4,"edges":[0],"ref":{"type":3,"id":"6","compNodeId":"a"}}]},{"nodes":[{"id":0,"x":15,"y":23,"edges":[1],"ref":{"type":3,"id":"7","compNodeId":"o"}},{"id":1,"x":16,"y":23,"edges":[0,2]},{"id":2,"x":16,"y":16,"edges":[1,3]},{"id":3,"x":18,"y":16,"edges":[2],"ref":{"type":3,"id":"4","compNodeId":"b"}}]},{"nodes":[{"id":0,"x":12,"y":24,"edges":[1],"ref":{"type":3,"id":"7","compNodeId":"b"}},{"id":1,"x":4,"y":24,"edges":[0],"ref":{"type":3,"id":"1","compNodeId":"a"}}]},{"nodes":[{"id":0,"x":7,"y":2,"edges":[1],"ref":{"type":3,"id":"11","compNodeId":"b"}},{"id":1,"x":7,"y":4,"edges":[0,2,3]},{"id":2,"x":8,"y":4,"edges":[1],"ref":{"type":3,"id":"5","compNodeId":"i"}},{"id":3,"x":7,"y":22,"edges":[1,4]},{"id":4,"x":12,"y":22,"edges":[3],"ref":{"type":3,"id":"7","compNodeId":"a"}}]},{"nodes":[{"id":0,"x":7,"y":0,"edges":[1],"ref":{"type":3,"id":"11","compNodeId":"a"}},{"id":1,"x":7,"y":-1,"edges":[0,2]},{"id":2,"x":13,"y":-1,"edges":[1,3]},{"id":3,"x":13,"y":-3,"edges":[2],"ref":{"type":3,"id":"2","compNodeId":"a"}}]}],"comps":[{"id":"0","defId":"core/comp/port","x":-2,"y":5,"r":0,"args":{"portId":"a","name":"A","w":6,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":32,"signed":false,"flags":3,"valueMode":1,"inputOverride":false,"inputValueOverride":16,"extId":"a"}},{"id":"1","defId":"core/comp/port","x":-2,"y":23,"r":0,"args":{"portId":"b","name":"B","w":6,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":32,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":6,"extId":""}},{"id":"2","defId":"core/comp/port","x":14,"y":-5,"r":1,"args":{"portId":"sel","name":"S","w":2,"h":2,"type":1,"portPos":1,"rotate":0,"bitWidth":1,"signed":false,"flags":3,"valueMode":2,"inputOverride":true,"inputValueOverride":0,"extId":""}},{"id":"3","defId":"core/comp/port","x":28,"y":16,"r":2,"args":{"portId":"out","name":"O","w":6,"h":2,"type":2,"portPos":2,"rotate":0,"bitWidth":32,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":0,"extId":""}},{"id":"4","defId":"core/gate/or","x":18,"y":13,"r":0,"args":{"rotate":0,"bitWidth":32}},{"id":"5","defId":"core/gate/not","x":8,"y":3,"r":0,"args":{"rotate":0,"bitWidth":32,"name":"Not","extId":""}},{"id":"6","defId":"core/gate/and","x":12,"y":3,"r":0,"args":{"rotate":0,"bitWidth":32,"name":"And","extId":""}},{"id":"7","defId":"core/gate/and","x":12,"y":21,"r":0,"args":{"rotate":0,"bitWidth":32,"extId":"","name":"And"}},{"id":"11","defId":"core/bits/expand","x":8,"y":0,"r":1,"args":{"rotate":1,"bitWidth":32}}]}};

export const mux_2InternalSchematicStr = `#wire-schema 1
C 0 core/comp/port p:-2,5,0 c:{"portId":"a","name":"A","w":6,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":32,"signed":false,"flags":3,"valueMode":1,"inputOverride":false,"inputValueOverride":16,"extId":"a"}
C 1 core/comp/port p:-2,23,0 c:{"portId":"b","name":"B","w":6,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":32,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":6,"extId":""}
C 2 core/comp/port p:14,-5,1 c:{"portId":"sel","name":"S","w":2,"h":2,"type":1,"portPos":1,"rotate":0,"bitWidth":1,"signed":false,"flags":3,"valueMode":2,"inputOverride":true,"inputValueOverride":0,"extId":""}
C 3 core/comp/port p:28,16,2 c:{"portId":"out","name":"O","w":6,"h":2,"type":2,"portPos":2,"rotate":0,"bitWidth":32,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":0,"extId":""}
C 4 core/gate/or p:18,13,0 c:{"rotate":0,"bitWidth":32}
C 5 core/gate/not p:8,3,0 c:{"rotate":0,"bitWidth":32,"name":"Not","extId":""}
C 6 core/gate/and p:12,3,0 c:{"rotate":0,"bitWidth":32,"name":"And","extId":""}
C 7 core/gate/and p:12,21,0 c:{"rotate":0,"bitWidth":32,"extId":"","name":"And"}
C 11 core/bits/expand p:8,0,1 c:{"rotate":1,"bitWidth":32}
W 0 ns:[21,15 p:4/o|22,15,0 p:3/a]
W 1 ns:[4,6 p:0/a|12,6,0 p:6/b]
W 2 ns:[15,5 p:6/o|16,5,0|16,14,1|18,14,2 p:4/a]
W 3 ns:[11,4 p:5/o|12,4,0 p:6/a]
W 4 ns:[15,23 p:7/o|16,23,0|16,16,1|18,16,2 p:4/b]
W 5 ns:[12,24 p:7/b|4,24,0 p:1/a]
W 6 ns:[7,2 p:11/b|7,4,0|8,4,1 p:5/i|7,22,1|12,22,3 p:7/a]
W 7 ns:[7,0 p:11/a|7,-1,0|13,-1,1|13,-3,2 p:2/a]
`;
