TimeQuest Timing Analyzer report for 2017510082_Nilay_Yucel_DEUARCH
Wed May 20 17:50:29 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Hold: 'clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; 2017510082_Nilay_Yucel_DEUARCH                                    ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 126.25 MHz ; 126.25 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -6.921 ; -188.249           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.336 ; -1.539            ;
+-------+--------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -116.220                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.921 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.957     ; 4.992      ;
; -6.890 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.957     ; 4.961      ;
; -6.882 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.956     ; 4.954      ;
; -6.852 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.961     ; 4.919      ;
; -6.834 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.956     ; 4.906      ;
; -6.806 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.957     ; 4.877      ;
; -6.728 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.956     ; 4.800      ;
; -6.701 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.956     ; 4.773      ;
; -6.683 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.957     ; 4.754      ;
; -6.681 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.946     ; 4.763      ;
; -6.666 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.958     ; 4.736      ;
; -6.641 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.956     ; 4.713      ;
; -6.463 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.957     ; 4.534      ;
; -6.370 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.957     ; 4.441      ;
; -6.329 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.956     ; 4.401      ;
; -6.303 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -2.956     ; 4.375      ;
; -6.010 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.961     ; 4.044      ;
; -5.992 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.962     ; 4.025      ;
; -5.984 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.961     ; 4.018      ;
; -5.982 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.962     ; 4.015      ;
; -5.895 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.966     ; 3.924      ;
; -5.840 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.961     ; 3.874      ;
; -5.830 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.961     ; 3.864      ;
; -5.815 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.962     ; 3.848      ;
; -5.743 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.961     ; 3.777      ;
; -5.674 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.962     ; 3.707      ;
; -5.610 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.961     ; 3.644      ;
; -5.577 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.963     ; 3.609      ;
; -5.504 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.962     ; 3.537      ;
; -5.503 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -0.320     ; 6.211      ;
; -5.492 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -0.320     ; 6.200      ;
; -5.461 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.961     ; 3.495      ;
; -5.434 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.951     ; 3.478      ;
; -5.385 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -0.320     ; 6.093      ;
; -5.384 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; -0.320     ; 6.092      ;
; -5.374 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -2.962     ; 3.407      ;
; -4.800 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; 0.265      ; 6.093      ;
; -4.789 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; 0.265      ; 6.082      ;
; -4.657 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.589      ;
; -4.640 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.573      ;
; -4.591 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; 0.260      ; 5.879      ;
; -4.571 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.504      ;
; -4.565 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 5.499      ;
; -4.543 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.475      ;
; -4.537 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.470      ;
; -4.514 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.446      ;
; -4.485 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; 0.260      ; 5.773      ;
; -4.437 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.369      ;
; -4.417 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.052     ; 5.360      ;
; -4.376 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.308      ;
; -4.370 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.303      ;
; -4.368 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.064     ; 5.299      ;
; -4.345 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.278      ;
; -4.340 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.273      ;
; -4.339 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 5.273      ;
; -4.283 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.216      ;
; -4.281 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.213      ;
; -4.275 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 5.209      ;
; -4.274 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.202      ;
; -4.273 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.206      ;
; -4.268 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.066     ; 5.197      ;
; -4.251 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.183      ;
; -4.245 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.178      ;
; -4.245 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 5.174      ;
; -4.243 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.171      ;
; -4.243 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.171      ;
; -4.198 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.131      ;
; -4.195 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.128      ;
; -4.194 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 5.128      ;
; -4.192 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.125      ;
; -4.181 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.061     ; 5.115      ;
; -4.178 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.061     ; 5.112      ;
; -4.166 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.099      ;
; -4.165 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.097      ;
; -4.164 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.096      ;
; -4.163 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                            ; clk          ; clk         ; 1.000        ; 0.260      ; 5.451      ;
; -4.160 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.093      ;
; -4.136 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.068      ;
; -4.128 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.061      ;
; -4.124 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.064     ; 5.055      ;
; -4.121 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 5.055      ;
; -4.119 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.052      ;
; -4.118 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 5.050      ;
; -4.098 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.067     ; 5.026      ;
; -4.094 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 5.028      ;
; -4.092 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.025      ;
; -4.069 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 5.002      ;
; -4.063 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.997      ;
; -4.058 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 4.991      ;
; -4.058 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 4.991      ;
; -4.055 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 4.988      ;
; -4.052 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 4.985      ;
; -4.047 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 4.980      ;
; -4.034 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.968      ;
; -4.032 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 4.965      ;
; -4.022 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 4.955      ;
; -4.019 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.951      ;
; -4.016 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.950      ;
; -4.011 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.052     ; 4.954      ;
; -4.005 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.051     ; 4.949      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.336 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 3.268      ; 3.089      ;
; -0.215 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 3.283      ; 3.225      ;
; -0.209 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 3.268      ; 3.216      ;
; -0.193 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.243      ;
; -0.193 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.243      ;
; -0.193 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.243      ;
; -0.155 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 3.283      ; 3.285      ;
; -0.139 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 3.280      ; 3.298      ;
; -0.132 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 3.280      ; 3.305      ;
; -0.094 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.342      ;
; -0.094 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.342      ;
; -0.094 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.342      ;
; -0.086 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 3.268      ; 3.339      ;
; -0.077 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 3.285      ; 3.365      ;
; -0.069 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 3.283      ; 3.371      ;
; -0.055 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 3.283      ; 3.385      ;
; -0.035 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 3.280      ; 3.402      ;
; -0.027 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 3.268      ; 3.398      ;
; -0.022 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 3.280      ; 3.415      ;
; -0.021 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 3.283      ; 3.419      ;
; -0.021 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 3.283      ; 3.419      ;
; -0.021 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 3.283      ; 3.419      ;
; -0.017 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 3.268      ; 3.408      ;
; 0.030  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 3.268      ; 3.455      ;
; 0.031  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 3.280      ; 3.468      ;
; 0.031  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 3.280      ; 3.468      ;
; 0.044  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 3.280      ; 3.481      ;
; 0.045  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 3.280      ; 3.482      ;
; 0.062  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 3.280      ; 3.499      ;
; 0.065  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 3.283      ; 3.505      ;
; 0.072  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 3.283      ; 3.512      ;
; 0.086  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 3.285      ; 3.528      ;
; 0.094  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 3.283      ; 3.534      ;
; 0.094  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 3.283      ; 3.534      ;
; 0.094  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 3.283      ; 3.534      ;
; 0.098  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.731      ; 2.986      ;
; 0.116  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.983      ; 3.256      ;
; 0.117  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.731      ; 3.005      ;
; 0.118  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 3.268      ; 3.543      ;
; 0.136  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 3.283      ; 3.576      ;
; 0.142  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.743      ; 3.042      ;
; 0.152  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.746      ; 3.055      ;
; 0.185  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.731      ; 3.073      ;
; 0.187  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.998      ; 3.342      ;
; 0.191  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ; clk          ; clk         ; 0.000        ; 3.285      ; 3.633      ;
; 0.197  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 3.278      ; 3.632      ;
; 0.197  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 3.278      ; 3.632      ;
; 0.197  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 3.278      ; 3.632      ;
; 0.204  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 3.273      ; 3.634      ;
; 0.214  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 3.278      ; 3.649      ;
; 0.217  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.995      ; 3.369      ;
; 0.226  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.743      ; 3.126      ;
; 0.250  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 3.283      ; 3.690      ;
; 0.252  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.743      ; 3.152      ;
; 0.277  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 3.285      ; 3.719      ;
; 0.281  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 3.278      ; 3.716      ;
; 0.281  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 3.278      ; 3.716      ;
; 0.281  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 3.278      ; 3.716      ;
; 0.282  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 3.268      ; 3.707      ;
; 0.284  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 3.273      ; 3.714      ;
; 0.287  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 3.285      ; 3.729      ;
; 0.289  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 3.288      ; 3.734      ;
; 0.296  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.732      ;
; 0.296  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.732      ;
; 0.296  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.732      ;
; 0.301  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 3.278      ; 3.736      ;
; 0.303  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 3.278      ; 3.738      ;
; 0.303  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 3.278      ; 3.738      ;
; 0.303  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 3.278      ; 3.738      ;
; 0.306  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ; clk          ; clk         ; 0.000        ; 3.285      ; 3.748      ;
; 0.307  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.377      ; 0.871      ;
; 0.308  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.377      ; 0.872      ;
; 0.308  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 3.288      ; 3.753      ;
; 0.314  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.377      ; 0.878      ;
; 0.326  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.377      ; 0.890      ;
; 0.331  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.377      ; 0.895      ;
; 0.335  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.377      ; 0.899      ;
; 0.337  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.377      ; 0.901      ;
; 0.339  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.377      ; 0.903      ;
; 0.340  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.377      ; 0.904      ;
; 0.344  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.377      ; 0.908      ;
; 0.356  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.377      ; 0.920      ;
; 0.356  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.792      ;
; 0.356  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.792      ;
; 0.356  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 3.279      ; 3.792      ;
; 0.358  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.746      ; 3.261      ;
; 0.366  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.377      ; 0.930      ;
; 0.366  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.743      ; 3.266      ;
; 0.370  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.995      ; 3.522      ;
; 0.374  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.731      ; 3.262      ;
; 0.375  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.377      ; 0.939      ;
; 0.379  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 3.283      ; 3.819      ;
; 0.392  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.061      ; 0.610      ;
; 0.392  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                                              ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.610      ;
; 0.392  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.746      ; 3.295      ;
; 0.395  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.743      ; 3.295      ;
; 0.405  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 3.268      ; 3.830      ;
; 0.409  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ; clk          ; clk         ; 0.000        ; 3.280      ; 3.846      ;
; 0.414  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                    ; clk          ; clk         ; 0.000        ; 0.062      ; 0.633      ;
; 0.416  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 3.278      ; 3.851      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                                                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg                                 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                                                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                                                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                                                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                                                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                                                         ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                                                    ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; INPUT[*]  ; clk        ; -1.080 ; -0.670 ; Rise       ; clk             ;
;  INPUT[0] ; clk        ; -1.573 ; -1.149 ; Rise       ; clk             ;
;  INPUT[1] ; clk        ; -1.159 ; -0.753 ; Rise       ; clk             ;
;  INPUT[2] ; clk        ; -1.336 ; -0.914 ; Rise       ; clk             ;
;  INPUT[3] ; clk        ; -1.080 ; -0.670 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; INPUT[*]  ; clk        ; 2.117 ; 1.703 ; Rise       ; clk             ;
;  INPUT[0] ; clk        ; 2.117 ; 1.703 ; Rise       ; clk             ;
;  INPUT[1] ; clk        ; 1.720 ; 1.323 ; Rise       ; clk             ;
;  INPUT[2] ; clk        ; 1.889 ; 1.476 ; Rise       ; clk             ;
;  INPUT[3] ; clk        ; 1.643 ; 1.242 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ALUOUTPUT[*]     ; clk        ; 12.944 ; 12.946 ; Rise       ; clk             ;
;  ALUOUTPUT[0]    ; clk        ; 12.095 ; 12.108 ; Rise       ; clk             ;
;  ALUOUTPUT[1]    ; clk        ; 11.751 ; 11.715 ; Rise       ; clk             ;
;  ALUOUTPUT[2]    ; clk        ; 12.250 ; 12.193 ; Rise       ; clk             ;
;  ALUOUTPUT[3]    ; clk        ; 12.944 ; 12.946 ; Rise       ; clk             ;
; AROUT[*]         ; clk        ; 5.515  ; 5.496  ; Rise       ; clk             ;
;  AROUT[0]        ; clk        ; 5.487  ; 5.471  ; Rise       ; clk             ;
;  AROUT[1]        ; clk        ; 5.515  ; 5.496  ; Rise       ; clk             ;
;  AROUT[2]        ; clk        ; 5.260  ; 5.253  ; Rise       ; clk             ;
;  AROUT[3]        ; clk        ; 5.304  ; 5.296  ; Rise       ; clk             ;
; DATABUS[*]       ; clk        ; 14.528 ; 14.585 ; Rise       ; clk             ;
;  DATABUS[0]      ; clk        ; 12.851 ; 12.890 ; Rise       ; clk             ;
;  DATABUS[1]      ; clk        ; 12.596 ; 12.574 ; Rise       ; clk             ;
;  DATABUS[2]      ; clk        ; 14.528 ; 14.585 ; Rise       ; clk             ;
;  DATABUS[3]      ; clk        ; 12.715 ; 12.703 ; Rise       ; clk             ;
; DATAMEMOUT[*]    ; clk        ; 8.754  ; 8.676  ; Rise       ; clk             ;
;  DATAMEMOUT[0]   ; clk        ; 8.160  ; 8.095  ; Rise       ; clk             ;
;  DATAMEMOUT[1]   ; clk        ; 8.231  ; 8.180  ; Rise       ; clk             ;
;  DATAMEMOUT[2]   ; clk        ; 8.563  ; 8.524  ; Rise       ; clk             ;
;  DATAMEMOUT[3]   ; clk        ; 8.754  ; 8.676  ; Rise       ; clk             ;
; OUTPUT_R_OUT[*]  ; clk        ; 9.373  ; 9.363  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[0] ; clk        ; 9.373  ; 9.363  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[1] ; clk        ; 8.462  ; 8.447  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[2] ; clk        ; 8.887  ; 8.875  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[3] ; clk        ; 8.482  ; 8.468  ; Rise       ; clk             ;
; R0Out[*]         ; clk        ; 9.156  ; 9.106  ; Rise       ; clk             ;
;  R0Out[0]        ; clk        ; 8.482  ; 8.469  ; Rise       ; clk             ;
;  R0Out[1]        ; clk        ; 9.103  ; 9.077  ; Rise       ; clk             ;
;  R0Out[2]        ; clk        ; 8.959  ; 8.957  ; Rise       ; clk             ;
;  R0Out[3]        ; clk        ; 9.156  ; 9.106  ; Rise       ; clk             ;
; R1Out[*]         ; clk        ; 9.248  ; 9.211  ; Rise       ; clk             ;
;  R1Out[0]        ; clk        ; 9.248  ; 9.211  ; Rise       ; clk             ;
;  R1Out[1]        ; clk        ; 8.731  ; 8.703  ; Rise       ; clk             ;
;  R1Out[2]        ; clk        ; 8.518  ; 8.508  ; Rise       ; clk             ;
;  R1Out[3]        ; clk        ; 9.104  ; 9.059  ; Rise       ; clk             ;
; R2Out[*]         ; clk        ; 9.295  ; 9.308  ; Rise       ; clk             ;
;  R2Out[0]        ; clk        ; 9.295  ; 9.308  ; Rise       ; clk             ;
;  R2Out[1]        ; clk        ; 8.879  ; 8.848  ; Rise       ; clk             ;
;  R2Out[2]        ; clk        ; 9.247  ; 9.180  ; Rise       ; clk             ;
;  R2Out[3]        ; clk        ; 9.093  ; 9.101  ; Rise       ; clk             ;
; SCOUT[*]         ; clk        ; 5.358  ; 5.383  ; Rise       ; clk             ;
;  SCOUT[0]        ; clk        ; 5.358  ; 5.383  ; Rise       ; clk             ;
;  SCOUT[1]        ; clk        ; 5.342  ; 5.365  ; Rise       ; clk             ;
;  SCOUT[2]        ; clk        ; 5.327  ; 5.346  ; Rise       ; clk             ;
; opcode[*]        ; clk        ; 7.144  ; 7.148  ; Rise       ; clk             ;
;  opcode[0]       ; clk        ; 7.144  ; 7.148  ; Rise       ; clk             ;
;  opcode[1]       ; clk        ; 6.180  ; 6.165  ; Rise       ; clk             ;
;  opcode[2]       ; clk        ; 6.513  ; 6.494  ; Rise       ; clk             ;
;  opcode[3]       ; clk        ; 6.442  ; 6.430  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ALUOUTPUT[*]     ; clk        ; 7.654 ; 7.600 ; Rise       ; clk             ;
;  ALUOUTPUT[0]    ; clk        ; 8.023 ; 7.952 ; Rise       ; clk             ;
;  ALUOUTPUT[1]    ; clk        ; 7.654 ; 7.600 ; Rise       ; clk             ;
;  ALUOUTPUT[2]    ; clk        ; 7.816 ; 7.747 ; Rise       ; clk             ;
;  ALUOUTPUT[3]    ; clk        ; 8.648 ; 8.640 ; Rise       ; clk             ;
; AROUT[*]         ; clk        ; 5.152 ; 5.143 ; Rise       ; clk             ;
;  AROUT[0]        ; clk        ; 5.370 ; 5.353 ; Rise       ; clk             ;
;  AROUT[1]        ; clk        ; 5.397 ; 5.377 ; Rise       ; clk             ;
;  AROUT[2]        ; clk        ; 5.152 ; 5.143 ; Rise       ; clk             ;
;  AROUT[3]        ; clk        ; 5.196 ; 5.186 ; Rise       ; clk             ;
; DATABUS[*]       ; clk        ; 8.420 ; 8.336 ; Rise       ; clk             ;
;  DATABUS[0]      ; clk        ; 8.672 ; 8.536 ; Rise       ; clk             ;
;  DATABUS[1]      ; clk        ; 8.465 ; 8.423 ; Rise       ; clk             ;
;  DATABUS[2]      ; clk        ; 9.955 ; 9.953 ; Rise       ; clk             ;
;  DATABUS[3]      ; clk        ; 8.420 ; 8.336 ; Rise       ; clk             ;
; DATAMEMOUT[*]    ; clk        ; 7.022 ; 6.951 ; Rise       ; clk             ;
;  DATAMEMOUT[0]   ; clk        ; 7.041 ; 7.013 ; Rise       ; clk             ;
;  DATAMEMOUT[1]   ; clk        ; 7.022 ; 6.951 ; Rise       ; clk             ;
;  DATAMEMOUT[2]   ; clk        ; 7.279 ; 7.284 ; Rise       ; clk             ;
;  DATAMEMOUT[3]   ; clk        ; 7.486 ; 7.406 ; Rise       ; clk             ;
; OUTPUT_R_OUT[*]  ; clk        ; 8.170 ; 8.153 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[0] ; clk        ; 9.044 ; 9.033 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[1] ; clk        ; 8.170 ; 8.153 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[2] ; clk        ; 8.576 ; 8.563 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[3] ; clk        ; 8.189 ; 8.173 ; Rise       ; clk             ;
; R0Out[*]         ; clk        ; 8.189 ; 8.174 ; Rise       ; clk             ;
;  R0Out[0]        ; clk        ; 8.189 ; 8.174 ; Rise       ; clk             ;
;  R0Out[1]        ; clk        ; 8.786 ; 8.758 ; Rise       ; clk             ;
;  R0Out[2]        ; clk        ; 8.646 ; 8.642 ; Rise       ; clk             ;
;  R0Out[3]        ; clk        ; 8.837 ; 8.787 ; Rise       ; clk             ;
; R1Out[*]         ; clk        ; 8.222 ; 8.211 ; Rise       ; clk             ;
;  R1Out[0]        ; clk        ; 8.923 ; 8.886 ; Rise       ; clk             ;
;  R1Out[1]        ; clk        ; 8.429 ; 8.399 ; Rise       ; clk             ;
;  R1Out[2]        ; clk        ; 8.222 ; 8.211 ; Rise       ; clk             ;
;  R1Out[3]        ; clk        ; 8.787 ; 8.741 ; Rise       ; clk             ;
; R2Out[*]         ; clk        ; 8.569 ; 8.537 ; Rise       ; clk             ;
;  R2Out[0]        ; clk        ; 8.977 ; 8.988 ; Rise       ; clk             ;
;  R2Out[1]        ; clk        ; 8.569 ; 8.537 ; Rise       ; clk             ;
;  R2Out[2]        ; clk        ; 8.923 ; 8.857 ; Rise       ; clk             ;
;  R2Out[3]        ; clk        ; 8.782 ; 8.789 ; Rise       ; clk             ;
; SCOUT[*]         ; clk        ; 5.218 ; 5.234 ; Rise       ; clk             ;
;  SCOUT[0]        ; clk        ; 5.248 ; 5.270 ; Rise       ; clk             ;
;  SCOUT[1]        ; clk        ; 5.234 ; 5.253 ; Rise       ; clk             ;
;  SCOUT[2]        ; clk        ; 5.218 ; 5.234 ; Rise       ; clk             ;
; opcode[*]        ; clk        ; 6.037 ; 6.021 ; Rise       ; clk             ;
;  opcode[0]       ; clk        ; 6.962 ; 6.965 ; Rise       ; clk             ;
;  opcode[1]       ; clk        ; 6.037 ; 6.021 ; Rise       ; clk             ;
;  opcode[2]       ; clk        ; 6.358 ; 6.338 ; Rise       ; clk             ;
;  opcode[3]       ; clk        ; 6.289 ; 6.276 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 139.1 MHz ; 139.1 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -6.189 ; -163.103          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clk   ; -0.302 ; -1.415           ;
+-------+--------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -116.220                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.189 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.703     ; 4.506      ;
; -6.147 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.703     ; 4.464      ;
; -6.142 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.701     ; 4.461      ;
; -6.110 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.702     ; 4.428      ;
; -6.089 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.706     ; 4.403      ;
; -6.081 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.703     ; 4.398      ;
; -6.003 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.702     ; 4.321      ;
; -6.001 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.702     ; 4.319      ;
; -5.939 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.703     ; 4.256      ;
; -5.932 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.692     ; 4.260      ;
; -5.921 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.703     ; 4.238      ;
; -5.907 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.702     ; 4.225      ;
; -5.738 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.703     ; 4.055      ;
; -5.692 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.703     ; 4.009      ;
; -5.636 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.702     ; 3.954      ;
; -5.620 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -2.702     ; 3.938      ;
; -5.287 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.702     ; 3.580      ;
; -5.282 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.703     ; 3.574      ;
; -5.270 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.701     ; 3.564      ;
; -5.258 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.703     ; 3.550      ;
; -5.243 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.706     ; 3.532      ;
; -5.155 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.702     ; 3.448      ;
; -5.131 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.702     ; 3.424      ;
; -5.116 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.703     ; 3.408      ;
; -5.049 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.702     ; 3.342      ;
; -5.003 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.703     ; 3.295      ;
; -4.929 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -0.323     ; 5.626      ;
; -4.928 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.702     ; 3.221      ;
; -4.914 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.703     ; 3.206      ;
; -4.866 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -0.323     ; 5.563      ;
; -4.846 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.703     ; 3.138      ;
; -4.797 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.702     ; 3.090      ;
; -4.796 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.692     ; 3.099      ;
; -4.753 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -0.323     ; 5.450      ;
; -4.731 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -2.703     ; 3.023      ;
; -4.726 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -0.323     ; 5.423      ;
; -4.229 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.231      ; 5.480      ;
; -4.221 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.231      ; 5.472      ;
; -4.071 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.226      ; 5.317      ;
; -4.065 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.057     ; 5.003      ;
; -4.034 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.973      ;
; -4.018 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.957      ;
; -4.014 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.954      ;
; -3.989 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.927      ;
; -3.985 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.924      ;
; -3.984 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.226      ; 5.230      ;
; -3.900 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.838      ;
; -3.861 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.799      ;
; -3.858 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.046     ; 4.807      ;
; -3.847 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.785      ;
; -3.843 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.782      ;
; -3.835 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.773      ;
; -3.793 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.731      ;
; -3.791 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.730      ;
; -3.770 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.709      ;
; -3.766 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.706      ;
; -3.763 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.702      ;
; -3.746 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.686      ;
; -3.744 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.054     ; 4.685      ;
; -3.728 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.666      ;
; -3.724 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.663      ;
; -3.719 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.060     ; 4.654      ;
; -3.715 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.059     ; 4.651      ;
; -3.693 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.060     ; 4.628      ;
; -3.691 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.059     ; 4.627      ;
; -3.676 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.060     ; 4.611      ;
; -3.659 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.058     ; 4.596      ;
; -3.652 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.590      ;
; -3.645 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.226      ; 4.891      ;
; -3.629 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.568      ;
; -3.628 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.567      ;
; -3.622 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.562      ;
; -3.618 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.054     ; 4.559      ;
; -3.616 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.556      ;
; -3.614 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.553      ;
; -3.612 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.551      ;
; -3.607 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.546      ;
; -3.605 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.545      ;
; -3.605 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.544      ;
; -3.603 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.543      ;
; -3.601 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.539      ;
; -3.598 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.538      ;
; -3.597 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.536      ;
; -3.597 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.537      ;
; -3.587 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.526      ;
; -3.585 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.057     ; 4.523      ;
; -3.581 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.520      ;
; -3.562 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.605     ; 3.952      ;
; -3.562 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.605     ; 3.952      ;
; -3.562 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.605     ; 3.952      ;
; -3.559 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.061     ; 4.493      ;
; -3.529 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.468      ;
; -3.529 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.468      ;
; -3.528 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.467      ;
; -3.524 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.464      ;
; -3.513 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.046     ; 4.462      ;
; -3.511 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.056     ; 4.450      ;
; -3.509 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.055     ; 4.449      ;
; -3.509 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.045     ; 4.459      ;
; -3.502 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.605     ; 3.892      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.302 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.973      ; 2.815      ;
; -0.207 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.987      ; 2.924      ;
; -0.190 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.973      ; 2.927      ;
; -0.176 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 2.984      ; 2.952      ;
; -0.176 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 2.984      ; 2.952      ;
; -0.176 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 2.984      ; 2.952      ;
; -0.148 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 2.987      ; 2.983      ;
; -0.141 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.984      ; 2.987      ;
; -0.134 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.984      ; 2.994      ;
; -0.117 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 2.984      ; 3.011      ;
; -0.117 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 2.984      ; 3.011      ;
; -0.117 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 2.984      ; 3.011      ;
; -0.110 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.973      ; 3.007      ;
; -0.091 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.987      ; 3.040      ;
; -0.089 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 2.987      ; 3.042      ;
; -0.071 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.989      ; 3.062      ;
; -0.064 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.984      ; 3.064      ;
; -0.033 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.984      ; 3.095      ;
; -0.013 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 2.973      ; 3.104      ;
; -0.007 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.973      ; 3.110      ;
; -0.004 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 2.988      ; 3.128      ;
; -0.004 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 2.988      ; 3.128      ;
; -0.004 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 2.988      ; 3.128      ;
; 0.027  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.984      ; 3.155      ;
; 0.039  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.973      ; 3.156      ;
; 0.055  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.984      ; 3.183      ;
; 0.055  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.984      ; 3.183      ;
; 0.064  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.984      ; 3.192      ;
; 0.066  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.989      ; 3.199      ;
; 0.067  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.987      ; 3.198      ;
; 0.068  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.984      ; 3.196      ;
; 0.070  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.987      ; 3.201      ;
; 0.085  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.739      ; 2.968      ;
; 0.090  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.987      ; 3.221      ;
; 0.096  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 2.988      ; 3.228      ;
; 0.096  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 2.988      ; 3.228      ;
; 0.096  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 2.988      ; 3.228      ;
; 0.105  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.464      ; 2.713      ;
; 0.106  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.725      ; 2.975      ;
; 0.126  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 2.973      ; 3.243      ;
; 0.132  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.478      ; 2.754      ;
; 0.135  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.464      ; 2.743      ;
; 0.142  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.475      ; 2.761      ;
; 0.181  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 2.982      ; 3.307      ;
; 0.193  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.464      ; 2.801      ;
; 0.194  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 2.983      ; 3.321      ;
; 0.194  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 2.983      ; 3.321      ;
; 0.194  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 2.983      ; 3.321      ;
; 0.194  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 2.987      ; 3.325      ;
; 0.197  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ; clk          ; clk         ; 0.000        ; 2.989      ; 3.330      ;
; 0.205  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.736      ; 3.085      ;
; 0.209  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.475      ; 2.828      ;
; 0.221  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.978      ; 3.343      ;
; 0.227  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.978      ; 3.349      ;
; 0.234  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.989      ; 3.367      ;
; 0.243  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 2.982      ; 3.369      ;
; 0.247  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 2.984      ; 3.375      ;
; 0.247  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 2.984      ; 3.375      ;
; 0.247  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 2.984      ; 3.375      ;
; 0.248  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 2.983      ; 3.375      ;
; 0.248  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 2.983      ; 3.375      ;
; 0.248  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 2.983      ; 3.375      ;
; 0.250  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.989      ; 3.383      ;
; 0.253  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.992      ; 3.389      ;
; 0.263  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.992      ; 3.399      ;
; 0.268  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.475      ; 2.887      ;
; 0.271  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 2.973      ; 3.388      ;
; 0.281  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 2.983      ; 3.408      ;
; 0.281  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 2.983      ; 3.408      ;
; 0.281  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 2.983      ; 3.408      ;
; 0.284  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 2.736      ; 3.164      ;
; 0.285  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.478      ; 2.907      ;
; 0.297  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.337      ; 0.803      ;
; 0.301  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ; clk          ; clk         ; 0.000        ; 2.989      ; 3.434      ;
; 0.305  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.337      ; 0.811      ;
; 0.305  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 2.464      ; 2.913      ;
; 0.306  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.337      ; 0.812      ;
; 0.309  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 2.984      ; 3.437      ;
; 0.309  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 2.984      ; 3.437      ;
; 0.309  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 2.984      ; 3.437      ;
; 0.315  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.337      ; 0.821      ;
; 0.320  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.337      ; 0.826      ;
; 0.325  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.337      ; 0.831      ;
; 0.327  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.337      ; 0.833      ;
; 0.329  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.337      ; 0.835      ;
; 0.329  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.337      ; 0.835      ;
; 0.330  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.337      ; 0.836      ;
; 0.333  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 2.973      ; 3.450      ;
; 0.343  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.337      ; 0.849      ;
; 0.348  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                                              ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.547      ;
; 0.349  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.547      ;
; 0.352  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 2.987      ; 3.483      ;
; 0.354  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.337      ; 0.860      ;
; 0.355  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 2.987      ; 3.486      ;
; 0.361  ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                                              ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ; clk          ; clk         ; 0.000        ; 0.337      ; 0.867      ;
; 0.367  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 2.478      ; 2.989      ;
; 0.370  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 2.739      ; 3.253      ;
; 0.375  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 0.574      ;
; 0.376  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.475      ; 2.995      ;
; 0.384  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 2.475      ; 3.003      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                                                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg                                 ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                                                   ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; INPUT[*]  ; clk        ; -1.076 ; -0.757 ; Rise       ; clk             ;
;  INPUT[0] ; clk        ; -1.536 ; -1.183 ; Rise       ; clk             ;
;  INPUT[1] ; clk        ; -1.144 ; -0.819 ; Rise       ; clk             ;
;  INPUT[2] ; clk        ; -1.307 ; -0.977 ; Rise       ; clk             ;
;  INPUT[3] ; clk        ; -1.076 ; -0.757 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; INPUT[*]  ; clk        ; 2.022 ; 1.677 ; Rise       ; clk             ;
;  INPUT[0] ; clk        ; 2.022 ; 1.677 ; Rise       ; clk             ;
;  INPUT[1] ; clk        ; 1.646 ; 1.327 ; Rise       ; clk             ;
;  INPUT[2] ; clk        ; 1.802 ; 1.478 ; Rise       ; clk             ;
;  INPUT[3] ; clk        ; 1.580 ; 1.268 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ALUOUTPUT[*]     ; clk        ; 12.078 ; 11.946 ; Rise       ; clk             ;
;  ALUOUTPUT[0]    ; clk        ; 11.203 ; 11.174 ; Rise       ; clk             ;
;  ALUOUTPUT[1]    ; clk        ; 10.852 ; 10.796 ; Rise       ; clk             ;
;  ALUOUTPUT[2]    ; clk        ; 11.307 ; 11.221 ; Rise       ; clk             ;
;  ALUOUTPUT[3]    ; clk        ; 12.078 ; 11.946 ; Rise       ; clk             ;
; AROUT[*]         ; clk        ; 5.242  ; 5.200  ; Rise       ; clk             ;
;  AROUT[0]        ; clk        ; 5.216  ; 5.175  ; Rise       ; clk             ;
;  AROUT[1]        ; clk        ; 5.242  ; 5.200  ; Rise       ; clk             ;
;  AROUT[2]        ; clk        ; 4.999  ; 4.980  ; Rise       ; clk             ;
;  AROUT[3]        ; clk        ; 5.043  ; 5.023  ; Rise       ; clk             ;
; DATABUS[*]       ; clk        ; 13.520 ; 13.480 ; Rise       ; clk             ;
;  DATABUS[0]      ; clk        ; 11.903 ; 11.862 ; Rise       ; clk             ;
;  DATABUS[1]      ; clk        ; 11.626 ; 11.558 ; Rise       ; clk             ;
;  DATABUS[2]      ; clk        ; 13.520 ; 13.480 ; Rise       ; clk             ;
;  DATABUS[3]      ; clk        ; 11.836 ; 11.682 ; Rise       ; clk             ;
; DATAMEMOUT[*]    ; clk        ; 8.218  ; 8.110  ; Rise       ; clk             ;
;  DATAMEMOUT[0]   ; clk        ; 7.677  ; 7.570  ; Rise       ; clk             ;
;  DATAMEMOUT[1]   ; clk        ; 7.741  ; 7.647  ; Rise       ; clk             ;
;  DATAMEMOUT[2]   ; clk        ; 8.044  ; 7.937  ; Rise       ; clk             ;
;  DATAMEMOUT[3]   ; clk        ; 8.218  ; 8.110  ; Rise       ; clk             ;
; OUTPUT_R_OUT[*]  ; clk        ; 8.758  ; 8.706  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[0] ; clk        ; 8.758  ; 8.706  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[1] ; clk        ; 7.922  ; 7.899  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[2] ; clk        ; 8.320  ; 8.274  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[3] ; clk        ; 7.942  ; 7.916  ; Rise       ; clk             ;
; R0Out[*]         ; clk        ; 8.565  ; 8.481  ; Rise       ; clk             ;
;  R0Out[0]        ; clk        ; 7.938  ; 7.916  ; Rise       ; clk             ;
;  R0Out[1]        ; clk        ; 8.517  ; 8.443  ; Rise       ; clk             ;
;  R0Out[2]        ; clk        ; 8.381  ; 8.343  ; Rise       ; clk             ;
;  R0Out[3]        ; clk        ; 8.565  ; 8.481  ; Rise       ; clk             ;
; R1Out[*]         ; clk        ; 8.649  ; 8.580  ; Rise       ; clk             ;
;  R1Out[0]        ; clk        ; 8.649  ; 8.580  ; Rise       ; clk             ;
;  R1Out[1]        ; clk        ; 8.173  ; 8.145  ; Rise       ; clk             ;
;  R1Out[2]        ; clk        ; 7.968  ; 7.948  ; Rise       ; clk             ;
;  R1Out[3]        ; clk        ; 8.520  ; 8.442  ; Rise       ; clk             ;
; R2Out[*]         ; clk        ; 8.707  ; 8.668  ; Rise       ; clk             ;
;  R2Out[0]        ; clk        ; 8.707  ; 8.668  ; Rise       ; clk             ;
;  R2Out[1]        ; clk        ; 8.308  ; 8.268  ; Rise       ; clk             ;
;  R2Out[2]        ; clk        ; 8.655  ; 8.559  ; Rise       ; clk             ;
;  R2Out[3]        ; clk        ; 8.520  ; 8.500  ; Rise       ; clk             ;
; SCOUT[*]         ; clk        ; 5.097  ; 5.086  ; Rise       ; clk             ;
;  SCOUT[0]        ; clk        ; 5.097  ; 5.086  ; Rise       ; clk             ;
;  SCOUT[1]        ; clk        ; 5.081  ; 5.068  ; Rise       ; clk             ;
;  SCOUT[2]        ; clk        ; 5.061  ; 5.047  ; Rise       ; clk             ;
; opcode[*]        ; clk        ; 6.759  ; 6.706  ; Rise       ; clk             ;
;  opcode[0]       ; clk        ; 6.759  ; 6.706  ; Rise       ; clk             ;
;  opcode[1]       ; clk        ; 5.865  ; 5.835  ; Rise       ; clk             ;
;  opcode[2]       ; clk        ; 6.171  ; 6.126  ; Rise       ; clk             ;
;  opcode[3]       ; clk        ; 6.109  ; 6.061  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ALUOUTPUT[*]     ; clk        ; 7.184 ; 7.092 ; Rise       ; clk             ;
;  ALUOUTPUT[0]    ; clk        ; 7.556 ; 7.418 ; Rise       ; clk             ;
;  ALUOUTPUT[1]    ; clk        ; 7.184 ; 7.092 ; Rise       ; clk             ;
;  ALUOUTPUT[2]    ; clk        ; 7.309 ; 7.243 ; Rise       ; clk             ;
;  ALUOUTPUT[3]    ; clk        ; 8.102 ; 8.073 ; Rise       ; clk             ;
; AROUT[*]         ; clk        ; 4.903 ; 4.883 ; Rise       ; clk             ;
;  AROUT[0]        ; clk        ; 5.112 ; 5.070 ; Rise       ; clk             ;
;  AROUT[1]        ; clk        ; 5.137 ; 5.095 ; Rise       ; clk             ;
;  AROUT[2]        ; clk        ; 4.903 ; 4.883 ; Rise       ; clk             ;
;  AROUT[3]        ; clk        ; 4.947 ; 4.925 ; Rise       ; clk             ;
; DATABUS[*]       ; clk        ; 7.862 ; 7.776 ; Rise       ; clk             ;
;  DATABUS[0]      ; clk        ; 8.118 ; 7.968 ; Rise       ; clk             ;
;  DATABUS[1]      ; clk        ; 7.926 ; 7.826 ; Rise       ; clk             ;
;  DATABUS[2]      ; clk        ; 9.395 ; 9.353 ; Rise       ; clk             ;
;  DATABUS[3]      ; clk        ; 7.862 ; 7.776 ; Rise       ; clk             ;
; DATAMEMOUT[*]    ; clk        ; 6.621 ; 6.528 ; Rise       ; clk             ;
;  DATAMEMOUT[0]   ; clk        ; 6.634 ; 6.544 ; Rise       ; clk             ;
;  DATAMEMOUT[1]   ; clk        ; 6.621 ; 6.528 ; Rise       ; clk             ;
;  DATAMEMOUT[2]   ; clk        ; 6.866 ; 6.793 ; Rise       ; clk             ;
;  DATAMEMOUT[3]   ; clk        ; 7.038 ; 6.908 ; Rise       ; clk             ;
; OUTPUT_R_OUT[*]  ; clk        ; 7.657 ; 7.633 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[0] ; clk        ; 8.459 ; 8.407 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[1] ; clk        ; 7.657 ; 7.633 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[2] ; clk        ; 8.038 ; 7.992 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[3] ; clk        ; 7.676 ; 7.649 ; Rise       ; clk             ;
; R0Out[*]         ; clk        ; 7.672 ; 7.649 ; Rise       ; clk             ;
;  R0Out[0]        ; clk        ; 7.672 ; 7.649 ; Rise       ; clk             ;
;  R0Out[1]        ; clk        ; 8.228 ; 8.155 ; Rise       ; clk             ;
;  R0Out[2]        ; clk        ; 8.096 ; 8.057 ; Rise       ; clk             ;
;  R0Out[3]        ; clk        ; 8.274 ; 8.191 ; Rise       ; clk             ;
; R1Out[*]         ; clk        ; 7.700 ; 7.679 ; Rise       ; clk             ;
;  R1Out[0]        ; clk        ; 8.353 ; 8.286 ; Rise       ; clk             ;
;  R1Out[1]        ; clk        ; 7.898 ; 7.869 ; Rise       ; clk             ;
;  R1Out[2]        ; clk        ; 7.700 ; 7.679 ; Rise       ; clk             ;
;  R1Out[3]        ; clk        ; 8.231 ; 8.154 ; Rise       ; clk             ;
; R2Out[*]         ; clk        ; 8.026 ; 7.985 ; Rise       ; clk             ;
;  R2Out[0]        ; clk        ; 8.417 ; 8.379 ; Rise       ; clk             ;
;  R2Out[1]        ; clk        ; 8.026 ; 7.985 ; Rise       ; clk             ;
;  R2Out[2]        ; clk        ; 8.360 ; 8.266 ; Rise       ; clk             ;
;  R2Out[3]        ; clk        ; 8.237 ; 8.218 ; Rise       ; clk             ;
; SCOUT[*]         ; clk        ; 4.964 ; 4.948 ; Rise       ; clk             ;
;  SCOUT[0]        ; clk        ; 4.999 ; 4.987 ; Rise       ; clk             ;
;  SCOUT[1]        ; clk        ; 4.985 ; 4.970 ; Rise       ; clk             ;
;  SCOUT[2]        ; clk        ; 4.964 ; 4.948 ; Rise       ; clk             ;
; opcode[*]        ; clk        ; 5.736 ; 5.705 ; Rise       ; clk             ;
;  opcode[0]       ; clk        ; 6.593 ; 6.540 ; Rise       ; clk             ;
;  opcode[1]       ; clk        ; 5.736 ; 5.705 ; Rise       ; clk             ;
;  opcode[2]       ; clk        ; 6.030 ; 5.985 ; Rise       ; clk             ;
;  opcode[3]       ; clk        ; 5.970 ; 5.922 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.667 ; -73.489           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clk   ; -0.319 ; -2.536           ;
+-------+--------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -86.409                         ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.667 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.908      ;
; -3.637 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.878      ;
; -3.611 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.767     ; 2.853      ;
; -3.538 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.779      ;
; -3.527 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.768      ;
; -3.520 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.761      ;
; -3.499 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.771     ; 2.737      ;
; -3.486 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.727      ;
; -3.478 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.761     ; 2.726      ;
; -3.469 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.769     ; 2.709      ;
; -3.457 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.698      ;
; -3.432 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.673      ;
; -3.354 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.595      ;
; -3.262 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.503      ;
; -3.228 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.469      ;
; -3.196 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -1.768     ; 2.437      ;
; -3.139 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.349      ;
; -3.083 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.776     ; 2.294      ;
; -3.079 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.289      ;
; -3.072 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.282      ;
; -3.031 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.780     ; 2.238      ;
; -2.999 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.209      ;
; -2.995 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.205      ;
; -2.986 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.196      ;
; -2.958 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.168      ;
; -2.917 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.127      ;
; -2.846 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.056      ;
; -2.815 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -0.245     ; 3.579      ;
; -2.815 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.778     ; 2.024      ;
; -2.803 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.013      ;
; -2.791 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 2.001      ;
; -2.761 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -0.245     ; 3.525      ;
; -2.758 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.770     ; 1.975      ;
; -2.748 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -0.245     ; 3.512      ;
; -2.741 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; -0.245     ; 3.505      ;
; -2.700 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; -1.777     ; 1.910      ;
; -2.345 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.147      ; 3.501      ;
; -2.334 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.147      ; 3.490      ;
; -2.306 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.142      ; 3.457      ;
; -2.243 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.142      ; 3.394      ;
; -2.223 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.175      ;
; -2.204 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.156      ;
; -2.153 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.105      ;
; -2.150 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.102      ;
; -2.146 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.098      ;
; -2.143 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.095      ;
; -2.142 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.094      ;
; -2.088 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.040      ;
; -2.070 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.022      ;
; -2.067 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.019      ;
; -2.060 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.012      ;
; -2.058 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.010      ;
; -2.057 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.009      ;
; -2.055 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 3.007      ;
; -2.045 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.028     ; 3.004      ;
; -2.044 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.996      ;
; -2.016 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.038     ; 2.965      ;
; -2.014 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.034     ; 2.967      ;
; -2.013 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.964      ;
; -2.013 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.038     ; 2.962      ;
; -2.011 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.034     ; 2.964      ;
; -2.010 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.961      ;
; -1.993 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.945      ;
; -1.990 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.942      ;
; -1.990 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.038     ; 2.939      ;
; -1.961 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.142      ; 3.112      ;
; -1.957 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.909      ;
; -1.947 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.899      ;
; -1.930 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.882      ;
; -1.930 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.882      ;
; -1.930 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.882      ;
; -1.927 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.879      ;
; -1.918 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.424     ; 2.481      ;
; -1.918 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.424     ; 2.481      ;
; -1.918 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.424     ; 2.481      ;
; -1.911 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.863      ;
; -1.911 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.863      ;
; -1.907 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.859      ;
; -1.905 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.034     ; 2.858      ;
; -1.904 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; clk          ; clk         ; 1.000        ; 0.142      ; 3.055      ;
; -1.904 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.856      ;
; -1.902 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.034     ; 2.855      ;
; -1.902 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.038     ; 2.851      ;
; -1.900 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.852      ;
; -1.899 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.038     ; 2.848      ;
; -1.897 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; 0.138      ; 3.022      ;
; -1.897 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.849      ;
; -1.895 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.847      ;
; -1.889 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.841      ;
; -1.889 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.840      ;
; -1.886 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ; clk          ; clk         ; 1.000        ; 0.138      ; 3.011      ;
; -1.886 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.838      ;
; -1.886 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.837      ;
; -1.885 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.837      ;
; -1.885 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.837      ;
; -1.875 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.424     ; 2.438      ;
; -1.875 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.424     ; 2.438      ;
; -1.875 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.424     ; 2.438      ;
; -1.873 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]   ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 1.000        ; -0.036     ; 2.824      ;
; -1.865 ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 1.000        ; -0.035     ; 2.817      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.319 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.939      ; 1.704      ;
; -0.316 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.939      ; 1.707      ;
; -0.262 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.949      ; 1.771      ;
; -0.252 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.947      ; 1.779      ;
; -0.244 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.951      ; 1.791      ;
; -0.228 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.946      ; 1.802      ;
; -0.228 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 1.946      ; 1.802      ;
; -0.228 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 1.946      ; 1.802      ;
; -0.208 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.947      ; 1.823      ;
; -0.207 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.949      ; 1.826      ;
; -0.190 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.939      ; 1.833      ;
; -0.186 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.947      ; 1.845      ;
; -0.184 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.947      ; 1.847      ;
; -0.175 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.949      ; 1.858      ;
; -0.174 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.939      ; 1.849      ;
; -0.172 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.946      ; 1.858      ;
; -0.172 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 1.946      ; 1.858      ;
; -0.172 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 1.946      ; 1.858      ;
; -0.170 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 1.950      ; 1.864      ;
; -0.170 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 1.950      ; 1.864      ;
; -0.170 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 1.950      ; 1.864      ;
; -0.168 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.947      ; 1.863      ;
; -0.161 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.939      ; 1.862      ;
; -0.160 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.949      ; 1.873      ;
; -0.156 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.951      ; 1.879      ;
; -0.150 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.949      ; 1.883      ;
; -0.146 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.947      ; 1.885      ;
; -0.139 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.949      ; 1.894      ;
; -0.129 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.947      ; 1.902      ;
; -0.114 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.947      ; 1.917      ;
; -0.114 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.947      ; 1.917      ;
; -0.112 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 1.950      ; 1.922      ;
; -0.112 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 1.950      ; 1.922      ;
; -0.112 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 1.950      ; 1.922      ;
; -0.101 ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.791      ; 1.774      ;
; -0.090 ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.781      ; 1.775      ;
; -0.077 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.949      ; 1.956      ;
; -0.070 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.943      ; 1.957      ;
; -0.068 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.580      ; 1.596      ;
; -0.060 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.943      ; 1.967      ;
; -0.053 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.939      ; 1.970      ;
; -0.052 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.951      ; 1.983      ;
; -0.050 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 1.946      ; 1.980      ;
; -0.050 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 1.946      ; 1.980      ;
; -0.050 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 1.946      ; 1.980      ;
; -0.049 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.939      ; 1.974      ;
; -0.044 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.953      ; 1.993      ;
; -0.042 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.951      ; 1.993      ;
; -0.041 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ; clk          ; clk         ; 0.000        ; 1.951      ; 1.994      ;
; -0.034 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.953      ; 2.003      ;
; -0.030 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.590      ; 1.644      ;
; -0.028 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.939      ; 1.995      ;
; -0.026 ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.789      ; 1.847      ;
; -0.010 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.949      ; 2.023      ;
; -0.008 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.588      ; 1.664      ;
; -0.008 ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.580      ; 1.656      ;
; 0.004  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ; clk          ; clk         ; 0.000        ; 1.946      ; 2.034      ;
; 0.004  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ; clk          ; clk         ; 0.000        ; 1.946      ; 2.034      ;
; 0.004  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ; clk          ; clk         ; 0.000        ; 1.946      ; 2.034      ;
; 0.005  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.949      ; 2.038      ;
; 0.015  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.949      ; 2.048      ;
; 0.017  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ; clk          ; clk         ; 0.000        ; 1.951      ; 2.052      ;
; 0.018  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 1.945      ; 2.047      ;
; 0.022  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.588      ; 1.694      ;
; 0.023  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.580      ; 1.687      ;
; 0.043  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.073      ;
; 0.043  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.073      ;
; 0.043  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.073      ;
; 0.043  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.789      ; 1.916      ;
; 0.048  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.588      ; 1.720      ;
; 0.056  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 1.945      ; 2.085      ;
; 0.064  ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                            ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.791      ; 1.939      ;
; 0.078  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.590      ; 1.752      ;
; 0.079  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ; clk          ; clk         ; 0.000        ; 1.947      ; 2.110      ;
; 0.080  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.939      ; 2.103      ;
; 0.096  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.588      ; 1.768      ;
; 0.097  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 1.945      ; 2.126      ;
; 0.103  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.947      ; 2.134      ;
; 0.105  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.939      ; 2.128      ;
; 0.105  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 1.949      ; 2.138      ;
; 0.110  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.140      ;
; 0.110  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.140      ;
; 0.110  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.588      ; 1.782      ;
; 0.114  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.144      ;
; 0.114  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.144      ;
; 0.114  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.144      ;
; 0.115  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.145      ;
; 0.115  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.145      ;
; 0.115  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ; clk          ; clk         ; 0.000        ; 1.946      ; 2.145      ;
; 0.117  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 1.580      ; 1.781      ;
; 0.121  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.953      ; 2.158      ;
; 0.128  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 1.590      ; 1.802      ;
; 0.131  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.953      ; 2.168      ;
; 0.133  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ; clk          ; clk         ; 0.000        ; 1.947      ; 2.164      ;
; 0.135  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ; clk          ; clk         ; 0.000        ; 1.590      ; 1.809      ;
; 0.154  ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.218      ; 0.476      ;
; 0.156  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.218      ; 0.478      ;
; 0.156  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 1.588      ; 1.828      ;
; 0.156  ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 1.588      ; 1.828      ;
; 0.161  ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                                ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.218      ; 0.483      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated|counter_reg_bit[3]      ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0                           ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg                                 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                                                         ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                                                         ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                                                         ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                                                         ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                                                         ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg                                      ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg                                      ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                                                    ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                                                   ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                                                    ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                                                    ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                                                    ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                                                    ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                                                    ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; INPUT[*]  ; clk        ; -0.721 ; -0.122 ; Rise       ; clk             ;
;  INPUT[0] ; clk        ; -1.000 ; -0.431 ; Rise       ; clk             ;
;  INPUT[1] ; clk        ; -0.766 ; -0.174 ; Rise       ; clk             ;
;  INPUT[2] ; clk        ; -0.856 ; -0.276 ; Rise       ; clk             ;
;  INPUT[3] ; clk        ; -0.721 ; -0.122 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; INPUT[*]  ; clk        ; 1.311 ; 0.749 ; Rise       ; clk             ;
;  INPUT[0] ; clk        ; 1.311 ; 0.749 ; Rise       ; clk             ;
;  INPUT[1] ; clk        ; 1.085 ; 0.501 ; Rise       ; clk             ;
;  INPUT[2] ; clk        ; 1.170 ; 0.599 ; Rise       ; clk             ;
;  INPUT[3] ; clk        ; 1.041 ; 0.451 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ALUOUTPUT[*]     ; clk        ; 7.576 ; 7.809 ; Rise       ; clk             ;
;  ALUOUTPUT[0]    ; clk        ; 7.055 ; 7.198 ; Rise       ; clk             ;
;  ALUOUTPUT[1]    ; clk        ; 6.860 ; 6.933 ; Rise       ; clk             ;
;  ALUOUTPUT[2]    ; clk        ; 7.128 ; 7.196 ; Rise       ; clk             ;
;  ALUOUTPUT[3]    ; clk        ; 7.576 ; 7.809 ; Rise       ; clk             ;
; AROUT[*]         ; clk        ; 3.266 ; 3.327 ; Rise       ; clk             ;
;  AROUT[0]        ; clk        ; 3.252 ; 3.313 ; Rise       ; clk             ;
;  AROUT[1]        ; clk        ; 3.266 ; 3.327 ; Rise       ; clk             ;
;  AROUT[2]        ; clk        ; 3.124 ; 3.174 ; Rise       ; clk             ;
;  AROUT[3]        ; clk        ; 3.163 ; 3.216 ; Rise       ; clk             ;
; DATABUS[*]       ; clk        ; 8.589 ; 8.800 ; Rise       ; clk             ;
;  DATABUS[0]      ; clk        ; 7.469 ; 7.668 ; Rise       ; clk             ;
;  DATABUS[1]      ; clk        ; 7.311 ; 7.419 ; Rise       ; clk             ;
;  DATABUS[2]      ; clk        ; 8.589 ; 8.800 ; Rise       ; clk             ;
;  DATABUS[3]      ; clk        ; 7.341 ; 7.600 ; Rise       ; clk             ;
; DATAMEMOUT[*]    ; clk        ; 5.177 ; 5.289 ; Rise       ; clk             ;
;  DATAMEMOUT[0]   ; clk        ; 4.837 ; 4.903 ; Rise       ; clk             ;
;  DATAMEMOUT[1]   ; clk        ; 4.895 ; 4.962 ; Rise       ; clk             ;
;  DATAMEMOUT[2]   ; clk        ; 5.105 ; 5.187 ; Rise       ; clk             ;
;  DATAMEMOUT[3]   ; clk        ; 5.177 ; 5.289 ; Rise       ; clk             ;
; OUTPUT_R_OUT[*]  ; clk        ; 5.540 ; 5.640 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[0] ; clk        ; 5.540 ; 5.640 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[1] ; clk        ; 5.040 ; 5.087 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[2] ; clk        ; 5.273 ; 5.358 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[3] ; clk        ; 5.049 ; 5.098 ; Rise       ; clk             ;
; R0Out[*]         ; clk        ; 5.418 ; 5.497 ; Rise       ; clk             ;
;  R0Out[0]        ; clk        ; 5.046 ; 5.093 ; Rise       ; clk             ;
;  R0Out[1]        ; clk        ; 5.401 ; 5.475 ; Rise       ; clk             ;
;  R0Out[2]        ; clk        ; 5.330 ; 5.399 ; Rise       ; clk             ;
;  R0Out[3]        ; clk        ; 5.418 ; 5.497 ; Rise       ; clk             ;
; R1Out[*]         ; clk        ; 5.465 ; 5.565 ; Rise       ; clk             ;
;  R1Out[0]        ; clk        ; 5.465 ; 5.565 ; Rise       ; clk             ;
;  R1Out[1]        ; clk        ; 5.201 ; 5.260 ; Rise       ; clk             ;
;  R1Out[2]        ; clk        ; 5.067 ; 5.114 ; Rise       ; clk             ;
;  R1Out[3]        ; clk        ; 5.390 ; 5.463 ; Rise       ; clk             ;
; R2Out[*]         ; clk        ; 5.567 ; 5.639 ; Rise       ; clk             ;
;  R2Out[0]        ; clk        ; 5.567 ; 5.639 ; Rise       ; clk             ;
;  R2Out[1]        ; clk        ; 5.271 ; 5.338 ; Rise       ; clk             ;
;  R2Out[2]        ; clk        ; 5.458 ; 5.539 ; Rise       ; clk             ;
;  R2Out[3]        ; clk        ; 5.461 ; 5.520 ; Rise       ; clk             ;
; SCOUT[*]         ; clk        ; 3.208 ; 3.258 ; Rise       ; clk             ;
;  SCOUT[0]        ; clk        ; 3.208 ; 3.258 ; Rise       ; clk             ;
;  SCOUT[1]        ; clk        ; 3.200 ; 3.248 ; Rise       ; clk             ;
;  SCOUT[2]        ; clk        ; 3.173 ; 3.222 ; Rise       ; clk             ;
; opcode[*]        ; clk        ; 4.235 ; 4.367 ; Rise       ; clk             ;
;  opcode[0]       ; clk        ; 4.235 ; 4.367 ; Rise       ; clk             ;
;  opcode[1]       ; clk        ; 3.703 ; 3.768 ; Rise       ; clk             ;
;  opcode[2]       ; clk        ; 3.911 ; 3.999 ; Rise       ; clk             ;
;  opcode[3]       ; clk        ; 3.865 ; 3.960 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ALUOUTPUT[*]     ; clk        ; 4.417 ; 4.476 ; Rise       ; clk             ;
;  ALUOUTPUT[0]    ; clk        ; 4.586 ; 4.720 ; Rise       ; clk             ;
;  ALUOUTPUT[1]    ; clk        ; 4.417 ; 4.476 ; Rise       ; clk             ;
;  ALUOUTPUT[2]    ; clk        ; 4.558 ; 4.597 ; Rise       ; clk             ;
;  ALUOUTPUT[3]    ; clk        ; 5.062 ; 5.130 ; Rise       ; clk             ;
; AROUT[*]         ; clk        ; 3.061 ; 3.109 ; Rise       ; clk             ;
;  AROUT[0]        ; clk        ; 3.185 ; 3.243 ; Rise       ; clk             ;
;  AROUT[1]        ; clk        ; 3.198 ; 3.256 ; Rise       ; clk             ;
;  AROUT[2]        ; clk        ; 3.061 ; 3.109 ; Rise       ; clk             ;
;  AROUT[3]        ; clk        ; 3.100 ; 3.150 ; Rise       ; clk             ;
; DATABUS[*]       ; clk        ; 4.829 ; 4.922 ; Rise       ; clk             ;
;  DATABUS[0]      ; clk        ; 4.985 ; 5.059 ; Rise       ; clk             ;
;  DATABUS[1]      ; clk        ; 4.849 ; 4.944 ; Rise       ; clk             ;
;  DATABUS[2]      ; clk        ; 5.984 ; 6.045 ; Rise       ; clk             ;
;  DATABUS[3]      ; clk        ; 4.829 ; 4.922 ; Rise       ; clk             ;
; DATAMEMOUT[*]    ; clk        ; 4.065 ; 4.117 ; Rise       ; clk             ;
;  DATAMEMOUT[0]   ; clk        ; 4.082 ; 4.167 ; Rise       ; clk             ;
;  DATAMEMOUT[1]   ; clk        ; 4.065 ; 4.117 ; Rise       ; clk             ;
;  DATAMEMOUT[2]   ; clk        ; 4.245 ; 4.336 ; Rise       ; clk             ;
;  DATAMEMOUT[3]   ; clk        ; 4.369 ; 4.509 ; Rise       ; clk             ;
; OUTPUT_R_OUT[*]  ; clk        ; 4.868 ; 4.913 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[0] ; clk        ; 5.349 ; 5.444 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[1] ; clk        ; 4.868 ; 4.913 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[2] ; clk        ; 5.093 ; 5.175 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[3] ; clk        ; 4.878 ; 4.925 ; Rise       ; clk             ;
; R0Out[*]         ; clk        ; 4.875 ; 4.919 ; Rise       ; clk             ;
;  R0Out[0]        ; clk        ; 4.875 ; 4.919 ; Rise       ; clk             ;
;  R0Out[1]        ; clk        ; 5.217 ; 5.288 ; Rise       ; clk             ;
;  R0Out[2]        ; clk        ; 5.147 ; 5.213 ; Rise       ; clk             ;
;  R0Out[3]        ; clk        ; 5.234 ; 5.309 ; Rise       ; clk             ;
; R1Out[*]         ; clk        ; 4.895 ; 4.941 ; Rise       ; clk             ;
;  R1Out[0]        ; clk        ; 5.277 ; 5.373 ; Rise       ; clk             ;
;  R1Out[1]        ; clk        ; 5.025 ; 5.082 ; Rise       ; clk             ;
;  R1Out[2]        ; clk        ; 4.895 ; 4.941 ; Rise       ; clk             ;
;  R1Out[3]        ; clk        ; 5.207 ; 5.277 ; Rise       ; clk             ;
; R2Out[*]         ; clk        ; 5.090 ; 5.154 ; Rise       ; clk             ;
;  R2Out[0]        ; clk        ; 5.383 ; 5.452 ; Rise       ; clk             ;
;  R2Out[1]        ; clk        ; 5.090 ; 5.154 ; Rise       ; clk             ;
;  R2Out[2]        ; clk        ; 5.271 ; 5.348 ; Rise       ; clk             ;
;  R2Out[3]        ; clk        ; 5.281 ; 5.337 ; Rise       ; clk             ;
; SCOUT[*]         ; clk        ; 3.109 ; 3.155 ; Rise       ; clk             ;
;  SCOUT[0]        ; clk        ; 3.144 ; 3.191 ; Rise       ; clk             ;
;  SCOUT[1]        ; clk        ; 3.135 ; 3.181 ; Rise       ; clk             ;
;  SCOUT[2]        ; clk        ; 3.109 ; 3.155 ; Rise       ; clk             ;
; opcode[*]        ; clk        ; 3.619 ; 3.680 ; Rise       ; clk             ;
;  opcode[0]       ; clk        ; 4.130 ; 4.256 ; Rise       ; clk             ;
;  opcode[1]       ; clk        ; 3.619 ; 3.680 ; Rise       ; clk             ;
;  opcode[2]       ; clk        ; 3.819 ; 3.903 ; Rise       ; clk             ;
;  opcode[3]       ; clk        ; 3.775 ; 3.866 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -6.921   ; -0.336 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -6.921   ; -0.336 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -188.249 ; -2.536 ; 0.0      ; 0.0     ; -116.22             ;
;  clk             ; -188.249 ; -2.536 ; N/A      ; N/A     ; -116.220            ;
+------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; INPUT[*]  ; clk        ; -0.721 ; -0.122 ; Rise       ; clk             ;
;  INPUT[0] ; clk        ; -1.000 ; -0.431 ; Rise       ; clk             ;
;  INPUT[1] ; clk        ; -0.766 ; -0.174 ; Rise       ; clk             ;
;  INPUT[2] ; clk        ; -0.856 ; -0.276 ; Rise       ; clk             ;
;  INPUT[3] ; clk        ; -0.721 ; -0.122 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; INPUT[*]  ; clk        ; 2.117 ; 1.703 ; Rise       ; clk             ;
;  INPUT[0] ; clk        ; 2.117 ; 1.703 ; Rise       ; clk             ;
;  INPUT[1] ; clk        ; 1.720 ; 1.327 ; Rise       ; clk             ;
;  INPUT[2] ; clk        ; 1.889 ; 1.478 ; Rise       ; clk             ;
;  INPUT[3] ; clk        ; 1.643 ; 1.268 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ALUOUTPUT[*]     ; clk        ; 12.944 ; 12.946 ; Rise       ; clk             ;
;  ALUOUTPUT[0]    ; clk        ; 12.095 ; 12.108 ; Rise       ; clk             ;
;  ALUOUTPUT[1]    ; clk        ; 11.751 ; 11.715 ; Rise       ; clk             ;
;  ALUOUTPUT[2]    ; clk        ; 12.250 ; 12.193 ; Rise       ; clk             ;
;  ALUOUTPUT[3]    ; clk        ; 12.944 ; 12.946 ; Rise       ; clk             ;
; AROUT[*]         ; clk        ; 5.515  ; 5.496  ; Rise       ; clk             ;
;  AROUT[0]        ; clk        ; 5.487  ; 5.471  ; Rise       ; clk             ;
;  AROUT[1]        ; clk        ; 5.515  ; 5.496  ; Rise       ; clk             ;
;  AROUT[2]        ; clk        ; 5.260  ; 5.253  ; Rise       ; clk             ;
;  AROUT[3]        ; clk        ; 5.304  ; 5.296  ; Rise       ; clk             ;
; DATABUS[*]       ; clk        ; 14.528 ; 14.585 ; Rise       ; clk             ;
;  DATABUS[0]      ; clk        ; 12.851 ; 12.890 ; Rise       ; clk             ;
;  DATABUS[1]      ; clk        ; 12.596 ; 12.574 ; Rise       ; clk             ;
;  DATABUS[2]      ; clk        ; 14.528 ; 14.585 ; Rise       ; clk             ;
;  DATABUS[3]      ; clk        ; 12.715 ; 12.703 ; Rise       ; clk             ;
; DATAMEMOUT[*]    ; clk        ; 8.754  ; 8.676  ; Rise       ; clk             ;
;  DATAMEMOUT[0]   ; clk        ; 8.160  ; 8.095  ; Rise       ; clk             ;
;  DATAMEMOUT[1]   ; clk        ; 8.231  ; 8.180  ; Rise       ; clk             ;
;  DATAMEMOUT[2]   ; clk        ; 8.563  ; 8.524  ; Rise       ; clk             ;
;  DATAMEMOUT[3]   ; clk        ; 8.754  ; 8.676  ; Rise       ; clk             ;
; OUTPUT_R_OUT[*]  ; clk        ; 9.373  ; 9.363  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[0] ; clk        ; 9.373  ; 9.363  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[1] ; clk        ; 8.462  ; 8.447  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[2] ; clk        ; 8.887  ; 8.875  ; Rise       ; clk             ;
;  OUTPUT_R_OUT[3] ; clk        ; 8.482  ; 8.468  ; Rise       ; clk             ;
; R0Out[*]         ; clk        ; 9.156  ; 9.106  ; Rise       ; clk             ;
;  R0Out[0]        ; clk        ; 8.482  ; 8.469  ; Rise       ; clk             ;
;  R0Out[1]        ; clk        ; 9.103  ; 9.077  ; Rise       ; clk             ;
;  R0Out[2]        ; clk        ; 8.959  ; 8.957  ; Rise       ; clk             ;
;  R0Out[3]        ; clk        ; 9.156  ; 9.106  ; Rise       ; clk             ;
; R1Out[*]         ; clk        ; 9.248  ; 9.211  ; Rise       ; clk             ;
;  R1Out[0]        ; clk        ; 9.248  ; 9.211  ; Rise       ; clk             ;
;  R1Out[1]        ; clk        ; 8.731  ; 8.703  ; Rise       ; clk             ;
;  R1Out[2]        ; clk        ; 8.518  ; 8.508  ; Rise       ; clk             ;
;  R1Out[3]        ; clk        ; 9.104  ; 9.059  ; Rise       ; clk             ;
; R2Out[*]         ; clk        ; 9.295  ; 9.308  ; Rise       ; clk             ;
;  R2Out[0]        ; clk        ; 9.295  ; 9.308  ; Rise       ; clk             ;
;  R2Out[1]        ; clk        ; 8.879  ; 8.848  ; Rise       ; clk             ;
;  R2Out[2]        ; clk        ; 9.247  ; 9.180  ; Rise       ; clk             ;
;  R2Out[3]        ; clk        ; 9.093  ; 9.101  ; Rise       ; clk             ;
; SCOUT[*]         ; clk        ; 5.358  ; 5.383  ; Rise       ; clk             ;
;  SCOUT[0]        ; clk        ; 5.358  ; 5.383  ; Rise       ; clk             ;
;  SCOUT[1]        ; clk        ; 5.342  ; 5.365  ; Rise       ; clk             ;
;  SCOUT[2]        ; clk        ; 5.327  ; 5.346  ; Rise       ; clk             ;
; opcode[*]        ; clk        ; 7.144  ; 7.148  ; Rise       ; clk             ;
;  opcode[0]       ; clk        ; 7.144  ; 7.148  ; Rise       ; clk             ;
;  opcode[1]       ; clk        ; 6.180  ; 6.165  ; Rise       ; clk             ;
;  opcode[2]       ; clk        ; 6.513  ; 6.494  ; Rise       ; clk             ;
;  opcode[3]       ; clk        ; 6.442  ; 6.430  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ALUOUTPUT[*]     ; clk        ; 4.417 ; 4.476 ; Rise       ; clk             ;
;  ALUOUTPUT[0]    ; clk        ; 4.586 ; 4.720 ; Rise       ; clk             ;
;  ALUOUTPUT[1]    ; clk        ; 4.417 ; 4.476 ; Rise       ; clk             ;
;  ALUOUTPUT[2]    ; clk        ; 4.558 ; 4.597 ; Rise       ; clk             ;
;  ALUOUTPUT[3]    ; clk        ; 5.062 ; 5.130 ; Rise       ; clk             ;
; AROUT[*]         ; clk        ; 3.061 ; 3.109 ; Rise       ; clk             ;
;  AROUT[0]        ; clk        ; 3.185 ; 3.243 ; Rise       ; clk             ;
;  AROUT[1]        ; clk        ; 3.198 ; 3.256 ; Rise       ; clk             ;
;  AROUT[2]        ; clk        ; 3.061 ; 3.109 ; Rise       ; clk             ;
;  AROUT[3]        ; clk        ; 3.100 ; 3.150 ; Rise       ; clk             ;
; DATABUS[*]       ; clk        ; 4.829 ; 4.922 ; Rise       ; clk             ;
;  DATABUS[0]      ; clk        ; 4.985 ; 5.059 ; Rise       ; clk             ;
;  DATABUS[1]      ; clk        ; 4.849 ; 4.944 ; Rise       ; clk             ;
;  DATABUS[2]      ; clk        ; 5.984 ; 6.045 ; Rise       ; clk             ;
;  DATABUS[3]      ; clk        ; 4.829 ; 4.922 ; Rise       ; clk             ;
; DATAMEMOUT[*]    ; clk        ; 4.065 ; 4.117 ; Rise       ; clk             ;
;  DATAMEMOUT[0]   ; clk        ; 4.082 ; 4.167 ; Rise       ; clk             ;
;  DATAMEMOUT[1]   ; clk        ; 4.065 ; 4.117 ; Rise       ; clk             ;
;  DATAMEMOUT[2]   ; clk        ; 4.245 ; 4.336 ; Rise       ; clk             ;
;  DATAMEMOUT[3]   ; clk        ; 4.369 ; 4.509 ; Rise       ; clk             ;
; OUTPUT_R_OUT[*]  ; clk        ; 4.868 ; 4.913 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[0] ; clk        ; 5.349 ; 5.444 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[1] ; clk        ; 4.868 ; 4.913 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[2] ; clk        ; 5.093 ; 5.175 ; Rise       ; clk             ;
;  OUTPUT_R_OUT[3] ; clk        ; 4.878 ; 4.925 ; Rise       ; clk             ;
; R0Out[*]         ; clk        ; 4.875 ; 4.919 ; Rise       ; clk             ;
;  R0Out[0]        ; clk        ; 4.875 ; 4.919 ; Rise       ; clk             ;
;  R0Out[1]        ; clk        ; 5.217 ; 5.288 ; Rise       ; clk             ;
;  R0Out[2]        ; clk        ; 5.147 ; 5.213 ; Rise       ; clk             ;
;  R0Out[3]        ; clk        ; 5.234 ; 5.309 ; Rise       ; clk             ;
; R1Out[*]         ; clk        ; 4.895 ; 4.941 ; Rise       ; clk             ;
;  R1Out[0]        ; clk        ; 5.277 ; 5.373 ; Rise       ; clk             ;
;  R1Out[1]        ; clk        ; 5.025 ; 5.082 ; Rise       ; clk             ;
;  R1Out[2]        ; clk        ; 4.895 ; 4.941 ; Rise       ; clk             ;
;  R1Out[3]        ; clk        ; 5.207 ; 5.277 ; Rise       ; clk             ;
; R2Out[*]         ; clk        ; 5.090 ; 5.154 ; Rise       ; clk             ;
;  R2Out[0]        ; clk        ; 5.383 ; 5.452 ; Rise       ; clk             ;
;  R2Out[1]        ; clk        ; 5.090 ; 5.154 ; Rise       ; clk             ;
;  R2Out[2]        ; clk        ; 5.271 ; 5.348 ; Rise       ; clk             ;
;  R2Out[3]        ; clk        ; 5.281 ; 5.337 ; Rise       ; clk             ;
; SCOUT[*]         ; clk        ; 3.109 ; 3.155 ; Rise       ; clk             ;
;  SCOUT[0]        ; clk        ; 3.144 ; 3.191 ; Rise       ; clk             ;
;  SCOUT[1]        ; clk        ; 3.135 ; 3.181 ; Rise       ; clk             ;
;  SCOUT[2]        ; clk        ; 3.109 ; 3.155 ; Rise       ; clk             ;
; opcode[*]        ; clk        ; 3.619 ; 3.680 ; Rise       ; clk             ;
;  opcode[0]       ; clk        ; 4.130 ; 4.256 ; Rise       ; clk             ;
;  opcode[1]       ; clk        ; 3.619 ; 3.680 ; Rise       ; clk             ;
;  opcode[2]       ; clk        ; 3.819 ; 3.903 ; Rise       ; clk             ;
;  opcode[3]       ; clk        ; 3.775 ; 3.866 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ALUOUTPUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUOUTPUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUOUTPUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUOUTPUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATAMEMOUT[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATAMEMOUT[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATAMEMOUT[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATAMEMOUT[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AROUT[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AROUT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AROUT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AROUT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; opcode[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; opcode[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; opcode[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; opcode[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATABUS[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATABUS[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATABUS[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATABUS[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTPUT_R_OUT[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTPUT_R_OUT[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTPUT_R_OUT[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTPUT_R_OUT[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0Out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0Out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1Out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1Out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2Out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2Out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCOUT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCOUT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCOUT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPUT[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPUT[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPUT[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPUT[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALUOUTPUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALUOUTPUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALUOUTPUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALUOUTPUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DATAMEMOUT[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DATAMEMOUT[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DATAMEMOUT[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DATAMEMOUT[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AROUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AROUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AROUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AROUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; opcode[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; opcode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; opcode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; opcode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DATABUS[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DATABUS[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; DATABUS[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DATABUS[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT_R_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT_R_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT_R_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT_R_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R2Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALUOUTPUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALUOUTPUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALUOUTPUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALUOUTPUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATAMEMOUT[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATAMEMOUT[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATAMEMOUT[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATAMEMOUT[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AROUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AROUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AROUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AROUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; opcode[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; opcode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; opcode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; opcode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATABUS[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATABUS[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; DATABUS[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATABUS[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT_R_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT_R_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT_R_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT_R_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R2Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SCOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5132     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5132     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 239   ; 239  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 20 17:50:26 2020
Info: Command: quartus_sta 2017510082_Nilay_Yucel_DEUARCH -c 2017510082_Nilay_Yucel_DEUARCH
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: '2017510082_Nilay_Yucel_DEUARCH.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.921
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.921      -188.249 clk 
Info (332146): Worst-case hold slack is -0.336
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.336        -1.539 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -116.220 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.189
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.189      -163.103 clk 
Info (332146): Worst-case hold slack is -0.302
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.302        -1.415 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -116.220 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.667
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.667       -73.489 clk 
Info (332146): Worst-case hold slack is -0.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.319        -2.536 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -86.409 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4596 megabytes
    Info: Processing ended: Wed May 20 17:50:29 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


