// Seed: 242667035
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5
);
  assign id_2 = id_3;
  wire id_7, id_8;
  wor id_9, id_10;
  final foreach (id_11) id_10 = id_4;
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    inout tri id_3,
    output wor id_4,
    input wor id_5,
    output uwire id_6,
    output tri1 id_7,
    output logic id_8,
    output supply1 id_9
);
  wire  id_11;
  uwire id_12 = id_0;
  wire  id_13;
  assign id_6 = id_5;
  always_comb id_8 <= 1;
  integer id_14;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_12,
      id_5,
      id_9
  );
  assign modCall_1.id_4 = 0;
  integer id_15, id_16;
endmodule
