"use strict";(self.webpackChunkcs_notes=self.webpackChunkcs_notes||[]).push([[3864],{67349:(e,t,i)=>{i.r(t),i.d(t,{assets:()=>h,contentTitle:()=>r,default:()=>d,frontMatter:()=>a,metadata:()=>o,toc:()=>l});var s=i(85893),n=i(11151);const a={slug:"/computer-organization-and-architecture/registers-and-ram",id:"registers-and-ram",title:"Registers & RAM",description:"Registers & RAM"},r=void 0,o={id:"computer-organization-and-architecture/registers-and-ram/registers-and-ram",title:"Registers & RAM",description:"Registers & RAM",source:"@site/docs/computer-organization-and-architecture/04-registers-and-ram/registers-and-ram.md",sourceDirName:"computer-organization-and-architecture/04-registers-and-ram",slug:"/computer-organization-and-architecture/registers-and-ram",permalink:"/cs-notes/computer-organization-and-architecture/registers-and-ram",draft:!1,unlisted:!1,editUrl:"https://github.com/glennhenry/cs-notes/tree/main/docs/computer-organization-and-architecture/04-registers-and-ram/registers-and-ram.md",tags:[],version:"current",lastUpdatedBy:"glennhenry",lastUpdatedAt:1702897771,formattedLastUpdatedAt:"Dec 18, 2023",frontMatter:{slug:"/computer-organization-and-architecture/registers-and-ram",id:"registers-and-ram",title:"Registers & RAM",description:"Registers & RAM"},sidebar:"sidebar",previous:{title:"ALU",permalink:"/cs-notes/computer-organization-and-architecture/alu"},next:{title:"Control Unit",permalink:"/cs-notes/computer-organization-and-architecture/control-unit"}},h={},l=[{value:"Latch",id:"latch",level:3},{value:"AND-OR Latch",id:"and-or-latch",level:4},{value:"Gated Latch",id:"gated-latch",level:4},{value:"Registers",id:"registers",level:3},{value:"Matrix Latch",id:"matrix-latch",level:4},{value:"Type of Registers",id:"type-of-registers",level:4},{value:"Status Registers",id:"status-registers",level:5}];function c(e){const t={a:"a",br:"br",h3:"h3",h4:"h4",h5:"h5",img:"img",li:"li",p:"p",strong:"strong",ul:"ul",...(0,n.a)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(t.p,{children:(0,s.jsx)(t.strong,{children:"Main Source :"})}),"\n",(0,s.jsxs)(t.ul,{children:["\n",(0,s.jsx)(t.li,{children:"[]"}),"\n"]}),"\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.strong,{children:"Registers & RAM"})," are important components in CPU, they serve as storage or memory for the CPU. Registers is a smaller storage with higher speed that is suitable to hold intermediate result. While RAM is the larger storage with lower speed that is suitable to hold the program's data and instructions actively used by CPU during program's execution. Both memory is a type of volatile memory, it can only store data while the device is running."]}),"\n",(0,s.jsx)(t.h3,{id:"latch",children:"Latch"}),"\n",(0,s.jsxs)(t.p,{children:["Latch is the simplest form of memory in digital electronics that capable of storing a single bit of information. A latch uses a combination of ",(0,s.jsx)(t.a,{href:"/computer-organization-and-architecture/boolean-logic#logic-gates",children:"logic gates"})," that works by having a ",(0,s.jsx)(t.strong,{children:"feedback loop"}),", that is when the output of a gate is connected back to one of its own inputs."]}),"\n",(0,s.jsx)(t.p,{children:"We can construct a latch using self-looping OR and AND gates. We will have two input, A and B, the A is our input, while B is the input from the output."}),"\n",(0,s.jsxs)(t.ul,{children:["\n",(0,s.jsxs)(t.li,{children:[(0,s.jsx)(t.strong,{children:"OR"})," :","\n",(0,s.jsxs)(t.ul,{children:["\n",(0,s.jsx)(t.li,{children:"When input A is 0, the output will be 0."}),"\n",(0,s.jsx)(t.li,{children:"When input A is 1, the output will be 1. This output value will be fed back to input B, resulting in both inputs A and B being 1, and the overall output remaining 1."}),"\n",(0,s.jsx)(t.li,{children:"If input A is changed to 0, the output will still be 1 because the feedback from input B keeps it at 1."}),"\n",(0,s.jsx)(t.li,{children:"When we change input A to be 1, the output will still be 1, because we can't change the B. Therefore, the self-looping OR doesn't work, it stores the value 1 permanently, we can't use this as memory."}),"\n"]}),"\n"]}),"\n",(0,s.jsxs)(t.li,{children:[(0,s.jsx)(t.strong,{children:"AND"})," : Similar to AND gate, when we start from input A and B as 1, the AND gate will produce 1. When we change the input A to 0, the logical AND between 0 and 1 will be 0, this will also change the input B. Now, whatever value we use as input for input A, it won't change anything, because the input B is permanently set to 0."]}),"\n"]}),"\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.img,{alt:"Self-looping gates",src:i(84914).Z+"",width:"538",height:"416"}),(0,s.jsx)(t.br,{}),"\n","Source : ",(0,s.jsx)(t.a,{href:"https://youtu.be/fpnE6UAfbtU?si=jzfY47w-VWxCkJXr&t=120",children:"https://youtu.be/fpnE6UAfbtU?si=jzfY47w-VWxCkJXr&t=120"})]}),"\n",(0,s.jsx)(t.h4,{id:"and-or-latch",children:"AND-OR Latch"}),"\n",(0,s.jsxs)(t.p,{children:["We can use the combination of OR and AND gate with a NOT gate to create a fully functional memory called the ",(0,s.jsx)(t.strong,{children:"AND-OR latch"}),'. We will have two input, one is "SET (S)" and the other is "RESET (R)".']}),"\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.img,{alt:"AND-OR latch set to 1",src:i(99570).Z+"",width:"629",height:"175"}),(0,s.jsx)(t.br,{}),"\n","Source : ",(0,s.jsx)(t.a,{href:"https://youtu.be/fpnE6UAfbtU?si=w3z481li5AWxMMpF&t=163",children:"https://youtu.be/fpnE6UAfbtU?si=w3z481li5AWxMMpF&t=163"})]}),"\n",(0,s.jsx)(t.p,{children:"When we have input 1 for SET, it will produce 1 from the OR gate. The OR gate will send the output to the AND gate. The AND get will take another bit from the inverse of RESET input. Because 0 negates to 1, the AND gate will produce 1 as output, the output will be fed back to the input of OR gate. In conclusion, setting the SET to 1 effectively make the output as 1."}),"\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.img,{alt:"AND-OR latch reset to 1",src:i(20180).Z+"",width:"633",height:"173"}),(0,s.jsx)(t.br,{}),"\n","Source : ",(0,s.jsx)(t.a,{href:"https://youtu.be/fpnE6UAfbtU?si=w3z481li5AWxMMpF&t=163",children:"https://youtu.be/fpnE6UAfbtU?si=w3z481li5AWxMMpF&t=163"})]}),"\n",(0,s.jsx)(t.p,{children:"When the RESET is 1, it will be negated to 0 by the NOT gate, making the AND gate produces 0. In conclusion, setting the RESET to 1 effectively resets the output to 0. Doesn't matter if we have 0 as the SET."}),"\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.img,{alt:"AND-OR latch set and reset to 0",src:i(90009).Z+"",width:"633",height:"175"}),(0,s.jsx)(t.br,{}),"\n","Source : ",(0,s.jsx)(t.a,{href:"https://youtu.be/fpnE6UAfbtU?si=oo9ZqdgbPOLxIYWp&t=174",children:"https://youtu.be/fpnE6UAfbtU?si=oo9ZqdgbPOLxIYWp&t=174"})]}),"\n",(0,s.jsx)(t.p,{children:"When the SET and RESET is 0, the output will be 0 or 1 depending on the last output. This is because the 0 in RESET will produce 1 from the NOT gate, therefore it all depends on the output of OR gate. If the last output is 1, the OR gate produces 1, and otherwise if the last output is 0."}),"\n",(0,s.jsx)(t.p,{children:"The behavior of the output being the last output is what makes it possible to be used as memory. If we have 1 as the input for SET, this will effectively store value 1. As long as we don't set the RESET to 1, the output 1 remains in the latch. Only if we set the RESET to 1, the output will be reset."}),"\n",(0,s.jsx)(t.h4,{id:"gated-latch",children:"Gated Latch"}),"\n",(0,s.jsx)(t.p,{children:"This AND-OR latch can be simplified so that it requires only a single input bit, either 1 or 0, which will be stored immediately. We will also have another input which determine if we are allowed to write to the memory."}),"\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.img,{alt:"Gated latch",src:i(13181).Z+"",width:"801",height:"231"}),(0,s.jsx)(t.br,{}),"\n","Source : ",(0,s.jsx)(t.a,{href:"https://youtu.be/fpnE6UAfbtU?si=WfSlrlDVk_xY01hB&t=215",children:"https://youtu.be/fpnE6UAfbtU?si=WfSlrlDVk_xY01hB&t=215"})]}),"\n",(0,s.jsx)(t.p,{children:"We will use two additional AND gates and another NOT gate. When we set the write to 0, this will effectively disable any write, because it will make the AND gate that takes input from DATA INPUT and WRITE ENABLE always produces 0."}),"\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.img,{alt:"Closed gated latch",src:i(7028).Z+"",width:"798",height:"233"}),(0,s.jsx)(t.br,{}),"\n","Source : ",(0,s.jsx)(t.a,{href:"https://youtu.be/fpnE6UAfbtU?si=WfSlrlDVk_xY01hB&t=215",children:"https://youtu.be/fpnE6UAfbtU?si=WfSlrlDVk_xY01hB&t=215"})]}),"\n",(0,s.jsx)(t.p,{children:"Simplifying the gated latch :"}),"\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.img,{alt:"Simplified gated latch",src:i(40838).Z+"",width:"484",height:"160"}),(0,s.jsx)(t.br,{}),"\n","Source : ",(0,s.jsx)(t.a,{href:"https://youtu.be/fpnE6UAfbtU?si=RUoSfgxY7fr0jQ_U&t=255",children:"https://youtu.be/fpnE6UAfbtU?si=RUoSfgxY7fr0jQ_U&t=255"})]}),"\n",(0,s.jsx)(t.p,{children:"The latch will store whatever the input is, only when the write is enabled. When the write is disabled, anything we do on the input data won't change the latch memory."}),"\n",(0,s.jsx)(t.h3,{id:"registers",children:"Registers"}),"\n",(0,s.jsx)(t.p,{children:"A single latch can only store a single bit of information. A register is created by combining multiple latch. Registers have fixed size, it can range from 8 bits (1 byte) to 64 bits (8 bytes) or more, where each bit is stored by a single latch."}),"\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.img,{alt:"8-bit registers",src:i(52668).Z+"",width:"661",height:"275"}),(0,s.jsx)(t.br,{}),"\n","Source : ",(0,s.jsx)(t.a,{href:"https://youtu.be/fpnE6UAfbtU?si=H-WxLU6burkepXJv&t=308",children:"https://youtu.be/fpnE6UAfbtU?si=H-WxLU6burkepXJv&t=308"})]}),"\n",(0,s.jsx)(t.p,{children:"This is an example of 8-bit registers. The latches will be connected together within a single wire that will control whether the write is enabled or not. Each latch will take an input data and produce the output data, the concept is similar as gated latch. After inputting data to each latch, we successfully stored an 8-bit number."}),"\n",(0,s.jsxs)(t.p,{children:["Registers are the fastest form of computer memory, and they are directly accessible by the CPU. When doing arithmetic operation using ",(0,s.jsx)(t.a,{href:"/computer-organization-and-architecture/alu",children:"ALU"}),", we will need place to store the intermediate result or to store other information such as carry temporarily. Registers is typically the place to store this. The ALU will receive important information such as status and operand from the registers."]}),"\n",(0,s.jsx)(t.h4,{id:"matrix-latch",children:"Matrix Latch"}),"\n",(0,s.jsx)(t.p,{children:"In the 8-bit register above, we need 8 wire for each latch to take the input data and another 8 wire to produce the output data. We also need a single additional wire for the enabling or disabling the write."}),"\n",(0,s.jsx)(t.p,{children:"In certain digital circuit designs, the latches are arranged in a grid-like structure to reduce the wire required to construct a single registers."}),"\n",(0,s.jsx)(t.h4,{id:"type-of-registers",children:"Type of Registers"}),"\n",(0,s.jsx)(t.h5,{id:"status-registers",children:"Status Registers"})]})}function d(e={}){const{wrapper:t}={...(0,n.a)(),...e.components};return t?(0,s.jsx)(t,{...e,children:(0,s.jsx)(c,{...e})}):c(e)}},52668:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/8-bit-register-2454b28e38c7aaf153791f987f28204d.png"},20180:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/and-or-latch-reset-422a7c440f0c68896bdbdc4c7c902c38.png"},90009:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/and-or-latch-set-reset-0-ac2388fe3f8ad5c9503819d5f7b92bf2.png"},99570:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/and-or-latch-set-9596df59cf6d2cd972de2e4812630502.png"},7028:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/gated-latch-closed-50444f888374cb835f3a1e4447e1059b.png"},40838:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/gated-latch-simplification-4b0f64de4c8ae230c8dc639c26a89d8c.png"},13181:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/gated-latch-b17c3ae1c446cff6c06d87c2022e5f09.png"},84914:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/self-looping-gates-9e553d9c15dae88c84fd1941280dc4e3.png"},11151:(e,t,i)=>{i.d(t,{Z:()=>o,a:()=>r});var s=i(67294);const n={},a=s.createContext(n);function r(e){const t=s.useContext(a);return s.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function o(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(n):e.components||n:r(e.components),s.createElement(a.Provider,{value:t},e.children)}}}]);