Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 12:28:49 2024
| Host         : st19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file encoder8x3_timing_summary_routed.rpt -pb encoder8x3_timing_summary_routed.pb -rpx encoder8x3_timing_summary_routed.rpx -warn_on_violation
| Design       : encoder8x3
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.782ns  (logic 5.280ns (41.308%)  route 7.502ns (58.692%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    R17                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  d_IBUF[3]_inst/O
                         net (fo=3, routed)           2.365     3.823    d_IBUF[3]
    SLICE_X1Y89          LUT4 (Prop_lut4_I1_O)        0.124     3.947 r  y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.497     4.444    y_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124     4.568 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.640     9.208    y_OBUF[1]
    B15                  OBUF (Prop_obuf_I_O)         3.574    12.782 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.782    y[1]
    B15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.331ns  (logic 5.123ns (41.551%)  route 7.207ns (58.449%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    R17                  IBUF (Prop_ibuf_I_O)         1.458     1.458 f  d_IBUF[3]_inst/O
                         net (fo=3, routed)           2.363     3.821    d_IBUF[3]
    SLICE_X0Y89          LUT5 (Prop_lut5_I2_O)        0.124     3.945 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.844     8.789    y_OBUF[2]
    E15                  OBUF (Prop_obuf_I_O)         3.542    12.331 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.331    y[2]
    E15                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.660ns  (logic 5.275ns (45.245%)  route 6.384ns (54.755%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    R17                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  d_IBUF[3]_inst/O
                         net (fo=3, routed)           2.195     3.653    d_IBUF[3]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     3.777 r  y_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.674     4.451    y_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.515     8.090    y_OBUF[0]
    D16                  OBUF (Prop_obuf_I_O)         3.570    11.660 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.660    y[0]
    D16                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[4]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.112ns  (logic 1.573ns (50.555%)  route 1.539ns (49.445%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P22                                               0.000     0.000 f  d[4] (IN)
                         net (fo=0)                   0.000     0.000    d[4]
    P22                  IBUF (Prop_ibuf_I_O)         0.258     0.258 f  d_IBUF[4]_inst/O
                         net (fo=3, routed)           0.509     0.767    d_IBUF[4]
    SLICE_X0Y89          LUT5 (Prop_lut5_I2_O)        0.045     0.812 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.030     1.842    y_OBUF[0]
    D16                  OBUF (Prop_obuf_I_O)         1.270     3.112 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.112    y[0]
    D16                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[5]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.548ns  (logic 1.566ns (44.136%)  route 1.982ns (55.864%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  d[5] (IN)
                         net (fo=0)                   0.000     0.000    d[5]
    P20                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  d_IBUF[5]_inst/O
                         net (fo=3, routed)           0.361     0.607    d_IBUF[5]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.045     0.652 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.621     2.273    y_OBUF[1]
    B15                  OBUF (Prop_obuf_I_O)         1.275     3.548 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.548    y[1]
    B15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[5]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.014ns  (logic 1.578ns (39.324%)  route 2.436ns (60.676%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  d[5] (IN)
                         net (fo=0)                   0.000     0.000    d[5]
    P20                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  d_IBUF[5]_inst/O
                         net (fo=3, routed)           0.421     0.667    d_IBUF[5]
    SLICE_X1Y89          LUT4 (Prop_lut4_I1_O)        0.045     0.712 r  y_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.237     0.950    y_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.777     2.771    y_OBUF[2]
    E15                  OBUF (Prop_obuf_I_O)         1.243     4.014 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.014    y[2]
    E15                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





