Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,7104
design__instance__area,61116.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,54
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0055303205735981464
power__switching__total,0.0028995631728321314
power__leakage__total,7.288353742751497E-8
power__total,0.008429956622421741
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5875280428466163
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4843039439896909
timing__hold__ws__corner:nom_tt_025C_1v80,0.3152294070554009
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315229
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,88
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,54
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8461152018513192
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6555717265711571
timing__hold__ws__corner:nom_ss_100C_1v60,0.8303955536010695
timing__setup__ws__corner:nom_ss_100C_1v60,-4.759678119690705
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-278.0618978219533
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4.759678119690705
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.830396
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,228
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-4.759678
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,202
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,54
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4711291490284605
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4113469403751377
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1140653159766982
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114065
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,121
design__max_fanout_violation__count,54
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4610472412122792
clock__skew__worst_setup,0.4060902284938969
timing__hold__ws,0.11287748832905768
timing__setup__ws,-5.078674513575197
timing__hold__tns,0.0
timing__setup__tns,-336.6707043998917
timing__hold__wns,0
timing__setup__wns,-5.078674513575197
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112877
timing__hold_r2r_vio__count,0
timing__setup_vio__count,675
timing__setup_r2r__ws,-5.078674
timing__setup_r2r_vio__count,598
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,7104
design__instance__area__stdcell,61116.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.551222
design__instance__utilization__stdcell,0.551222
design__instance__count__class:buffer,7
design__instance__count__class:inverter,95
design__instance__count__class:clock_gate_cell,2
design__instance__count__class:sequential_cell,1053
design__instance__count__class:multi_input_combinational_cell,3144
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6538
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,150692
design__violations,0
design__instance__count__class:timing_repair_buffer,1100
design__instance__count__class:clock_buffer,65
design__instance__count__class:clock_inverter,35
design__instance__count__setup_buffer,107
design__instance__count__hold_buffer,722
antenna__violating__nets,6
antenna__violating__pins,6
route__antenna_violation__count,6
antenna_diodes_count,26
design__instance__count__class:antenna_cell,26
route__net,5483
route__net__special,2
route__drc_errors__iter:1,4020
route__wirelength__iter:1,172283
route__drc_errors__iter:2,2252
route__wirelength__iter:2,170384
route__drc_errors__iter:3,2040
route__wirelength__iter:3,170094
route__drc_errors__iter:4,391
route__wirelength__iter:4,169934
route__drc_errors__iter:5,6
route__wirelength__iter:5,169965
route__drc_errors__iter:6,0
route__wirelength__iter:6,169974
route__drc_errors,0
route__wirelength,169974
route__vias,41119
route__vias__singlecut,41119
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,575.95
timing__unannotated_net__count__corner:nom_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,54
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5705253098105193
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.47705662992457476
timing__hold__ws__corner:min_tt_025C_1v80,0.3094711241530247
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309471
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,58
design__max_fanout_violation__count__corner:min_ss_100C_1v60,54
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8179264164142482
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6445194560484342
timing__hold__ws__corner:min_ss_100C_1v60,0.8191245691363097
timing__setup__ws__corner:min_ss_100C_1v60,-4.412504264644314
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-216.56791817300805
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.412504264644314
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.819125
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,205
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-4.412504
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,180
timing__unannotated_net__count__corner:min_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,54
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4610472412122792
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4060902284938969
timing__hold__ws__corner:min_ff_n40C_1v95,0.11287748832905768
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112877
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,54
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.602827693714772
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4913077861386209
timing__hold__ws__corner:max_tt_025C_1v80,0.3207948442129457
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320795
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,121
design__max_fanout_violation__count__corner:max_ss_100C_1v60,54
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8700802546940508
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6659044615312707
timing__hold__ws__corner:max_ss_100C_1v60,0.8401630740033611
timing__setup__ws__corner:max_ss_100C_1v60,-5.078674513575197
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-336.6707043998917
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-5.078674513575197
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.840163
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,242
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-5.078674
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,216
timing__unannotated_net__count__corner:max_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,54
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.47847016591950503
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4168094320998126
timing__hold__ws__corner:max_ff_n40C_1v95,0.11307338718729319
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113073
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,42
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79984
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000162105
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000192385
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000021213
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000192385
design_powergrid__voltage__worst,0.000192385
design_powergrid__voltage__worst__net:VPWR,1.79984
design_powergrid__drop__worst,0.000192385
design_powergrid__drop__worst__net:VPWR,0.000162105
design_powergrid__voltage__worst__net:VGND,0.000192385
design_powergrid__drop__worst__net:VGND,0.000192385
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002069999999999999832213208594833275810742634348571300506591796875
ir__drop__worst,0.00016200000000000000749227069274382984076510183513164520263671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
