# Reading E:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do uart_tx_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl/uart_tx_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:27 on May 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl/uart_tx_top.v 
# -- Compiling module uart_tx_top
# 
# Top level modules:
# 	uart_tx_top
# End time: 20:56:27 on May 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl/uart_byte_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:27 on May 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl/uart_byte_tx.v 
# -- Compiling module uart_byte_tx
# 
# Top level modules:
# 	uart_byte_tx
# End time: 20:56:27 on May 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl/key_filter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:27 on May 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 20:56:27 on May 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/ip {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/ip/ISSP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:27 on May 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/ip" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/ip/ISSP.v 
# -- Compiling module ISSP
# 
# Top level modules:
# 	ISSP
# End time: 20:56:27 on May 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/../testbench {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/../testbench/uart_byte_tx_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:28 on May 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/../testbench" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/../testbench/uart_byte_tx_tb.v 
# -- Compiling module uart_byte_tx_tb
# 
# Top level modules:
# 	uart_byte_tx_tb
# End time: 20:56:28 on May 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  uart_byte_tx_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" uart_byte_tx_tb 
# Start time: 20:56:29 on May 22,2019
# Loading work.uart_byte_tx_tb
# Loading work.uart_byte_tx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/../testbench/uart_byte_tx_tb.v(53)
#    Time: 375180 ns  Iteration: 0  Instance: /uart_byte_tx_tb
# Break in Module uart_byte_tx_tb at H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/class16_uart_tx/13/prj/../testbench/uart_byte_tx_tb.v line 53
# End time: 20:57:09 on May 22,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
