Fitter Status : Successful - Mon Apr 01 21:24:26 2019
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Full Version
Revision Name : Processor
Top-level Entity Name : MainSchema
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 2 %
    Combinational ALUTs : 100 / 12,480 ( < 1 % )
    Dedicated logic registers : 208 / 12,480 ( 2 % )
Total registers : 208
Total pins : 19 / 343 ( 6 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
