

================================================================
== Vitis HLS Report for 'RK4_LBE'
================================================================
* Date:           Wed Sep  6 16:47:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ChuaFinitePrecision
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  7.960 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  11700001|  11700001|  0.129 sec|  0.129 sec|  11700002|  11700002|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_74_1  |  11700000|  11700000|       130|          -|          -|  90000|        no|
        +-------------------+----------+----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 131
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%z2 = alloca i32 1"   --->   Operation 132 'alloca' 'z2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%y2 = alloca i32 1"   --->   Operation 133 'alloca' 'y2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%x2 = alloca i32 1"   --->   Operation 134 'alloca' 'x2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 135 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 136 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 137 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 138 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [codes/topfunc.cpp:10]   --->   Operation 139 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_user_V"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_id_V"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_dest_V"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %media"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %media, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %media, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.00ns)   --->   "%media_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %media"   --->   Operation 152 'read' 'media_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%x_3 = bitcast i32 %media_read" [codes/topfunc.cpp:25]   --->   Operation 153 'bitcast' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln74 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_6" [codes/topfunc.cpp:74]   --->   Operation 154 'specaxissidechannel' 'specaxissidechannel_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln74 = store i17 0, i17 %i" [codes/topfunc.cpp:74]   --->   Operation 155 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 %x_3, i32 %x" [codes/topfunc.cpp:74]   --->   Operation 156 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 -0.2, i32 %y" [codes/topfunc.cpp:74]   --->   Operation 157 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 0, i32 %z" [codes/topfunc.cpp:74]   --->   Operation 158 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 %x_3, i32 %x2" [codes/topfunc.cpp:74]   --->   Operation 159 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 -0.2, i32 %y2" [codes/topfunc.cpp:74]   --->   Operation 160 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 0, i32 %z2" [codes/topfunc.cpp:74]   --->   Operation 161 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body" [codes/topfunc.cpp:74]   --->   Operation 162 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%i_1 = load i17 %i" [codes/topfunc.cpp:74]   --->   Operation 163 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.86ns)   --->   "%icmp_ln74 = icmp_eq  i17 %i_1, i17 90000" [codes/topfunc.cpp:74]   --->   Operation 164 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.86ns)   --->   "%i_2 = add i17 %i_1, i17 1" [codes/topfunc.cpp:74]   --->   Operation 165 'add' 'i_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.body.split_ifconv, void %for.end" [codes/topfunc.cpp:74]   --->   Operation 166 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%y2_load = load i32 %y2" [codes/topfunc.cpp:257]   --->   Operation 167 'load' 'y2_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%x2_load = load i32 %x2" [codes/topfunc.cpp:256]   --->   Operation 168 'load' 'x2_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [codes/topfunc.cpp:159]   --->   Operation 169 'load' 'y_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%x_load = load i32 %x" [codes/topfunc.cpp:158]   --->   Operation 170 'load' 'x_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : [1/1] (0.87ns)   --->   Input mux for Operation 171 '%sub = fsub i32 %x_load, i32 %x2_load'
ST_2 : Operation 171 [4/4] (5.55ns)   --->   "%sub = fsub i32 %x_load, i32 %x2_load" [codes/topfunc.cpp:76]   --->   Operation 171 'fsub' 'sub' <Predicate = (!icmp_ln74)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.86ns)   --->   "%output_last = icmp_eq  i17 %i_1, i17 89999" [codes/topfunc.cpp:102]   --->   Operation 172 'icmp' 'output_last' <Predicate = (!icmp_ln74)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.87ns)   --->   Input mux for Operation 173 '%sub1 = fsub i32 %y_load, i32 %x_load'
ST_2 : Operation 173 [4/4] (5.55ns)   --->   "%sub1 = fsub i32 %y_load, i32 %x_load" [codes/topfunc.cpp:118]   --->   Operation 173 'fsub' 'sub1' <Predicate = (!icmp_ln74)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.87ns)   --->   Input mux for Operation 174 '%sub3 = fsub i32 %x_load, i32 %y_load'
ST_2 : Operation 174 [4/4] (5.55ns)   --->   "%sub3 = fsub i32 %x_load, i32 %y_load" [codes/topfunc.cpp:119]   --->   Operation 174 'fsub' 'sub3' <Predicate = (!icmp_ln74)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 175 '%div8 = fdiv i32 %y2_load, i32 1800'
ST_2 : Operation 175 [9/9] (6.31ns)   --->   "%div8 = fdiv i32 %y2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 175 'fdiv' 'div8' <Predicate = (!icmp_ln74)> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 176 '%div9 = fdiv i32 %x2_load, i32 1800'
ST_2 : Operation 176 [9/9] (6.31ns)   --->   "%div9 = fdiv i32 %x2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 176 'fdiv' 'div9' <Predicate = (!icmp_ln74)> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.87ns)   --->   Input mux for Operation 177 '%sub15 = fsub i32 %x2_load, i32 %y2_load'
ST_2 : Operation 177 [4/4] (5.55ns)   --->   "%sub15 = fsub i32 %x2_load, i32 %y2_load" [codes/topfunc.cpp:215]   --->   Operation 177 'fsub' 'sub15' <Predicate = (!icmp_ln74)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln74 = store i17 %i_2, i17 %i" [codes/topfunc.cpp:74]   --->   Operation 178 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.42>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln287 = ret" [codes/topfunc.cpp:287]   --->   Operation 179 'ret' 'ret_ln287' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 180 [3/4] (6.43ns)   --->   "%sub = fsub i32 %x_load, i32 %x2_load" [codes/topfunc.cpp:76]   --->   Operation 180 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [3/4] (6.43ns)   --->   "%sub1 = fsub i32 %y_load, i32 %x_load" [codes/topfunc.cpp:118]   --->   Operation 181 'fsub' 'sub1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [3/4] (6.43ns)   --->   "%sub3 = fsub i32 %x_load, i32 %y_load" [codes/topfunc.cpp:119]   --->   Operation 182 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [8/9] (7.05ns)   --->   "%div8 = fdiv i32 %y2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 183 'fdiv' 'div8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [8/9] (7.05ns)   --->   "%div9 = fdiv i32 %x2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 184 'fdiv' 'div9' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [3/4] (6.43ns)   --->   "%sub15 = fsub i32 %x2_load, i32 %y2_load" [codes/topfunc.cpp:215]   --->   Operation 185 'fsub' 'sub15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 186 [2/4] (6.43ns)   --->   "%sub = fsub i32 %x_load, i32 %x2_load" [codes/topfunc.cpp:76]   --->   Operation 186 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [2/4] (6.43ns)   --->   "%sub1 = fsub i32 %y_load, i32 %x_load" [codes/topfunc.cpp:118]   --->   Operation 187 'fsub' 'sub1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [2/4] (6.43ns)   --->   "%sub3 = fsub i32 %x_load, i32 %y_load" [codes/topfunc.cpp:119]   --->   Operation 188 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [7/9] (7.05ns)   --->   "%div8 = fdiv i32 %y2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 189 'fdiv' 'div8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [7/9] (7.05ns)   --->   "%div9 = fdiv i32 %x2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 190 'fdiv' 'div9' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [2/4] (6.43ns)   --->   "%sub15 = fsub i32 %x2_load, i32 %y2_load" [codes/topfunc.cpp:215]   --->   Operation 191 'fsub' 'sub15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 192 [1/4] (6.43ns)   --->   "%sub = fsub i32 %x_load, i32 %x2_load" [codes/topfunc.cpp:76]   --->   Operation 192 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/4] (6.43ns)   --->   "%sub1 = fsub i32 %y_load, i32 %x_load" [codes/topfunc.cpp:118]   --->   Operation 193 'fsub' 'sub1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/4] (6.43ns)   --->   "%sub3 = fsub i32 %x_load, i32 %y_load" [codes/topfunc.cpp:119]   --->   Operation 194 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [6/9] (7.05ns)   --->   "%div8 = fdiv i32 %y2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 195 'fdiv' 'div8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [6/9] (7.05ns)   --->   "%div9 = fdiv i32 %x2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 196 'fdiv' 'div9' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/4] (6.43ns)   --->   "%sub15 = fsub i32 %x2_load, i32 %y2_load" [codes/topfunc.cpp:215]   --->   Operation 197 'fsub' 'sub15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : [1/1] (1.04ns)   --->   Input mux for Operation 198 '%dc = fmul i32 %sub, i32 0.5'
ST_6 : Operation 198 [3/3] (5.96ns)   --->   "%dc = fmul i32 %sub, i32 0.5" [codes/topfunc.cpp:76]   --->   Operation 198 'fmul' 'dc' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.73ns)   --->   Input mux for Operation 199 '%div = fdiv i32 %sub1, i32 1800'
ST_6 : Operation 199 [9/9] (6.31ns)   --->   "%div = fdiv i32 %sub1, i32 1800" [codes/topfunc.cpp:118]   --->   Operation 199 'fdiv' 'div' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.73ns)   --->   Input mux for Operation 200 '%div1 = fdiv i32 %sub3, i32 1800'
ST_6 : Operation 200 [9/9] (6.31ns)   --->   "%div1 = fdiv i32 %sub3, i32 1800" [codes/topfunc.cpp:119]   --->   Operation 200 'fdiv' 'div1' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [5/9] (7.05ns)   --->   "%div8 = fdiv i32 %y2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 201 'fdiv' 'div8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [5/9] (7.05ns)   --->   "%div9 = fdiv i32 %x2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 202 'fdiv' 'div9' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.73ns)   --->   Input mux for Operation 203 '%div10 = fdiv i32 %sub15, i32 1800'
ST_6 : Operation 203 [9/9] (6.31ns)   --->   "%div10 = fdiv i32 %sub15, i32 1800" [codes/topfunc.cpp:215]   --->   Operation 203 'fdiv' 'div10' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 204 [2/3] (7.01ns)   --->   "%dc = fmul i32 %sub, i32 0.5" [codes/topfunc.cpp:76]   --->   Operation 204 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [8/9] (7.05ns)   --->   "%div = fdiv i32 %sub1, i32 1800" [codes/topfunc.cpp:118]   --->   Operation 205 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [8/9] (7.05ns)   --->   "%div1 = fdiv i32 %sub3, i32 1800" [codes/topfunc.cpp:119]   --->   Operation 206 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [4/9] (7.05ns)   --->   "%div8 = fdiv i32 %y2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 207 'fdiv' 'div8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [4/9] (7.05ns)   --->   "%div9 = fdiv i32 %x2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 208 'fdiv' 'div9' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [8/9] (7.05ns)   --->   "%div10 = fdiv i32 %sub15, i32 1800" [codes/topfunc.cpp:215]   --->   Operation 209 'fdiv' 'div10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 210 [1/3] (7.01ns)   --->   "%dc = fmul i32 %sub, i32 0.5" [codes/topfunc.cpp:76]   --->   Operation 210 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->codes/topfunc.cpp:76]   --->   Operation 211 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:342->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:355->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:376->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->codes/topfunc.cpp:76]   --->   Operation 212 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (1.04ns)   --->   Input mux for Operation 213 '%mul = fmul i32 %x_load, i32 -0.00037'
ST_8 : Operation 213 [3/3] (5.96ns)   --->   "%mul = fmul i32 %x_load, i32 -0.00037" [codes/topfunc.cpp:109]   --->   Operation 213 'fmul' 'mul' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [7/9] (7.05ns)   --->   "%div = fdiv i32 %sub1, i32 1800" [codes/topfunc.cpp:118]   --->   Operation 214 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [7/9] (7.05ns)   --->   "%div1 = fdiv i32 %sub3, i32 1800" [codes/topfunc.cpp:119]   --->   Operation 215 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.04ns)   --->   Input mux for Operation 216 '%mul22 = fmul i32 %x2_load, i32 -0.00037'
ST_8 : Operation 216 [3/3] (5.96ns)   --->   "%mul22 = fmul i32 %x2_load, i32 -0.00037" [codes/topfunc.cpp:204]   --->   Operation 216 'fmul' 'mul22' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [3/9] (7.05ns)   --->   "%div8 = fdiv i32 %y2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 217 'fdiv' 'div8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [3/9] (7.05ns)   --->   "%div9 = fdiv i32 %x2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 218 'fdiv' 'div9' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [7/9] (7.05ns)   --->   "%div10 = fdiv i32 %sub15, i32 1800" [codes/topfunc.cpp:215]   --->   Operation 219 'fdiv' 'div10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln342" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:342->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:355->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:376->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->codes/topfunc.cpp:76]   --->   Operation 220 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%xeqabs = bitcast i32 %t" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:376->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->codes/topfunc.cpp:76]   --->   Operation 221 'bitcast' 'xeqabs' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [9/9] (6.64ns)   --->   "%xeq = flog i32 @llvm.log.f32, i32 %xeqabs" [codes/topfunc.cpp:77]   --->   Operation 222 'flog' 'xeq' <Predicate = true> <Delay = 6.64> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 8> <II = 1> <Delay = 6.64> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 223 [2/3] (7.01ns)   --->   "%mul = fmul i32 %x_load, i32 -0.00037" [codes/topfunc.cpp:109]   --->   Operation 223 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [6/9] (7.05ns)   --->   "%div = fdiv i32 %sub1, i32 1800" [codes/topfunc.cpp:118]   --->   Operation 224 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [6/9] (7.05ns)   --->   "%div1 = fdiv i32 %sub3, i32 1800" [codes/topfunc.cpp:119]   --->   Operation 225 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [2/3] (7.01ns)   --->   "%mul22 = fmul i32 %x2_load, i32 -0.00037" [codes/topfunc.cpp:204]   --->   Operation 226 'fmul' 'mul22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [2/9] (7.05ns)   --->   "%div8 = fdiv i32 %y2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 227 'fdiv' 'div8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [2/9] (7.05ns)   --->   "%div9 = fdiv i32 %x2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 228 'fdiv' 'div9' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [6/9] (7.05ns)   --->   "%div10 = fdiv i32 %sub15, i32 1800" [codes/topfunc.cpp:215]   --->   Operation 229 'fdiv' 'div10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 230 [8/9] (6.64ns)   --->   "%xeq = flog i32 @llvm.log.f32, i32 %xeqabs" [codes/topfunc.cpp:77]   --->   Operation 230 'flog' 'xeq' <Predicate = true> <Delay = 6.64> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 8> <II = 1> <Delay = 6.64> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 231 [1/3] (7.01ns)   --->   "%mul = fmul i32 %x_load, i32 -0.00037" [codes/topfunc.cpp:109]   --->   Operation 231 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [5/9] (7.05ns)   --->   "%div = fdiv i32 %sub1, i32 1800" [codes/topfunc.cpp:118]   --->   Operation 232 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [5/9] (7.05ns)   --->   "%div1 = fdiv i32 %sub3, i32 1800" [codes/topfunc.cpp:119]   --->   Operation 233 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/3] (7.01ns)   --->   "%mul22 = fmul i32 %x2_load, i32 -0.00037" [codes/topfunc.cpp:204]   --->   Operation 234 'fmul' 'mul22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/9] (7.05ns)   --->   "%div8 = fdiv i32 %y2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 235 'fdiv' 'div8' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/9] (7.05ns)   --->   "%div9 = fdiv i32 %x2_load, i32 1800" [codes/topfunc.cpp:214]   --->   Operation 236 'fdiv' 'div9' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [5/9] (7.05ns)   --->   "%div10 = fdiv i32 %sub15, i32 1800" [codes/topfunc.cpp:215]   --->   Operation 237 'fdiv' 'div10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 238 [7/9] (6.64ns)   --->   "%xeq = flog i32 @llvm.log.f32, i32 %xeqabs" [codes/topfunc.cpp:77]   --->   Operation 238 'flog' 'xeq' <Predicate = true> <Delay = 6.64> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 8> <II = 1> <Delay = 6.64> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_11 : [1/1] (0.88ns)   --->   Input mux for Operation 239 '%id = fadd i32 %mul, i32 -0.000341'
ST_11 : Operation 239 [4/4] (5.55ns)   --->   "%id = fadd i32 %mul, i32 -0.000341" [codes/topfunc.cpp:109]   --->   Operation 239 'fadd' 'id' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.88ns)   --->   Input mux for Operation 240 '%id_1 = fadd i32 %mul, i32 0.000341'
ST_11 : Operation 240 [4/4] (5.55ns)   --->   "%id_1 = fadd i32 %mul, i32 0.000341" [codes/topfunc.cpp:112]   --->   Operation 240 'fadd' 'id_1' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [4/9] (7.05ns)   --->   "%div = fdiv i32 %sub1, i32 1800" [codes/topfunc.cpp:118]   --->   Operation 241 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [4/9] (7.05ns)   --->   "%div1 = fdiv i32 %sub3, i32 1800" [codes/topfunc.cpp:119]   --->   Operation 242 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.88ns)   --->   Input mux for Operation 243 '%id_20 = fadd i32 %mul22, i32 -0.000341'
ST_11 : Operation 243 [4/4] (5.55ns)   --->   "%id_20 = fadd i32 %mul22, i32 -0.000341" [codes/topfunc.cpp:204]   --->   Operation 243 'fadd' 'id_20' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.88ns)   --->   Input mux for Operation 244 '%id_21 = fadd i32 %mul22, i32 0.000341'
ST_11 : Operation 244 [4/4] (5.55ns)   --->   "%id_21 = fadd i32 %mul22, i32 0.000341" [codes/topfunc.cpp:207]   --->   Operation 244 'fadd' 'id_21' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.87ns)   --->   Input mux for Operation 245 '%sub13 = fsub i32 %div8, i32 %div9'
ST_11 : Operation 245 [4/4] (5.55ns)   --->   "%sub13 = fsub i32 %div8, i32 %div9" [codes/topfunc.cpp:214]   --->   Operation 245 'fsub' 'sub13' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [4/9] (7.05ns)   --->   "%div10 = fdiv i32 %sub15, i32 1800" [codes/topfunc.cpp:215]   --->   Operation 246 'fdiv' 'div10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 247 [6/9] (6.64ns)   --->   "%xeq = flog i32 @llvm.log.f32, i32 %xeqabs" [codes/topfunc.cpp:77]   --->   Operation 247 'flog' 'xeq' <Predicate = true> <Delay = 6.64> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 8> <II = 1> <Delay = 6.64> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 248 [3/4] (6.43ns)   --->   "%id = fadd i32 %mul, i32 -0.000341" [codes/topfunc.cpp:109]   --->   Operation 248 'fadd' 'id' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [3/4] (6.43ns)   --->   "%id_1 = fadd i32 %mul, i32 0.000341" [codes/topfunc.cpp:112]   --->   Operation 249 'fadd' 'id_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.04ns)   --->   Input mux for Operation 250 '%id_2 = fmul i32 %x_load, i32 -0.00068'
ST_12 : Operation 250 [3/3] (5.96ns)   --->   "%id_2 = fmul i32 %x_load, i32 -0.00068" [codes/topfunc.cpp:115]   --->   Operation 250 'fmul' 'id_2' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [3/9] (7.05ns)   --->   "%div = fdiv i32 %sub1, i32 1800" [codes/topfunc.cpp:118]   --->   Operation 251 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [3/9] (7.05ns)   --->   "%div1 = fdiv i32 %sub3, i32 1800" [codes/topfunc.cpp:119]   --->   Operation 252 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [3/4] (6.43ns)   --->   "%id_20 = fadd i32 %mul22, i32 -0.000341" [codes/topfunc.cpp:204]   --->   Operation 253 'fadd' 'id_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [3/4] (6.43ns)   --->   "%id_21 = fadd i32 %mul22, i32 0.000341" [codes/topfunc.cpp:207]   --->   Operation 254 'fadd' 'id_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.04ns)   --->   Input mux for Operation 255 '%id_22 = fmul i32 %x2_load, i32 -0.00068'
ST_12 : Operation 255 [3/3] (5.96ns)   --->   "%id_22 = fmul i32 %x2_load, i32 -0.00068" [codes/topfunc.cpp:210]   --->   Operation 255 'fmul' 'id_22' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [3/4] (6.43ns)   --->   "%sub13 = fsub i32 %div8, i32 %div9" [codes/topfunc.cpp:214]   --->   Operation 256 'fsub' 'sub13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [3/9] (7.05ns)   --->   "%div10 = fdiv i32 %sub15, i32 1800" [codes/topfunc.cpp:215]   --->   Operation 257 'fdiv' 'div10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 258 [5/9] (6.64ns)   --->   "%xeq = flog i32 @llvm.log.f32, i32 %xeqabs" [codes/topfunc.cpp:77]   --->   Operation 258 'flog' 'xeq' <Predicate = true> <Delay = 6.64> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 8> <II = 1> <Delay = 6.64> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_13 : [1/1] (0.48ns)   --->   Input mux for Operation 259 '%tmp_2 = fcmp_ogt  i32 %x_load, i32 1.1'
ST_13 : Operation 259 [2/2] (2.29ns)   --->   "%tmp_2 = fcmp_ogt  i32 %x_load, i32 1.1" [codes/topfunc.cpp:108]   --->   Operation 259 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [2/4] (6.43ns)   --->   "%id = fadd i32 %mul, i32 -0.000341" [codes/topfunc.cpp:109]   --->   Operation 260 'fadd' 'id' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.48ns)   --->   Input mux for Operation 261 '%tmp_4 = fcmp_olt  i32 %x_load, i32 -1.1'
ST_13 : Operation 261 [2/2] (2.29ns)   --->   "%tmp_4 = fcmp_olt  i32 %x_load, i32 -1.1" [codes/topfunc.cpp:111]   --->   Operation 261 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [2/4] (6.43ns)   --->   "%id_1 = fadd i32 %mul, i32 0.000341" [codes/topfunc.cpp:112]   --->   Operation 262 'fadd' 'id_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [2/3] (7.01ns)   --->   "%id_2 = fmul i32 %x_load, i32 -0.00068" [codes/topfunc.cpp:115]   --->   Operation 263 'fmul' 'id_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [2/9] (7.05ns)   --->   "%div = fdiv i32 %sub1, i32 1800" [codes/topfunc.cpp:118]   --->   Operation 264 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [2/9] (7.05ns)   --->   "%div1 = fdiv i32 %sub3, i32 1800" [codes/topfunc.cpp:119]   --->   Operation 265 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.48ns)   --->   Input mux for Operation 266 '%tmp_13 = fcmp_ogt  i32 %x2_load, i32 1.1'
ST_13 : Operation 266 [2/2] (2.29ns)   --->   "%tmp_13 = fcmp_ogt  i32 %x2_load, i32 1.1" [codes/topfunc.cpp:203]   --->   Operation 266 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [2/4] (6.43ns)   --->   "%id_20 = fadd i32 %mul22, i32 -0.000341" [codes/topfunc.cpp:204]   --->   Operation 267 'fadd' 'id_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.48ns)   --->   Input mux for Operation 268 '%tmp_14 = fcmp_olt  i32 %x2_load, i32 -1.1'
ST_13 : Operation 268 [2/2] (2.29ns)   --->   "%tmp_14 = fcmp_olt  i32 %x2_load, i32 -1.1" [codes/topfunc.cpp:206]   --->   Operation 268 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [2/4] (6.43ns)   --->   "%id_21 = fadd i32 %mul22, i32 0.000341" [codes/topfunc.cpp:207]   --->   Operation 269 'fadd' 'id_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [2/3] (7.01ns)   --->   "%id_22 = fmul i32 %x2_load, i32 -0.00068" [codes/topfunc.cpp:210]   --->   Operation 270 'fmul' 'id_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [2/4] (6.43ns)   --->   "%sub13 = fsub i32 %div8, i32 %div9" [codes/topfunc.cpp:214]   --->   Operation 271 'fsub' 'sub13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [2/9] (7.05ns)   --->   "%div10 = fdiv i32 %sub15, i32 1800" [codes/topfunc.cpp:215]   --->   Operation 272 'fdiv' 'div10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.91>
ST_14 : Operation 273 [4/9] (6.64ns)   --->   "%xeq = flog i32 @llvm.log.f32, i32 %xeqabs" [codes/topfunc.cpp:77]   --->   Operation 273 'flog' 'xeq' <Predicate = true> <Delay = 6.64> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 8> <II = 1> <Delay = 6.64> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln108 = bitcast i32 %x_load" [codes/topfunc.cpp:108]   --->   Operation 274 'bitcast' 'bitcast_ln108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln108, i32 23, i32 30" [codes/topfunc.cpp:108]   --->   Operation 275 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %bitcast_ln108" [codes/topfunc.cpp:108]   --->   Operation 276 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.76ns)   --->   "%icmp_ln108 = icmp_ne  i8 %tmp_1, i8 255" [codes/topfunc.cpp:108]   --->   Operation 277 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (0.92ns)   --->   "%icmp_ln108_1 = icmp_eq  i23 %trunc_ln108, i23 0" [codes/topfunc.cpp:108]   --->   Operation 278 'icmp' 'icmp_ln108_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (0.28ns)   --->   "%or_ln108 = or i1 %icmp_ln108_1, i1 %icmp_ln108" [codes/topfunc.cpp:108]   --->   Operation 279 'or' 'or_ln108' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %x_load, i32 1.1" [codes/topfunc.cpp:108]   --->   Operation 280 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node id_4)   --->   "%and_ln108 = and i1 %or_ln108, i1 %tmp_2" [codes/topfunc.cpp:108]   --->   Operation 281 'and' 'and_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [1/4] (6.43ns)   --->   "%id = fadd i32 %mul, i32 -0.000341" [codes/topfunc.cpp:109]   --->   Operation 282 'fadd' 'id' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %x_load, i32 -1.1" [codes/topfunc.cpp:111]   --->   Operation 283 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node id_3)   --->   "%and_ln111 = and i1 %or_ln108, i1 %tmp_4" [codes/topfunc.cpp:111]   --->   Operation 284 'and' 'and_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/4] (6.43ns)   --->   "%id_1 = fadd i32 %mul, i32 0.000341" [codes/topfunc.cpp:112]   --->   Operation 285 'fadd' 'id_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/3] (7.01ns)   --->   "%id_2 = fmul i32 %x_load, i32 -0.00068" [codes/topfunc.cpp:115]   --->   Operation 286 'fmul' 'id_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_3 = select i1 %and_ln111, i32 %id_1, i32 %id_2" [codes/topfunc.cpp:111]   --->   Operation 287 'select' 'id_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 288 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_4 = select i1 %and_ln108, i32 %id, i32 %id_3" [codes/topfunc.cpp:108]   --->   Operation 288 'select' 'id_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 289 [1/9] (7.05ns)   --->   "%div = fdiv i32 %sub1, i32 1800" [codes/topfunc.cpp:118]   --->   Operation 289 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/9] (7.05ns)   --->   "%div1 = fdiv i32 %sub3, i32 1800" [codes/topfunc.cpp:119]   --->   Operation 290 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%bitcast_ln203 = bitcast i32 %x2_load" [codes/topfunc.cpp:203]   --->   Operation 291 'bitcast' 'bitcast_ln203' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln203, i32 23, i32 30" [codes/topfunc.cpp:203]   --->   Operation 292 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i32 %bitcast_ln203" [codes/topfunc.cpp:203]   --->   Operation 293 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.76ns)   --->   "%icmp_ln203 = icmp_ne  i8 %tmp_12, i8 255" [codes/topfunc.cpp:203]   --->   Operation 294 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (0.92ns)   --->   "%icmp_ln203_1 = icmp_eq  i23 %trunc_ln203, i23 0" [codes/topfunc.cpp:203]   --->   Operation 295 'icmp' 'icmp_ln203_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.28ns)   --->   "%or_ln203 = or i1 %icmp_ln203_1, i1 %icmp_ln203" [codes/topfunc.cpp:203]   --->   Operation 296 'or' 'or_ln203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %x2_load, i32 1.1" [codes/topfunc.cpp:203]   --->   Operation 297 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node id_24)   --->   "%and_ln203 = and i1 %or_ln203, i1 %tmp_13" [codes/topfunc.cpp:203]   --->   Operation 298 'and' 'and_ln203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [1/4] (6.43ns)   --->   "%id_20 = fadd i32 %mul22, i32 -0.000341" [codes/topfunc.cpp:204]   --->   Operation 299 'fadd' 'id_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/2] (2.78ns)   --->   "%tmp_14 = fcmp_olt  i32 %x2_load, i32 -1.1" [codes/topfunc.cpp:206]   --->   Operation 300 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node id_23)   --->   "%and_ln206 = and i1 %or_ln203, i1 %tmp_14" [codes/topfunc.cpp:206]   --->   Operation 301 'and' 'and_ln206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/4] (6.43ns)   --->   "%id_21 = fadd i32 %mul22, i32 0.000341" [codes/topfunc.cpp:207]   --->   Operation 302 'fadd' 'id_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 303 [1/3] (7.01ns)   --->   "%id_22 = fmul i32 %x2_load, i32 -0.00068" [codes/topfunc.cpp:210]   --->   Operation 303 'fmul' 'id_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_23 = select i1 %and_ln206, i32 %id_21, i32 %id_22" [codes/topfunc.cpp:206]   --->   Operation 304 'select' 'id_23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 305 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_24 = select i1 %and_ln203, i32 %id_20, i32 %id_23" [codes/topfunc.cpp:203]   --->   Operation 305 'select' 'id_24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 306 [1/4] (6.43ns)   --->   "%sub13 = fsub i32 %div8, i32 %div9" [codes/topfunc.cpp:214]   --->   Operation 306 'fsub' 'sub13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 307 [1/9] (7.05ns)   --->   "%div10 = fdiv i32 %sub15, i32 1800" [codes/topfunc.cpp:215]   --->   Operation 307 'fdiv' 'div10' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.64>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%z2_load = load i32 %z2" [codes/topfunc.cpp:258]   --->   Operation 308 'load' 'z2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%z_load = load i32 %z" [codes/topfunc.cpp:160]   --->   Operation 309 'load' 'z_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 310 [3/9] (6.64ns)   --->   "%xeq = flog i32 @llvm.log.f32, i32 %xeqabs" [codes/topfunc.cpp:77]   --->   Operation 310 'flog' 'xeq' <Predicate = true> <Delay = 6.64> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 8> <II = 1> <Delay = 6.64> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_15 : [1/1] (0.87ns)   --->   Input mux for Operation 311 '%sub2 = fsub i32 %div, i32 %id_4'
ST_15 : Operation 311 [4/4] (5.55ns)   --->   "%sub2 = fsub i32 %div, i32 %id_4" [codes/topfunc.cpp:118]   --->   Operation 311 'fsub' 'sub2' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (0.88ns)   --->   Input mux for Operation 312 '%add = fadd i32 %div1, i32 %z_load'
ST_15 : Operation 312 [4/4] (5.55ns)   --->   "%add = fadd i32 %div1, i32 %z_load" [codes/topfunc.cpp:119]   --->   Operation 312 'fadd' 'add' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (0.87ns)   --->   Input mux for Operation 313 '%sub14 = fsub i32 %sub13, i32 %id_24'
ST_15 : Operation 313 [4/4] (5.55ns)   --->   "%sub14 = fsub i32 %sub13, i32 %id_24" [codes/topfunc.cpp:214]   --->   Operation 313 'fsub' 'sub14' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (0.88ns)   --->   Input mux for Operation 314 '%add22 = fadd i32 %div10, i32 %z2_load'
ST_15 : Operation 314 [4/4] (5.55ns)   --->   "%add22 = fadd i32 %div10, i32 %z2_load" [codes/topfunc.cpp:215]   --->   Operation 314 'fadd' 'add22' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.64>
ST_16 : Operation 315 [2/9] (6.64ns)   --->   "%xeq = flog i32 @llvm.log.f32, i32 %xeqabs" [codes/topfunc.cpp:77]   --->   Operation 315 'flog' 'xeq' <Predicate = true> <Delay = 6.64> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 8> <II = 1> <Delay = 6.64> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 316 [3/4] (6.43ns)   --->   "%sub2 = fsub i32 %div, i32 %id_4" [codes/topfunc.cpp:118]   --->   Operation 316 'fsub' 'sub2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [3/4] (6.43ns)   --->   "%add = fadd i32 %div1, i32 %z_load" [codes/topfunc.cpp:119]   --->   Operation 317 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [3/4] (6.43ns)   --->   "%sub14 = fsub i32 %sub13, i32 %id_24" [codes/topfunc.cpp:214]   --->   Operation 318 'fsub' 'sub14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [3/4] (6.43ns)   --->   "%add22 = fadd i32 %div10, i32 %z2_load" [codes/topfunc.cpp:215]   --->   Operation 319 'fadd' 'add22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.64>
ST_17 : Operation 320 [1/9] (6.64ns)   --->   "%xeq = flog i32 @llvm.log.f32, i32 %xeqabs" [codes/topfunc.cpp:77]   --->   Operation 320 'flog' 'xeq' <Predicate = true> <Delay = 6.64> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 8> <II = 1> <Delay = 6.64> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%output_data = bitcast i32 %xeq" [codes/topfunc.cpp:101]   --->   Operation 321 'bitcast' 'output_data' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 322 [2/2] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i32 %output_data, i4 15, i4 15, i1 0, i1 %output_last, i1 0, i1 0" [codes/topfunc.cpp:105]   --->   Operation 322 'write' 'write_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 323 [2/4] (6.43ns)   --->   "%sub2 = fsub i32 %div, i32 %id_4" [codes/topfunc.cpp:118]   --->   Operation 323 'fsub' 'sub2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 324 [2/4] (6.43ns)   --->   "%add = fadd i32 %div1, i32 %z_load" [codes/topfunc.cpp:119]   --->   Operation 324 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 325 [2/4] (6.43ns)   --->   "%sub14 = fsub i32 %sub13, i32 %id_24" [codes/topfunc.cpp:214]   --->   Operation 325 'fsub' 'sub14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 326 [2/4] (6.43ns)   --->   "%add22 = fadd i32 %div10, i32 %z2_load" [codes/topfunc.cpp:215]   --->   Operation 326 'fadd' 'add22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 327 [1/2] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i32 %output_data, i4 15, i4 15, i1 0, i1 %output_last, i1 0, i1 0" [codes/topfunc.cpp:105]   --->   Operation 327 'write' 'write_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 328 [1/4] (6.43ns)   --->   "%sub2 = fsub i32 %div, i32 %id_4" [codes/topfunc.cpp:118]   --->   Operation 328 'fsub' 'sub2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 329 [1/4] (6.43ns)   --->   "%add = fadd i32 %div1, i32 %z_load" [codes/topfunc.cpp:119]   --->   Operation 329 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 330 [1/4] (6.43ns)   --->   "%sub14 = fsub i32 %sub13, i32 %id_24" [codes/topfunc.cpp:214]   --->   Operation 330 'fsub' 'sub14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 331 [1/4] (6.43ns)   --->   "%add22 = fadd i32 %div10, i32 %z2_load" [codes/topfunc.cpp:215]   --->   Operation 331 'fadd' 'add22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : [1/1] (1.04ns)   --->   Input mux for Operation 332 '%K1 = fmul i32 %sub2, i32 1e+08'
ST_19 : Operation 332 [3/3] (5.96ns)   --->   "%K1 = fmul i32 %sub2, i32 1e+08" [codes/topfunc.cpp:118]   --->   Operation 332 'fmul' 'K1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.04ns)   --->   Input mux for Operation 333 '%L1 = fmul i32 %add, i32 1e+07'
ST_19 : Operation 333 [3/3] (5.96ns)   --->   "%L1 = fmul i32 %add, i32 1e+07" [codes/topfunc.cpp:119]   --->   Operation 333 'fmul' 'L1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.04ns)   --->   Input mux for Operation 334 '%K1_1 = fmul i32 %sub14, i32 1e+08'
ST_19 : Operation 334 [3/3] (5.96ns)   --->   "%K1_1 = fmul i32 %sub14, i32 1e+08" [codes/topfunc.cpp:214]   --->   Operation 334 'fmul' 'K1_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.04ns)   --->   Input mux for Operation 335 '%L1_1 = fmul i32 %add22, i32 1e+07'
ST_19 : Operation 335 [3/3] (5.96ns)   --->   "%L1_1 = fmul i32 %add22, i32 1e+07" [codes/topfunc.cpp:215]   --->   Operation 335 'fmul' 'L1_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 336 [2/3] (7.01ns)   --->   "%K1 = fmul i32 %sub2, i32 1e+08" [codes/topfunc.cpp:118]   --->   Operation 336 'fmul' 'K1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [2/3] (7.01ns)   --->   "%L1 = fmul i32 %add, i32 1e+07" [codes/topfunc.cpp:119]   --->   Operation 337 'fmul' 'L1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [2/3] (7.01ns)   --->   "%K1_1 = fmul i32 %sub14, i32 1e+08" [codes/topfunc.cpp:214]   --->   Operation 338 'fmul' 'K1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [2/3] (7.01ns)   --->   "%L1_1 = fmul i32 %add22, i32 1e+07" [codes/topfunc.cpp:215]   --->   Operation 339 'fmul' 'L1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 340 [1/3] (7.01ns)   --->   "%K1 = fmul i32 %sub2, i32 1e+08" [codes/topfunc.cpp:118]   --->   Operation 340 'fmul' 'K1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [1/3] (7.01ns)   --->   "%L1 = fmul i32 %add, i32 1e+07" [codes/topfunc.cpp:119]   --->   Operation 341 'fmul' 'L1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 342 [1/3] (7.01ns)   --->   "%K1_1 = fmul i32 %sub14, i32 1e+08" [codes/topfunc.cpp:214]   --->   Operation 342 'fmul' 'K1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [1/3] (7.01ns)   --->   "%L1_1 = fmul i32 %add22, i32 1e+07" [codes/topfunc.cpp:215]   --->   Operation 343 'fmul' 'L1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.30>
ST_22 : [1/1] (0.88ns)   --->   Input mux for Operation 344 '%conv1 = fpext i32 %K1'
ST_22 : Operation 344 [2/2] (1.42ns)   --->   "%conv1 = fpext i32 %K1" [codes/topfunc.cpp:122]   --->   Operation 344 'fpext' 'conv1' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : [1/1] (0.88ns)   --->   Input mux for Operation 345 '%conv4 = fpext i32 %L1'
ST_22 : Operation 345 [2/2] (1.42ns)   --->   "%conv4 = fpext i32 %L1" [codes/topfunc.cpp:123]   --->   Operation 345 'fpext' 'conv4' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : [1/1] (0.88ns)   --->   Input mux for Operation 346 '%conv16 = fpext i32 %K1_1'
ST_22 : Operation 346 [2/2] (1.42ns)   --->   "%conv16 = fpext i32 %K1_1" [codes/topfunc.cpp:219]   --->   Operation 346 'fpext' 'conv16' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : [1/1] (0.88ns)   --->   Input mux for Operation 347 '%conv18 = fpext i32 %L1_1'
ST_22 : Operation 347 [2/2] (1.42ns)   --->   "%conv18 = fpext i32 %L1_1" [codes/topfunc.cpp:220]   --->   Operation 347 'fpext' 'conv18' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.30>
ST_23 : Operation 348 [1/2] (2.30ns)   --->   "%conv1 = fpext i32 %K1" [codes/topfunc.cpp:122]   --->   Operation 348 'fpext' 'conv1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 349 [1/2] (2.30ns)   --->   "%conv4 = fpext i32 %L1" [codes/topfunc.cpp:123]   --->   Operation 349 'fpext' 'conv4' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 350 [1/2] (2.30ns)   --->   "%conv16 = fpext i32 %K1_1" [codes/topfunc.cpp:219]   --->   Operation 350 'fpext' 'conv16' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 351 [1/2] (2.30ns)   --->   "%conv18 = fpext i32 %L1_1" [codes/topfunc.cpp:220]   --->   Operation 351 'fpext' 'conv18' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.04>
ST_24 : [1/1] (0.88ns)   --->   Input mux for Operation 352 '%mul5 = dmul i64 %conv1, i64 5e-07'
ST_24 : Operation 352 [5/5] (6.15ns)   --->   "%mul5 = dmul i64 %conv1, i64 5e-07" [codes/topfunc.cpp:122]   --->   Operation 352 'dmul' 'mul5' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.88ns)   --->   Input mux for Operation 353 '%mul6 = dmul i64 %conv4, i64 5e-07'
ST_24 : Operation 353 [5/5] (6.15ns)   --->   "%mul6 = dmul i64 %conv4, i64 5e-07" [codes/topfunc.cpp:123]   --->   Operation 353 'dmul' 'mul6' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.88ns)   --->   Input mux for Operation 354 '%mul23 = dmul i64 %conv16, i64 5e-07'
ST_24 : Operation 354 [5/5] (6.15ns)   --->   "%mul23 = dmul i64 %conv16, i64 5e-07" [codes/topfunc.cpp:219]   --->   Operation 354 'dmul' 'mul23' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.88ns)   --->   Input mux for Operation 355 '%mul24 = dmul i64 %conv18, i64 5e-07'
ST_24 : Operation 355 [5/5] (6.15ns)   --->   "%mul24 = dmul i64 %conv18, i64 5e-07" [codes/topfunc.cpp:220]   --->   Operation 355 'dmul' 'mul24' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.04>
ST_25 : Operation 356 [4/5] (7.04ns)   --->   "%mul5 = dmul i64 %conv1, i64 5e-07" [codes/topfunc.cpp:122]   --->   Operation 356 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 357 [4/5] (7.04ns)   --->   "%mul6 = dmul i64 %conv4, i64 5e-07" [codes/topfunc.cpp:123]   --->   Operation 357 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 358 [4/5] (7.04ns)   --->   "%mul23 = dmul i64 %conv16, i64 5e-07" [codes/topfunc.cpp:219]   --->   Operation 358 'dmul' 'mul23' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 359 [4/5] (7.04ns)   --->   "%mul24 = dmul i64 %conv18, i64 5e-07" [codes/topfunc.cpp:220]   --->   Operation 359 'dmul' 'mul24' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.04>
ST_26 : Operation 360 [3/5] (7.04ns)   --->   "%mul5 = dmul i64 %conv1, i64 5e-07" [codes/topfunc.cpp:122]   --->   Operation 360 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 361 [3/5] (7.04ns)   --->   "%mul6 = dmul i64 %conv4, i64 5e-07" [codes/topfunc.cpp:123]   --->   Operation 361 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 362 [3/5] (7.04ns)   --->   "%mul23 = dmul i64 %conv16, i64 5e-07" [codes/topfunc.cpp:219]   --->   Operation 362 'dmul' 'mul23' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [3/5] (7.04ns)   --->   "%mul24 = dmul i64 %conv18, i64 5e-07" [codes/topfunc.cpp:220]   --->   Operation 363 'dmul' 'mul24' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.04>
ST_27 : Operation 364 [2/5] (7.04ns)   --->   "%mul5 = dmul i64 %conv1, i64 5e-07" [codes/topfunc.cpp:122]   --->   Operation 364 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 365 [2/5] (7.04ns)   --->   "%mul6 = dmul i64 %conv4, i64 5e-07" [codes/topfunc.cpp:123]   --->   Operation 365 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 366 [2/5] (7.04ns)   --->   "%mul23 = dmul i64 %conv16, i64 5e-07" [codes/topfunc.cpp:219]   --->   Operation 366 'dmul' 'mul23' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 367 [2/5] (7.04ns)   --->   "%mul24 = dmul i64 %conv18, i64 5e-07" [codes/topfunc.cpp:220]   --->   Operation 367 'dmul' 'mul24' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.04>
ST_28 : [1/1] (0.88ns)   --->   Input mux for Operation 368 '%conv = fpext i32 %x_load'
ST_28 : Operation 368 [2/2] (1.42ns)   --->   "%conv = fpext i32 %x_load" [codes/topfunc.cpp:122]   --->   Operation 368 'fpext' 'conv' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 369 [1/5] (7.04ns)   --->   "%mul5 = dmul i64 %conv1, i64 5e-07" [codes/topfunc.cpp:122]   --->   Operation 369 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (0.88ns)   --->   Input mux for Operation 370 '%conv3 = fpext i32 %y_load'
ST_28 : Operation 370 [2/2] (1.42ns)   --->   "%conv3 = fpext i32 %y_load" [codes/topfunc.cpp:123]   --->   Operation 370 'fpext' 'conv3' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 371 [1/5] (7.04ns)   --->   "%mul6 = dmul i64 %conv4, i64 5e-07" [codes/topfunc.cpp:123]   --->   Operation 371 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (0.88ns)   --->   Input mux for Operation 372 '%conv15 = fpext i32 %x2_load'
ST_28 : Operation 372 [2/2] (1.42ns)   --->   "%conv15 = fpext i32 %x2_load" [codes/topfunc.cpp:219]   --->   Operation 372 'fpext' 'conv15' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 373 [1/5] (7.04ns)   --->   "%mul23 = dmul i64 %conv16, i64 5e-07" [codes/topfunc.cpp:219]   --->   Operation 373 'dmul' 'mul23' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (0.88ns)   --->   Input mux for Operation 374 '%conv17 = fpext i32 %y2_load'
ST_28 : Operation 374 [2/2] (1.42ns)   --->   "%conv17 = fpext i32 %y2_load" [codes/topfunc.cpp:220]   --->   Operation 374 'fpext' 'conv17' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 375 [1/5] (7.04ns)   --->   "%mul24 = dmul i64 %conv18, i64 5e-07" [codes/topfunc.cpp:220]   --->   Operation 375 'dmul' 'mul24' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.37>
ST_29 : Operation 376 [1/2] (2.30ns)   --->   "%conv = fpext i32 %x_load" [codes/topfunc.cpp:122]   --->   Operation 376 'fpext' 'conv' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : [1/1] (0.81ns)   --->   Input mux for Operation 377 '%add1 = dadd i64 %conv, i64 %mul5'
ST_29 : Operation 377 [5/5] (4.25ns)   --->   "%add1 = dadd i64 %conv, i64 %mul5" [codes/topfunc.cpp:122]   --->   Operation 377 'dadd' 'add1' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 378 [1/2] (2.30ns)   --->   "%conv3 = fpext i32 %y_load" [codes/topfunc.cpp:123]   --->   Operation 378 'fpext' 'conv3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : [1/1] (0.81ns)   --->   Input mux for Operation 379 '%add2 = dadd i64 %conv3, i64 %mul6'
ST_29 : Operation 379 [5/5] (4.25ns)   --->   "%add2 = dadd i64 %conv3, i64 %mul6" [codes/topfunc.cpp:123]   --->   Operation 379 'dadd' 'add2' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 380 [1/2] (2.30ns)   --->   "%conv15 = fpext i32 %x2_load" [codes/topfunc.cpp:219]   --->   Operation 380 'fpext' 'conv15' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : [1/1] (0.81ns)   --->   Input mux for Operation 381 '%add23 = dadd i64 %conv15, i64 %mul23'
ST_29 : Operation 381 [5/5] (4.25ns)   --->   "%add23 = dadd i64 %conv15, i64 %mul23" [codes/topfunc.cpp:219]   --->   Operation 381 'dadd' 'add23' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 382 [1/2] (2.30ns)   --->   "%conv17 = fpext i32 %y2_load" [codes/topfunc.cpp:220]   --->   Operation 382 'fpext' 'conv17' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : [1/1] (0.81ns)   --->   Input mux for Operation 383 '%add24 = dadd i64 %conv17, i64 %mul24'
ST_29 : Operation 383 [5/5] (4.25ns)   --->   "%add24 = dadd i64 %conv17, i64 %mul24" [codes/topfunc.cpp:220]   --->   Operation 383 'dadd' 'add24' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.06>
ST_30 : Operation 384 [4/5] (5.06ns)   --->   "%add1 = dadd i64 %conv, i64 %mul5" [codes/topfunc.cpp:122]   --->   Operation 384 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 385 [4/5] (5.06ns)   --->   "%add2 = dadd i64 %conv3, i64 %mul6" [codes/topfunc.cpp:123]   --->   Operation 385 'dadd' 'add2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 386 [4/5] (5.06ns)   --->   "%add23 = dadd i64 %conv15, i64 %mul23" [codes/topfunc.cpp:219]   --->   Operation 386 'dadd' 'add23' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 387 [4/5] (5.06ns)   --->   "%add24 = dadd i64 %conv17, i64 %mul24" [codes/topfunc.cpp:220]   --->   Operation 387 'dadd' 'add24' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.06>
ST_31 : Operation 388 [3/5] (5.06ns)   --->   "%add1 = dadd i64 %conv, i64 %mul5" [codes/topfunc.cpp:122]   --->   Operation 388 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 389 [3/5] (5.06ns)   --->   "%add2 = dadd i64 %conv3, i64 %mul6" [codes/topfunc.cpp:123]   --->   Operation 389 'dadd' 'add2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 390 [3/5] (5.06ns)   --->   "%add23 = dadd i64 %conv15, i64 %mul23" [codes/topfunc.cpp:219]   --->   Operation 390 'dadd' 'add23' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 391 [3/5] (5.06ns)   --->   "%add24 = dadd i64 %conv17, i64 %mul24" [codes/topfunc.cpp:220]   --->   Operation 391 'dadd' 'add24' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : [1/1] (1.04ns)   --->   Input mux for Operation 392 '%M1 = fmul i32 %y_load, i32 -52.6316'
ST_32 : Operation 392 [3/3] (5.96ns)   --->   "%M1 = fmul i32 %y_load, i32 -52.6316" [codes/topfunc.cpp:120]   --->   Operation 392 'fmul' 'M1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 393 [2/5] (5.06ns)   --->   "%add1 = dadd i64 %conv, i64 %mul5" [codes/topfunc.cpp:122]   --->   Operation 393 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 394 [2/5] (5.06ns)   --->   "%add2 = dadd i64 %conv3, i64 %mul6" [codes/topfunc.cpp:123]   --->   Operation 394 'dadd' 'add2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.04ns)   --->   Input mux for Operation 395 '%M1_1 = fmul i32 %y2_load, i32 -52.6316'
ST_32 : Operation 395 [3/3] (5.96ns)   --->   "%M1_1 = fmul i32 %y2_load, i32 -52.6316" [codes/topfunc.cpp:216]   --->   Operation 395 'fmul' 'M1_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 396 [2/5] (5.06ns)   --->   "%add23 = dadd i64 %conv15, i64 %mul23" [codes/topfunc.cpp:219]   --->   Operation 396 'dadd' 'add23' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 397 [2/5] (5.06ns)   --->   "%add24 = dadd i64 %conv17, i64 %mul24" [codes/topfunc.cpp:220]   --->   Operation 397 'dadd' 'add24' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.96>
ST_33 : Operation 398 [2/3] (7.01ns)   --->   "%M1 = fmul i32 %y_load, i32 -52.6316" [codes/topfunc.cpp:120]   --->   Operation 398 'fmul' 'M1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 399 [1/5] (5.06ns)   --->   "%add1 = dadd i64 %conv, i64 %mul5" [codes/topfunc.cpp:122]   --->   Operation 399 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (0.73ns)   --->   Input mux for Operation 400 '%xd = fptrunc i64 %add1'
ST_33 : Operation 400 [2/2] (2.15ns)   --->   "%xd = fptrunc i64 %add1" [codes/topfunc.cpp:122]   --->   Operation 400 'fptrunc' 'xd' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 401 [1/5] (5.06ns)   --->   "%add2 = dadd i64 %conv3, i64 %mul6" [codes/topfunc.cpp:123]   --->   Operation 401 'dadd' 'add2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (0.73ns)   --->   Input mux for Operation 402 '%yd = fptrunc i64 %add2'
ST_33 : Operation 402 [2/2] (2.15ns)   --->   "%yd = fptrunc i64 %add2" [codes/topfunc.cpp:123]   --->   Operation 402 'fptrunc' 'yd' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 403 [2/3] (7.01ns)   --->   "%M1_1 = fmul i32 %y2_load, i32 -52.6316" [codes/topfunc.cpp:216]   --->   Operation 403 'fmul' 'M1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 404 [1/5] (5.06ns)   --->   "%add23 = dadd i64 %conv15, i64 %mul23" [codes/topfunc.cpp:219]   --->   Operation 404 'dadd' 'add23' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (0.73ns)   --->   Input mux for Operation 405 '%xd_3 = fptrunc i64 %add23'
ST_33 : Operation 405 [2/2] (2.15ns)   --->   "%xd_3 = fptrunc i64 %add23" [codes/topfunc.cpp:219]   --->   Operation 405 'fptrunc' 'xd_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 406 [1/5] (5.06ns)   --->   "%add24 = dadd i64 %conv17, i64 %mul24" [codes/topfunc.cpp:220]   --->   Operation 406 'dadd' 'add24' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (0.73ns)   --->   Input mux for Operation 407 '%yd_3 = fptrunc i64 %add24'
ST_33 : Operation 407 [2/2] (2.15ns)   --->   "%yd_3 = fptrunc i64 %add24" [codes/topfunc.cpp:220]   --->   Operation 407 'fptrunc' 'yd_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.01>
ST_34 : Operation 408 [1/3] (7.01ns)   --->   "%M1 = fmul i32 %y_load, i32 -52.6316" [codes/topfunc.cpp:120]   --->   Operation 408 'fmul' 'M1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 409 [1/2] (2.89ns)   --->   "%xd = fptrunc i64 %add1" [codes/topfunc.cpp:122]   --->   Operation 409 'fptrunc' 'xd' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 410 [1/2] (2.89ns)   --->   "%yd = fptrunc i64 %add2" [codes/topfunc.cpp:123]   --->   Operation 410 'fptrunc' 'yd' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 411 [1/3] (7.01ns)   --->   "%M1_1 = fmul i32 %y2_load, i32 -52.6316" [codes/topfunc.cpp:216]   --->   Operation 411 'fmul' 'M1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 412 [1/2] (2.89ns)   --->   "%xd_3 = fptrunc i64 %add23" [codes/topfunc.cpp:219]   --->   Operation 412 'fptrunc' 'xd_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 413 [1/2] (2.89ns)   --->   "%yd_3 = fptrunc i64 %add24" [codes/topfunc.cpp:220]   --->   Operation 413 'fptrunc' 'yd_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.05>
ST_35 : [1/1] (0.88ns)   --->   Input mux for Operation 414 '%conv7 = fpext i32 %M1'
ST_35 : Operation 414 [2/2] (1.42ns)   --->   "%conv7 = fpext i32 %M1" [codes/topfunc.cpp:124]   --->   Operation 414 'fpext' 'conv7' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : [1/1] (0.87ns)   --->   Input mux for Operation 415 '%sub4 = fsub i32 %yd, i32 %xd'
ST_35 : Operation 415 [4/4] (5.55ns)   --->   "%sub4 = fsub i32 %yd, i32 %xd" [codes/topfunc.cpp:136]   --->   Operation 415 'fsub' 'sub4' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (0.87ns)   --->   Input mux for Operation 416 '%sub6 = fsub i32 %xd, i32 %yd'
ST_35 : Operation 416 [4/4] (5.55ns)   --->   "%sub6 = fsub i32 %xd, i32 %yd" [codes/topfunc.cpp:137]   --->   Operation 416 'fsub' 'sub6' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (0.88ns)   --->   Input mux for Operation 417 '%conv20 = fpext i32 %M1_1'
ST_35 : Operation 417 [2/2] (1.42ns)   --->   "%conv20 = fpext i32 %M1_1" [codes/topfunc.cpp:221]   --->   Operation 417 'fpext' 'conv20' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : [1/1] (0.73ns)   --->   Input mux for Operation 418 '%div11 = fdiv i32 %yd_3, i32 1800'
ST_35 : Operation 418 [9/9] (6.31ns)   --->   "%div11 = fdiv i32 %yd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 418 'fdiv' 'div11' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (0.73ns)   --->   Input mux for Operation 419 '%div12 = fdiv i32 %xd_3, i32 1800'
ST_35 : Operation 419 [9/9] (6.31ns)   --->   "%div12 = fdiv i32 %xd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 419 'fdiv' 'div12' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (0.87ns)   --->   Input mux for Operation 420 '%sub18 = fsub i32 %xd_3, i32 %yd_3'
ST_35 : Operation 420 [4/4] (5.55ns)   --->   "%sub18 = fsub i32 %xd_3, i32 %yd_3" [codes/topfunc.cpp:235]   --->   Operation 420 'fsub' 'sub18' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.05>
ST_36 : Operation 421 [1/2] (2.30ns)   --->   "%conv7 = fpext i32 %M1" [codes/topfunc.cpp:124]   --->   Operation 421 'fpext' 'conv7' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 422 [3/4] (6.43ns)   --->   "%sub4 = fsub i32 %yd, i32 %xd" [codes/topfunc.cpp:136]   --->   Operation 422 'fsub' 'sub4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 423 [3/4] (6.43ns)   --->   "%sub6 = fsub i32 %xd, i32 %yd" [codes/topfunc.cpp:137]   --->   Operation 423 'fsub' 'sub6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 424 [1/2] (2.30ns)   --->   "%conv20 = fpext i32 %M1_1" [codes/topfunc.cpp:221]   --->   Operation 424 'fpext' 'conv20' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 425 [8/9] (7.05ns)   --->   "%div11 = fdiv i32 %yd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 425 'fdiv' 'div11' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 426 [8/9] (7.05ns)   --->   "%div12 = fdiv i32 %xd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 426 'fdiv' 'div12' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 427 [3/4] (6.43ns)   --->   "%sub18 = fsub i32 %xd_3, i32 %yd_3" [codes/topfunc.cpp:235]   --->   Operation 427 'fsub' 'sub18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.05>
ST_37 : [1/1] (0.88ns)   --->   Input mux for Operation 428 '%mul7 = dmul i64 %conv7, i64 5e-07'
ST_37 : Operation 428 [5/5] (6.15ns)   --->   "%mul7 = dmul i64 %conv7, i64 5e-07" [codes/topfunc.cpp:124]   --->   Operation 428 'dmul' 'mul7' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 429 [2/4] (6.43ns)   --->   "%sub4 = fsub i32 %yd, i32 %xd" [codes/topfunc.cpp:136]   --->   Operation 429 'fsub' 'sub4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 430 [2/4] (6.43ns)   --->   "%sub6 = fsub i32 %xd, i32 %yd" [codes/topfunc.cpp:137]   --->   Operation 430 'fsub' 'sub6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (0.88ns)   --->   Input mux for Operation 431 '%mul25 = dmul i64 %conv20, i64 5e-07'
ST_37 : Operation 431 [5/5] (6.15ns)   --->   "%mul25 = dmul i64 %conv20, i64 5e-07" [codes/topfunc.cpp:221]   --->   Operation 431 'dmul' 'mul25' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 432 [7/9] (7.05ns)   --->   "%div11 = fdiv i32 %yd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 432 'fdiv' 'div11' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 433 [7/9] (7.05ns)   --->   "%div12 = fdiv i32 %xd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 433 'fdiv' 'div12' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 434 [2/4] (6.43ns)   --->   "%sub18 = fsub i32 %xd_3, i32 %yd_3" [codes/topfunc.cpp:235]   --->   Operation 434 'fsub' 'sub18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.05>
ST_38 : Operation 435 [4/5] (7.04ns)   --->   "%mul7 = dmul i64 %conv7, i64 5e-07" [codes/topfunc.cpp:124]   --->   Operation 435 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 436 [1/4] (6.43ns)   --->   "%sub4 = fsub i32 %yd, i32 %xd" [codes/topfunc.cpp:136]   --->   Operation 436 'fsub' 'sub4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 437 [1/4] (6.43ns)   --->   "%sub6 = fsub i32 %xd, i32 %yd" [codes/topfunc.cpp:137]   --->   Operation 437 'fsub' 'sub6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 438 [4/5] (7.04ns)   --->   "%mul25 = dmul i64 %conv20, i64 5e-07" [codes/topfunc.cpp:221]   --->   Operation 438 'dmul' 'mul25' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 439 [6/9] (7.05ns)   --->   "%div11 = fdiv i32 %yd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 439 'fdiv' 'div11' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 440 [6/9] (7.05ns)   --->   "%div12 = fdiv i32 %xd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 440 'fdiv' 'div12' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 441 [1/4] (6.43ns)   --->   "%sub18 = fsub i32 %xd_3, i32 %yd_3" [codes/topfunc.cpp:235]   --->   Operation 441 'fsub' 'sub18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.05>
ST_39 : Operation 442 [3/5] (7.04ns)   --->   "%mul7 = dmul i64 %conv7, i64 5e-07" [codes/topfunc.cpp:124]   --->   Operation 442 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.73ns)   --->   Input mux for Operation 443 '%div2 = fdiv i32 %sub4, i32 1800'
ST_39 : Operation 443 [9/9] (6.31ns)   --->   "%div2 = fdiv i32 %sub4, i32 1800" [codes/topfunc.cpp:136]   --->   Operation 443 'fdiv' 'div2' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.73ns)   --->   Input mux for Operation 444 '%div3 = fdiv i32 %sub6, i32 1800'
ST_39 : Operation 444 [9/9] (6.31ns)   --->   "%div3 = fdiv i32 %sub6, i32 1800" [codes/topfunc.cpp:137]   --->   Operation 444 'fdiv' 'div3' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 445 [3/5] (7.04ns)   --->   "%mul25 = dmul i64 %conv20, i64 5e-07" [codes/topfunc.cpp:221]   --->   Operation 445 'dmul' 'mul25' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 446 [5/9] (7.05ns)   --->   "%div11 = fdiv i32 %yd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 446 'fdiv' 'div11' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 447 [5/9] (7.05ns)   --->   "%div12 = fdiv i32 %xd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 447 'fdiv' 'div12' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.73ns)   --->   Input mux for Operation 448 '%div13 = fdiv i32 %sub18, i32 1800'
ST_39 : Operation 448 [9/9] (6.31ns)   --->   "%div13 = fdiv i32 %sub18, i32 1800" [codes/topfunc.cpp:235]   --->   Operation 448 'fdiv' 'div13' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.05>
ST_40 : Operation 449 [2/5] (7.04ns)   --->   "%mul7 = dmul i64 %conv7, i64 5e-07" [codes/topfunc.cpp:124]   --->   Operation 449 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 450 [8/9] (7.05ns)   --->   "%div2 = fdiv i32 %sub4, i32 1800" [codes/topfunc.cpp:136]   --->   Operation 450 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 451 [8/9] (7.05ns)   --->   "%div3 = fdiv i32 %sub6, i32 1800" [codes/topfunc.cpp:137]   --->   Operation 451 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 452 [2/5] (7.04ns)   --->   "%mul25 = dmul i64 %conv20, i64 5e-07" [codes/topfunc.cpp:221]   --->   Operation 452 'dmul' 'mul25' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 453 [4/9] (7.05ns)   --->   "%div11 = fdiv i32 %yd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 453 'fdiv' 'div11' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 454 [4/9] (7.05ns)   --->   "%div12 = fdiv i32 %xd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 454 'fdiv' 'div12' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 455 [8/9] (7.05ns)   --->   "%div13 = fdiv i32 %sub18, i32 1800" [codes/topfunc.cpp:235]   --->   Operation 455 'fdiv' 'div13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.05>
ST_41 : [1/1] (0.88ns)   --->   Input mux for Operation 456 '%conv6 = fpext i32 %z_load'
ST_41 : Operation 456 [2/2] (1.42ns)   --->   "%conv6 = fpext i32 %z_load" [codes/topfunc.cpp:124]   --->   Operation 456 'fpext' 'conv6' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 457 [1/5] (7.04ns)   --->   "%mul7 = dmul i64 %conv7, i64 5e-07" [codes/topfunc.cpp:124]   --->   Operation 457 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.04ns)   --->   Input mux for Operation 458 '%mul8 = fmul i32 %xd, i32 -0.00037'
ST_41 : Operation 458 [3/3] (5.96ns)   --->   "%mul8 = fmul i32 %xd, i32 -0.00037" [codes/topfunc.cpp:127]   --->   Operation 458 'fmul' 'mul8' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 459 [7/9] (7.05ns)   --->   "%div2 = fdiv i32 %sub4, i32 1800" [codes/topfunc.cpp:136]   --->   Operation 459 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 460 [7/9] (7.05ns)   --->   "%div3 = fdiv i32 %sub6, i32 1800" [codes/topfunc.cpp:137]   --->   Operation 460 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.88ns)   --->   Input mux for Operation 461 '%conv19 = fpext i32 %z2_load'
ST_41 : Operation 461 [2/2] (1.42ns)   --->   "%conv19 = fpext i32 %z2_load" [codes/topfunc.cpp:221]   --->   Operation 461 'fpext' 'conv19' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 462 [1/5] (7.04ns)   --->   "%mul25 = dmul i64 %conv20, i64 5e-07" [codes/topfunc.cpp:221]   --->   Operation 462 'dmul' 'mul25' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.04ns)   --->   Input mux for Operation 463 '%mul26 = fmul i32 %xd_3, i32 -0.00037'
ST_41 : Operation 463 [3/3] (5.96ns)   --->   "%mul26 = fmul i32 %xd_3, i32 -0.00037" [codes/topfunc.cpp:225]   --->   Operation 463 'fmul' 'mul26' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 464 [3/9] (7.05ns)   --->   "%div11 = fdiv i32 %yd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 464 'fdiv' 'div11' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 465 [3/9] (7.05ns)   --->   "%div12 = fdiv i32 %xd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 465 'fdiv' 'div12' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 466 [7/9] (7.05ns)   --->   "%div13 = fdiv i32 %sub18, i32 1800" [codes/topfunc.cpp:235]   --->   Operation 466 'fdiv' 'div13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.37>
ST_42 : Operation 467 [1/2] (2.30ns)   --->   "%conv6 = fpext i32 %z_load" [codes/topfunc.cpp:124]   --->   Operation 467 'fpext' 'conv6' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : [1/1] (0.81ns)   --->   Input mux for Operation 468 '%add3 = dadd i64 %conv6, i64 %mul7'
ST_42 : Operation 468 [5/5] (4.25ns)   --->   "%add3 = dadd i64 %conv6, i64 %mul7" [codes/topfunc.cpp:124]   --->   Operation 468 'dadd' 'add3' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 469 [2/3] (7.01ns)   --->   "%mul8 = fmul i32 %xd, i32 -0.00037" [codes/topfunc.cpp:127]   --->   Operation 469 'fmul' 'mul8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 470 [6/9] (7.05ns)   --->   "%div2 = fdiv i32 %sub4, i32 1800" [codes/topfunc.cpp:136]   --->   Operation 470 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 471 [6/9] (7.05ns)   --->   "%div3 = fdiv i32 %sub6, i32 1800" [codes/topfunc.cpp:137]   --->   Operation 471 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 472 [1/2] (2.30ns)   --->   "%conv19 = fpext i32 %z2_load" [codes/topfunc.cpp:221]   --->   Operation 472 'fpext' 'conv19' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : [1/1] (0.81ns)   --->   Input mux for Operation 473 '%add25 = dadd i64 %conv19, i64 %mul25'
ST_42 : Operation 473 [5/5] (4.25ns)   --->   "%add25 = dadd i64 %conv19, i64 %mul25" [codes/topfunc.cpp:221]   --->   Operation 473 'dadd' 'add25' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 474 [2/3] (7.01ns)   --->   "%mul26 = fmul i32 %xd_3, i32 -0.00037" [codes/topfunc.cpp:225]   --->   Operation 474 'fmul' 'mul26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 475 [2/9] (7.05ns)   --->   "%div11 = fdiv i32 %yd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 475 'fdiv' 'div11' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 476 [2/9] (7.05ns)   --->   "%div12 = fdiv i32 %xd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 476 'fdiv' 'div12' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 477 [6/9] (7.05ns)   --->   "%div13 = fdiv i32 %sub18, i32 1800" [codes/topfunc.cpp:235]   --->   Operation 477 'fdiv' 'div13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.05>
ST_43 : Operation 478 [4/5] (5.06ns)   --->   "%add3 = dadd i64 %conv6, i64 %mul7" [codes/topfunc.cpp:124]   --->   Operation 478 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 479 [1/3] (7.01ns)   --->   "%mul8 = fmul i32 %xd, i32 -0.00037" [codes/topfunc.cpp:127]   --->   Operation 479 'fmul' 'mul8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 480 [5/9] (7.05ns)   --->   "%div2 = fdiv i32 %sub4, i32 1800" [codes/topfunc.cpp:136]   --->   Operation 480 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 481 [5/9] (7.05ns)   --->   "%div3 = fdiv i32 %sub6, i32 1800" [codes/topfunc.cpp:137]   --->   Operation 481 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 482 [4/5] (5.06ns)   --->   "%add25 = dadd i64 %conv19, i64 %mul25" [codes/topfunc.cpp:221]   --->   Operation 482 'dadd' 'add25' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 483 [1/3] (7.01ns)   --->   "%mul26 = fmul i32 %xd_3, i32 -0.00037" [codes/topfunc.cpp:225]   --->   Operation 483 'fmul' 'mul26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 484 [1/9] (7.05ns)   --->   "%div11 = fdiv i32 %yd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 484 'fdiv' 'div11' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 485 [1/9] (7.05ns)   --->   "%div12 = fdiv i32 %xd_3, i32 1800" [codes/topfunc.cpp:234]   --->   Operation 485 'fdiv' 'div12' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 486 [5/9] (7.05ns)   --->   "%div13 = fdiv i32 %sub18, i32 1800" [codes/topfunc.cpp:235]   --->   Operation 486 'fdiv' 'div13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.05>
ST_44 : Operation 487 [3/5] (5.06ns)   --->   "%add3 = dadd i64 %conv6, i64 %mul7" [codes/topfunc.cpp:124]   --->   Operation 487 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.88ns)   --->   Input mux for Operation 488 '%id_5 = fadd i32 %mul8, i32 -0.000341'
ST_44 : Operation 488 [4/4] (5.55ns)   --->   "%id_5 = fadd i32 %mul8, i32 -0.000341" [codes/topfunc.cpp:127]   --->   Operation 488 'fadd' 'id_5' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.88ns)   --->   Input mux for Operation 489 '%id_6 = fadd i32 %mul8, i32 0.000341'
ST_44 : Operation 489 [4/4] (5.55ns)   --->   "%id_6 = fadd i32 %mul8, i32 0.000341" [codes/topfunc.cpp:130]   --->   Operation 489 'fadd' 'id_6' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 490 [4/9] (7.05ns)   --->   "%div2 = fdiv i32 %sub4, i32 1800" [codes/topfunc.cpp:136]   --->   Operation 490 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 491 [4/9] (7.05ns)   --->   "%div3 = fdiv i32 %sub6, i32 1800" [codes/topfunc.cpp:137]   --->   Operation 491 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 492 [3/5] (5.06ns)   --->   "%add25 = dadd i64 %conv19, i64 %mul25" [codes/topfunc.cpp:221]   --->   Operation 492 'dadd' 'add25' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.88ns)   --->   Input mux for Operation 493 '%id_25 = fadd i32 %mul26, i32 -0.000341'
ST_44 : Operation 493 [4/4] (5.55ns)   --->   "%id_25 = fadd i32 %mul26, i32 -0.000341" [codes/topfunc.cpp:225]   --->   Operation 493 'fadd' 'id_25' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.88ns)   --->   Input mux for Operation 494 '%id_26 = fadd i32 %mul26, i32 0.000341'
ST_44 : Operation 494 [4/4] (5.55ns)   --->   "%id_26 = fadd i32 %mul26, i32 0.000341" [codes/topfunc.cpp:228]   --->   Operation 494 'fadd' 'id_26' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.87ns)   --->   Input mux for Operation 495 '%sub16 = fsub i32 %div11, i32 %div12'
ST_44 : Operation 495 [4/4] (5.55ns)   --->   "%sub16 = fsub i32 %div11, i32 %div12" [codes/topfunc.cpp:234]   --->   Operation 495 'fsub' 'sub16' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 496 [4/9] (7.05ns)   --->   "%div13 = fdiv i32 %sub18, i32 1800" [codes/topfunc.cpp:235]   --->   Operation 496 'fdiv' 'div13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.05>
ST_45 : Operation 497 [2/5] (5.06ns)   --->   "%add3 = dadd i64 %conv6, i64 %mul7" [codes/topfunc.cpp:124]   --->   Operation 497 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 498 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %xd" [codes/topfunc.cpp:126]   --->   Operation 498 'bitcast' 'bitcast_ln126' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln126, i32 23, i32 30" [codes/topfunc.cpp:126]   --->   Operation 499 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i32 %bitcast_ln126" [codes/topfunc.cpp:126]   --->   Operation 500 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 501 [1/1] (0.76ns)   --->   "%icmp_ln126 = icmp_ne  i8 %tmp_5, i8 255" [codes/topfunc.cpp:126]   --->   Operation 501 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 502 [1/1] (0.92ns)   --->   "%icmp_ln126_1 = icmp_eq  i23 %trunc_ln126, i23 0" [codes/topfunc.cpp:126]   --->   Operation 502 'icmp' 'icmp_ln126_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 503 [1/1] (0.28ns)   --->   "%or_ln126 = or i1 %icmp_ln126_1, i1 %icmp_ln126" [codes/topfunc.cpp:126]   --->   Operation 503 'or' 'or_ln126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (0.48ns)   --->   Input mux for Operation 504 '%tmp_6 = fcmp_ogt  i32 %xd, i32 1.1'
ST_45 : Operation 504 [2/2] (2.29ns)   --->   "%tmp_6 = fcmp_ogt  i32 %xd, i32 1.1" [codes/topfunc.cpp:126]   --->   Operation 504 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 505 [3/4] (6.43ns)   --->   "%id_5 = fadd i32 %mul8, i32 -0.000341" [codes/topfunc.cpp:127]   --->   Operation 505 'fadd' 'id_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (0.48ns)   --->   Input mux for Operation 506 '%tmp_8 = fcmp_olt  i32 %xd, i32 -1.1'
ST_45 : Operation 506 [2/2] (2.29ns)   --->   "%tmp_8 = fcmp_olt  i32 %xd, i32 -1.1" [codes/topfunc.cpp:129]   --->   Operation 506 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 507 [3/4] (6.43ns)   --->   "%id_6 = fadd i32 %mul8, i32 0.000341" [codes/topfunc.cpp:130]   --->   Operation 507 'fadd' 'id_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.04ns)   --->   Input mux for Operation 508 '%id_7 = fmul i32 %xd, i32 -0.00068'
ST_45 : Operation 508 [3/3] (5.96ns)   --->   "%id_7 = fmul i32 %xd, i32 -0.00068" [codes/topfunc.cpp:133]   --->   Operation 508 'fmul' 'id_7' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 509 [3/9] (7.05ns)   --->   "%div2 = fdiv i32 %sub4, i32 1800" [codes/topfunc.cpp:136]   --->   Operation 509 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 510 [3/9] (7.05ns)   --->   "%div3 = fdiv i32 %sub6, i32 1800" [codes/topfunc.cpp:137]   --->   Operation 510 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 511 [2/5] (5.06ns)   --->   "%add25 = dadd i64 %conv19, i64 %mul25" [codes/topfunc.cpp:221]   --->   Operation 511 'dadd' 'add25' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast i32 %xd_3" [codes/topfunc.cpp:224]   --->   Operation 512 'bitcast' 'bitcast_ln224' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln224, i32 23, i32 30" [codes/topfunc.cpp:224]   --->   Operation 513 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i32 %bitcast_ln224" [codes/topfunc.cpp:224]   --->   Operation 514 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 515 [1/1] (0.76ns)   --->   "%icmp_ln224 = icmp_ne  i8 %tmp_15, i8 255" [codes/topfunc.cpp:224]   --->   Operation 515 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 516 [1/1] (0.92ns)   --->   "%icmp_ln224_1 = icmp_eq  i23 %trunc_ln224, i23 0" [codes/topfunc.cpp:224]   --->   Operation 516 'icmp' 'icmp_ln224_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 517 [1/1] (0.28ns)   --->   "%or_ln224 = or i1 %icmp_ln224_1, i1 %icmp_ln224" [codes/topfunc.cpp:224]   --->   Operation 517 'or' 'or_ln224' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (0.48ns)   --->   Input mux for Operation 518 '%tmp_16 = fcmp_ogt  i32 %xd_3, i32 1.1'
ST_45 : Operation 518 [2/2] (2.29ns)   --->   "%tmp_16 = fcmp_ogt  i32 %xd_3, i32 1.1" [codes/topfunc.cpp:224]   --->   Operation 518 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 519 [3/4] (6.43ns)   --->   "%id_25 = fadd i32 %mul26, i32 -0.000341" [codes/topfunc.cpp:225]   --->   Operation 519 'fadd' 'id_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (0.48ns)   --->   Input mux for Operation 520 '%tmp_17 = fcmp_olt  i32 %xd_3, i32 -1.1'
ST_45 : Operation 520 [2/2] (2.29ns)   --->   "%tmp_17 = fcmp_olt  i32 %xd_3, i32 -1.1" [codes/topfunc.cpp:227]   --->   Operation 520 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 521 [3/4] (6.43ns)   --->   "%id_26 = fadd i32 %mul26, i32 0.000341" [codes/topfunc.cpp:228]   --->   Operation 521 'fadd' 'id_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.04ns)   --->   Input mux for Operation 522 '%id_27 = fmul i32 %xd_3, i32 -0.00068'
ST_45 : Operation 522 [3/3] (5.96ns)   --->   "%id_27 = fmul i32 %xd_3, i32 -0.00068" [codes/topfunc.cpp:231]   --->   Operation 522 'fmul' 'id_27' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 523 [3/4] (6.43ns)   --->   "%sub16 = fsub i32 %div11, i32 %div12" [codes/topfunc.cpp:234]   --->   Operation 523 'fsub' 'sub16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 524 [3/9] (7.05ns)   --->   "%div13 = fdiv i32 %sub18, i32 1800" [codes/topfunc.cpp:235]   --->   Operation 524 'fdiv' 'div13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.96>
ST_46 : Operation 525 [1/5] (5.06ns)   --->   "%add3 = dadd i64 %conv6, i64 %mul7" [codes/topfunc.cpp:124]   --->   Operation 525 'dadd' 'add3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (0.73ns)   --->   Input mux for Operation 526 '%zd = fptrunc i64 %add3'
ST_46 : Operation 526 [2/2] (2.15ns)   --->   "%zd = fptrunc i64 %add3" [codes/topfunc.cpp:124]   --->   Operation 526 'fptrunc' 'zd' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 527 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %xd, i32 1.1" [codes/topfunc.cpp:126]   --->   Operation 527 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 528 [2/4] (6.43ns)   --->   "%id_5 = fadd i32 %mul8, i32 -0.000341" [codes/topfunc.cpp:127]   --->   Operation 528 'fadd' 'id_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 529 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %xd, i32 -1.1" [codes/topfunc.cpp:129]   --->   Operation 529 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 530 [2/4] (6.43ns)   --->   "%id_6 = fadd i32 %mul8, i32 0.000341" [codes/topfunc.cpp:130]   --->   Operation 530 'fadd' 'id_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 531 [2/3] (7.01ns)   --->   "%id_7 = fmul i32 %xd, i32 -0.00068" [codes/topfunc.cpp:133]   --->   Operation 531 'fmul' 'id_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 532 [2/9] (7.05ns)   --->   "%div2 = fdiv i32 %sub4, i32 1800" [codes/topfunc.cpp:136]   --->   Operation 532 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 533 [2/9] (7.05ns)   --->   "%div3 = fdiv i32 %sub6, i32 1800" [codes/topfunc.cpp:137]   --->   Operation 533 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 534 [1/5] (5.06ns)   --->   "%add25 = dadd i64 %conv19, i64 %mul25" [codes/topfunc.cpp:221]   --->   Operation 534 'dadd' 'add25' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (0.73ns)   --->   Input mux for Operation 535 '%zd_3 = fptrunc i64 %add25'
ST_46 : Operation 535 [2/2] (2.15ns)   --->   "%zd_3 = fptrunc i64 %add25" [codes/topfunc.cpp:221]   --->   Operation 535 'fptrunc' 'zd_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 536 [1/2] (2.78ns)   --->   "%tmp_16 = fcmp_ogt  i32 %xd_3, i32 1.1" [codes/topfunc.cpp:224]   --->   Operation 536 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 537 [2/4] (6.43ns)   --->   "%id_25 = fadd i32 %mul26, i32 -0.000341" [codes/topfunc.cpp:225]   --->   Operation 537 'fadd' 'id_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 538 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %xd_3, i32 -1.1" [codes/topfunc.cpp:227]   --->   Operation 538 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 539 [2/4] (6.43ns)   --->   "%id_26 = fadd i32 %mul26, i32 0.000341" [codes/topfunc.cpp:228]   --->   Operation 539 'fadd' 'id_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 540 [2/3] (7.01ns)   --->   "%id_27 = fmul i32 %xd_3, i32 -0.00068" [codes/topfunc.cpp:231]   --->   Operation 540 'fmul' 'id_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 541 [2/4] (6.43ns)   --->   "%sub16 = fsub i32 %div11, i32 %div12" [codes/topfunc.cpp:234]   --->   Operation 541 'fsub' 'sub16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 542 [2/9] (7.05ns)   --->   "%div13 = fdiv i32 %sub18, i32 1800" [codes/topfunc.cpp:235]   --->   Operation 542 'fdiv' 'div13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.91>
ST_47 : Operation 543 [1/2] (2.89ns)   --->   "%zd = fptrunc i64 %add3" [codes/topfunc.cpp:124]   --->   Operation 543 'fptrunc' 'zd' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node id_9)   --->   "%and_ln126 = and i1 %or_ln126, i1 %tmp_6" [codes/topfunc.cpp:126]   --->   Operation 544 'and' 'and_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 545 [1/4] (6.43ns)   --->   "%id_5 = fadd i32 %mul8, i32 -0.000341" [codes/topfunc.cpp:127]   --->   Operation 545 'fadd' 'id_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node id_8)   --->   "%and_ln129 = and i1 %or_ln126, i1 %tmp_8" [codes/topfunc.cpp:129]   --->   Operation 546 'and' 'and_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 547 [1/4] (6.43ns)   --->   "%id_6 = fadd i32 %mul8, i32 0.000341" [codes/topfunc.cpp:130]   --->   Operation 547 'fadd' 'id_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 548 [1/3] (7.01ns)   --->   "%id_7 = fmul i32 %xd, i32 -0.00068" [codes/topfunc.cpp:133]   --->   Operation 548 'fmul' 'id_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 549 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_8 = select i1 %and_ln129, i32 %id_6, i32 %id_7" [codes/topfunc.cpp:129]   --->   Operation 549 'select' 'id_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 550 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_9 = select i1 %and_ln126, i32 %id_5, i32 %id_8" [codes/topfunc.cpp:126]   --->   Operation 550 'select' 'id_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 551 [1/9] (7.05ns)   --->   "%div2 = fdiv i32 %sub4, i32 1800" [codes/topfunc.cpp:136]   --->   Operation 551 'fdiv' 'div2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 552 [1/9] (7.05ns)   --->   "%div3 = fdiv i32 %sub6, i32 1800" [codes/topfunc.cpp:137]   --->   Operation 552 'fdiv' 'div3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 553 [1/2] (2.89ns)   --->   "%zd_3 = fptrunc i64 %add25" [codes/topfunc.cpp:221]   --->   Operation 553 'fptrunc' 'zd_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node id_29)   --->   "%and_ln224 = and i1 %or_ln224, i1 %tmp_16" [codes/topfunc.cpp:224]   --->   Operation 554 'and' 'and_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 555 [1/4] (6.43ns)   --->   "%id_25 = fadd i32 %mul26, i32 -0.000341" [codes/topfunc.cpp:225]   --->   Operation 555 'fadd' 'id_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node id_28)   --->   "%and_ln227 = and i1 %or_ln224, i1 %tmp_17" [codes/topfunc.cpp:227]   --->   Operation 556 'and' 'and_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 557 [1/4] (6.43ns)   --->   "%id_26 = fadd i32 %mul26, i32 0.000341" [codes/topfunc.cpp:228]   --->   Operation 557 'fadd' 'id_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 558 [1/3] (7.01ns)   --->   "%id_27 = fmul i32 %xd_3, i32 -0.00068" [codes/topfunc.cpp:231]   --->   Operation 558 'fmul' 'id_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 559 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_28 = select i1 %and_ln227, i32 %id_26, i32 %id_27" [codes/topfunc.cpp:227]   --->   Operation 559 'select' 'id_28' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 560 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_29 = select i1 %and_ln224, i32 %id_25, i32 %id_28" [codes/topfunc.cpp:224]   --->   Operation 560 'select' 'id_29' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 561 [1/4] (6.43ns)   --->   "%sub16 = fsub i32 %div11, i32 %div12" [codes/topfunc.cpp:234]   --->   Operation 561 'fsub' 'sub16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 562 [1/9] (7.05ns)   --->   "%div13 = fdiv i32 %sub18, i32 1800" [codes/topfunc.cpp:235]   --->   Operation 562 'fdiv' 'div13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : [1/1] (0.87ns)   --->   Input mux for Operation 563 '%sub5 = fsub i32 %div2, i32 %id_9'
ST_48 : Operation 563 [4/4] (5.55ns)   --->   "%sub5 = fsub i32 %div2, i32 %id_9" [codes/topfunc.cpp:136]   --->   Operation 563 'fsub' 'sub5' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (0.88ns)   --->   Input mux for Operation 564 '%add6 = fadd i32 %div3, i32 %zd'
ST_48 : Operation 564 [4/4] (5.55ns)   --->   "%add6 = fadd i32 %div3, i32 %zd" [codes/topfunc.cpp:137]   --->   Operation 564 'fadd' 'add6' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (0.87ns)   --->   Input mux for Operation 565 '%sub17 = fsub i32 %sub16, i32 %id_29'
ST_48 : Operation 565 [4/4] (5.55ns)   --->   "%sub17 = fsub i32 %sub16, i32 %id_29" [codes/topfunc.cpp:234]   --->   Operation 565 'fsub' 'sub17' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (0.88ns)   --->   Input mux for Operation 566 '%add26 = fadd i32 %div13, i32 %zd_3'
ST_48 : Operation 566 [4/4] (5.55ns)   --->   "%add26 = fadd i32 %div13, i32 %zd_3" [codes/topfunc.cpp:235]   --->   Operation 566 'fadd' 'add26' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 567 [3/4] (6.43ns)   --->   "%sub5 = fsub i32 %div2, i32 %id_9" [codes/topfunc.cpp:136]   --->   Operation 567 'fsub' 'sub5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 568 [3/4] (6.43ns)   --->   "%add6 = fadd i32 %div3, i32 %zd" [codes/topfunc.cpp:137]   --->   Operation 568 'fadd' 'add6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 569 [3/4] (6.43ns)   --->   "%sub17 = fsub i32 %sub16, i32 %id_29" [codes/topfunc.cpp:234]   --->   Operation 569 'fsub' 'sub17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 570 [3/4] (6.43ns)   --->   "%add26 = fadd i32 %div13, i32 %zd_3" [codes/topfunc.cpp:235]   --->   Operation 570 'fadd' 'add26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 571 [2/4] (6.43ns)   --->   "%sub5 = fsub i32 %div2, i32 %id_9" [codes/topfunc.cpp:136]   --->   Operation 571 'fsub' 'sub5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 572 [2/4] (6.43ns)   --->   "%add6 = fadd i32 %div3, i32 %zd" [codes/topfunc.cpp:137]   --->   Operation 572 'fadd' 'add6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 573 [2/4] (6.43ns)   --->   "%sub17 = fsub i32 %sub16, i32 %id_29" [codes/topfunc.cpp:234]   --->   Operation 573 'fsub' 'sub17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 574 [2/4] (6.43ns)   --->   "%add26 = fadd i32 %div13, i32 %zd_3" [codes/topfunc.cpp:235]   --->   Operation 574 'fadd' 'add26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 575 [1/4] (6.43ns)   --->   "%sub5 = fsub i32 %div2, i32 %id_9" [codes/topfunc.cpp:136]   --->   Operation 575 'fsub' 'sub5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 576 [1/4] (6.43ns)   --->   "%add6 = fadd i32 %div3, i32 %zd" [codes/topfunc.cpp:137]   --->   Operation 576 'fadd' 'add6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 577 [1/4] (6.43ns)   --->   "%sub17 = fsub i32 %sub16, i32 %id_29" [codes/topfunc.cpp:234]   --->   Operation 577 'fsub' 'sub17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 578 [1/4] (6.43ns)   --->   "%add26 = fadd i32 %div13, i32 %zd_3" [codes/topfunc.cpp:235]   --->   Operation 578 'fadd' 'add26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : [1/1] (1.04ns)   --->   Input mux for Operation 579 '%K2 = fmul i32 %sub5, i32 1e+08'
ST_52 : Operation 579 [3/3] (5.96ns)   --->   "%K2 = fmul i32 %sub5, i32 1e+08" [codes/topfunc.cpp:136]   --->   Operation 579 'fmul' 'K2' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.04ns)   --->   Input mux for Operation 580 '%L2 = fmul i32 %add6, i32 1e+07'
ST_52 : Operation 580 [3/3] (5.96ns)   --->   "%L2 = fmul i32 %add6, i32 1e+07" [codes/topfunc.cpp:137]   --->   Operation 580 'fmul' 'L2' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.04ns)   --->   Input mux for Operation 581 '%K2_1 = fmul i32 %sub17, i32 1e+08'
ST_52 : Operation 581 [3/3] (5.96ns)   --->   "%K2_1 = fmul i32 %sub17, i32 1e+08" [codes/topfunc.cpp:234]   --->   Operation 581 'fmul' 'K2_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.04ns)   --->   Input mux for Operation 582 '%L2_1 = fmul i32 %add26, i32 1e+07'
ST_52 : Operation 582 [3/3] (5.96ns)   --->   "%L2_1 = fmul i32 %add26, i32 1e+07" [codes/topfunc.cpp:235]   --->   Operation 582 'fmul' 'L2_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 583 [2/3] (7.01ns)   --->   "%K2 = fmul i32 %sub5, i32 1e+08" [codes/topfunc.cpp:136]   --->   Operation 583 'fmul' 'K2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 584 [2/3] (7.01ns)   --->   "%L2 = fmul i32 %add6, i32 1e+07" [codes/topfunc.cpp:137]   --->   Operation 584 'fmul' 'L2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 585 [2/3] (7.01ns)   --->   "%K2_1 = fmul i32 %sub17, i32 1e+08" [codes/topfunc.cpp:234]   --->   Operation 585 'fmul' 'K2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 586 [2/3] (7.01ns)   --->   "%L2_1 = fmul i32 %add26, i32 1e+07" [codes/topfunc.cpp:235]   --->   Operation 586 'fmul' 'L2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.01>
ST_54 : Operation 587 [1/3] (7.01ns)   --->   "%K2 = fmul i32 %sub5, i32 1e+08" [codes/topfunc.cpp:136]   --->   Operation 587 'fmul' 'K2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 588 [1/3] (7.01ns)   --->   "%L2 = fmul i32 %add6, i32 1e+07" [codes/topfunc.cpp:137]   --->   Operation 588 'fmul' 'L2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 589 [1/3] (7.01ns)   --->   "%K2_1 = fmul i32 %sub17, i32 1e+08" [codes/topfunc.cpp:234]   --->   Operation 589 'fmul' 'K2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 590 [1/3] (7.01ns)   --->   "%L2_1 = fmul i32 %add26, i32 1e+07" [codes/topfunc.cpp:235]   --->   Operation 590 'fmul' 'L2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.30>
ST_55 : [1/1] (0.88ns)   --->   Input mux for Operation 591 '%conv9 = fpext i32 %K2'
ST_55 : Operation 591 [2/2] (1.42ns)   --->   "%conv9 = fpext i32 %K2" [codes/topfunc.cpp:141]   --->   Operation 591 'fpext' 'conv9' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : [1/1] (0.88ns)   --->   Input mux for Operation 592 '%conv2 = fpext i32 %L2'
ST_55 : Operation 592 [2/2] (1.42ns)   --->   "%conv2 = fpext i32 %L2" [codes/topfunc.cpp:142]   --->   Operation 592 'fpext' 'conv2' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : [1/1] (0.88ns)   --->   Input mux for Operation 593 '%conv21 = fpext i32 %K2_1'
ST_55 : Operation 593 [2/2] (1.42ns)   --->   "%conv21 = fpext i32 %K2_1" [codes/topfunc.cpp:238]   --->   Operation 593 'fpext' 'conv21' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : [1/1] (0.88ns)   --->   Input mux for Operation 594 '%conv22 = fpext i32 %L2_1'
ST_55 : Operation 594 [2/2] (1.42ns)   --->   "%conv22 = fpext i32 %L2_1" [codes/topfunc.cpp:239]   --->   Operation 594 'fpext' 'conv22' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.30>
ST_56 : Operation 595 [1/2] (2.30ns)   --->   "%conv9 = fpext i32 %K2" [codes/topfunc.cpp:141]   --->   Operation 595 'fpext' 'conv9' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 596 [1/2] (2.30ns)   --->   "%conv2 = fpext i32 %L2" [codes/topfunc.cpp:142]   --->   Operation 596 'fpext' 'conv2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 597 [1/2] (2.30ns)   --->   "%conv21 = fpext i32 %K2_1" [codes/topfunc.cpp:238]   --->   Operation 597 'fpext' 'conv21' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 598 [1/2] (2.30ns)   --->   "%conv22 = fpext i32 %L2_1" [codes/topfunc.cpp:239]   --->   Operation 598 'fpext' 'conv22' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.04>
ST_57 : [1/1] (0.88ns)   --->   Input mux for Operation 599 '%mul1 = dmul i64 %conv9, i64 5e-07'
ST_57 : Operation 599 [5/5] (6.15ns)   --->   "%mul1 = dmul i64 %conv9, i64 5e-07" [codes/topfunc.cpp:141]   --->   Operation 599 'dmul' 'mul1' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (0.88ns)   --->   Input mux for Operation 600 '%mul2 = dmul i64 %conv2, i64 5e-07'
ST_57 : Operation 600 [5/5] (6.15ns)   --->   "%mul2 = dmul i64 %conv2, i64 5e-07" [codes/topfunc.cpp:142]   --->   Operation 600 'dmul' 'mul2' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (0.88ns)   --->   Input mux for Operation 601 '%mul13 = dmul i64 %conv9, i64 2'
ST_57 : Operation 601 [5/5] (6.15ns)   --->   "%mul13 = dmul i64 %conv9, i64 2" [codes/topfunc.cpp:176]   --->   Operation 601 'dmul' 'mul13' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (0.88ns)   --->   Input mux for Operation 602 '%mul16 = dmul i64 %conv2, i64 2'
ST_57 : Operation 602 [5/5] (6.15ns)   --->   "%mul16 = dmul i64 %conv2, i64 2" [codes/topfunc.cpp:177]   --->   Operation 602 'dmul' 'mul16' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (0.88ns)   --->   Input mux for Operation 603 '%mul27 = dmul i64 %conv21, i64 5e-07'
ST_57 : Operation 603 [5/5] (6.15ns)   --->   "%mul27 = dmul i64 %conv21, i64 5e-07" [codes/topfunc.cpp:238]   --->   Operation 603 'dmul' 'mul27' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (0.88ns)   --->   Input mux for Operation 604 '%mul28 = dmul i64 %conv22, i64 5e-07'
ST_57 : Operation 604 [5/5] (6.15ns)   --->   "%mul28 = dmul i64 %conv22, i64 5e-07" [codes/topfunc.cpp:239]   --->   Operation 604 'dmul' 'mul28' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (0.88ns)   --->   Input mux for Operation 605 '%mul35 = dmul i64 %conv21, i64 2'
ST_57 : Operation 605 [5/5] (6.15ns)   --->   "%mul35 = dmul i64 %conv21, i64 2" [codes/topfunc.cpp:276]   --->   Operation 605 'dmul' 'mul35' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (0.88ns)   --->   Input mux for Operation 606 '%mul38 = dmul i64 %conv22, i64 2'
ST_57 : Operation 606 [5/5] (6.15ns)   --->   "%mul38 = dmul i64 %conv22, i64 2" [codes/topfunc.cpp:277]   --->   Operation 606 'dmul' 'mul38' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.04>
ST_58 : Operation 607 [4/5] (7.04ns)   --->   "%mul1 = dmul i64 %conv9, i64 5e-07" [codes/topfunc.cpp:141]   --->   Operation 607 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 608 [4/5] (7.04ns)   --->   "%mul2 = dmul i64 %conv2, i64 5e-07" [codes/topfunc.cpp:142]   --->   Operation 608 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 609 [4/5] (7.04ns)   --->   "%mul13 = dmul i64 %conv9, i64 2" [codes/topfunc.cpp:176]   --->   Operation 609 'dmul' 'mul13' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 610 [4/5] (7.04ns)   --->   "%mul16 = dmul i64 %conv2, i64 2" [codes/topfunc.cpp:177]   --->   Operation 610 'dmul' 'mul16' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 611 [4/5] (7.04ns)   --->   "%mul27 = dmul i64 %conv21, i64 5e-07" [codes/topfunc.cpp:238]   --->   Operation 611 'dmul' 'mul27' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 612 [4/5] (7.04ns)   --->   "%mul28 = dmul i64 %conv22, i64 5e-07" [codes/topfunc.cpp:239]   --->   Operation 612 'dmul' 'mul28' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 613 [4/5] (7.04ns)   --->   "%mul35 = dmul i64 %conv21, i64 2" [codes/topfunc.cpp:276]   --->   Operation 613 'dmul' 'mul35' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 614 [4/5] (7.04ns)   --->   "%mul38 = dmul i64 %conv22, i64 2" [codes/topfunc.cpp:277]   --->   Operation 614 'dmul' 'mul38' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.04>
ST_59 : Operation 615 [3/5] (7.04ns)   --->   "%mul1 = dmul i64 %conv9, i64 5e-07" [codes/topfunc.cpp:141]   --->   Operation 615 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 616 [3/5] (7.04ns)   --->   "%mul2 = dmul i64 %conv2, i64 5e-07" [codes/topfunc.cpp:142]   --->   Operation 616 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 617 [3/5] (7.04ns)   --->   "%mul13 = dmul i64 %conv9, i64 2" [codes/topfunc.cpp:176]   --->   Operation 617 'dmul' 'mul13' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 618 [3/5] (7.04ns)   --->   "%mul16 = dmul i64 %conv2, i64 2" [codes/topfunc.cpp:177]   --->   Operation 618 'dmul' 'mul16' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 619 [3/5] (7.04ns)   --->   "%mul27 = dmul i64 %conv21, i64 5e-07" [codes/topfunc.cpp:238]   --->   Operation 619 'dmul' 'mul27' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 620 [3/5] (7.04ns)   --->   "%mul28 = dmul i64 %conv22, i64 5e-07" [codes/topfunc.cpp:239]   --->   Operation 620 'dmul' 'mul28' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 621 [3/5] (7.04ns)   --->   "%mul35 = dmul i64 %conv21, i64 2" [codes/topfunc.cpp:276]   --->   Operation 621 'dmul' 'mul35' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 622 [3/5] (7.04ns)   --->   "%mul38 = dmul i64 %conv22, i64 2" [codes/topfunc.cpp:277]   --->   Operation 622 'dmul' 'mul38' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.04>
ST_60 : Operation 623 [2/5] (7.04ns)   --->   "%mul1 = dmul i64 %conv9, i64 5e-07" [codes/topfunc.cpp:141]   --->   Operation 623 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 624 [2/5] (7.04ns)   --->   "%mul2 = dmul i64 %conv2, i64 5e-07" [codes/topfunc.cpp:142]   --->   Operation 624 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 625 [2/5] (7.04ns)   --->   "%mul13 = dmul i64 %conv9, i64 2" [codes/topfunc.cpp:176]   --->   Operation 625 'dmul' 'mul13' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 626 [2/5] (7.04ns)   --->   "%mul16 = dmul i64 %conv2, i64 2" [codes/topfunc.cpp:177]   --->   Operation 626 'dmul' 'mul16' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 627 [2/5] (7.04ns)   --->   "%mul27 = dmul i64 %conv21, i64 5e-07" [codes/topfunc.cpp:238]   --->   Operation 627 'dmul' 'mul27' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 628 [2/5] (7.04ns)   --->   "%mul28 = dmul i64 %conv22, i64 5e-07" [codes/topfunc.cpp:239]   --->   Operation 628 'dmul' 'mul28' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 629 [2/5] (7.04ns)   --->   "%mul35 = dmul i64 %conv21, i64 2" [codes/topfunc.cpp:276]   --->   Operation 629 'dmul' 'mul35' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 630 [2/5] (7.04ns)   --->   "%mul38 = dmul i64 %conv22, i64 2" [codes/topfunc.cpp:277]   --->   Operation 630 'dmul' 'mul38' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.04>
ST_61 : Operation 631 [1/5] (7.04ns)   --->   "%mul1 = dmul i64 %conv9, i64 5e-07" [codes/topfunc.cpp:141]   --->   Operation 631 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 632 [1/5] (7.04ns)   --->   "%mul2 = dmul i64 %conv2, i64 5e-07" [codes/topfunc.cpp:142]   --->   Operation 632 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 633 [1/5] (7.04ns)   --->   "%mul13 = dmul i64 %conv9, i64 2" [codes/topfunc.cpp:176]   --->   Operation 633 'dmul' 'mul13' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 634 [1/5] (7.04ns)   --->   "%mul16 = dmul i64 %conv2, i64 2" [codes/topfunc.cpp:177]   --->   Operation 634 'dmul' 'mul16' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 635 [1/5] (7.04ns)   --->   "%mul27 = dmul i64 %conv21, i64 5e-07" [codes/topfunc.cpp:238]   --->   Operation 635 'dmul' 'mul27' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 636 [1/5] (7.04ns)   --->   "%mul28 = dmul i64 %conv22, i64 5e-07" [codes/topfunc.cpp:239]   --->   Operation 636 'dmul' 'mul28' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 637 [1/5] (7.04ns)   --->   "%mul35 = dmul i64 %conv21, i64 2" [codes/topfunc.cpp:276]   --->   Operation 637 'dmul' 'mul35' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 638 [1/5] (7.04ns)   --->   "%mul38 = dmul i64 %conv22, i64 2" [codes/topfunc.cpp:277]   --->   Operation 638 'dmul' 'mul38' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.06>
ST_62 : [1/1] (0.81ns)   --->   Input mux for Operation 639 '%add7 = dadd i64 %conv, i64 %mul1'
ST_62 : Operation 639 [5/5] (4.25ns)   --->   "%add7 = dadd i64 %conv, i64 %mul1" [codes/topfunc.cpp:141]   --->   Operation 639 'dadd' 'add7' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (0.81ns)   --->   Input mux for Operation 640 '%add8 = dadd i64 %conv3, i64 %mul2'
ST_62 : Operation 640 [5/5] (4.25ns)   --->   "%add8 = dadd i64 %conv3, i64 %mul2" [codes/topfunc.cpp:142]   --->   Operation 640 'dadd' 'add8' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (0.81ns)   --->   Input mux for Operation 641 '%add10 = dadd i64 %conv1, i64 %mul13'
ST_62 : Operation 641 [5/5] (4.25ns)   --->   "%add10 = dadd i64 %conv1, i64 %mul13" [codes/topfunc.cpp:176]   --->   Operation 641 'dadd' 'add10' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (0.81ns)   --->   Input mux for Operation 642 '%add14 = dadd i64 %conv4, i64 %mul16'
ST_62 : Operation 642 [5/5] (4.25ns)   --->   "%add14 = dadd i64 %conv4, i64 %mul16" [codes/topfunc.cpp:177]   --->   Operation 642 'dadd' 'add14' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (0.81ns)   --->   Input mux for Operation 643 '%add27 = dadd i64 %conv15, i64 %mul27'
ST_62 : Operation 643 [5/5] (4.25ns)   --->   "%add27 = dadd i64 %conv15, i64 %mul27" [codes/topfunc.cpp:238]   --->   Operation 643 'dadd' 'add27' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (0.81ns)   --->   Input mux for Operation 644 '%add28 = dadd i64 %conv17, i64 %mul28'
ST_62 : Operation 644 [5/5] (4.25ns)   --->   "%add28 = dadd i64 %conv17, i64 %mul28" [codes/topfunc.cpp:239]   --->   Operation 644 'dadd' 'add28' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (0.81ns)   --->   Input mux for Operation 645 '%add32 = dadd i64 %conv16, i64 %mul35'
ST_62 : Operation 645 [5/5] (4.25ns)   --->   "%add32 = dadd i64 %conv16, i64 %mul35" [codes/topfunc.cpp:276]   --->   Operation 645 'dadd' 'add32' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (0.81ns)   --->   Input mux for Operation 646 '%add36 = dadd i64 %conv18, i64 %mul38'
ST_62 : Operation 646 [5/5] (4.25ns)   --->   "%add36 = dadd i64 %conv18, i64 %mul38" [codes/topfunc.cpp:277]   --->   Operation 646 'dadd' 'add36' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : [1/1] (1.04ns)   --->   Input mux for Operation 647 '%M2 = fmul i32 %yd, i32 -52.6316'
ST_63 : Operation 647 [3/3] (5.96ns)   --->   "%M2 = fmul i32 %yd, i32 -52.6316" [codes/topfunc.cpp:138]   --->   Operation 647 'fmul' 'M2' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 648 [4/5] (5.06ns)   --->   "%add7 = dadd i64 %conv, i64 %mul1" [codes/topfunc.cpp:141]   --->   Operation 648 'dadd' 'add7' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 649 [4/5] (5.06ns)   --->   "%add8 = dadd i64 %conv3, i64 %mul2" [codes/topfunc.cpp:142]   --->   Operation 649 'dadd' 'add8' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 650 [4/5] (5.06ns)   --->   "%add10 = dadd i64 %conv1, i64 %mul13" [codes/topfunc.cpp:176]   --->   Operation 650 'dadd' 'add10' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 651 [4/5] (5.06ns)   --->   "%add14 = dadd i64 %conv4, i64 %mul16" [codes/topfunc.cpp:177]   --->   Operation 651 'dadd' 'add14' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.04ns)   --->   Input mux for Operation 652 '%M2_1 = fmul i32 %yd_3, i32 -52.6316'
ST_63 : Operation 652 [3/3] (5.96ns)   --->   "%M2_1 = fmul i32 %yd_3, i32 -52.6316" [codes/topfunc.cpp:236]   --->   Operation 652 'fmul' 'M2_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 653 [4/5] (5.06ns)   --->   "%add27 = dadd i64 %conv15, i64 %mul27" [codes/topfunc.cpp:238]   --->   Operation 653 'dadd' 'add27' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 654 [4/5] (5.06ns)   --->   "%add28 = dadd i64 %conv17, i64 %mul28" [codes/topfunc.cpp:239]   --->   Operation 654 'dadd' 'add28' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 655 [4/5] (5.06ns)   --->   "%add32 = dadd i64 %conv16, i64 %mul35" [codes/topfunc.cpp:276]   --->   Operation 655 'dadd' 'add32' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 656 [4/5] (5.06ns)   --->   "%add36 = dadd i64 %conv18, i64 %mul38" [codes/topfunc.cpp:277]   --->   Operation 656 'dadd' 'add36' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 657 [2/3] (7.01ns)   --->   "%M2 = fmul i32 %yd, i32 -52.6316" [codes/topfunc.cpp:138]   --->   Operation 657 'fmul' 'M2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 658 [3/5] (5.06ns)   --->   "%add7 = dadd i64 %conv, i64 %mul1" [codes/topfunc.cpp:141]   --->   Operation 658 'dadd' 'add7' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 659 [3/5] (5.06ns)   --->   "%add8 = dadd i64 %conv3, i64 %mul2" [codes/topfunc.cpp:142]   --->   Operation 659 'dadd' 'add8' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 660 [3/5] (5.06ns)   --->   "%add10 = dadd i64 %conv1, i64 %mul13" [codes/topfunc.cpp:176]   --->   Operation 660 'dadd' 'add10' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 661 [3/5] (5.06ns)   --->   "%add14 = dadd i64 %conv4, i64 %mul16" [codes/topfunc.cpp:177]   --->   Operation 661 'dadd' 'add14' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 662 [2/3] (7.01ns)   --->   "%M2_1 = fmul i32 %yd_3, i32 -52.6316" [codes/topfunc.cpp:236]   --->   Operation 662 'fmul' 'M2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 663 [3/5] (5.06ns)   --->   "%add27 = dadd i64 %conv15, i64 %mul27" [codes/topfunc.cpp:238]   --->   Operation 663 'dadd' 'add27' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 664 [3/5] (5.06ns)   --->   "%add28 = dadd i64 %conv17, i64 %mul28" [codes/topfunc.cpp:239]   --->   Operation 664 'dadd' 'add28' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 665 [3/5] (5.06ns)   --->   "%add32 = dadd i64 %conv16, i64 %mul35" [codes/topfunc.cpp:276]   --->   Operation 665 'dadd' 'add32' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 666 [3/5] (5.06ns)   --->   "%add36 = dadd i64 %conv18, i64 %mul38" [codes/topfunc.cpp:277]   --->   Operation 666 'dadd' 'add36' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 667 [1/3] (7.01ns)   --->   "%M2 = fmul i32 %yd, i32 -52.6316" [codes/topfunc.cpp:138]   --->   Operation 667 'fmul' 'M2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 668 [2/5] (5.06ns)   --->   "%add7 = dadd i64 %conv, i64 %mul1" [codes/topfunc.cpp:141]   --->   Operation 668 'dadd' 'add7' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 669 [2/5] (5.06ns)   --->   "%add8 = dadd i64 %conv3, i64 %mul2" [codes/topfunc.cpp:142]   --->   Operation 669 'dadd' 'add8' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 670 [2/5] (5.06ns)   --->   "%add10 = dadd i64 %conv1, i64 %mul13" [codes/topfunc.cpp:176]   --->   Operation 670 'dadd' 'add10' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 671 [2/5] (5.06ns)   --->   "%add14 = dadd i64 %conv4, i64 %mul16" [codes/topfunc.cpp:177]   --->   Operation 671 'dadd' 'add14' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 672 [1/3] (7.01ns)   --->   "%M2_1 = fmul i32 %yd_3, i32 -52.6316" [codes/topfunc.cpp:236]   --->   Operation 672 'fmul' 'M2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 673 [2/5] (5.06ns)   --->   "%add27 = dadd i64 %conv15, i64 %mul27" [codes/topfunc.cpp:238]   --->   Operation 673 'dadd' 'add27' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 674 [2/5] (5.06ns)   --->   "%add28 = dadd i64 %conv17, i64 %mul28" [codes/topfunc.cpp:239]   --->   Operation 674 'dadd' 'add28' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 675 [2/5] (5.06ns)   --->   "%add32 = dadd i64 %conv16, i64 %mul35" [codes/topfunc.cpp:276]   --->   Operation 675 'dadd' 'add32' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 676 [2/5] (5.06ns)   --->   "%add36 = dadd i64 %conv18, i64 %mul38" [codes/topfunc.cpp:277]   --->   Operation 676 'dadd' 'add36' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.96>
ST_66 : Operation 677 [1/5] (5.06ns)   --->   "%add7 = dadd i64 %conv, i64 %mul1" [codes/topfunc.cpp:141]   --->   Operation 677 'dadd' 'add7' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (0.73ns)   --->   Input mux for Operation 678 '%xd_1 = fptrunc i64 %add7'
ST_66 : Operation 678 [2/2] (2.15ns)   --->   "%xd_1 = fptrunc i64 %add7" [codes/topfunc.cpp:141]   --->   Operation 678 'fptrunc' 'xd_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 679 [1/5] (5.06ns)   --->   "%add8 = dadd i64 %conv3, i64 %mul2" [codes/topfunc.cpp:142]   --->   Operation 679 'dadd' 'add8' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (0.73ns)   --->   Input mux for Operation 680 '%yd_1 = fptrunc i64 %add8'
ST_66 : Operation 680 [2/2] (2.15ns)   --->   "%yd_1 = fptrunc i64 %add8" [codes/topfunc.cpp:142]   --->   Operation 680 'fptrunc' 'yd_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : [1/1] (0.88ns)   --->   Input mux for Operation 681 '%conv5 = fpext i32 %M2'
ST_66 : Operation 681 [2/2] (1.42ns)   --->   "%conv5 = fpext i32 %M2" [codes/topfunc.cpp:143]   --->   Operation 681 'fpext' 'conv5' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 682 [1/5] (5.06ns)   --->   "%add10 = dadd i64 %conv1, i64 %mul13" [codes/topfunc.cpp:176]   --->   Operation 682 'dadd' 'add10' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 683 [1/5] (5.06ns)   --->   "%add14 = dadd i64 %conv4, i64 %mul16" [codes/topfunc.cpp:177]   --->   Operation 683 'dadd' 'add14' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 684 [1/5] (5.06ns)   --->   "%add27 = dadd i64 %conv15, i64 %mul27" [codes/topfunc.cpp:238]   --->   Operation 684 'dadd' 'add27' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (0.73ns)   --->   Input mux for Operation 685 '%xd_4 = fptrunc i64 %add27'
ST_66 : Operation 685 [2/2] (2.15ns)   --->   "%xd_4 = fptrunc i64 %add27" [codes/topfunc.cpp:238]   --->   Operation 685 'fptrunc' 'xd_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 686 [1/5] (5.06ns)   --->   "%add28 = dadd i64 %conv17, i64 %mul28" [codes/topfunc.cpp:239]   --->   Operation 686 'dadd' 'add28' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (0.73ns)   --->   Input mux for Operation 687 '%yd_4 = fptrunc i64 %add28'
ST_66 : Operation 687 [2/2] (2.15ns)   --->   "%yd_4 = fptrunc i64 %add28" [codes/topfunc.cpp:239]   --->   Operation 687 'fptrunc' 'yd_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : [1/1] (0.88ns)   --->   Input mux for Operation 688 '%conv23 = fpext i32 %M2_1'
ST_66 : Operation 688 [2/2] (1.42ns)   --->   "%conv23 = fpext i32 %M2_1" [codes/topfunc.cpp:240]   --->   Operation 688 'fpext' 'conv23' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 689 [1/5] (5.06ns)   --->   "%add32 = dadd i64 %conv16, i64 %mul35" [codes/topfunc.cpp:276]   --->   Operation 689 'dadd' 'add32' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 690 [1/5] (5.06ns)   --->   "%add36 = dadd i64 %conv18, i64 %mul38" [codes/topfunc.cpp:277]   --->   Operation 690 'dadd' 'add36' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.89>
ST_67 : Operation 691 [1/2] (2.89ns)   --->   "%xd_1 = fptrunc i64 %add7" [codes/topfunc.cpp:141]   --->   Operation 691 'fptrunc' 'xd_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 692 [1/2] (2.89ns)   --->   "%yd_1 = fptrunc i64 %add8" [codes/topfunc.cpp:142]   --->   Operation 692 'fptrunc' 'yd_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 693 [1/2] (2.30ns)   --->   "%conv5 = fpext i32 %M2" [codes/topfunc.cpp:143]   --->   Operation 693 'fpext' 'conv5' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 694 [1/2] (2.89ns)   --->   "%xd_4 = fptrunc i64 %add27" [codes/topfunc.cpp:238]   --->   Operation 694 'fptrunc' 'xd_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 695 [1/2] (2.89ns)   --->   "%yd_4 = fptrunc i64 %add28" [codes/topfunc.cpp:239]   --->   Operation 695 'fptrunc' 'yd_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 696 [1/2] (2.30ns)   --->   "%conv23 = fpext i32 %M2_1" [codes/topfunc.cpp:240]   --->   Operation 696 'fpext' 'conv23' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.05>
ST_68 : [1/1] (0.88ns)   --->   Input mux for Operation 697 '%mul3 = dmul i64 %conv5, i64 5e-07'
ST_68 : Operation 697 [5/5] (6.15ns)   --->   "%mul3 = dmul i64 %conv5, i64 5e-07" [codes/topfunc.cpp:143]   --->   Operation 697 'dmul' 'mul3' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (0.87ns)   --->   Input mux for Operation 698 '%sub7 = fsub i32 %yd_1, i32 %xd_1'
ST_68 : Operation 698 [4/4] (5.55ns)   --->   "%sub7 = fsub i32 %yd_1, i32 %xd_1" [codes/topfunc.cpp:154]   --->   Operation 698 'fsub' 'sub7' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (0.87ns)   --->   Input mux for Operation 699 '%sub9 = fsub i32 %xd_1, i32 %yd_1'
ST_68 : Operation 699 [4/4] (5.55ns)   --->   "%sub9 = fsub i32 %xd_1, i32 %yd_1" [codes/topfunc.cpp:155]   --->   Operation 699 'fsub' 'sub9' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.04ns)   --->   Input mux for Operation 700 '%M3 = fmul i32 %yd_1, i32 -52.6316'
ST_68 : Operation 700 [3/3] (5.96ns)   --->   "%M3 = fmul i32 %yd_1, i32 -52.6316" [codes/topfunc.cpp:156]   --->   Operation 700 'fmul' 'M3' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (0.88ns)   --->   Input mux for Operation 701 '%mul19 = dmul i64 %conv5, i64 2'
ST_68 : Operation 701 [5/5] (6.15ns)   --->   "%mul19 = dmul i64 %conv5, i64 2" [codes/topfunc.cpp:178]   --->   Operation 701 'dmul' 'mul19' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (0.88ns)   --->   Input mux for Operation 702 '%mul29 = dmul i64 %conv23, i64 5e-07'
ST_68 : Operation 702 [5/5] (6.15ns)   --->   "%mul29 = dmul i64 %conv23, i64 5e-07" [codes/topfunc.cpp:240]   --->   Operation 702 'dmul' 'mul29' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (0.73ns)   --->   Input mux for Operation 703 '%div14 = fdiv i32 %yd_4, i32 1800'
ST_68 : Operation 703 [9/9] (6.31ns)   --->   "%div14 = fdiv i32 %yd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 703 'fdiv' 'div14' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (0.73ns)   --->   Input mux for Operation 704 '%div15 = fdiv i32 %xd_4, i32 1800'
ST_68 : Operation 704 [9/9] (6.31ns)   --->   "%div15 = fdiv i32 %xd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 704 'fdiv' 'div15' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (0.87ns)   --->   Input mux for Operation 705 '%sub21 = fsub i32 %xd_4, i32 %yd_4'
ST_68 : Operation 705 [4/4] (5.55ns)   --->   "%sub21 = fsub i32 %xd_4, i32 %yd_4" [codes/topfunc.cpp:252]   --->   Operation 705 'fsub' 'sub21' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.04ns)   --->   Input mux for Operation 706 '%M3_1 = fmul i32 %yd_4, i32 -52.6316'
ST_68 : Operation 706 [3/3] (5.96ns)   --->   "%M3_1 = fmul i32 %yd_4, i32 -52.6316" [codes/topfunc.cpp:253]   --->   Operation 706 'fmul' 'M3_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (0.88ns)   --->   Input mux for Operation 707 '%mul41 = dmul i64 %conv23, i64 2'
ST_68 : Operation 707 [5/5] (6.15ns)   --->   "%mul41 = dmul i64 %conv23, i64 2" [codes/topfunc.cpp:278]   --->   Operation 707 'dmul' 'mul41' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.05>
ST_69 : Operation 708 [4/5] (7.04ns)   --->   "%mul3 = dmul i64 %conv5, i64 5e-07" [codes/topfunc.cpp:143]   --->   Operation 708 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 709 [3/4] (6.43ns)   --->   "%sub7 = fsub i32 %yd_1, i32 %xd_1" [codes/topfunc.cpp:154]   --->   Operation 709 'fsub' 'sub7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 710 [3/4] (6.43ns)   --->   "%sub9 = fsub i32 %xd_1, i32 %yd_1" [codes/topfunc.cpp:155]   --->   Operation 710 'fsub' 'sub9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 711 [2/3] (7.01ns)   --->   "%M3 = fmul i32 %yd_1, i32 -52.6316" [codes/topfunc.cpp:156]   --->   Operation 711 'fmul' 'M3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 712 [4/5] (7.04ns)   --->   "%mul19 = dmul i64 %conv5, i64 2" [codes/topfunc.cpp:178]   --->   Operation 712 'dmul' 'mul19' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 713 [4/5] (7.04ns)   --->   "%mul29 = dmul i64 %conv23, i64 5e-07" [codes/topfunc.cpp:240]   --->   Operation 713 'dmul' 'mul29' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 714 [8/9] (7.05ns)   --->   "%div14 = fdiv i32 %yd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 714 'fdiv' 'div14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 715 [8/9] (7.05ns)   --->   "%div15 = fdiv i32 %xd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 715 'fdiv' 'div15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 716 [3/4] (6.43ns)   --->   "%sub21 = fsub i32 %xd_4, i32 %yd_4" [codes/topfunc.cpp:252]   --->   Operation 716 'fsub' 'sub21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 717 [2/3] (7.01ns)   --->   "%M3_1 = fmul i32 %yd_4, i32 -52.6316" [codes/topfunc.cpp:253]   --->   Operation 717 'fmul' 'M3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 718 [4/5] (7.04ns)   --->   "%mul41 = dmul i64 %conv23, i64 2" [codes/topfunc.cpp:278]   --->   Operation 718 'dmul' 'mul41' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.05>
ST_70 : Operation 719 [3/5] (7.04ns)   --->   "%mul3 = dmul i64 %conv5, i64 5e-07" [codes/topfunc.cpp:143]   --->   Operation 719 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 720 [2/4] (6.43ns)   --->   "%sub7 = fsub i32 %yd_1, i32 %xd_1" [codes/topfunc.cpp:154]   --->   Operation 720 'fsub' 'sub7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 721 [2/4] (6.43ns)   --->   "%sub9 = fsub i32 %xd_1, i32 %yd_1" [codes/topfunc.cpp:155]   --->   Operation 721 'fsub' 'sub9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 722 [1/3] (7.01ns)   --->   "%M3 = fmul i32 %yd_1, i32 -52.6316" [codes/topfunc.cpp:156]   --->   Operation 722 'fmul' 'M3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 723 [3/5] (7.04ns)   --->   "%mul19 = dmul i64 %conv5, i64 2" [codes/topfunc.cpp:178]   --->   Operation 723 'dmul' 'mul19' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 724 [3/5] (7.04ns)   --->   "%mul29 = dmul i64 %conv23, i64 5e-07" [codes/topfunc.cpp:240]   --->   Operation 724 'dmul' 'mul29' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 725 [7/9] (7.05ns)   --->   "%div14 = fdiv i32 %yd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 725 'fdiv' 'div14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 726 [7/9] (7.05ns)   --->   "%div15 = fdiv i32 %xd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 726 'fdiv' 'div15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 727 [2/4] (6.43ns)   --->   "%sub21 = fsub i32 %xd_4, i32 %yd_4" [codes/topfunc.cpp:252]   --->   Operation 727 'fsub' 'sub21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 728 [1/3] (7.01ns)   --->   "%M3_1 = fmul i32 %yd_4, i32 -52.6316" [codes/topfunc.cpp:253]   --->   Operation 728 'fmul' 'M3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 729 [3/5] (7.04ns)   --->   "%mul41 = dmul i64 %conv23, i64 2" [codes/topfunc.cpp:278]   --->   Operation 729 'dmul' 'mul41' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.05>
ST_71 : Operation 730 [2/5] (7.04ns)   --->   "%mul3 = dmul i64 %conv5, i64 5e-07" [codes/topfunc.cpp:143]   --->   Operation 730 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 731 [1/4] (6.43ns)   --->   "%sub7 = fsub i32 %yd_1, i32 %xd_1" [codes/topfunc.cpp:154]   --->   Operation 731 'fsub' 'sub7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 732 [1/4] (6.43ns)   --->   "%sub9 = fsub i32 %xd_1, i32 %yd_1" [codes/topfunc.cpp:155]   --->   Operation 732 'fsub' 'sub9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (1.04ns)   --->   Input mux for Operation 733 '%mul11 = fmul i32 %M3, i32 1e-06'
ST_71 : Operation 733 [3/3] (5.96ns)   --->   "%mul11 = fmul i32 %M3, i32 1e-06" [codes/topfunc.cpp:160]   --->   Operation 733 'fmul' 'mul11' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 734 [2/5] (7.04ns)   --->   "%mul19 = dmul i64 %conv5, i64 2" [codes/topfunc.cpp:178]   --->   Operation 734 'dmul' 'mul19' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (0.88ns)   --->   Input mux for Operation 735 '%conv13 = fpext i32 %M3'
ST_71 : Operation 735 [2/2] (1.42ns)   --->   "%conv13 = fpext i32 %M3" [codes/topfunc.cpp:178]   --->   Operation 735 'fpext' 'conv13' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 736 [2/5] (7.04ns)   --->   "%mul29 = dmul i64 %conv23, i64 5e-07" [codes/topfunc.cpp:240]   --->   Operation 736 'dmul' 'mul29' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 737 [6/9] (7.05ns)   --->   "%div14 = fdiv i32 %yd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 737 'fdiv' 'div14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 738 [6/9] (7.05ns)   --->   "%div15 = fdiv i32 %xd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 738 'fdiv' 'div15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 739 [1/4] (6.43ns)   --->   "%sub21 = fsub i32 %xd_4, i32 %yd_4" [codes/topfunc.cpp:252]   --->   Operation 739 'fsub' 'sub21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (1.04ns)   --->   Input mux for Operation 740 '%mul33 = fmul i32 %M3_1, i32 1e-06'
ST_71 : Operation 740 [3/3] (5.96ns)   --->   "%mul33 = fmul i32 %M3_1, i32 1e-06" [codes/topfunc.cpp:258]   --->   Operation 740 'fmul' 'mul33' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 741 [2/5] (7.04ns)   --->   "%mul41 = dmul i64 %conv23, i64 2" [codes/topfunc.cpp:278]   --->   Operation 741 'dmul' 'mul41' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (0.88ns)   --->   Input mux for Operation 742 '%conv28 = fpext i32 %M3_1'
ST_71 : Operation 742 [2/2] (1.42ns)   --->   "%conv28 = fpext i32 %M3_1" [codes/topfunc.cpp:278]   --->   Operation 742 'fpext' 'conv28' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.05>
ST_72 : Operation 743 [1/5] (7.04ns)   --->   "%mul3 = dmul i64 %conv5, i64 5e-07" [codes/topfunc.cpp:143]   --->   Operation 743 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (0.73ns)   --->   Input mux for Operation 744 '%div4 = fdiv i32 %sub7, i32 1800'
ST_72 : Operation 744 [9/9] (6.31ns)   --->   "%div4 = fdiv i32 %sub7, i32 1800" [codes/topfunc.cpp:154]   --->   Operation 744 'fdiv' 'div4' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (0.73ns)   --->   Input mux for Operation 745 '%div5 = fdiv i32 %sub9, i32 1800'
ST_72 : Operation 745 [9/9] (6.31ns)   --->   "%div5 = fdiv i32 %sub9, i32 1800" [codes/topfunc.cpp:155]   --->   Operation 745 'fdiv' 'div5' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 746 [2/3] (7.01ns)   --->   "%mul11 = fmul i32 %M3, i32 1e-06" [codes/topfunc.cpp:160]   --->   Operation 746 'fmul' 'mul11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 747 [1/5] (7.04ns)   --->   "%mul19 = dmul i64 %conv5, i64 2" [codes/topfunc.cpp:178]   --->   Operation 747 'dmul' 'mul19' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 748 [1/2] (2.30ns)   --->   "%conv13 = fpext i32 %M3" [codes/topfunc.cpp:178]   --->   Operation 748 'fpext' 'conv13' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 749 [1/5] (7.04ns)   --->   "%mul29 = dmul i64 %conv23, i64 5e-07" [codes/topfunc.cpp:240]   --->   Operation 749 'dmul' 'mul29' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 750 [5/9] (7.05ns)   --->   "%div14 = fdiv i32 %yd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 750 'fdiv' 'div14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 751 [5/9] (7.05ns)   --->   "%div15 = fdiv i32 %xd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 751 'fdiv' 'div15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (0.73ns)   --->   Input mux for Operation 752 '%div16 = fdiv i32 %sub21, i32 1800'
ST_72 : Operation 752 [9/9] (6.31ns)   --->   "%div16 = fdiv i32 %sub21, i32 1800" [codes/topfunc.cpp:252]   --->   Operation 752 'fdiv' 'div16' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 753 [2/3] (7.01ns)   --->   "%mul33 = fmul i32 %M3_1, i32 1e-06" [codes/topfunc.cpp:258]   --->   Operation 753 'fmul' 'mul33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 754 [1/5] (7.04ns)   --->   "%mul41 = dmul i64 %conv23, i64 2" [codes/topfunc.cpp:278]   --->   Operation 754 'dmul' 'mul41' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 755 [1/2] (2.30ns)   --->   "%conv28 = fpext i32 %M3_1" [codes/topfunc.cpp:278]   --->   Operation 755 'fpext' 'conv28' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.05>
ST_73 : [1/1] (0.81ns)   --->   Input mux for Operation 756 '%add9 = dadd i64 %conv6, i64 %mul3'
ST_73 : Operation 756 [5/5] (4.25ns)   --->   "%add9 = dadd i64 %conv6, i64 %mul3" [codes/topfunc.cpp:143]   --->   Operation 756 'dadd' 'add9' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 757 [8/9] (7.05ns)   --->   "%div4 = fdiv i32 %sub7, i32 1800" [codes/topfunc.cpp:154]   --->   Operation 757 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 758 [8/9] (7.05ns)   --->   "%div5 = fdiv i32 %sub9, i32 1800" [codes/topfunc.cpp:155]   --->   Operation 758 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 759 [1/3] (7.01ns)   --->   "%mul11 = fmul i32 %M3, i32 1e-06" [codes/topfunc.cpp:160]   --->   Operation 759 'fmul' 'mul11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : [1/1] (0.81ns)   --->   Input mux for Operation 760 '%add18 = dadd i64 %conv7, i64 %mul19'
ST_73 : Operation 760 [5/5] (4.25ns)   --->   "%add18 = dadd i64 %conv7, i64 %mul19" [codes/topfunc.cpp:178]   --->   Operation 760 'dadd' 'add18' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : [1/1] (0.88ns)   --->   Input mux for Operation 761 '%mul20 = dmul i64 %conv13, i64 2'
ST_73 : Operation 761 [5/5] (6.15ns)   --->   "%mul20 = dmul i64 %conv13, i64 2" [codes/topfunc.cpp:178]   --->   Operation 761 'dmul' 'mul20' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : [1/1] (0.81ns)   --->   Input mux for Operation 762 '%add29 = dadd i64 %conv19, i64 %mul29'
ST_73 : Operation 762 [5/5] (4.25ns)   --->   "%add29 = dadd i64 %conv19, i64 %mul29" [codes/topfunc.cpp:240]   --->   Operation 762 'dadd' 'add29' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 763 [4/9] (7.05ns)   --->   "%div14 = fdiv i32 %yd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 763 'fdiv' 'div14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 764 [4/9] (7.05ns)   --->   "%div15 = fdiv i32 %xd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 764 'fdiv' 'div15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 765 [8/9] (7.05ns)   --->   "%div16 = fdiv i32 %sub21, i32 1800" [codes/topfunc.cpp:252]   --->   Operation 765 'fdiv' 'div16' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 766 [1/3] (7.01ns)   --->   "%mul33 = fmul i32 %M3_1, i32 1e-06" [codes/topfunc.cpp:258]   --->   Operation 766 'fmul' 'mul33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : [1/1] (0.81ns)   --->   Input mux for Operation 767 '%add40 = dadd i64 %conv20, i64 %mul41'
ST_73 : Operation 767 [5/5] (4.25ns)   --->   "%add40 = dadd i64 %conv20, i64 %mul41" [codes/topfunc.cpp:278]   --->   Operation 767 'dadd' 'add40' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : [1/1] (0.88ns)   --->   Input mux for Operation 768 '%mul42 = dmul i64 %conv28, i64 2'
ST_73 : Operation 768 [5/5] (6.15ns)   --->   "%mul42 = dmul i64 %conv28, i64 2" [codes/topfunc.cpp:278]   --->   Operation 768 'dmul' 'mul42' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.05>
ST_74 : Operation 769 [4/5] (5.06ns)   --->   "%add9 = dadd i64 %conv6, i64 %mul3" [codes/topfunc.cpp:143]   --->   Operation 769 'dadd' 'add9' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (1.04ns)   --->   Input mux for Operation 770 '%mul4 = fmul i32 %xd_1, i32 -0.00037'
ST_74 : Operation 770 [3/3] (5.96ns)   --->   "%mul4 = fmul i32 %xd_1, i32 -0.00037" [codes/topfunc.cpp:146]   --->   Operation 770 'fmul' 'mul4' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 771 [7/9] (7.05ns)   --->   "%div4 = fdiv i32 %sub7, i32 1800" [codes/topfunc.cpp:154]   --->   Operation 771 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 772 [7/9] (7.05ns)   --->   "%div5 = fdiv i32 %sub9, i32 1800" [codes/topfunc.cpp:155]   --->   Operation 772 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (0.88ns)   --->   Input mux for Operation 773 '%zd_2 = fadd i32 %z_load, i32 %mul11'
ST_74 : Operation 773 [4/4] (5.55ns)   --->   "%zd_2 = fadd i32 %z_load, i32 %mul11" [codes/topfunc.cpp:160]   --->   Operation 773 'fadd' 'zd_2' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 774 [4/5] (5.06ns)   --->   "%add18 = dadd i64 %conv7, i64 %mul19" [codes/topfunc.cpp:178]   --->   Operation 774 'dadd' 'add18' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 775 [4/5] (7.04ns)   --->   "%mul20 = dmul i64 %conv13, i64 2" [codes/topfunc.cpp:178]   --->   Operation 775 'dmul' 'mul20' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 776 [4/5] (5.06ns)   --->   "%add29 = dadd i64 %conv19, i64 %mul29" [codes/topfunc.cpp:240]   --->   Operation 776 'dadd' 'add29' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (1.04ns)   --->   Input mux for Operation 777 '%mul30 = fmul i32 %xd_4, i32 -0.00037'
ST_74 : Operation 777 [3/3] (5.96ns)   --->   "%mul30 = fmul i32 %xd_4, i32 -0.00037" [codes/topfunc.cpp:243]   --->   Operation 777 'fmul' 'mul30' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 778 [3/9] (7.05ns)   --->   "%div14 = fdiv i32 %yd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 778 'fdiv' 'div14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 779 [3/9] (7.05ns)   --->   "%div15 = fdiv i32 %xd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 779 'fdiv' 'div15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 780 [7/9] (7.05ns)   --->   "%div16 = fdiv i32 %sub21, i32 1800" [codes/topfunc.cpp:252]   --->   Operation 780 'fdiv' 'div16' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (0.88ns)   --->   Input mux for Operation 781 '%zd_5 = fadd i32 %z2_load, i32 %mul33'
ST_74 : Operation 781 [4/4] (5.55ns)   --->   "%zd_5 = fadd i32 %z2_load, i32 %mul33" [codes/topfunc.cpp:258]   --->   Operation 781 'fadd' 'zd_5' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 782 [4/5] (5.06ns)   --->   "%add40 = dadd i64 %conv20, i64 %mul41" [codes/topfunc.cpp:278]   --->   Operation 782 'dadd' 'add40' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 783 [4/5] (7.04ns)   --->   "%mul42 = dmul i64 %conv28, i64 2" [codes/topfunc.cpp:278]   --->   Operation 783 'dmul' 'mul42' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.05>
ST_75 : Operation 784 [3/5] (5.06ns)   --->   "%add9 = dadd i64 %conv6, i64 %mul3" [codes/topfunc.cpp:143]   --->   Operation 784 'dadd' 'add9' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 785 [2/3] (7.01ns)   --->   "%mul4 = fmul i32 %xd_1, i32 -0.00037" [codes/topfunc.cpp:146]   --->   Operation 785 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 786 [6/9] (7.05ns)   --->   "%div4 = fdiv i32 %sub7, i32 1800" [codes/topfunc.cpp:154]   --->   Operation 786 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 787 [6/9] (7.05ns)   --->   "%div5 = fdiv i32 %sub9, i32 1800" [codes/topfunc.cpp:155]   --->   Operation 787 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 788 [3/4] (6.43ns)   --->   "%zd_2 = fadd i32 %z_load, i32 %mul11" [codes/topfunc.cpp:160]   --->   Operation 788 'fadd' 'zd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 789 [3/5] (5.06ns)   --->   "%add18 = dadd i64 %conv7, i64 %mul19" [codes/topfunc.cpp:178]   --->   Operation 789 'dadd' 'add18' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 790 [3/5] (7.04ns)   --->   "%mul20 = dmul i64 %conv13, i64 2" [codes/topfunc.cpp:178]   --->   Operation 790 'dmul' 'mul20' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 791 [3/5] (5.06ns)   --->   "%add29 = dadd i64 %conv19, i64 %mul29" [codes/topfunc.cpp:240]   --->   Operation 791 'dadd' 'add29' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 792 [2/3] (7.01ns)   --->   "%mul30 = fmul i32 %xd_4, i32 -0.00037" [codes/topfunc.cpp:243]   --->   Operation 792 'fmul' 'mul30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 793 [2/9] (7.05ns)   --->   "%div14 = fdiv i32 %yd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 793 'fdiv' 'div14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 794 [2/9] (7.05ns)   --->   "%div15 = fdiv i32 %xd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 794 'fdiv' 'div15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 795 [6/9] (7.05ns)   --->   "%div16 = fdiv i32 %sub21, i32 1800" [codes/topfunc.cpp:252]   --->   Operation 795 'fdiv' 'div16' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 796 [3/4] (6.43ns)   --->   "%zd_5 = fadd i32 %z2_load, i32 %mul33" [codes/topfunc.cpp:258]   --->   Operation 796 'fadd' 'zd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 797 [3/5] (5.06ns)   --->   "%add40 = dadd i64 %conv20, i64 %mul41" [codes/topfunc.cpp:278]   --->   Operation 797 'dadd' 'add40' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 798 [3/5] (7.04ns)   --->   "%mul42 = dmul i64 %conv28, i64 2" [codes/topfunc.cpp:278]   --->   Operation 798 'dmul' 'mul42' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.05>
ST_76 : Operation 799 [2/5] (5.06ns)   --->   "%add9 = dadd i64 %conv6, i64 %mul3" [codes/topfunc.cpp:143]   --->   Operation 799 'dadd' 'add9' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 800 [1/3] (7.01ns)   --->   "%mul4 = fmul i32 %xd_1, i32 -0.00037" [codes/topfunc.cpp:146]   --->   Operation 800 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 801 [5/9] (7.05ns)   --->   "%div4 = fdiv i32 %sub7, i32 1800" [codes/topfunc.cpp:154]   --->   Operation 801 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 802 [5/9] (7.05ns)   --->   "%div5 = fdiv i32 %sub9, i32 1800" [codes/topfunc.cpp:155]   --->   Operation 802 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 803 [2/4] (6.43ns)   --->   "%zd_2 = fadd i32 %z_load, i32 %mul11" [codes/topfunc.cpp:160]   --->   Operation 803 'fadd' 'zd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 804 [2/5] (5.06ns)   --->   "%add18 = dadd i64 %conv7, i64 %mul19" [codes/topfunc.cpp:178]   --->   Operation 804 'dadd' 'add18' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 805 [2/5] (7.04ns)   --->   "%mul20 = dmul i64 %conv13, i64 2" [codes/topfunc.cpp:178]   --->   Operation 805 'dmul' 'mul20' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 806 [2/5] (5.06ns)   --->   "%add29 = dadd i64 %conv19, i64 %mul29" [codes/topfunc.cpp:240]   --->   Operation 806 'dadd' 'add29' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 807 [1/3] (7.01ns)   --->   "%mul30 = fmul i32 %xd_4, i32 -0.00037" [codes/topfunc.cpp:243]   --->   Operation 807 'fmul' 'mul30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 808 [1/9] (7.05ns)   --->   "%div14 = fdiv i32 %yd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 808 'fdiv' 'div14' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 809 [1/9] (7.05ns)   --->   "%div15 = fdiv i32 %xd_4, i32 1800" [codes/topfunc.cpp:251]   --->   Operation 809 'fdiv' 'div15' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 810 [5/9] (7.05ns)   --->   "%div16 = fdiv i32 %sub21, i32 1800" [codes/topfunc.cpp:252]   --->   Operation 810 'fdiv' 'div16' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 811 [2/4] (6.43ns)   --->   "%zd_5 = fadd i32 %z2_load, i32 %mul33" [codes/topfunc.cpp:258]   --->   Operation 811 'fadd' 'zd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 812 [2/5] (5.06ns)   --->   "%add40 = dadd i64 %conv20, i64 %mul41" [codes/topfunc.cpp:278]   --->   Operation 812 'dadd' 'add40' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 813 [2/5] (7.04ns)   --->   "%mul42 = dmul i64 %conv28, i64 2" [codes/topfunc.cpp:278]   --->   Operation 813 'dmul' 'mul42' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.96>
ST_77 : Operation 814 [1/5] (5.06ns)   --->   "%add9 = dadd i64 %conv6, i64 %mul3" [codes/topfunc.cpp:143]   --->   Operation 814 'dadd' 'add9' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : [1/1] (0.73ns)   --->   Input mux for Operation 815 '%zd_1 = fptrunc i64 %add9'
ST_77 : Operation 815 [2/2] (2.15ns)   --->   "%zd_1 = fptrunc i64 %add9" [codes/topfunc.cpp:143]   --->   Operation 815 'fptrunc' 'zd_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : [1/1] (0.88ns)   --->   Input mux for Operation 816 '%id_10 = fadd i32 %mul4, i32 -0.000341'
ST_77 : Operation 816 [4/4] (5.55ns)   --->   "%id_10 = fadd i32 %mul4, i32 -0.000341" [codes/topfunc.cpp:146]   --->   Operation 816 'fadd' 'id_10' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : [1/1] (0.88ns)   --->   Input mux for Operation 817 '%id_11 = fadd i32 %mul4, i32 0.000341'
ST_77 : Operation 817 [4/4] (5.55ns)   --->   "%id_11 = fadd i32 %mul4, i32 0.000341" [codes/topfunc.cpp:149]   --->   Operation 817 'fadd' 'id_11' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 818 [4/9] (7.05ns)   --->   "%div4 = fdiv i32 %sub7, i32 1800" [codes/topfunc.cpp:154]   --->   Operation 818 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 819 [4/9] (7.05ns)   --->   "%div5 = fdiv i32 %sub9, i32 1800" [codes/topfunc.cpp:155]   --->   Operation 819 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 820 [1/4] (6.43ns)   --->   "%zd_2 = fadd i32 %z_load, i32 %mul11" [codes/topfunc.cpp:160]   --->   Operation 820 'fadd' 'zd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 821 [1/5] (5.06ns)   --->   "%add18 = dadd i64 %conv7, i64 %mul19" [codes/topfunc.cpp:178]   --->   Operation 821 'dadd' 'add18' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 822 [1/5] (7.04ns)   --->   "%mul20 = dmul i64 %conv13, i64 2" [codes/topfunc.cpp:178]   --->   Operation 822 'dmul' 'mul20' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 823 [1/5] (5.06ns)   --->   "%add29 = dadd i64 %conv19, i64 %mul29" [codes/topfunc.cpp:240]   --->   Operation 823 'dadd' 'add29' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : [1/1] (0.73ns)   --->   Input mux for Operation 824 '%zd_4 = fptrunc i64 %add29'
ST_77 : Operation 824 [2/2] (2.15ns)   --->   "%zd_4 = fptrunc i64 %add29" [codes/topfunc.cpp:240]   --->   Operation 824 'fptrunc' 'zd_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : [1/1] (0.88ns)   --->   Input mux for Operation 825 '%id_30 = fadd i32 %mul30, i32 -0.000341'
ST_77 : Operation 825 [4/4] (5.55ns)   --->   "%id_30 = fadd i32 %mul30, i32 -0.000341" [codes/topfunc.cpp:243]   --->   Operation 825 'fadd' 'id_30' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : [1/1] (0.88ns)   --->   Input mux for Operation 826 '%id_31 = fadd i32 %mul30, i32 0.000341'
ST_77 : Operation 826 [4/4] (5.55ns)   --->   "%id_31 = fadd i32 %mul30, i32 0.000341" [codes/topfunc.cpp:246]   --->   Operation 826 'fadd' 'id_31' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : [1/1] (0.87ns)   --->   Input mux for Operation 827 '%sub19 = fsub i32 %div14, i32 %div15'
ST_77 : Operation 827 [4/4] (5.55ns)   --->   "%sub19 = fsub i32 %div14, i32 %div15" [codes/topfunc.cpp:251]   --->   Operation 827 'fsub' 'sub19' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 828 [4/9] (7.05ns)   --->   "%div16 = fdiv i32 %sub21, i32 1800" [codes/topfunc.cpp:252]   --->   Operation 828 'fdiv' 'div16' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 829 [1/4] (6.43ns)   --->   "%zd_5 = fadd i32 %z2_load, i32 %mul33" [codes/topfunc.cpp:258]   --->   Operation 829 'fadd' 'zd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 830 [1/5] (5.06ns)   --->   "%add40 = dadd i64 %conv20, i64 %mul41" [codes/topfunc.cpp:278]   --->   Operation 830 'dadd' 'add40' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 831 [1/5] (7.04ns)   --->   "%mul42 = dmul i64 %conv28, i64 2" [codes/topfunc.cpp:278]   --->   Operation 831 'dmul' 'mul42' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.05>
ST_78 : Operation 832 [1/2] (2.89ns)   --->   "%zd_1 = fptrunc i64 %add9" [codes/topfunc.cpp:143]   --->   Operation 832 'fptrunc' 'zd_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 833 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %xd_1" [codes/topfunc.cpp:145]   --->   Operation 833 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln145, i32 23, i32 30" [codes/topfunc.cpp:145]   --->   Operation 834 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %bitcast_ln145" [codes/topfunc.cpp:145]   --->   Operation 835 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 836 [1/1] (0.76ns)   --->   "%icmp_ln145 = icmp_ne  i8 %tmp_9, i8 255" [codes/topfunc.cpp:145]   --->   Operation 836 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 837 [1/1] (0.92ns)   --->   "%icmp_ln145_1 = icmp_eq  i23 %trunc_ln145, i23 0" [codes/topfunc.cpp:145]   --->   Operation 837 'icmp' 'icmp_ln145_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 838 [1/1] (0.28ns)   --->   "%or_ln145 = or i1 %icmp_ln145_1, i1 %icmp_ln145" [codes/topfunc.cpp:145]   --->   Operation 838 'or' 'or_ln145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (0.48ns)   --->   Input mux for Operation 839 '%tmp_s = fcmp_ogt  i32 %xd_1, i32 1.1'
ST_78 : Operation 839 [2/2] (2.29ns)   --->   "%tmp_s = fcmp_ogt  i32 %xd_1, i32 1.1" [codes/topfunc.cpp:145]   --->   Operation 839 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 840 [3/4] (6.43ns)   --->   "%id_10 = fadd i32 %mul4, i32 -0.000341" [codes/topfunc.cpp:146]   --->   Operation 840 'fadd' 'id_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (0.48ns)   --->   Input mux for Operation 841 '%tmp_3 = fcmp_olt  i32 %xd_1, i32 -1.1'
ST_78 : Operation 841 [2/2] (2.29ns)   --->   "%tmp_3 = fcmp_olt  i32 %xd_1, i32 -1.1" [codes/topfunc.cpp:148]   --->   Operation 841 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 842 [3/4] (6.43ns)   --->   "%id_11 = fadd i32 %mul4, i32 0.000341" [codes/topfunc.cpp:149]   --->   Operation 842 'fadd' 'id_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (1.04ns)   --->   Input mux for Operation 843 '%id_12 = fmul i32 %xd_1, i32 -0.00068'
ST_78 : Operation 843 [3/3] (5.96ns)   --->   "%id_12 = fmul i32 %xd_1, i32 -0.00068" [codes/topfunc.cpp:152]   --->   Operation 843 'fmul' 'id_12' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 844 [3/9] (7.05ns)   --->   "%div4 = fdiv i32 %sub7, i32 1800" [codes/topfunc.cpp:154]   --->   Operation 844 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 845 [3/9] (7.05ns)   --->   "%div5 = fdiv i32 %sub9, i32 1800" [codes/topfunc.cpp:155]   --->   Operation 845 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (0.81ns)   --->   Input mux for Operation 846 '%add19 = dadd i64 %add18, i64 %mul20'
ST_78 : Operation 846 [5/5] (4.25ns)   --->   "%add19 = dadd i64 %add18, i64 %mul20" [codes/topfunc.cpp:178]   --->   Operation 846 'dadd' 'add19' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 847 [1/2] (2.89ns)   --->   "%zd_4 = fptrunc i64 %add29" [codes/topfunc.cpp:240]   --->   Operation 847 'fptrunc' 'zd_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln242 = bitcast i32 %xd_4" [codes/topfunc.cpp:242]   --->   Operation 848 'bitcast' 'bitcast_ln242' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln242, i32 23, i32 30" [codes/topfunc.cpp:242]   --->   Operation 849 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i32 %bitcast_ln242" [codes/topfunc.cpp:242]   --->   Operation 850 'trunc' 'trunc_ln242' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 851 [1/1] (0.76ns)   --->   "%icmp_ln242 = icmp_ne  i8 %tmp_18, i8 255" [codes/topfunc.cpp:242]   --->   Operation 851 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 852 [1/1] (0.92ns)   --->   "%icmp_ln242_1 = icmp_eq  i23 %trunc_ln242, i23 0" [codes/topfunc.cpp:242]   --->   Operation 852 'icmp' 'icmp_ln242_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 853 [1/1] (0.28ns)   --->   "%or_ln242 = or i1 %icmp_ln242_1, i1 %icmp_ln242" [codes/topfunc.cpp:242]   --->   Operation 853 'or' 'or_ln242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (0.48ns)   --->   Input mux for Operation 854 '%tmp_19 = fcmp_ogt  i32 %xd_4, i32 1.1'
ST_78 : Operation 854 [2/2] (2.29ns)   --->   "%tmp_19 = fcmp_ogt  i32 %xd_4, i32 1.1" [codes/topfunc.cpp:242]   --->   Operation 854 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 855 [3/4] (6.43ns)   --->   "%id_30 = fadd i32 %mul30, i32 -0.000341" [codes/topfunc.cpp:243]   --->   Operation 855 'fadd' 'id_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (0.48ns)   --->   Input mux for Operation 856 '%tmp_20 = fcmp_olt  i32 %xd_4, i32 -1.1'
ST_78 : Operation 856 [2/2] (2.29ns)   --->   "%tmp_20 = fcmp_olt  i32 %xd_4, i32 -1.1" [codes/topfunc.cpp:245]   --->   Operation 856 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 857 [3/4] (6.43ns)   --->   "%id_31 = fadd i32 %mul30, i32 0.000341" [codes/topfunc.cpp:246]   --->   Operation 857 'fadd' 'id_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (1.04ns)   --->   Input mux for Operation 858 '%id_32 = fmul i32 %xd_4, i32 -0.00068'
ST_78 : Operation 858 [3/3] (5.96ns)   --->   "%id_32 = fmul i32 %xd_4, i32 -0.00068" [codes/topfunc.cpp:249]   --->   Operation 858 'fmul' 'id_32' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 859 [3/4] (6.43ns)   --->   "%sub19 = fsub i32 %div14, i32 %div15" [codes/topfunc.cpp:251]   --->   Operation 859 'fsub' 'sub19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 860 [3/9] (7.05ns)   --->   "%div16 = fdiv i32 %sub21, i32 1800" [codes/topfunc.cpp:252]   --->   Operation 860 'fdiv' 'div16' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (0.81ns)   --->   Input mux for Operation 861 '%add41 = dadd i64 %add40, i64 %mul42'
ST_78 : Operation 861 [5/5] (4.25ns)   --->   "%add41 = dadd i64 %add40, i64 %mul42" [codes/topfunc.cpp:278]   --->   Operation 861 'dadd' 'add41' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.05>
ST_79 : Operation 862 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %xd_1, i32 1.1" [codes/topfunc.cpp:145]   --->   Operation 862 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 863 [2/4] (6.43ns)   --->   "%id_10 = fadd i32 %mul4, i32 -0.000341" [codes/topfunc.cpp:146]   --->   Operation 863 'fadd' 'id_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 864 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %xd_1, i32 -1.1" [codes/topfunc.cpp:148]   --->   Operation 864 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 865 [2/4] (6.43ns)   --->   "%id_11 = fadd i32 %mul4, i32 0.000341" [codes/topfunc.cpp:149]   --->   Operation 865 'fadd' 'id_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 866 [2/3] (7.01ns)   --->   "%id_12 = fmul i32 %xd_1, i32 -0.00068" [codes/topfunc.cpp:152]   --->   Operation 866 'fmul' 'id_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 867 [2/9] (7.05ns)   --->   "%div4 = fdiv i32 %sub7, i32 1800" [codes/topfunc.cpp:154]   --->   Operation 867 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 868 [2/9] (7.05ns)   --->   "%div5 = fdiv i32 %sub9, i32 1800" [codes/topfunc.cpp:155]   --->   Operation 868 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 869 [4/5] (5.06ns)   --->   "%add19 = dadd i64 %add18, i64 %mul20" [codes/topfunc.cpp:178]   --->   Operation 869 'dadd' 'add19' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 870 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %xd_4, i32 1.1" [codes/topfunc.cpp:242]   --->   Operation 870 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 871 [2/4] (6.43ns)   --->   "%id_30 = fadd i32 %mul30, i32 -0.000341" [codes/topfunc.cpp:243]   --->   Operation 871 'fadd' 'id_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 872 [1/2] (2.78ns)   --->   "%tmp_20 = fcmp_olt  i32 %xd_4, i32 -1.1" [codes/topfunc.cpp:245]   --->   Operation 872 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 873 [2/4] (6.43ns)   --->   "%id_31 = fadd i32 %mul30, i32 0.000341" [codes/topfunc.cpp:246]   --->   Operation 873 'fadd' 'id_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 874 [2/3] (7.01ns)   --->   "%id_32 = fmul i32 %xd_4, i32 -0.00068" [codes/topfunc.cpp:249]   --->   Operation 874 'fmul' 'id_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 875 [2/4] (6.43ns)   --->   "%sub19 = fsub i32 %div14, i32 %div15" [codes/topfunc.cpp:251]   --->   Operation 875 'fsub' 'sub19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 876 [2/9] (7.05ns)   --->   "%div16 = fdiv i32 %sub21, i32 1800" [codes/topfunc.cpp:252]   --->   Operation 876 'fdiv' 'div16' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 877 [4/5] (5.06ns)   --->   "%add41 = dadd i64 %add40, i64 %mul42" [codes/topfunc.cpp:278]   --->   Operation 877 'dadd' 'add41' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.91>
ST_80 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node id_14)   --->   "%and_ln145 = and i1 %or_ln145, i1 %tmp_s" [codes/topfunc.cpp:145]   --->   Operation 878 'and' 'and_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 879 [1/4] (6.43ns)   --->   "%id_10 = fadd i32 %mul4, i32 -0.000341" [codes/topfunc.cpp:146]   --->   Operation 879 'fadd' 'id_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node id_13)   --->   "%and_ln148 = and i1 %or_ln145, i1 %tmp_3" [codes/topfunc.cpp:148]   --->   Operation 880 'and' 'and_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 881 [1/4] (6.43ns)   --->   "%id_11 = fadd i32 %mul4, i32 0.000341" [codes/topfunc.cpp:149]   --->   Operation 881 'fadd' 'id_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 882 [1/3] (7.01ns)   --->   "%id_12 = fmul i32 %xd_1, i32 -0.00068" [codes/topfunc.cpp:152]   --->   Operation 882 'fmul' 'id_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 883 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_13 = select i1 %and_ln148, i32 %id_11, i32 %id_12" [codes/topfunc.cpp:148]   --->   Operation 883 'select' 'id_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 884 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_14 = select i1 %and_ln145, i32 %id_10, i32 %id_13" [codes/topfunc.cpp:145]   --->   Operation 884 'select' 'id_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 885 [1/9] (7.05ns)   --->   "%div4 = fdiv i32 %sub7, i32 1800" [codes/topfunc.cpp:154]   --->   Operation 885 'fdiv' 'div4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 886 [1/9] (7.05ns)   --->   "%div5 = fdiv i32 %sub9, i32 1800" [codes/topfunc.cpp:155]   --->   Operation 886 'fdiv' 'div5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 887 [3/5] (5.06ns)   --->   "%add19 = dadd i64 %add18, i64 %mul20" [codes/topfunc.cpp:178]   --->   Operation 887 'dadd' 'add19' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node id_34)   --->   "%and_ln242 = and i1 %or_ln242, i1 %tmp_19" [codes/topfunc.cpp:242]   --->   Operation 888 'and' 'and_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 889 [1/4] (6.43ns)   --->   "%id_30 = fadd i32 %mul30, i32 -0.000341" [codes/topfunc.cpp:243]   --->   Operation 889 'fadd' 'id_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node id_33)   --->   "%and_ln245 = and i1 %or_ln242, i1 %tmp_20" [codes/topfunc.cpp:245]   --->   Operation 890 'and' 'and_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 891 [1/4] (6.43ns)   --->   "%id_31 = fadd i32 %mul30, i32 0.000341" [codes/topfunc.cpp:246]   --->   Operation 891 'fadd' 'id_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 892 [1/3] (7.01ns)   --->   "%id_32 = fmul i32 %xd_4, i32 -0.00068" [codes/topfunc.cpp:249]   --->   Operation 892 'fmul' 'id_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 893 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_33 = select i1 %and_ln245, i32 %id_31, i32 %id_32" [codes/topfunc.cpp:245]   --->   Operation 893 'select' 'id_33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 894 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_34 = select i1 %and_ln242, i32 %id_30, i32 %id_33" [codes/topfunc.cpp:242]   --->   Operation 894 'select' 'id_34' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 895 [1/4] (6.43ns)   --->   "%sub19 = fsub i32 %div14, i32 %div15" [codes/topfunc.cpp:251]   --->   Operation 895 'fsub' 'sub19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 896 [1/9] (7.05ns)   --->   "%div16 = fdiv i32 %sub21, i32 1800" [codes/topfunc.cpp:252]   --->   Operation 896 'fdiv' 'div16' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 897 [3/5] (5.06ns)   --->   "%add41 = dadd i64 %add40, i64 %mul42" [codes/topfunc.cpp:278]   --->   Operation 897 'dadd' 'add41' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : [1/1] (0.87ns)   --->   Input mux for Operation 898 '%sub8 = fsub i32 %div4, i32 %id_14'
ST_81 : Operation 898 [4/4] (5.55ns)   --->   "%sub8 = fsub i32 %div4, i32 %id_14" [codes/topfunc.cpp:154]   --->   Operation 898 'fsub' 'sub8' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : [1/1] (0.88ns)   --->   Input mux for Operation 899 '%add4 = fadd i32 %div5, i32 %zd_1'
ST_81 : Operation 899 [4/4] (5.55ns)   --->   "%add4 = fadd i32 %div5, i32 %zd_1" [codes/topfunc.cpp:155]   --->   Operation 899 'fadd' 'add4' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 900 [2/5] (5.06ns)   --->   "%add19 = dadd i64 %add18, i64 %mul20" [codes/topfunc.cpp:178]   --->   Operation 900 'dadd' 'add19' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : [1/1] (0.87ns)   --->   Input mux for Operation 901 '%sub20 = fsub i32 %sub19, i32 %id_34'
ST_81 : Operation 901 [4/4] (5.55ns)   --->   "%sub20 = fsub i32 %sub19, i32 %id_34" [codes/topfunc.cpp:251]   --->   Operation 901 'fsub' 'sub20' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : [1/1] (0.88ns)   --->   Input mux for Operation 902 '%add30 = fadd i32 %div16, i32 %zd_4'
ST_81 : Operation 902 [4/4] (5.55ns)   --->   "%add30 = fadd i32 %div16, i32 %zd_4" [codes/topfunc.cpp:252]   --->   Operation 902 'fadd' 'add30' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 903 [2/5] (5.06ns)   --->   "%add41 = dadd i64 %add40, i64 %mul42" [codes/topfunc.cpp:278]   --->   Operation 903 'dadd' 'add41' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 904 [3/4] (6.43ns)   --->   "%sub8 = fsub i32 %div4, i32 %id_14" [codes/topfunc.cpp:154]   --->   Operation 904 'fsub' 'sub8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 905 [3/4] (6.43ns)   --->   "%add4 = fadd i32 %div5, i32 %zd_1" [codes/topfunc.cpp:155]   --->   Operation 905 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 906 [1/5] (5.06ns)   --->   "%add19 = dadd i64 %add18, i64 %mul20" [codes/topfunc.cpp:178]   --->   Operation 906 'dadd' 'add19' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 907 [3/4] (6.43ns)   --->   "%sub20 = fsub i32 %sub19, i32 %id_34" [codes/topfunc.cpp:251]   --->   Operation 907 'fsub' 'sub20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 908 [3/4] (6.43ns)   --->   "%add30 = fadd i32 %div16, i32 %zd_4" [codes/topfunc.cpp:252]   --->   Operation 908 'fadd' 'add30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 909 [1/5] (5.06ns)   --->   "%add41 = dadd i64 %add40, i64 %mul42" [codes/topfunc.cpp:278]   --->   Operation 909 'dadd' 'add41' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 910 [2/4] (6.43ns)   --->   "%sub8 = fsub i32 %div4, i32 %id_14" [codes/topfunc.cpp:154]   --->   Operation 910 'fsub' 'sub8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 911 [2/4] (6.43ns)   --->   "%add4 = fadd i32 %div5, i32 %zd_1" [codes/topfunc.cpp:155]   --->   Operation 911 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 912 [2/4] (6.43ns)   --->   "%sub20 = fsub i32 %sub19, i32 %id_34" [codes/topfunc.cpp:251]   --->   Operation 912 'fsub' 'sub20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 913 [2/4] (6.43ns)   --->   "%add30 = fadd i32 %div16, i32 %zd_4" [codes/topfunc.cpp:252]   --->   Operation 913 'fadd' 'add30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 914 [1/4] (6.43ns)   --->   "%sub8 = fsub i32 %div4, i32 %id_14" [codes/topfunc.cpp:154]   --->   Operation 914 'fsub' 'sub8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 915 [1/4] (6.43ns)   --->   "%add4 = fadd i32 %div5, i32 %zd_1" [codes/topfunc.cpp:155]   --->   Operation 915 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 916 [1/4] (6.43ns)   --->   "%sub20 = fsub i32 %sub19, i32 %id_34" [codes/topfunc.cpp:251]   --->   Operation 916 'fsub' 'sub20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 917 [1/4] (6.43ns)   --->   "%add30 = fadd i32 %div16, i32 %zd_4" [codes/topfunc.cpp:252]   --->   Operation 917 'fadd' 'add30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.01>
ST_85 : [1/1] (1.04ns)   --->   Input mux for Operation 918 '%K3 = fmul i32 %sub8, i32 1e+08'
ST_85 : Operation 918 [3/3] (5.96ns)   --->   "%K3 = fmul i32 %sub8, i32 1e+08" [codes/topfunc.cpp:154]   --->   Operation 918 'fmul' 'K3' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : [1/1] (1.04ns)   --->   Input mux for Operation 919 '%L3 = fmul i32 %add4, i32 1e+07'
ST_85 : Operation 919 [3/3] (5.96ns)   --->   "%L3 = fmul i32 %add4, i32 1e+07" [codes/topfunc.cpp:155]   --->   Operation 919 'fmul' 'L3' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : [1/1] (1.04ns)   --->   Input mux for Operation 920 '%K3_1 = fmul i32 %sub20, i32 1e+08'
ST_85 : Operation 920 [3/3] (5.96ns)   --->   "%K3_1 = fmul i32 %sub20, i32 1e+08" [codes/topfunc.cpp:251]   --->   Operation 920 'fmul' 'K3_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : [1/1] (1.04ns)   --->   Input mux for Operation 921 '%L3_1 = fmul i32 %add30, i32 1e+07'
ST_85 : Operation 921 [3/3] (5.96ns)   --->   "%L3_1 = fmul i32 %add30, i32 1e+07" [codes/topfunc.cpp:252]   --->   Operation 921 'fmul' 'L3_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.01>
ST_86 : Operation 922 [2/3] (7.01ns)   --->   "%K3 = fmul i32 %sub8, i32 1e+08" [codes/topfunc.cpp:154]   --->   Operation 922 'fmul' 'K3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 923 [2/3] (7.01ns)   --->   "%L3 = fmul i32 %add4, i32 1e+07" [codes/topfunc.cpp:155]   --->   Operation 923 'fmul' 'L3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 924 [2/3] (7.01ns)   --->   "%K3_1 = fmul i32 %sub20, i32 1e+08" [codes/topfunc.cpp:251]   --->   Operation 924 'fmul' 'K3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 925 [2/3] (7.01ns)   --->   "%L3_1 = fmul i32 %add30, i32 1e+07" [codes/topfunc.cpp:252]   --->   Operation 925 'fmul' 'L3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.01>
ST_87 : Operation 926 [1/3] (7.01ns)   --->   "%K3 = fmul i32 %sub8, i32 1e+08" [codes/topfunc.cpp:154]   --->   Operation 926 'fmul' 'K3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 927 [1/3] (7.01ns)   --->   "%L3 = fmul i32 %add4, i32 1e+07" [codes/topfunc.cpp:155]   --->   Operation 927 'fmul' 'L3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 928 [1/3] (7.01ns)   --->   "%K3_1 = fmul i32 %sub20, i32 1e+08" [codes/topfunc.cpp:251]   --->   Operation 928 'fmul' 'K3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 929 [1/3] (7.01ns)   --->   "%L3_1 = fmul i32 %add30, i32 1e+07" [codes/topfunc.cpp:252]   --->   Operation 929 'fmul' 'L3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.01>
ST_88 : [1/1] (1.04ns)   --->   Input mux for Operation 930 '%mul9 = fmul i32 %K3, i32 1e-06'
ST_88 : Operation 930 [3/3] (5.96ns)   --->   "%mul9 = fmul i32 %K3, i32 1e-06" [codes/topfunc.cpp:158]   --->   Operation 930 'fmul' 'mul9' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : [1/1] (1.04ns)   --->   Input mux for Operation 931 '%mul10 = fmul i32 %L3, i32 1e-06'
ST_88 : Operation 931 [3/3] (5.96ns)   --->   "%mul10 = fmul i32 %L3, i32 1e-06" [codes/topfunc.cpp:159]   --->   Operation 931 'fmul' 'mul10' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : [1/1] (0.88ns)   --->   Input mux for Operation 932 '%conv8 = fpext i32 %K3'
ST_88 : Operation 932 [2/2] (1.42ns)   --->   "%conv8 = fpext i32 %K3" [codes/topfunc.cpp:176]   --->   Operation 932 'fpext' 'conv8' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : [1/1] (0.88ns)   --->   Input mux for Operation 933 '%conv11 = fpext i32 %L3'
ST_88 : Operation 933 [2/2] (1.42ns)   --->   "%conv11 = fpext i32 %L3" [codes/topfunc.cpp:177]   --->   Operation 933 'fpext' 'conv11' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : [1/1] (1.04ns)   --->   Input mux for Operation 934 '%mul31 = fmul i32 %K3_1, i32 1e-06'
ST_88 : Operation 934 [3/3] (5.96ns)   --->   "%mul31 = fmul i32 %K3_1, i32 1e-06" [codes/topfunc.cpp:256]   --->   Operation 934 'fmul' 'mul31' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : [1/1] (1.04ns)   --->   Input mux for Operation 935 '%mul32 = fmul i32 %L3_1, i32 1e-06'
ST_88 : Operation 935 [3/3] (5.96ns)   --->   "%mul32 = fmul i32 %L3_1, i32 1e-06" [codes/topfunc.cpp:257]   --->   Operation 935 'fmul' 'mul32' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : [1/1] (0.88ns)   --->   Input mux for Operation 936 '%conv24 = fpext i32 %K3_1'
ST_88 : Operation 936 [2/2] (1.42ns)   --->   "%conv24 = fpext i32 %K3_1" [codes/topfunc.cpp:276]   --->   Operation 936 'fpext' 'conv24' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : [1/1] (0.88ns)   --->   Input mux for Operation 937 '%conv26 = fpext i32 %L3_1'
ST_88 : Operation 937 [2/2] (1.42ns)   --->   "%conv26 = fpext i32 %L3_1" [codes/topfunc.cpp:277]   --->   Operation 937 'fpext' 'conv26' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.01>
ST_89 : Operation 938 [2/3] (7.01ns)   --->   "%mul9 = fmul i32 %K3, i32 1e-06" [codes/topfunc.cpp:158]   --->   Operation 938 'fmul' 'mul9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 939 [2/3] (7.01ns)   --->   "%mul10 = fmul i32 %L3, i32 1e-06" [codes/topfunc.cpp:159]   --->   Operation 939 'fmul' 'mul10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 940 [1/2] (2.30ns)   --->   "%conv8 = fpext i32 %K3" [codes/topfunc.cpp:176]   --->   Operation 940 'fpext' 'conv8' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 941 [1/2] (2.30ns)   --->   "%conv11 = fpext i32 %L3" [codes/topfunc.cpp:177]   --->   Operation 941 'fpext' 'conv11' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 942 [2/3] (7.01ns)   --->   "%mul31 = fmul i32 %K3_1, i32 1e-06" [codes/topfunc.cpp:256]   --->   Operation 942 'fmul' 'mul31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 943 [2/3] (7.01ns)   --->   "%mul32 = fmul i32 %L3_1, i32 1e-06" [codes/topfunc.cpp:257]   --->   Operation 943 'fmul' 'mul32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 944 [1/2] (2.30ns)   --->   "%conv24 = fpext i32 %K3_1" [codes/topfunc.cpp:276]   --->   Operation 944 'fpext' 'conv24' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 945 [1/2] (2.30ns)   --->   "%conv26 = fpext i32 %L3_1" [codes/topfunc.cpp:277]   --->   Operation 945 'fpext' 'conv26' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.04>
ST_90 : Operation 946 [1/3] (7.01ns)   --->   "%mul9 = fmul i32 %K3, i32 1e-06" [codes/topfunc.cpp:158]   --->   Operation 946 'fmul' 'mul9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 947 [1/3] (7.01ns)   --->   "%mul10 = fmul i32 %L3, i32 1e-06" [codes/topfunc.cpp:159]   --->   Operation 947 'fmul' 'mul10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : [1/1] (0.88ns)   --->   Input mux for Operation 948 '%mul14 = dmul i64 %conv8, i64 2'
ST_90 : Operation 948 [5/5] (6.15ns)   --->   "%mul14 = dmul i64 %conv8, i64 2" [codes/topfunc.cpp:176]   --->   Operation 948 'dmul' 'mul14' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : [1/1] (0.88ns)   --->   Input mux for Operation 949 '%mul17 = dmul i64 %conv11, i64 2'
ST_90 : Operation 949 [5/5] (6.15ns)   --->   "%mul17 = dmul i64 %conv11, i64 2" [codes/topfunc.cpp:177]   --->   Operation 949 'dmul' 'mul17' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 950 [1/3] (7.01ns)   --->   "%mul31 = fmul i32 %K3_1, i32 1e-06" [codes/topfunc.cpp:256]   --->   Operation 950 'fmul' 'mul31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 951 [1/3] (7.01ns)   --->   "%mul32 = fmul i32 %L3_1, i32 1e-06" [codes/topfunc.cpp:257]   --->   Operation 951 'fmul' 'mul32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : [1/1] (0.88ns)   --->   Input mux for Operation 952 '%mul36 = dmul i64 %conv24, i64 2'
ST_90 : Operation 952 [5/5] (6.15ns)   --->   "%mul36 = dmul i64 %conv24, i64 2" [codes/topfunc.cpp:276]   --->   Operation 952 'dmul' 'mul36' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : [1/1] (0.88ns)   --->   Input mux for Operation 953 '%mul39 = dmul i64 %conv26, i64 2'
ST_90 : Operation 953 [5/5] (6.15ns)   --->   "%mul39 = dmul i64 %conv26, i64 2" [codes/topfunc.cpp:277]   --->   Operation 953 'dmul' 'mul39' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.04>
ST_91 : [1/1] (0.88ns)   --->   Input mux for Operation 954 '%xd_2 = fadd i32 %x_load, i32 %mul9'
ST_91 : Operation 954 [4/4] (5.55ns)   --->   "%xd_2 = fadd i32 %x_load, i32 %mul9" [codes/topfunc.cpp:158]   --->   Operation 954 'fadd' 'xd_2' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : [1/1] (0.88ns)   --->   Input mux for Operation 955 '%yd_2 = fadd i32 %y_load, i32 %mul10'
ST_91 : Operation 955 [4/4] (5.55ns)   --->   "%yd_2 = fadd i32 %y_load, i32 %mul10" [codes/topfunc.cpp:159]   --->   Operation 955 'fadd' 'yd_2' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 956 [4/5] (7.04ns)   --->   "%mul14 = dmul i64 %conv8, i64 2" [codes/topfunc.cpp:176]   --->   Operation 956 'dmul' 'mul14' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 957 [4/5] (7.04ns)   --->   "%mul17 = dmul i64 %conv11, i64 2" [codes/topfunc.cpp:177]   --->   Operation 957 'dmul' 'mul17' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : [1/1] (0.88ns)   --->   Input mux for Operation 958 '%xd_5 = fadd i32 %x2_load, i32 %mul31'
ST_91 : Operation 958 [4/4] (5.55ns)   --->   "%xd_5 = fadd i32 %x2_load, i32 %mul31" [codes/topfunc.cpp:256]   --->   Operation 958 'fadd' 'xd_5' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : [1/1] (0.88ns)   --->   Input mux for Operation 959 '%yd_5 = fadd i32 %y2_load, i32 %mul32'
ST_91 : Operation 959 [4/4] (5.55ns)   --->   "%yd_5 = fadd i32 %y2_load, i32 %mul32" [codes/topfunc.cpp:257]   --->   Operation 959 'fadd' 'yd_5' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 960 [4/5] (7.04ns)   --->   "%mul36 = dmul i64 %conv24, i64 2" [codes/topfunc.cpp:276]   --->   Operation 960 'dmul' 'mul36' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 961 [4/5] (7.04ns)   --->   "%mul39 = dmul i64 %conv26, i64 2" [codes/topfunc.cpp:277]   --->   Operation 961 'dmul' 'mul39' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.04>
ST_92 : Operation 962 [3/4] (6.43ns)   --->   "%xd_2 = fadd i32 %x_load, i32 %mul9" [codes/topfunc.cpp:158]   --->   Operation 962 'fadd' 'xd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 963 [3/4] (6.43ns)   --->   "%yd_2 = fadd i32 %y_load, i32 %mul10" [codes/topfunc.cpp:159]   --->   Operation 963 'fadd' 'yd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 964 [3/5] (7.04ns)   --->   "%mul14 = dmul i64 %conv8, i64 2" [codes/topfunc.cpp:176]   --->   Operation 964 'dmul' 'mul14' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 965 [3/5] (7.04ns)   --->   "%mul17 = dmul i64 %conv11, i64 2" [codes/topfunc.cpp:177]   --->   Operation 965 'dmul' 'mul17' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 966 [3/4] (6.43ns)   --->   "%xd_5 = fadd i32 %x2_load, i32 %mul31" [codes/topfunc.cpp:256]   --->   Operation 966 'fadd' 'xd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 967 [3/4] (6.43ns)   --->   "%yd_5 = fadd i32 %y2_load, i32 %mul32" [codes/topfunc.cpp:257]   --->   Operation 967 'fadd' 'yd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 968 [3/5] (7.04ns)   --->   "%mul36 = dmul i64 %conv24, i64 2" [codes/topfunc.cpp:276]   --->   Operation 968 'dmul' 'mul36' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 969 [3/5] (7.04ns)   --->   "%mul39 = dmul i64 %conv26, i64 2" [codes/topfunc.cpp:277]   --->   Operation 969 'dmul' 'mul39' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.04>
ST_93 : Operation 970 [2/4] (6.43ns)   --->   "%xd_2 = fadd i32 %x_load, i32 %mul9" [codes/topfunc.cpp:158]   --->   Operation 970 'fadd' 'xd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 971 [2/4] (6.43ns)   --->   "%yd_2 = fadd i32 %y_load, i32 %mul10" [codes/topfunc.cpp:159]   --->   Operation 971 'fadd' 'yd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 972 [2/5] (7.04ns)   --->   "%mul14 = dmul i64 %conv8, i64 2" [codes/topfunc.cpp:176]   --->   Operation 972 'dmul' 'mul14' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 973 [2/5] (7.04ns)   --->   "%mul17 = dmul i64 %conv11, i64 2" [codes/topfunc.cpp:177]   --->   Operation 973 'dmul' 'mul17' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 974 [2/4] (6.43ns)   --->   "%xd_5 = fadd i32 %x2_load, i32 %mul31" [codes/topfunc.cpp:256]   --->   Operation 974 'fadd' 'xd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 975 [2/4] (6.43ns)   --->   "%yd_5 = fadd i32 %y2_load, i32 %mul32" [codes/topfunc.cpp:257]   --->   Operation 975 'fadd' 'yd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 976 [2/5] (7.04ns)   --->   "%mul36 = dmul i64 %conv24, i64 2" [codes/topfunc.cpp:276]   --->   Operation 976 'dmul' 'mul36' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 977 [2/5] (7.04ns)   --->   "%mul39 = dmul i64 %conv26, i64 2" [codes/topfunc.cpp:277]   --->   Operation 977 'dmul' 'mul39' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.04>
ST_94 : Operation 978 [1/4] (6.43ns)   --->   "%xd_2 = fadd i32 %x_load, i32 %mul9" [codes/topfunc.cpp:158]   --->   Operation 978 'fadd' 'xd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 979 [1/4] (6.43ns)   --->   "%yd_2 = fadd i32 %y_load, i32 %mul10" [codes/topfunc.cpp:159]   --->   Operation 979 'fadd' 'yd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 980 [1/5] (7.04ns)   --->   "%mul14 = dmul i64 %conv8, i64 2" [codes/topfunc.cpp:176]   --->   Operation 980 'dmul' 'mul14' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 981 [1/5] (7.04ns)   --->   "%mul17 = dmul i64 %conv11, i64 2" [codes/topfunc.cpp:177]   --->   Operation 981 'dmul' 'mul17' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 982 [1/4] (6.43ns)   --->   "%xd_5 = fadd i32 %x2_load, i32 %mul31" [codes/topfunc.cpp:256]   --->   Operation 982 'fadd' 'xd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 983 [1/4] (6.43ns)   --->   "%yd_5 = fadd i32 %y2_load, i32 %mul32" [codes/topfunc.cpp:257]   --->   Operation 983 'fadd' 'yd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 984 [1/5] (7.04ns)   --->   "%mul36 = dmul i64 %conv24, i64 2" [codes/topfunc.cpp:276]   --->   Operation 984 'dmul' 'mul36' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 985 [1/5] (7.04ns)   --->   "%mul39 = dmul i64 %conv26, i64 2" [codes/topfunc.cpp:277]   --->   Operation 985 'dmul' 'mul39' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.05>
ST_95 : [1/1] (1.04ns)   --->   Input mux for Operation 986 '%mul12 = fmul i32 %xd_2, i32 -0.00037'
ST_95 : Operation 986 [3/3] (5.96ns)   --->   "%mul12 = fmul i32 %xd_2, i32 -0.00037" [codes/topfunc.cpp:163]   --->   Operation 986 'fmul' 'mul12' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (0.87ns)   --->   Input mux for Operation 987 '%sub10 = fsub i32 %yd_2, i32 %xd_2'
ST_95 : Operation 987 [4/4] (5.55ns)   --->   "%sub10 = fsub i32 %yd_2, i32 %xd_2" [codes/topfunc.cpp:172]   --->   Operation 987 'fsub' 'sub10' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (0.87ns)   --->   Input mux for Operation 988 '%sub12 = fsub i32 %xd_2, i32 %yd_2'
ST_95 : Operation 988 [4/4] (5.55ns)   --->   "%sub12 = fsub i32 %xd_2, i32 %yd_2" [codes/topfunc.cpp:173]   --->   Operation 988 'fsub' 'sub12' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (1.04ns)   --->   Input mux for Operation 989 '%M4 = fmul i32 %yd_2, i32 -52.6316'
ST_95 : Operation 989 [3/3] (5.96ns)   --->   "%M4 = fmul i32 %yd_2, i32 -52.6316" [codes/topfunc.cpp:174]   --->   Operation 989 'fmul' 'M4' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (0.81ns)   --->   Input mux for Operation 990 '%add11 = dadd i64 %add10, i64 %mul14'
ST_95 : Operation 990 [5/5] (4.25ns)   --->   "%add11 = dadd i64 %add10, i64 %mul14" [codes/topfunc.cpp:176]   --->   Operation 990 'dadd' 'add11' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (0.81ns)   --->   Input mux for Operation 991 '%add15 = dadd i64 %add14, i64 %mul17'
ST_95 : Operation 991 [5/5] (4.25ns)   --->   "%add15 = dadd i64 %add14, i64 %mul17" [codes/topfunc.cpp:177]   --->   Operation 991 'dadd' 'add15' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (1.04ns)   --->   Input mux for Operation 992 '%mul34 = fmul i32 %xd_5, i32 -0.00037'
ST_95 : Operation 992 [3/3] (5.96ns)   --->   "%mul34 = fmul i32 %xd_5, i32 -0.00037" [codes/topfunc.cpp:265]   --->   Operation 992 'fmul' 'mul34' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (0.73ns)   --->   Input mux for Operation 993 '%div17 = fdiv i32 %yd_5, i32 1800'
ST_95 : Operation 993 [9/9] (6.31ns)   --->   "%div17 = fdiv i32 %yd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 993 'fdiv' 'div17' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (0.73ns)   --->   Input mux for Operation 994 '%div18 = fdiv i32 %xd_5, i32 1800'
ST_95 : Operation 994 [9/9] (6.31ns)   --->   "%div18 = fdiv i32 %xd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 994 'fdiv' 'div18' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (0.87ns)   --->   Input mux for Operation 995 '%sub24 = fsub i32 %xd_5, i32 %yd_5'
ST_95 : Operation 995 [4/4] (5.55ns)   --->   "%sub24 = fsub i32 %xd_5, i32 %yd_5" [codes/topfunc.cpp:272]   --->   Operation 995 'fsub' 'sub24' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (1.04ns)   --->   Input mux for Operation 996 '%M4_1 = fmul i32 %yd_5, i32 -52.6316'
ST_95 : Operation 996 [3/3] (5.96ns)   --->   "%M4_1 = fmul i32 %yd_5, i32 -52.6316" [codes/topfunc.cpp:273]   --->   Operation 996 'fmul' 'M4_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (0.81ns)   --->   Input mux for Operation 997 '%add33 = dadd i64 %add32, i64 %mul36'
ST_95 : Operation 997 [5/5] (4.25ns)   --->   "%add33 = dadd i64 %add32, i64 %mul36" [codes/topfunc.cpp:276]   --->   Operation 997 'dadd' 'add33' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : [1/1] (0.81ns)   --->   Input mux for Operation 998 '%add37 = dadd i64 %add36, i64 %mul39'
ST_95 : Operation 998 [5/5] (4.25ns)   --->   "%add37 = dadd i64 %add36, i64 %mul39" [codes/topfunc.cpp:277]   --->   Operation 998 'dadd' 'add37' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.05>
ST_96 : Operation 999 [2/3] (7.01ns)   --->   "%mul12 = fmul i32 %xd_2, i32 -0.00037" [codes/topfunc.cpp:163]   --->   Operation 999 'fmul' 'mul12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1000 [3/4] (6.43ns)   --->   "%sub10 = fsub i32 %yd_2, i32 %xd_2" [codes/topfunc.cpp:172]   --->   Operation 1000 'fsub' 'sub10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1001 [3/4] (6.43ns)   --->   "%sub12 = fsub i32 %xd_2, i32 %yd_2" [codes/topfunc.cpp:173]   --->   Operation 1001 'fsub' 'sub12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1002 [2/3] (7.01ns)   --->   "%M4 = fmul i32 %yd_2, i32 -52.6316" [codes/topfunc.cpp:174]   --->   Operation 1002 'fmul' 'M4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1003 [4/5] (5.06ns)   --->   "%add11 = dadd i64 %add10, i64 %mul14" [codes/topfunc.cpp:176]   --->   Operation 1003 'dadd' 'add11' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1004 [4/5] (5.06ns)   --->   "%add15 = dadd i64 %add14, i64 %mul17" [codes/topfunc.cpp:177]   --->   Operation 1004 'dadd' 'add15' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1005 [2/3] (7.01ns)   --->   "%mul34 = fmul i32 %xd_5, i32 -0.00037" [codes/topfunc.cpp:265]   --->   Operation 1005 'fmul' 'mul34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1006 [8/9] (7.05ns)   --->   "%div17 = fdiv i32 %yd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1006 'fdiv' 'div17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1007 [8/9] (7.05ns)   --->   "%div18 = fdiv i32 %xd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1007 'fdiv' 'div18' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1008 [3/4] (6.43ns)   --->   "%sub24 = fsub i32 %xd_5, i32 %yd_5" [codes/topfunc.cpp:272]   --->   Operation 1008 'fsub' 'sub24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1009 [2/3] (7.01ns)   --->   "%M4_1 = fmul i32 %yd_5, i32 -52.6316" [codes/topfunc.cpp:273]   --->   Operation 1009 'fmul' 'M4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1010 [4/5] (5.06ns)   --->   "%add33 = dadd i64 %add32, i64 %mul36" [codes/topfunc.cpp:276]   --->   Operation 1010 'dadd' 'add33' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1011 [4/5] (5.06ns)   --->   "%add37 = dadd i64 %add36, i64 %mul39" [codes/topfunc.cpp:277]   --->   Operation 1011 'dadd' 'add37' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.05>
ST_97 : Operation 1012 [1/3] (7.01ns)   --->   "%mul12 = fmul i32 %xd_2, i32 -0.00037" [codes/topfunc.cpp:163]   --->   Operation 1012 'fmul' 'mul12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1013 [2/4] (6.43ns)   --->   "%sub10 = fsub i32 %yd_2, i32 %xd_2" [codes/topfunc.cpp:172]   --->   Operation 1013 'fsub' 'sub10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1014 [2/4] (6.43ns)   --->   "%sub12 = fsub i32 %xd_2, i32 %yd_2" [codes/topfunc.cpp:173]   --->   Operation 1014 'fsub' 'sub12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1015 [1/3] (7.01ns)   --->   "%M4 = fmul i32 %yd_2, i32 -52.6316" [codes/topfunc.cpp:174]   --->   Operation 1015 'fmul' 'M4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1016 [3/5] (5.06ns)   --->   "%add11 = dadd i64 %add10, i64 %mul14" [codes/topfunc.cpp:176]   --->   Operation 1016 'dadd' 'add11' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1017 [3/5] (5.06ns)   --->   "%add15 = dadd i64 %add14, i64 %mul17" [codes/topfunc.cpp:177]   --->   Operation 1017 'dadd' 'add15' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1018 [1/3] (7.01ns)   --->   "%mul34 = fmul i32 %xd_5, i32 -0.00037" [codes/topfunc.cpp:265]   --->   Operation 1018 'fmul' 'mul34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1019 [7/9] (7.05ns)   --->   "%div17 = fdiv i32 %yd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1019 'fdiv' 'div17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1020 [7/9] (7.05ns)   --->   "%div18 = fdiv i32 %xd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1020 'fdiv' 'div18' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1021 [2/4] (6.43ns)   --->   "%sub24 = fsub i32 %xd_5, i32 %yd_5" [codes/topfunc.cpp:272]   --->   Operation 1021 'fsub' 'sub24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1022 [1/3] (7.01ns)   --->   "%M4_1 = fmul i32 %yd_5, i32 -52.6316" [codes/topfunc.cpp:273]   --->   Operation 1022 'fmul' 'M4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1023 [3/5] (5.06ns)   --->   "%add33 = dadd i64 %add32, i64 %mul36" [codes/topfunc.cpp:276]   --->   Operation 1023 'dadd' 'add33' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1024 [3/5] (5.06ns)   --->   "%add37 = dadd i64 %add36, i64 %mul39" [codes/topfunc.cpp:277]   --->   Operation 1024 'dadd' 'add37' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.05>
ST_98 : [1/1] (0.88ns)   --->   Input mux for Operation 1025 '%id_15 = fadd i32 %mul12, i32 -0.000341'
ST_98 : Operation 1025 [4/4] (5.55ns)   --->   "%id_15 = fadd i32 %mul12, i32 -0.000341" [codes/topfunc.cpp:163]   --->   Operation 1025 'fadd' 'id_15' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : [1/1] (0.88ns)   --->   Input mux for Operation 1026 '%id_16 = fadd i32 %mul12, i32 0.000341'
ST_98 : Operation 1026 [4/4] (5.55ns)   --->   "%id_16 = fadd i32 %mul12, i32 0.000341" [codes/topfunc.cpp:166]   --->   Operation 1026 'fadd' 'id_16' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1027 [1/4] (6.43ns)   --->   "%sub10 = fsub i32 %yd_2, i32 %xd_2" [codes/topfunc.cpp:172]   --->   Operation 1027 'fsub' 'sub10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1028 [1/4] (6.43ns)   --->   "%sub12 = fsub i32 %xd_2, i32 %yd_2" [codes/topfunc.cpp:173]   --->   Operation 1028 'fsub' 'sub12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1029 [2/5] (5.06ns)   --->   "%add11 = dadd i64 %add10, i64 %mul14" [codes/topfunc.cpp:176]   --->   Operation 1029 'dadd' 'add11' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1030 [2/5] (5.06ns)   --->   "%add15 = dadd i64 %add14, i64 %mul17" [codes/topfunc.cpp:177]   --->   Operation 1030 'dadd' 'add15' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : [1/1] (0.88ns)   --->   Input mux for Operation 1031 '%conv14 = fpext i32 %M4'
ST_98 : Operation 1031 [2/2] (1.42ns)   --->   "%conv14 = fpext i32 %M4" [codes/topfunc.cpp:178]   --->   Operation 1031 'fpext' 'conv14' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : [1/1] (0.88ns)   --->   Input mux for Operation 1032 '%id_35 = fadd i32 %mul34, i32 -0.000341'
ST_98 : Operation 1032 [4/4] (5.55ns)   --->   "%id_35 = fadd i32 %mul34, i32 -0.000341" [codes/topfunc.cpp:262]   --->   Operation 1032 'fadd' 'id_35' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : [1/1] (0.88ns)   --->   Input mux for Operation 1033 '%id_36 = fadd i32 %mul34, i32 0.000341'
ST_98 : Operation 1033 [4/4] (5.55ns)   --->   "%id_36 = fadd i32 %mul34, i32 0.000341" [codes/topfunc.cpp:265]   --->   Operation 1033 'fadd' 'id_36' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1034 [6/9] (7.05ns)   --->   "%div17 = fdiv i32 %yd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1034 'fdiv' 'div17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1035 [6/9] (7.05ns)   --->   "%div18 = fdiv i32 %xd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1035 'fdiv' 'div18' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1036 [1/4] (6.43ns)   --->   "%sub24 = fsub i32 %xd_5, i32 %yd_5" [codes/topfunc.cpp:272]   --->   Operation 1036 'fsub' 'sub24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1037 [2/5] (5.06ns)   --->   "%add33 = dadd i64 %add32, i64 %mul36" [codes/topfunc.cpp:276]   --->   Operation 1037 'dadd' 'add33' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1038 [2/5] (5.06ns)   --->   "%add37 = dadd i64 %add36, i64 %mul39" [codes/topfunc.cpp:277]   --->   Operation 1038 'dadd' 'add37' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : [1/1] (0.88ns)   --->   Input mux for Operation 1039 '%conv29 = fpext i32 %M4_1'
ST_98 : Operation 1039 [2/2] (1.42ns)   --->   "%conv29 = fpext i32 %M4_1" [codes/topfunc.cpp:278]   --->   Operation 1039 'fpext' 'conv29' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.37>
ST_99 : Operation 1040 [1/1] (0.00ns)   --->   "%bitcast_ln162 = bitcast i32 %xd_2" [codes/topfunc.cpp:162]   --->   Operation 1040 'bitcast' 'bitcast_ln162' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln162, i32 23, i32 30" [codes/topfunc.cpp:162]   --->   Operation 1041 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i32 %bitcast_ln162" [codes/topfunc.cpp:162]   --->   Operation 1042 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1043 [1/1] (0.76ns)   --->   "%icmp_ln162 = icmp_ne  i8 %tmp_7, i8 255" [codes/topfunc.cpp:162]   --->   Operation 1043 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1044 [1/1] (0.92ns)   --->   "%icmp_ln162_1 = icmp_eq  i23 %trunc_ln162, i23 0" [codes/topfunc.cpp:162]   --->   Operation 1044 'icmp' 'icmp_ln162_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1045 [1/1] (0.28ns)   --->   "%or_ln162 = or i1 %icmp_ln162_1, i1 %icmp_ln162" [codes/topfunc.cpp:162]   --->   Operation 1045 'or' 'or_ln162' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (0.48ns)   --->   Input mux for Operation 1046 '%tmp_10 = fcmp_ogt  i32 %xd_2, i32 1.1'
ST_99 : Operation 1046 [2/2] (2.29ns)   --->   "%tmp_10 = fcmp_ogt  i32 %xd_2, i32 1.1" [codes/topfunc.cpp:162]   --->   Operation 1046 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1047 [3/4] (6.43ns)   --->   "%id_15 = fadd i32 %mul12, i32 -0.000341" [codes/topfunc.cpp:163]   --->   Operation 1047 'fadd' 'id_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (0.48ns)   --->   Input mux for Operation 1048 '%tmp_11 = fcmp_olt  i32 %xd_2, i32 -1.1'
ST_99 : Operation 1048 [2/2] (2.29ns)   --->   "%tmp_11 = fcmp_olt  i32 %xd_2, i32 -1.1" [codes/topfunc.cpp:165]   --->   Operation 1048 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1049 [3/4] (6.43ns)   --->   "%id_16 = fadd i32 %mul12, i32 0.000341" [codes/topfunc.cpp:166]   --->   Operation 1049 'fadd' 'id_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (1.04ns)   --->   Input mux for Operation 1050 '%id_17 = fmul i32 %xd_2, i32 -0.00068'
ST_99 : Operation 1050 [3/3] (5.96ns)   --->   "%id_17 = fmul i32 %xd_2, i32 -0.00068" [codes/topfunc.cpp:169]   --->   Operation 1050 'fmul' 'id_17' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (0.73ns)   --->   Input mux for Operation 1051 '%div6 = fdiv i32 %sub10, i32 1800'
ST_99 : Operation 1051 [9/9] (6.31ns)   --->   "%div6 = fdiv i32 %sub10, i32 1800" [codes/topfunc.cpp:172]   --->   Operation 1051 'fdiv' 'div6' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (0.73ns)   --->   Input mux for Operation 1052 '%div7 = fdiv i32 %sub12, i32 1800'
ST_99 : Operation 1052 [9/9] (6.31ns)   --->   "%div7 = fdiv i32 %sub12, i32 1800" [codes/topfunc.cpp:173]   --->   Operation 1052 'fdiv' 'div7' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1053 [1/5] (5.06ns)   --->   "%add11 = dadd i64 %add10, i64 %mul14" [codes/topfunc.cpp:176]   --->   Operation 1053 'dadd' 'add11' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1054 [1/5] (5.06ns)   --->   "%add15 = dadd i64 %add14, i64 %mul17" [codes/topfunc.cpp:177]   --->   Operation 1054 'dadd' 'add15' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1055 [1/2] (2.30ns)   --->   "%conv14 = fpext i32 %M4" [codes/topfunc.cpp:178]   --->   Operation 1055 'fpext' 'conv14' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : [1/1] (0.81ns)   --->   Input mux for Operation 1056 '%add20 = dadd i64 %add19, i64 %conv14'
ST_99 : Operation 1056 [5/5] (4.25ns)   --->   "%add20 = dadd i64 %add19, i64 %conv14" [codes/topfunc.cpp:178]   --->   Operation 1056 'dadd' 'add20' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1057 [1/1] (0.00ns)   --->   "%bitcast_ln261 = bitcast i32 %xd_5" [codes/topfunc.cpp:261]   --->   Operation 1057 'bitcast' 'bitcast_ln261' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln261, i32 23, i32 30" [codes/topfunc.cpp:261]   --->   Operation 1058 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i32 %bitcast_ln261" [codes/topfunc.cpp:261]   --->   Operation 1059 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1060 [1/1] (0.76ns)   --->   "%icmp_ln261 = icmp_ne  i8 %tmp_21, i8 255" [codes/topfunc.cpp:261]   --->   Operation 1060 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1061 [1/1] (0.92ns)   --->   "%icmp_ln261_1 = icmp_eq  i23 %trunc_ln261, i23 0" [codes/topfunc.cpp:261]   --->   Operation 1061 'icmp' 'icmp_ln261_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1062 [1/1] (0.28ns)   --->   "%or_ln261 = or i1 %icmp_ln261_1, i1 %icmp_ln261" [codes/topfunc.cpp:261]   --->   Operation 1062 'or' 'or_ln261' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (0.48ns)   --->   Input mux for Operation 1063 '%tmp_22 = fcmp_ogt  i32 %xd_5, i32 1.1'
ST_99 : Operation 1063 [2/2] (2.29ns)   --->   "%tmp_22 = fcmp_ogt  i32 %xd_5, i32 1.1" [codes/topfunc.cpp:261]   --->   Operation 1063 'fcmp' 'tmp_22' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1064 [3/4] (6.43ns)   --->   "%id_35 = fadd i32 %mul34, i32 -0.000341" [codes/topfunc.cpp:262]   --->   Operation 1064 'fadd' 'id_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (0.48ns)   --->   Input mux for Operation 1065 '%tmp_23 = fcmp_olt  i32 %xd_5, i32 -1.1'
ST_99 : Operation 1065 [2/2] (2.29ns)   --->   "%tmp_23 = fcmp_olt  i32 %xd_5, i32 -1.1" [codes/topfunc.cpp:264]   --->   Operation 1065 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.29> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1066 [3/4] (6.43ns)   --->   "%id_36 = fadd i32 %mul34, i32 0.000341" [codes/topfunc.cpp:265]   --->   Operation 1066 'fadd' 'id_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (1.04ns)   --->   Input mux for Operation 1067 '%id_37 = fmul i32 %xd_5, i32 -0.00068'
ST_99 : Operation 1067 [3/3] (5.96ns)   --->   "%id_37 = fmul i32 %xd_5, i32 -0.00068" [codes/topfunc.cpp:268]   --->   Operation 1067 'fmul' 'id_37' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1068 [5/9] (7.05ns)   --->   "%div17 = fdiv i32 %yd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1068 'fdiv' 'div17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1069 [5/9] (7.05ns)   --->   "%div18 = fdiv i32 %xd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1069 'fdiv' 'div18' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_99 : [1/1] (0.73ns)   --->   Input mux for Operation 1070 '%div19 = fdiv i32 %sub24, i32 1800'
ST_99 : Operation 1070 [9/9] (6.31ns)   --->   "%div19 = fdiv i32 %sub24, i32 1800" [codes/topfunc.cpp:272]   --->   Operation 1070 'fdiv' 'div19' <Predicate = true> <Delay = 6.31> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1071 [1/5] (5.06ns)   --->   "%add33 = dadd i64 %add32, i64 %mul36" [codes/topfunc.cpp:276]   --->   Operation 1071 'dadd' 'add33' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1072 [1/5] (5.06ns)   --->   "%add37 = dadd i64 %add36, i64 %mul39" [codes/topfunc.cpp:277]   --->   Operation 1072 'dadd' 'add37' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1073 [1/2] (2.30ns)   --->   "%conv29 = fpext i32 %M4_1" [codes/topfunc.cpp:278]   --->   Operation 1073 'fpext' 'conv29' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : [1/1] (0.81ns)   --->   Input mux for Operation 1074 '%add42 = dadd i64 %add41, i64 %conv29'
ST_99 : Operation 1074 [5/5] (4.25ns)   --->   "%add42 = dadd i64 %add41, i64 %conv29" [codes/topfunc.cpp:278]   --->   Operation 1074 'dadd' 'add42' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.05>
ST_100 : Operation 1075 [1/2] (2.78ns)   --->   "%tmp_10 = fcmp_ogt  i32 %xd_2, i32 1.1" [codes/topfunc.cpp:162]   --->   Operation 1075 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1076 [2/4] (6.43ns)   --->   "%id_15 = fadd i32 %mul12, i32 -0.000341" [codes/topfunc.cpp:163]   --->   Operation 1076 'fadd' 'id_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1077 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %xd_2, i32 -1.1" [codes/topfunc.cpp:165]   --->   Operation 1077 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1078 [2/4] (6.43ns)   --->   "%id_16 = fadd i32 %mul12, i32 0.000341" [codes/topfunc.cpp:166]   --->   Operation 1078 'fadd' 'id_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1079 [2/3] (7.01ns)   --->   "%id_17 = fmul i32 %xd_2, i32 -0.00068" [codes/topfunc.cpp:169]   --->   Operation 1079 'fmul' 'id_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1080 [8/9] (7.05ns)   --->   "%div6 = fdiv i32 %sub10, i32 1800" [codes/topfunc.cpp:172]   --->   Operation 1080 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1081 [8/9] (7.05ns)   --->   "%div7 = fdiv i32 %sub12, i32 1800" [codes/topfunc.cpp:173]   --->   Operation 1081 'fdiv' 'div7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1082 [4/5] (5.06ns)   --->   "%add20 = dadd i64 %add19, i64 %conv14" [codes/topfunc.cpp:178]   --->   Operation 1082 'dadd' 'add20' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1083 [1/2] (2.78ns)   --->   "%tmp_22 = fcmp_ogt  i32 %xd_5, i32 1.1" [codes/topfunc.cpp:261]   --->   Operation 1083 'fcmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1084 [2/4] (6.43ns)   --->   "%id_35 = fadd i32 %mul34, i32 -0.000341" [codes/topfunc.cpp:262]   --->   Operation 1084 'fadd' 'id_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1085 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_olt  i32 %xd_5, i32 -1.1" [codes/topfunc.cpp:264]   --->   Operation 1085 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1086 [2/4] (6.43ns)   --->   "%id_36 = fadd i32 %mul34, i32 0.000341" [codes/topfunc.cpp:265]   --->   Operation 1086 'fadd' 'id_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1087 [2/3] (7.01ns)   --->   "%id_37 = fmul i32 %xd_5, i32 -0.00068" [codes/topfunc.cpp:268]   --->   Operation 1087 'fmul' 'id_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1088 [4/9] (7.05ns)   --->   "%div17 = fdiv i32 %yd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1088 'fdiv' 'div17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1089 [4/9] (7.05ns)   --->   "%div18 = fdiv i32 %xd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1089 'fdiv' 'div18' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1090 [8/9] (7.05ns)   --->   "%div19 = fdiv i32 %sub24, i32 1800" [codes/topfunc.cpp:272]   --->   Operation 1090 'fdiv' 'div19' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1091 [4/5] (5.06ns)   --->   "%add42 = dadd i64 %add41, i64 %conv29" [codes/topfunc.cpp:278]   --->   Operation 1091 'dadd' 'add42' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.91>
ST_101 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node id_19)   --->   "%and_ln162 = and i1 %or_ln162, i1 %tmp_10" [codes/topfunc.cpp:162]   --->   Operation 1092 'and' 'and_ln162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1093 [1/4] (6.43ns)   --->   "%id_15 = fadd i32 %mul12, i32 -0.000341" [codes/topfunc.cpp:163]   --->   Operation 1093 'fadd' 'id_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node id_18)   --->   "%and_ln165 = and i1 %or_ln162, i1 %tmp_11" [codes/topfunc.cpp:165]   --->   Operation 1094 'and' 'and_ln165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1095 [1/4] (6.43ns)   --->   "%id_16 = fadd i32 %mul12, i32 0.000341" [codes/topfunc.cpp:166]   --->   Operation 1095 'fadd' 'id_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1096 [1/3] (7.01ns)   --->   "%id_17 = fmul i32 %xd_2, i32 -0.00068" [codes/topfunc.cpp:169]   --->   Operation 1096 'fmul' 'id_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1097 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_18 = select i1 %and_ln165, i32 %id_16, i32 %id_17" [codes/topfunc.cpp:165]   --->   Operation 1097 'select' 'id_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1098 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_19 = select i1 %and_ln162, i32 %id_15, i32 %id_18" [codes/topfunc.cpp:162]   --->   Operation 1098 'select' 'id_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1099 [7/9] (7.05ns)   --->   "%div6 = fdiv i32 %sub10, i32 1800" [codes/topfunc.cpp:172]   --->   Operation 1099 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1100 [7/9] (7.05ns)   --->   "%div7 = fdiv i32 %sub12, i32 1800" [codes/topfunc.cpp:173]   --->   Operation 1100 'fdiv' 'div7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1101 [3/5] (5.06ns)   --->   "%add20 = dadd i64 %add19, i64 %conv14" [codes/topfunc.cpp:178]   --->   Operation 1101 'dadd' 'add20' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node id_39)   --->   "%and_ln261 = and i1 %or_ln261, i1 %tmp_22" [codes/topfunc.cpp:261]   --->   Operation 1102 'and' 'and_ln261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1103 [1/4] (6.43ns)   --->   "%id_35 = fadd i32 %mul34, i32 -0.000341" [codes/topfunc.cpp:262]   --->   Operation 1103 'fadd' 'id_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node id_38)   --->   "%and_ln264 = and i1 %or_ln261, i1 %tmp_23" [codes/topfunc.cpp:264]   --->   Operation 1104 'and' 'and_ln264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1105 [1/4] (6.43ns)   --->   "%id_36 = fadd i32 %mul34, i32 0.000341" [codes/topfunc.cpp:265]   --->   Operation 1105 'fadd' 'id_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1106 [1/3] (7.01ns)   --->   "%id_37 = fmul i32 %xd_5, i32 -0.00068" [codes/topfunc.cpp:268]   --->   Operation 1106 'fmul' 'id_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1107 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_38 = select i1 %and_ln264, i32 %id_36, i32 %id_37" [codes/topfunc.cpp:264]   --->   Operation 1107 'select' 'id_38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1108 [1/1] (0.44ns) (out node of the LUT)   --->   "%id_39 = select i1 %and_ln261, i32 %id_35, i32 %id_38" [codes/topfunc.cpp:261]   --->   Operation 1108 'select' 'id_39' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1109 [3/9] (7.05ns)   --->   "%div17 = fdiv i32 %yd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1109 'fdiv' 'div17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1110 [3/9] (7.05ns)   --->   "%div18 = fdiv i32 %xd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1110 'fdiv' 'div18' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1111 [7/9] (7.05ns)   --->   "%div19 = fdiv i32 %sub24, i32 1800" [codes/topfunc.cpp:272]   --->   Operation 1111 'fdiv' 'div19' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1112 [3/5] (5.06ns)   --->   "%add42 = dadd i64 %add41, i64 %conv29" [codes/topfunc.cpp:278]   --->   Operation 1112 'dadd' 'add42' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.05>
ST_102 : Operation 1113 [6/9] (7.05ns)   --->   "%div6 = fdiv i32 %sub10, i32 1800" [codes/topfunc.cpp:172]   --->   Operation 1113 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1114 [6/9] (7.05ns)   --->   "%div7 = fdiv i32 %sub12, i32 1800" [codes/topfunc.cpp:173]   --->   Operation 1114 'fdiv' 'div7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1115 [2/5] (5.06ns)   --->   "%add20 = dadd i64 %add19, i64 %conv14" [codes/topfunc.cpp:178]   --->   Operation 1115 'dadd' 'add20' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1116 [2/9] (7.05ns)   --->   "%div17 = fdiv i32 %yd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1116 'fdiv' 'div17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1117 [2/9] (7.05ns)   --->   "%div18 = fdiv i32 %xd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1117 'fdiv' 'div18' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1118 [6/9] (7.05ns)   --->   "%div19 = fdiv i32 %sub24, i32 1800" [codes/topfunc.cpp:272]   --->   Operation 1118 'fdiv' 'div19' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1119 [2/5] (5.06ns)   --->   "%add42 = dadd i64 %add41, i64 %conv29" [codes/topfunc.cpp:278]   --->   Operation 1119 'dadd' 'add42' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.05>
ST_103 : Operation 1120 [5/9] (7.05ns)   --->   "%div6 = fdiv i32 %sub10, i32 1800" [codes/topfunc.cpp:172]   --->   Operation 1120 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1121 [5/9] (7.05ns)   --->   "%div7 = fdiv i32 %sub12, i32 1800" [codes/topfunc.cpp:173]   --->   Operation 1121 'fdiv' 'div7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1122 [1/5] (5.06ns)   --->   "%add20 = dadd i64 %add19, i64 %conv14" [codes/topfunc.cpp:178]   --->   Operation 1122 'dadd' 'add20' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1123 [1/9] (7.05ns)   --->   "%div17 = fdiv i32 %yd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1123 'fdiv' 'div17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1124 [1/9] (7.05ns)   --->   "%div18 = fdiv i32 %xd_5, i32 1800" [codes/topfunc.cpp:271]   --->   Operation 1124 'fdiv' 'div18' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1125 [5/9] (7.05ns)   --->   "%div19 = fdiv i32 %sub24, i32 1800" [codes/topfunc.cpp:272]   --->   Operation 1125 'fdiv' 'div19' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1126 [1/5] (5.06ns)   --->   "%add42 = dadd i64 %add41, i64 %conv29" [codes/topfunc.cpp:278]   --->   Operation 1126 'dadd' 'add42' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.05>
ST_104 : Operation 1127 [4/9] (7.05ns)   --->   "%div6 = fdiv i32 %sub10, i32 1800" [codes/topfunc.cpp:172]   --->   Operation 1127 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1128 [4/9] (7.05ns)   --->   "%div7 = fdiv i32 %sub12, i32 1800" [codes/topfunc.cpp:173]   --->   Operation 1128 'fdiv' 'div7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_104 : [1/1] (0.88ns)   --->   Input mux for Operation 1129 '%mul21 = dmul i64 %add20, i64 1.66667e-07'
ST_104 : Operation 1129 [5/5] (6.15ns)   --->   "%mul21 = dmul i64 %add20, i64 1.66667e-07" [codes/topfunc.cpp:178]   --->   Operation 1129 'dmul' 'mul21' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : [1/1] (0.87ns)   --->   Input mux for Operation 1130 '%sub22 = fsub i32 %div17, i32 %div18'
ST_104 : Operation 1130 [4/4] (5.55ns)   --->   "%sub22 = fsub i32 %div17, i32 %div18" [codes/topfunc.cpp:271]   --->   Operation 1130 'fsub' 'sub22' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1131 [4/9] (7.05ns)   --->   "%div19 = fdiv i32 %sub24, i32 1800" [codes/topfunc.cpp:272]   --->   Operation 1131 'fdiv' 'div19' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_104 : [1/1] (0.88ns)   --->   Input mux for Operation 1132 '%mul43 = dmul i64 %add42, i64 1.66667e-07'
ST_104 : Operation 1132 [5/5] (6.15ns)   --->   "%mul43 = dmul i64 %add42, i64 1.66667e-07" [codes/topfunc.cpp:278]   --->   Operation 1132 'dmul' 'mul43' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.05>
ST_105 : Operation 1133 [3/9] (7.05ns)   --->   "%div6 = fdiv i32 %sub10, i32 1800" [codes/topfunc.cpp:172]   --->   Operation 1133 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1134 [3/9] (7.05ns)   --->   "%div7 = fdiv i32 %sub12, i32 1800" [codes/topfunc.cpp:173]   --->   Operation 1134 'fdiv' 'div7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1135 [4/5] (7.04ns)   --->   "%mul21 = dmul i64 %add20, i64 1.66667e-07" [codes/topfunc.cpp:178]   --->   Operation 1135 'dmul' 'mul21' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1136 [3/4] (6.43ns)   --->   "%sub22 = fsub i32 %div17, i32 %div18" [codes/topfunc.cpp:271]   --->   Operation 1136 'fsub' 'sub22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1137 [3/9] (7.05ns)   --->   "%div19 = fdiv i32 %sub24, i32 1800" [codes/topfunc.cpp:272]   --->   Operation 1137 'fdiv' 'div19' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1138 [4/5] (7.04ns)   --->   "%mul43 = dmul i64 %add42, i64 1.66667e-07" [codes/topfunc.cpp:278]   --->   Operation 1138 'dmul' 'mul43' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.05>
ST_106 : Operation 1139 [2/9] (7.05ns)   --->   "%div6 = fdiv i32 %sub10, i32 1800" [codes/topfunc.cpp:172]   --->   Operation 1139 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1140 [2/9] (7.05ns)   --->   "%div7 = fdiv i32 %sub12, i32 1800" [codes/topfunc.cpp:173]   --->   Operation 1140 'fdiv' 'div7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1141 [3/5] (7.04ns)   --->   "%mul21 = dmul i64 %add20, i64 1.66667e-07" [codes/topfunc.cpp:178]   --->   Operation 1141 'dmul' 'mul21' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1142 [2/4] (6.43ns)   --->   "%sub22 = fsub i32 %div17, i32 %div18" [codes/topfunc.cpp:271]   --->   Operation 1142 'fsub' 'sub22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1143 [2/9] (7.05ns)   --->   "%div19 = fdiv i32 %sub24, i32 1800" [codes/topfunc.cpp:272]   --->   Operation 1143 'fdiv' 'div19' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1144 [3/5] (7.04ns)   --->   "%mul43 = dmul i64 %add42, i64 1.66667e-07" [codes/topfunc.cpp:278]   --->   Operation 1144 'dmul' 'mul43' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.05>
ST_107 : Operation 1145 [1/9] (7.05ns)   --->   "%div6 = fdiv i32 %sub10, i32 1800" [codes/topfunc.cpp:172]   --->   Operation 1145 'fdiv' 'div6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1146 [1/9] (7.05ns)   --->   "%div7 = fdiv i32 %sub12, i32 1800" [codes/topfunc.cpp:173]   --->   Operation 1146 'fdiv' 'div7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1147 [2/5] (7.04ns)   --->   "%mul21 = dmul i64 %add20, i64 1.66667e-07" [codes/topfunc.cpp:178]   --->   Operation 1147 'dmul' 'mul21' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1148 [1/4] (6.43ns)   --->   "%sub22 = fsub i32 %div17, i32 %div18" [codes/topfunc.cpp:271]   --->   Operation 1148 'fsub' 'sub22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1149 [1/9] (7.05ns)   --->   "%div19 = fdiv i32 %sub24, i32 1800" [codes/topfunc.cpp:272]   --->   Operation 1149 'fdiv' 'div19' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1150 [2/5] (7.04ns)   --->   "%mul43 = dmul i64 %add42, i64 1.66667e-07" [codes/topfunc.cpp:278]   --->   Operation 1150 'dmul' 'mul43' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.04>
ST_108 : [1/1] (0.87ns)   --->   Input mux for Operation 1151 '%sub11 = fsub i32 %div6, i32 %id_19'
ST_108 : Operation 1151 [4/4] (5.55ns)   --->   "%sub11 = fsub i32 %div6, i32 %id_19" [codes/topfunc.cpp:172]   --->   Operation 1151 'fsub' 'sub11' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : [1/1] (0.88ns)   --->   Input mux for Operation 1152 '%add5 = fadd i32 %div7, i32 %zd_2'
ST_108 : Operation 1152 [4/4] (5.55ns)   --->   "%add5 = fadd i32 %div7, i32 %zd_2" [codes/topfunc.cpp:173]   --->   Operation 1152 'fadd' 'add5' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1153 [1/5] (7.04ns)   --->   "%mul21 = dmul i64 %add20, i64 1.66667e-07" [codes/topfunc.cpp:178]   --->   Operation 1153 'dmul' 'mul21' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : [1/1] (0.87ns)   --->   Input mux for Operation 1154 '%sub23 = fsub i32 %sub22, i32 %id_39'
ST_108 : Operation 1154 [4/4] (5.55ns)   --->   "%sub23 = fsub i32 %sub22, i32 %id_39" [codes/topfunc.cpp:271]   --->   Operation 1154 'fsub' 'sub23' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : [1/1] (0.88ns)   --->   Input mux for Operation 1155 '%add31 = fadd i32 %div19, i32 %zd_5'
ST_108 : Operation 1155 [4/4] (5.55ns)   --->   "%add31 = fadd i32 %div19, i32 %zd_5" [codes/topfunc.cpp:272]   --->   Operation 1155 'fadd' 'add31' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1156 [1/5] (7.04ns)   --->   "%mul43 = dmul i64 %add42, i64 1.66667e-07" [codes/topfunc.cpp:278]   --->   Operation 1156 'dmul' 'mul43' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.43>
ST_109 : Operation 1157 [3/4] (6.43ns)   --->   "%sub11 = fsub i32 %div6, i32 %id_19" [codes/topfunc.cpp:172]   --->   Operation 1157 'fsub' 'sub11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1158 [3/4] (6.43ns)   --->   "%add5 = fadd i32 %div7, i32 %zd_2" [codes/topfunc.cpp:173]   --->   Operation 1158 'fadd' 'add5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : [1/1] (0.81ns)   --->   Input mux for Operation 1159 '%add21 = dadd i64 %conv6, i64 %mul21'
ST_109 : Operation 1159 [5/5] (4.25ns)   --->   "%add21 = dadd i64 %conv6, i64 %mul21" [codes/topfunc.cpp:178]   --->   Operation 1159 'dadd' 'add21' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1160 [3/4] (6.43ns)   --->   "%sub23 = fsub i32 %sub22, i32 %id_39" [codes/topfunc.cpp:271]   --->   Operation 1160 'fsub' 'sub23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1161 [3/4] (6.43ns)   --->   "%add31 = fadd i32 %div19, i32 %zd_5" [codes/topfunc.cpp:272]   --->   Operation 1161 'fadd' 'add31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : [1/1] (0.81ns)   --->   Input mux for Operation 1162 '%add43 = dadd i64 %conv19, i64 %mul43'
ST_109 : Operation 1162 [5/5] (4.25ns)   --->   "%add43 = dadd i64 %conv19, i64 %mul43" [codes/topfunc.cpp:278]   --->   Operation 1162 'dadd' 'add43' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 1163 [2/4] (6.43ns)   --->   "%sub11 = fsub i32 %div6, i32 %id_19" [codes/topfunc.cpp:172]   --->   Operation 1163 'fsub' 'sub11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1164 [2/4] (6.43ns)   --->   "%add5 = fadd i32 %div7, i32 %zd_2" [codes/topfunc.cpp:173]   --->   Operation 1164 'fadd' 'add5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1165 [4/5] (5.06ns)   --->   "%add21 = dadd i64 %conv6, i64 %mul21" [codes/topfunc.cpp:178]   --->   Operation 1165 'dadd' 'add21' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1166 [2/4] (6.43ns)   --->   "%sub23 = fsub i32 %sub22, i32 %id_39" [codes/topfunc.cpp:271]   --->   Operation 1166 'fsub' 'sub23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1167 [2/4] (6.43ns)   --->   "%add31 = fadd i32 %div19, i32 %zd_5" [codes/topfunc.cpp:272]   --->   Operation 1167 'fadd' 'add31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1168 [4/5] (5.06ns)   --->   "%add43 = dadd i64 %conv19, i64 %mul43" [codes/topfunc.cpp:278]   --->   Operation 1168 'dadd' 'add43' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.43>
ST_111 : Operation 1169 [1/4] (6.43ns)   --->   "%sub11 = fsub i32 %div6, i32 %id_19" [codes/topfunc.cpp:172]   --->   Operation 1169 'fsub' 'sub11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1170 [1/4] (6.43ns)   --->   "%add5 = fadd i32 %div7, i32 %zd_2" [codes/topfunc.cpp:173]   --->   Operation 1170 'fadd' 'add5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1171 [3/5] (5.06ns)   --->   "%add21 = dadd i64 %conv6, i64 %mul21" [codes/topfunc.cpp:178]   --->   Operation 1171 'dadd' 'add21' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1172 [1/4] (6.43ns)   --->   "%sub23 = fsub i32 %sub22, i32 %id_39" [codes/topfunc.cpp:271]   --->   Operation 1172 'fsub' 'sub23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1173 [1/4] (6.43ns)   --->   "%add31 = fadd i32 %div19, i32 %zd_5" [codes/topfunc.cpp:272]   --->   Operation 1173 'fadd' 'add31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1174 [3/5] (5.06ns)   --->   "%add43 = dadd i64 %conv19, i64 %mul43" [codes/topfunc.cpp:278]   --->   Operation 1174 'dadd' 'add43' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.01>
ST_112 : [1/1] (1.04ns)   --->   Input mux for Operation 1175 '%K4 = fmul i32 %sub11, i32 1e+08'
ST_112 : Operation 1175 [3/3] (5.96ns)   --->   "%K4 = fmul i32 %sub11, i32 1e+08" [codes/topfunc.cpp:172]   --->   Operation 1175 'fmul' 'K4' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : [1/1] (1.04ns)   --->   Input mux for Operation 1176 '%L4 = fmul i32 %add5, i32 1e+07'
ST_112 : Operation 1176 [3/3] (5.96ns)   --->   "%L4 = fmul i32 %add5, i32 1e+07" [codes/topfunc.cpp:173]   --->   Operation 1176 'fmul' 'L4' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1177 [2/5] (5.06ns)   --->   "%add21 = dadd i64 %conv6, i64 %mul21" [codes/topfunc.cpp:178]   --->   Operation 1177 'dadd' 'add21' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : [1/1] (1.04ns)   --->   Input mux for Operation 1178 '%K4_1 = fmul i32 %sub23, i32 1e+08'
ST_112 : Operation 1178 [3/3] (5.96ns)   --->   "%K4_1 = fmul i32 %sub23, i32 1e+08" [codes/topfunc.cpp:271]   --->   Operation 1178 'fmul' 'K4_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : [1/1] (1.04ns)   --->   Input mux for Operation 1179 '%L4_1 = fmul i32 %add31, i32 1e+07'
ST_112 : Operation 1179 [3/3] (5.96ns)   --->   "%L4_1 = fmul i32 %add31, i32 1e+07" [codes/topfunc.cpp:272]   --->   Operation 1179 'fmul' 'L4_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1180 [2/5] (5.06ns)   --->   "%add43 = dadd i64 %conv19, i64 %mul43" [codes/topfunc.cpp:278]   --->   Operation 1180 'dadd' 'add43' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.96>
ST_113 : Operation 1181 [2/3] (7.01ns)   --->   "%K4 = fmul i32 %sub11, i32 1e+08" [codes/topfunc.cpp:172]   --->   Operation 1181 'fmul' 'K4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1182 [2/3] (7.01ns)   --->   "%L4 = fmul i32 %add5, i32 1e+07" [codes/topfunc.cpp:173]   --->   Operation 1182 'fmul' 'L4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1183 [1/5] (5.06ns)   --->   "%add21 = dadd i64 %conv6, i64 %mul21" [codes/topfunc.cpp:178]   --->   Operation 1183 'dadd' 'add21' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : [1/1] (0.73ns)   --->   Input mux for Operation 1184 '%z_1 = fptrunc i64 %add21'
ST_113 : Operation 1184 [2/2] (2.15ns)   --->   "%z_1 = fptrunc i64 %add21" [codes/topfunc.cpp:178]   --->   Operation 1184 'fptrunc' 'z_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1185 [2/3] (7.01ns)   --->   "%K4_1 = fmul i32 %sub23, i32 1e+08" [codes/topfunc.cpp:271]   --->   Operation 1185 'fmul' 'K4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1186 [2/3] (7.01ns)   --->   "%L4_1 = fmul i32 %add31, i32 1e+07" [codes/topfunc.cpp:272]   --->   Operation 1186 'fmul' 'L4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1187 [1/5] (5.06ns)   --->   "%add43 = dadd i64 %conv19, i64 %mul43" [codes/topfunc.cpp:278]   --->   Operation 1187 'dadd' 'add43' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : [1/1] (0.73ns)   --->   Input mux for Operation 1188 '%z2_1 = fptrunc i64 %add43'
ST_113 : Operation 1188 [2/2] (2.15ns)   --->   "%z2_1 = fptrunc i64 %add43" [codes/topfunc.cpp:278]   --->   Operation 1188 'fptrunc' 'z2_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.01>
ST_114 : Operation 1189 [1/3] (7.01ns)   --->   "%K4 = fmul i32 %sub11, i32 1e+08" [codes/topfunc.cpp:172]   --->   Operation 1189 'fmul' 'K4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1190 [1/3] (7.01ns)   --->   "%L4 = fmul i32 %add5, i32 1e+07" [codes/topfunc.cpp:173]   --->   Operation 1190 'fmul' 'L4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1191 [1/2] (2.89ns)   --->   "%z_1 = fptrunc i64 %add21" [codes/topfunc.cpp:178]   --->   Operation 1191 'fptrunc' 'z_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1192 [1/3] (7.01ns)   --->   "%K4_1 = fmul i32 %sub23, i32 1e+08" [codes/topfunc.cpp:271]   --->   Operation 1192 'fmul' 'K4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1193 [1/3] (7.01ns)   --->   "%L4_1 = fmul i32 %add31, i32 1e+07" [codes/topfunc.cpp:272]   --->   Operation 1193 'fmul' 'L4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1194 [1/2] (2.89ns)   --->   "%z2_1 = fptrunc i64 %add43" [codes/topfunc.cpp:278]   --->   Operation 1194 'fptrunc' 'z2_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1195 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 %z_1, i32 %z" [codes/topfunc.cpp:74]   --->   Operation 1195 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_114 : Operation 1196 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 %z2_1, i32 %z2" [codes/topfunc.cpp:74]   --->   Operation 1196 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>

State 115 <SV = 114> <Delay = 2.30>
ST_115 : [1/1] (0.88ns)   --->   Input mux for Operation 1197 '%conv10 = fpext i32 %K4'
ST_115 : Operation 1197 [2/2] (1.42ns)   --->   "%conv10 = fpext i32 %K4" [codes/topfunc.cpp:176]   --->   Operation 1197 'fpext' 'conv10' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_115 : [1/1] (0.88ns)   --->   Input mux for Operation 1198 '%conv12 = fpext i32 %L4'
ST_115 : Operation 1198 [2/2] (1.42ns)   --->   "%conv12 = fpext i32 %L4" [codes/topfunc.cpp:177]   --->   Operation 1198 'fpext' 'conv12' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_115 : [1/1] (0.88ns)   --->   Input mux for Operation 1199 '%conv25 = fpext i32 %K4_1'
ST_115 : Operation 1199 [2/2] (1.42ns)   --->   "%conv25 = fpext i32 %K4_1" [codes/topfunc.cpp:276]   --->   Operation 1199 'fpext' 'conv25' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_115 : [1/1] (0.88ns)   --->   Input mux for Operation 1200 '%conv27 = fpext i32 %L4_1'
ST_115 : Operation 1200 [2/2] (1.42ns)   --->   "%conv27 = fpext i32 %L4_1" [codes/topfunc.cpp:277]   --->   Operation 1200 'fpext' 'conv27' <Predicate = true> <Delay = 1.42> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.37>
ST_116 : Operation 1201 [1/2] (2.30ns)   --->   "%conv10 = fpext i32 %K4" [codes/topfunc.cpp:176]   --->   Operation 1201 'fpext' 'conv10' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_116 : [1/1] (0.81ns)   --->   Input mux for Operation 1202 '%add12 = dadd i64 %add11, i64 %conv10'
ST_116 : Operation 1202 [5/5] (4.25ns)   --->   "%add12 = dadd i64 %add11, i64 %conv10" [codes/topfunc.cpp:176]   --->   Operation 1202 'dadd' 'add12' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1203 [1/2] (2.30ns)   --->   "%conv12 = fpext i32 %L4" [codes/topfunc.cpp:177]   --->   Operation 1203 'fpext' 'conv12' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_116 : [1/1] (0.81ns)   --->   Input mux for Operation 1204 '%add16 = dadd i64 %add15, i64 %conv12'
ST_116 : Operation 1204 [5/5] (4.25ns)   --->   "%add16 = dadd i64 %add15, i64 %conv12" [codes/topfunc.cpp:177]   --->   Operation 1204 'dadd' 'add16' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1205 [1/2] (2.30ns)   --->   "%conv25 = fpext i32 %K4_1" [codes/topfunc.cpp:276]   --->   Operation 1205 'fpext' 'conv25' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_116 : [1/1] (0.81ns)   --->   Input mux for Operation 1206 '%add34 = dadd i64 %add33, i64 %conv25'
ST_116 : Operation 1206 [5/5] (4.25ns)   --->   "%add34 = dadd i64 %add33, i64 %conv25" [codes/topfunc.cpp:276]   --->   Operation 1206 'dadd' 'add34' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1207 [1/2] (2.30ns)   --->   "%conv27 = fpext i32 %L4_1" [codes/topfunc.cpp:277]   --->   Operation 1207 'fpext' 'conv27' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_116 : [1/1] (0.81ns)   --->   Input mux for Operation 1208 '%add38 = dadd i64 %add37, i64 %conv27'
ST_116 : Operation 1208 [5/5] (4.25ns)   --->   "%add38 = dadd i64 %add37, i64 %conv27" [codes/topfunc.cpp:277]   --->   Operation 1208 'dadd' 'add38' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.06>
ST_117 : Operation 1209 [4/5] (5.06ns)   --->   "%add12 = dadd i64 %add11, i64 %conv10" [codes/topfunc.cpp:176]   --->   Operation 1209 'dadd' 'add12' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1210 [4/5] (5.06ns)   --->   "%add16 = dadd i64 %add15, i64 %conv12" [codes/topfunc.cpp:177]   --->   Operation 1210 'dadd' 'add16' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1211 [4/5] (5.06ns)   --->   "%add34 = dadd i64 %add33, i64 %conv25" [codes/topfunc.cpp:276]   --->   Operation 1211 'dadd' 'add34' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1212 [4/5] (5.06ns)   --->   "%add38 = dadd i64 %add37, i64 %conv27" [codes/topfunc.cpp:277]   --->   Operation 1212 'dadd' 'add38' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.06>
ST_118 : Operation 1213 [3/5] (5.06ns)   --->   "%add12 = dadd i64 %add11, i64 %conv10" [codes/topfunc.cpp:176]   --->   Operation 1213 'dadd' 'add12' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1214 [3/5] (5.06ns)   --->   "%add16 = dadd i64 %add15, i64 %conv12" [codes/topfunc.cpp:177]   --->   Operation 1214 'dadd' 'add16' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1215 [3/5] (5.06ns)   --->   "%add34 = dadd i64 %add33, i64 %conv25" [codes/topfunc.cpp:276]   --->   Operation 1215 'dadd' 'add34' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1216 [3/5] (5.06ns)   --->   "%add38 = dadd i64 %add37, i64 %conv27" [codes/topfunc.cpp:277]   --->   Operation 1216 'dadd' 'add38' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.06>
ST_119 : Operation 1217 [2/5] (5.06ns)   --->   "%add12 = dadd i64 %add11, i64 %conv10" [codes/topfunc.cpp:176]   --->   Operation 1217 'dadd' 'add12' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1218 [2/5] (5.06ns)   --->   "%add16 = dadd i64 %add15, i64 %conv12" [codes/topfunc.cpp:177]   --->   Operation 1218 'dadd' 'add16' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1219 [2/5] (5.06ns)   --->   "%add34 = dadd i64 %add33, i64 %conv25" [codes/topfunc.cpp:276]   --->   Operation 1219 'dadd' 'add34' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1220 [2/5] (5.06ns)   --->   "%add38 = dadd i64 %add37, i64 %conv27" [codes/topfunc.cpp:277]   --->   Operation 1220 'dadd' 'add38' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.06>
ST_120 : Operation 1221 [1/5] (5.06ns)   --->   "%add12 = dadd i64 %add11, i64 %conv10" [codes/topfunc.cpp:176]   --->   Operation 1221 'dadd' 'add12' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1222 [1/5] (5.06ns)   --->   "%add16 = dadd i64 %add15, i64 %conv12" [codes/topfunc.cpp:177]   --->   Operation 1222 'dadd' 'add16' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1223 [1/5] (5.06ns)   --->   "%add34 = dadd i64 %add33, i64 %conv25" [codes/topfunc.cpp:276]   --->   Operation 1223 'dadd' 'add34' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1224 [1/5] (5.06ns)   --->   "%add38 = dadd i64 %add37, i64 %conv27" [codes/topfunc.cpp:277]   --->   Operation 1224 'dadd' 'add38' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.04>
ST_121 : [1/1] (0.88ns)   --->   Input mux for Operation 1225 '%mul15 = dmul i64 %add12, i64 1.66667e-07'
ST_121 : Operation 1225 [5/5] (6.15ns)   --->   "%mul15 = dmul i64 %add12, i64 1.66667e-07" [codes/topfunc.cpp:176]   --->   Operation 1225 'dmul' 'mul15' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : [1/1] (0.88ns)   --->   Input mux for Operation 1226 '%mul18 = dmul i64 %add16, i64 1.66667e-07'
ST_121 : Operation 1226 [5/5] (6.15ns)   --->   "%mul18 = dmul i64 %add16, i64 1.66667e-07" [codes/topfunc.cpp:177]   --->   Operation 1226 'dmul' 'mul18' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : [1/1] (0.88ns)   --->   Input mux for Operation 1227 '%mul37 = dmul i64 %add34, i64 1.66667e-07'
ST_121 : Operation 1227 [5/5] (6.15ns)   --->   "%mul37 = dmul i64 %add34, i64 1.66667e-07" [codes/topfunc.cpp:276]   --->   Operation 1227 'dmul' 'mul37' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : [1/1] (0.88ns)   --->   Input mux for Operation 1228 '%mul40 = dmul i64 %add38, i64 1.66667e-07'
ST_121 : Operation 1228 [5/5] (6.15ns)   --->   "%mul40 = dmul i64 %add38, i64 1.66667e-07" [codes/topfunc.cpp:277]   --->   Operation 1228 'dmul' 'mul40' <Predicate = true> <Delay = 6.15> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.04>
ST_122 : Operation 1229 [4/5] (7.04ns)   --->   "%mul15 = dmul i64 %add12, i64 1.66667e-07" [codes/topfunc.cpp:176]   --->   Operation 1229 'dmul' 'mul15' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1230 [4/5] (7.04ns)   --->   "%mul18 = dmul i64 %add16, i64 1.66667e-07" [codes/topfunc.cpp:177]   --->   Operation 1230 'dmul' 'mul18' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1231 [4/5] (7.04ns)   --->   "%mul37 = dmul i64 %add34, i64 1.66667e-07" [codes/topfunc.cpp:276]   --->   Operation 1231 'dmul' 'mul37' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1232 [4/5] (7.04ns)   --->   "%mul40 = dmul i64 %add38, i64 1.66667e-07" [codes/topfunc.cpp:277]   --->   Operation 1232 'dmul' 'mul40' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.04>
ST_123 : Operation 1233 [3/5] (7.04ns)   --->   "%mul15 = dmul i64 %add12, i64 1.66667e-07" [codes/topfunc.cpp:176]   --->   Operation 1233 'dmul' 'mul15' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1234 [3/5] (7.04ns)   --->   "%mul18 = dmul i64 %add16, i64 1.66667e-07" [codes/topfunc.cpp:177]   --->   Operation 1234 'dmul' 'mul18' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1235 [3/5] (7.04ns)   --->   "%mul37 = dmul i64 %add34, i64 1.66667e-07" [codes/topfunc.cpp:276]   --->   Operation 1235 'dmul' 'mul37' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1236 [3/5] (7.04ns)   --->   "%mul40 = dmul i64 %add38, i64 1.66667e-07" [codes/topfunc.cpp:277]   --->   Operation 1236 'dmul' 'mul40' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.04>
ST_124 : Operation 1237 [2/5] (7.04ns)   --->   "%mul15 = dmul i64 %add12, i64 1.66667e-07" [codes/topfunc.cpp:176]   --->   Operation 1237 'dmul' 'mul15' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1238 [2/5] (7.04ns)   --->   "%mul18 = dmul i64 %add16, i64 1.66667e-07" [codes/topfunc.cpp:177]   --->   Operation 1238 'dmul' 'mul18' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1239 [2/5] (7.04ns)   --->   "%mul37 = dmul i64 %add34, i64 1.66667e-07" [codes/topfunc.cpp:276]   --->   Operation 1239 'dmul' 'mul37' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1240 [2/5] (7.04ns)   --->   "%mul40 = dmul i64 %add38, i64 1.66667e-07" [codes/topfunc.cpp:277]   --->   Operation 1240 'dmul' 'mul40' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.04>
ST_125 : Operation 1241 [1/5] (7.04ns)   --->   "%mul15 = dmul i64 %add12, i64 1.66667e-07" [codes/topfunc.cpp:176]   --->   Operation 1241 'dmul' 'mul15' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1242 [1/5] (7.04ns)   --->   "%mul18 = dmul i64 %add16, i64 1.66667e-07" [codes/topfunc.cpp:177]   --->   Operation 1242 'dmul' 'mul18' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1243 [1/5] (7.04ns)   --->   "%mul37 = dmul i64 %add34, i64 1.66667e-07" [codes/topfunc.cpp:276]   --->   Operation 1243 'dmul' 'mul37' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1244 [1/5] (7.04ns)   --->   "%mul40 = dmul i64 %add38, i64 1.66667e-07" [codes/topfunc.cpp:277]   --->   Operation 1244 'dmul' 'mul40' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.06>
ST_126 : [1/1] (0.81ns)   --->   Input mux for Operation 1245 '%add13 = dadd i64 %conv, i64 %mul15'
ST_126 : Operation 1245 [5/5] (4.25ns)   --->   "%add13 = dadd i64 %conv, i64 %mul15" [codes/topfunc.cpp:176]   --->   Operation 1245 'dadd' 'add13' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : [1/1] (0.81ns)   --->   Input mux for Operation 1246 '%add17 = dadd i64 %conv3, i64 %mul18'
ST_126 : Operation 1246 [5/5] (4.25ns)   --->   "%add17 = dadd i64 %conv3, i64 %mul18" [codes/topfunc.cpp:177]   --->   Operation 1246 'dadd' 'add17' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : [1/1] (0.81ns)   --->   Input mux for Operation 1247 '%add35 = dadd i64 %conv15, i64 %mul37'
ST_126 : Operation 1247 [5/5] (4.25ns)   --->   "%add35 = dadd i64 %conv15, i64 %mul37" [codes/topfunc.cpp:276]   --->   Operation 1247 'dadd' 'add35' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : [1/1] (0.81ns)   --->   Input mux for Operation 1248 '%add39 = dadd i64 %conv17, i64 %mul40'
ST_126 : Operation 1248 [5/5] (4.25ns)   --->   "%add39 = dadd i64 %conv17, i64 %mul40" [codes/topfunc.cpp:277]   --->   Operation 1248 'dadd' 'add39' <Predicate = true> <Delay = 4.25> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.06>
ST_127 : Operation 1249 [4/5] (5.06ns)   --->   "%add13 = dadd i64 %conv, i64 %mul15" [codes/topfunc.cpp:176]   --->   Operation 1249 'dadd' 'add13' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1250 [4/5] (5.06ns)   --->   "%add17 = dadd i64 %conv3, i64 %mul18" [codes/topfunc.cpp:177]   --->   Operation 1250 'dadd' 'add17' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1251 [4/5] (5.06ns)   --->   "%add35 = dadd i64 %conv15, i64 %mul37" [codes/topfunc.cpp:276]   --->   Operation 1251 'dadd' 'add35' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1252 [4/5] (5.06ns)   --->   "%add39 = dadd i64 %conv17, i64 %mul40" [codes/topfunc.cpp:277]   --->   Operation 1252 'dadd' 'add39' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.06>
ST_128 : Operation 1253 [3/5] (5.06ns)   --->   "%add13 = dadd i64 %conv, i64 %mul15" [codes/topfunc.cpp:176]   --->   Operation 1253 'dadd' 'add13' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1254 [3/5] (5.06ns)   --->   "%add17 = dadd i64 %conv3, i64 %mul18" [codes/topfunc.cpp:177]   --->   Operation 1254 'dadd' 'add17' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1255 [3/5] (5.06ns)   --->   "%add35 = dadd i64 %conv15, i64 %mul37" [codes/topfunc.cpp:276]   --->   Operation 1255 'dadd' 'add35' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1256 [3/5] (5.06ns)   --->   "%add39 = dadd i64 %conv17, i64 %mul40" [codes/topfunc.cpp:277]   --->   Operation 1256 'dadd' 'add39' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.06>
ST_129 : Operation 1257 [2/5] (5.06ns)   --->   "%add13 = dadd i64 %conv, i64 %mul15" [codes/topfunc.cpp:176]   --->   Operation 1257 'dadd' 'add13' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1258 [2/5] (5.06ns)   --->   "%add17 = dadd i64 %conv3, i64 %mul18" [codes/topfunc.cpp:177]   --->   Operation 1258 'dadd' 'add17' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1259 [2/5] (5.06ns)   --->   "%add35 = dadd i64 %conv15, i64 %mul37" [codes/topfunc.cpp:276]   --->   Operation 1259 'dadd' 'add35' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1260 [2/5] (5.06ns)   --->   "%add39 = dadd i64 %conv17, i64 %mul40" [codes/topfunc.cpp:277]   --->   Operation 1260 'dadd' 'add39' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.96>
ST_130 : Operation 1261 [1/5] (5.06ns)   --->   "%add13 = dadd i64 %conv, i64 %mul15" [codes/topfunc.cpp:176]   --->   Operation 1261 'dadd' 'add13' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : [1/1] (0.73ns)   --->   Input mux for Operation 1262 '%x_1 = fptrunc i64 %add13'
ST_130 : Operation 1262 [2/2] (2.15ns)   --->   "%x_1 = fptrunc i64 %add13" [codes/topfunc.cpp:176]   --->   Operation 1262 'fptrunc' 'x_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 1263 [1/5] (5.06ns)   --->   "%add17 = dadd i64 %conv3, i64 %mul18" [codes/topfunc.cpp:177]   --->   Operation 1263 'dadd' 'add17' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : [1/1] (0.73ns)   --->   Input mux for Operation 1264 '%y_1 = fptrunc i64 %add17'
ST_130 : Operation 1264 [2/2] (2.15ns)   --->   "%y_1 = fptrunc i64 %add17" [codes/topfunc.cpp:177]   --->   Operation 1264 'fptrunc' 'y_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 1265 [1/5] (5.06ns)   --->   "%add35 = dadd i64 %conv15, i64 %mul37" [codes/topfunc.cpp:276]   --->   Operation 1265 'dadd' 'add35' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : [1/1] (0.73ns)   --->   Input mux for Operation 1266 '%x2_2 = fptrunc i64 %add35'
ST_130 : Operation 1266 [2/2] (2.15ns)   --->   "%x2_2 = fptrunc i64 %add35" [codes/topfunc.cpp:276]   --->   Operation 1266 'fptrunc' 'x2_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 1267 [1/5] (5.06ns)   --->   "%add39 = dadd i64 %conv17, i64 %mul40" [codes/topfunc.cpp:277]   --->   Operation 1267 'dadd' 'add39' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : [1/1] (0.73ns)   --->   Input mux for Operation 1268 '%y2_1 = fptrunc i64 %add39'
ST_130 : Operation 1268 [2/2] (2.15ns)   --->   "%y2_1 = fptrunc i64 %add39" [codes/topfunc.cpp:277]   --->   Operation 1268 'fptrunc' 'y2_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 131 <SV = 130> <Delay = 3.31>
ST_131 : Operation 1269 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 90000, i64 90000, i64 90000" [codes/topfunc.cpp:29]   --->   Operation 1269 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1270 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [codes/topfunc.cpp:74]   --->   Operation 1270 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1271 [1/2] (2.89ns)   --->   "%x_1 = fptrunc i64 %add13" [codes/topfunc.cpp:176]   --->   Operation 1271 'fptrunc' 'x_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 1272 [1/2] (2.89ns)   --->   "%y_1 = fptrunc i64 %add17" [codes/topfunc.cpp:177]   --->   Operation 1272 'fptrunc' 'y_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 1273 [1/2] (2.89ns)   --->   "%x2_2 = fptrunc i64 %add35" [codes/topfunc.cpp:276]   --->   Operation 1273 'fptrunc' 'x2_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 1274 [1/2] (2.89ns)   --->   "%y2_1 = fptrunc i64 %add39" [codes/topfunc.cpp:277]   --->   Operation 1274 'fptrunc' 'y2_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 1275 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 %x_1, i32 %x" [codes/topfunc.cpp:74]   --->   Operation 1275 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_131 : Operation 1276 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 %y_1, i32 %y" [codes/topfunc.cpp:74]   --->   Operation 1276 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_131 : Operation 1277 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 %x2_2, i32 %x2" [codes/topfunc.cpp:74]   --->   Operation 1277 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_131 : Operation 1278 [1/1] (0.42ns)   --->   "%store_ln74 = store i32 %y2_1, i32 %y2" [codes/topfunc.cpp:74]   --->   Operation 1278 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_131 : Operation 1279 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body" [codes/topfunc.cpp:74]   --->   Operation 1279 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 1.427ns
The critical path consists of the following:
	s_axi read operation ('media_read') on port 'media' [29]  (1.000 ns)
	'store' operation ('store_ln74', codes/topfunc.cpp:74) of variable 'x', codes/topfunc.cpp:25 on local variable 'x' [33]  (0.427 ns)

 <State 2>: 7.057ns
The critical path consists of the following:
	'load' operation ('y2_load', codes/topfunc.cpp:257) on local variable 'y2' [47]  (0.000 ns)
	multiplexor before operation 'fdiv' with delay (0.738 ns)
'fdiv' operation ('div8', codes/topfunc.cpp:214) [243]  (6.319 ns)

 <State 3>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div8', codes/topfunc.cpp:214) [243]  (7.057 ns)

 <State 4>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div8', codes/topfunc.cpp:214) [243]  (7.057 ns)

 <State 5>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div8', codes/topfunc.cpp:214) [243]  (7.057 ns)

 <State 6>: 7.057ns
The critical path consists of the following:
	multiplexor before operation 'fdiv' with delay (0.738 ns)
'fdiv' operation ('div', codes/topfunc.cpp:118) [81]  (6.319 ns)

 <State 7>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', codes/topfunc.cpp:118) [81]  (7.057 ns)

 <State 8>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', codes/topfunc.cpp:118) [81]  (7.057 ns)

 <State 9>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', codes/topfunc.cpp:118) [81]  (7.057 ns)

 <State 10>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', codes/topfunc.cpp:118) [81]  (7.057 ns)

 <State 11>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', codes/topfunc.cpp:118) [81]  (7.057 ns)

 <State 12>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', codes/topfunc.cpp:118) [81]  (7.057 ns)

 <State 13>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', codes/topfunc.cpp:118) [81]  (7.057 ns)

 <State 14>: 7.914ns
The critical path consists of the following:
	'fmul' operation ('id', codes/topfunc.cpp:115) [77]  (7.016 ns)
	'select' operation ('id', codes/topfunc.cpp:111) [78]  (0.449 ns)
	'select' operation ('id', codes/topfunc.cpp:108) [79]  (0.449 ns)

 <State 15>: 6.646ns
The critical path consists of the following:
	'flog' operation ('xeq', codes/topfunc.cpp:77) [60]  (6.646 ns)

 <State 16>: 6.646ns
The critical path consists of the following:
	'flog' operation ('xeq', codes/topfunc.cpp:77) [60]  (6.646 ns)

 <State 17>: 6.646ns
The critical path consists of the following:
	'flog' operation ('xeq', codes/topfunc.cpp:77) [60]  (6.646 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub2', codes/topfunc.cpp:118) [82]  (6.437 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.047 ns)
'fmul' operation ('K1', codes/topfunc.cpp:118) [83]  (5.969 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('K1', codes/topfunc.cpp:118) [83]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('K1', codes/topfunc.cpp:118) [83]  (7.016 ns)

 <State 22>: 2.306ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.885 ns)
'fpext' operation ('conv1', codes/topfunc.cpp:122) [90]  (1.421 ns)

 <State 23>: 2.306ns
The critical path consists of the following:
	'fpext' operation ('conv1', codes/topfunc.cpp:122) [90]  (2.306 ns)

 <State 24>: 7.042ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (0.885 ns)
'dmul' operation ('mul5', codes/topfunc.cpp:122) [91]  (6.156 ns)

 <State 25>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul5', codes/topfunc.cpp:122) [91]  (7.042 ns)

 <State 26>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul5', codes/topfunc.cpp:122) [91]  (7.042 ns)

 <State 27>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul5', codes/topfunc.cpp:122) [91]  (7.042 ns)

 <State 28>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul5', codes/topfunc.cpp:122) [91]  (7.042 ns)

 <State 29>: 7.375ns
The critical path consists of the following:
	'fpext' operation ('conv', codes/topfunc.cpp:122) [89]  (2.306 ns)
	multiplexor before operation 'dadd' with delay (0.816 ns)
'dadd' operation ('add1', codes/topfunc.cpp:122) [92]  (4.253 ns)

 <State 30>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add1', codes/topfunc.cpp:122) [92]  (5.069 ns)

 <State 31>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add1', codes/topfunc.cpp:122) [92]  (5.069 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.047 ns)
'fmul' operation ('M1', codes/topfunc.cpp:120) [88]  (5.969 ns)

 <State 33>: 7.960ns
The critical path consists of the following:
	'dadd' operation ('add1', codes/topfunc.cpp:122) [92]  (5.069 ns)
	multiplexor before operation 'fptrunc' with delay (0.738 ns)
'fptrunc' operation ('xd', codes/topfunc.cpp:122) [93]  (2.153 ns)

 <State 34>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('M1', codes/topfunc.cpp:120) [88]  (7.016 ns)

 <State 35>: 7.057ns
The critical path consists of the following:
	multiplexor before operation 'fdiv' with delay (0.738 ns)
'fdiv' operation ('div11', codes/topfunc.cpp:234) [284]  (6.319 ns)

 <State 36>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div11', codes/topfunc.cpp:234) [284]  (7.057 ns)

 <State 37>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div11', codes/topfunc.cpp:234) [284]  (7.057 ns)

 <State 38>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div11', codes/topfunc.cpp:234) [284]  (7.057 ns)

 <State 39>: 7.057ns
The critical path consists of the following:
	multiplexor before operation 'fdiv' with delay (0.738 ns)
'fdiv' operation ('div2', codes/topfunc.cpp:136) [121]  (6.319 ns)

 <State 40>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div2', codes/topfunc.cpp:136) [121]  (7.057 ns)

 <State 41>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div2', codes/topfunc.cpp:136) [121]  (7.057 ns)

 <State 42>: 7.375ns
The critical path consists of the following:
	'fpext' operation ('conv6', codes/topfunc.cpp:124) [99]  (2.306 ns)
	multiplexor before operation 'dadd' with delay (0.816 ns)
'dadd' operation ('add3', codes/topfunc.cpp:124) [102]  (4.253 ns)

 <State 43>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div2', codes/topfunc.cpp:136) [121]  (7.057 ns)

 <State 44>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div2', codes/topfunc.cpp:136) [121]  (7.057 ns)

 <State 45>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div2', codes/topfunc.cpp:136) [121]  (7.057 ns)

 <State 46>: 7.960ns
The critical path consists of the following:
	'dadd' operation ('add3', codes/topfunc.cpp:124) [102]  (5.069 ns)
	multiplexor before operation 'fptrunc' with delay (0.738 ns)
'fptrunc' operation ('zd', codes/topfunc.cpp:124) [103]  (2.153 ns)

 <State 47>: 7.914ns
The critical path consists of the following:
	'fmul' operation ('id', codes/topfunc.cpp:133) [117]  (7.016 ns)
	'select' operation ('id', codes/topfunc.cpp:129) [118]  (0.449 ns)
	'select' operation ('id', codes/topfunc.cpp:126) [119]  (0.449 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fsub' with delay (0.877 ns)
'fsub' operation ('sub5', codes/topfunc.cpp:136) [122]  (5.560 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub5', codes/topfunc.cpp:136) [122]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub5', codes/topfunc.cpp:136) [122]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub5', codes/topfunc.cpp:136) [122]  (6.437 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.047 ns)
'fmul' operation ('K2', codes/topfunc.cpp:136) [123]  (5.969 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('K2', codes/topfunc.cpp:136) [123]  (7.016 ns)

 <State 54>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('K2', codes/topfunc.cpp:136) [123]  (7.016 ns)

 <State 55>: 2.306ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.885 ns)
'fpext' operation ('conv9', codes/topfunc.cpp:141) [129]  (1.421 ns)

 <State 56>: 2.306ns
The critical path consists of the following:
	'fpext' operation ('conv9', codes/topfunc.cpp:141) [129]  (2.306 ns)

 <State 57>: 7.042ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (0.885 ns)
'dmul' operation ('mul1', codes/topfunc.cpp:141) [130]  (6.156 ns)

 <State 58>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul1', codes/topfunc.cpp:141) [130]  (7.042 ns)

 <State 59>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul1', codes/topfunc.cpp:141) [130]  (7.042 ns)

 <State 60>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul1', codes/topfunc.cpp:141) [130]  (7.042 ns)

 <State 61>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul1', codes/topfunc.cpp:141) [130]  (7.042 ns)

 <State 62>: 5.069ns
The critical path consists of the following:
	multiplexor before operation 'dadd' with delay (0.816 ns)
'dadd' operation ('add7', codes/topfunc.cpp:141) [131]  (4.253 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.047 ns)
'fmul' operation ('M2', codes/topfunc.cpp:138) [128]  (5.969 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('M2', codes/topfunc.cpp:138) [128]  (7.016 ns)

 <State 65>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('M2', codes/topfunc.cpp:138) [128]  (7.016 ns)

 <State 66>: 7.960ns
The critical path consists of the following:
	'dadd' operation ('add7', codes/topfunc.cpp:141) [131]  (5.069 ns)
	multiplexor before operation 'fptrunc' with delay (0.738 ns)
'fptrunc' operation ('xd', codes/topfunc.cpp:141) [132]  (2.153 ns)

 <State 67>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation ('xd', codes/topfunc.cpp:141) [132]  (2.891 ns)

 <State 68>: 7.057ns
The critical path consists of the following:
	multiplexor before operation 'fdiv' with delay (0.738 ns)
'fdiv' operation ('div14', codes/topfunc.cpp:251) [322]  (6.319 ns)

 <State 69>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div14', codes/topfunc.cpp:251) [322]  (7.057 ns)

 <State 70>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div14', codes/topfunc.cpp:251) [322]  (7.057 ns)

 <State 71>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div14', codes/topfunc.cpp:251) [322]  (7.057 ns)

 <State 72>: 7.057ns
The critical path consists of the following:
	multiplexor before operation 'fdiv' with delay (0.738 ns)
'fdiv' operation ('div4', codes/topfunc.cpp:154) [158]  (6.319 ns)

 <State 73>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div4', codes/topfunc.cpp:154) [158]  (7.057 ns)

 <State 74>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div4', codes/topfunc.cpp:154) [158]  (7.057 ns)

 <State 75>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div4', codes/topfunc.cpp:154) [158]  (7.057 ns)

 <State 76>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div4', codes/topfunc.cpp:154) [158]  (7.057 ns)

 <State 77>: 7.960ns
The critical path consists of the following:
	'dadd' operation ('add9', codes/topfunc.cpp:143) [139]  (5.069 ns)
	multiplexor before operation 'fptrunc' with delay (0.738 ns)
'fptrunc' operation ('zd', codes/topfunc.cpp:143) [140]  (2.153 ns)

 <State 78>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div4', codes/topfunc.cpp:154) [158]  (7.057 ns)

 <State 79>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div4', codes/topfunc.cpp:154) [158]  (7.057 ns)

 <State 80>: 7.914ns
The critical path consists of the following:
	'fmul' operation ('id', codes/topfunc.cpp:152) [154]  (7.016 ns)
	'select' operation ('id', codes/topfunc.cpp:148) [155]  (0.449 ns)
	'select' operation ('id', codes/topfunc.cpp:145) [156]  (0.449 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fsub' with delay (0.877 ns)
'fsub' operation ('sub8', codes/topfunc.cpp:154) [159]  (5.560 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub8', codes/topfunc.cpp:154) [159]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub8', codes/topfunc.cpp:154) [159]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub8', codes/topfunc.cpp:154) [159]  (6.437 ns)

 <State 85>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.047 ns)
'fmul' operation ('K3', codes/topfunc.cpp:154) [160]  (5.969 ns)

 <State 86>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('K3', codes/topfunc.cpp:154) [160]  (7.016 ns)

 <State 87>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('K3', codes/topfunc.cpp:154) [160]  (7.016 ns)

 <State 88>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.047 ns)
'fmul' operation ('mul9', codes/topfunc.cpp:158) [166]  (5.969 ns)

 <State 89>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul9', codes/topfunc.cpp:158) [166]  (7.016 ns)

 <State 90>: 7.042ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (0.885 ns)
'dmul' operation ('mul14', codes/topfunc.cpp:176) [200]  (6.156 ns)

 <State 91>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul14', codes/topfunc.cpp:176) [200]  (7.042 ns)

 <State 92>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul14', codes/topfunc.cpp:176) [200]  (7.042 ns)

 <State 93>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul14', codes/topfunc.cpp:176) [200]  (7.042 ns)

 <State 94>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul14', codes/topfunc.cpp:176) [200]  (7.042 ns)

 <State 95>: 7.057ns
The critical path consists of the following:
	multiplexor before operation 'fdiv' with delay (0.738 ns)
'fdiv' operation ('div17', codes/topfunc.cpp:271) [354]  (6.319 ns)

 <State 96>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div17', codes/topfunc.cpp:271) [354]  (7.057 ns)

 <State 97>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div17', codes/topfunc.cpp:271) [354]  (7.057 ns)

 <State 98>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div17', codes/topfunc.cpp:271) [354]  (7.057 ns)

 <State 99>: 7.375ns
The critical path consists of the following:
	'fpext' operation ('conv14', codes/topfunc.cpp:178) [222]  (2.306 ns)
	multiplexor before operation 'dadd' with delay (0.816 ns)
'dadd' operation ('add20', codes/topfunc.cpp:178) [223]  (4.253 ns)

 <State 100>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div6', codes/topfunc.cpp:172) [189]  (7.057 ns)

 <State 101>: 7.914ns
The critical path consists of the following:
	'fmul' operation ('id', codes/topfunc.cpp:169) [185]  (7.016 ns)
	'select' operation ('id', codes/topfunc.cpp:165) [186]  (0.449 ns)
	'select' operation ('id', codes/topfunc.cpp:162) [187]  (0.449 ns)

 <State 102>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div6', codes/topfunc.cpp:172) [189]  (7.057 ns)

 <State 103>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div6', codes/topfunc.cpp:172) [189]  (7.057 ns)

 <State 104>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div6', codes/topfunc.cpp:172) [189]  (7.057 ns)

 <State 105>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div6', codes/topfunc.cpp:172) [189]  (7.057 ns)

 <State 106>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div6', codes/topfunc.cpp:172) [189]  (7.057 ns)

 <State 107>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div6', codes/topfunc.cpp:172) [189]  (7.057 ns)

 <State 108>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul21', codes/topfunc.cpp:178) [224]  (7.042 ns)

 <State 109>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub11', codes/topfunc.cpp:172) [190]  (6.437 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub11', codes/topfunc.cpp:172) [190]  (6.437 ns)

 <State 111>: 6.437ns
The critical path consists of the following:
	'fsub' operation ('sub11', codes/topfunc.cpp:172) [190]  (6.437 ns)

 <State 112>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.047 ns)
'fmul' operation ('K4', codes/topfunc.cpp:172) [191]  (5.969 ns)

 <State 113>: 7.960ns
The critical path consists of the following:
	'dadd' operation ('add21', codes/topfunc.cpp:178) [225]  (5.069 ns)
	multiplexor before operation 'fptrunc' with delay (0.738 ns)
'fptrunc' operation ('z', codes/topfunc.cpp:178) [226]  (2.153 ns)

 <State 114>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('K4', codes/topfunc.cpp:172) [191]  (7.016 ns)

 <State 115>: 2.306ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.885 ns)
'fpext' operation ('conv10', codes/topfunc.cpp:176) [202]  (1.421 ns)

 <State 116>: 7.375ns
The critical path consists of the following:
	'fpext' operation ('conv10', codes/topfunc.cpp:176) [202]  (2.306 ns)
	multiplexor before operation 'dadd' with delay (0.816 ns)
'dadd' operation ('add12', codes/topfunc.cpp:176) [203]  (4.253 ns)

 <State 117>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add12', codes/topfunc.cpp:176) [203]  (5.069 ns)

 <State 118>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add12', codes/topfunc.cpp:176) [203]  (5.069 ns)

 <State 119>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add12', codes/topfunc.cpp:176) [203]  (5.069 ns)

 <State 120>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add12', codes/topfunc.cpp:176) [203]  (5.069 ns)

 <State 121>: 7.042ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (0.885 ns)
'dmul' operation ('mul15', codes/topfunc.cpp:176) [204]  (6.156 ns)

 <State 122>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul15', codes/topfunc.cpp:176) [204]  (7.042 ns)

 <State 123>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul15', codes/topfunc.cpp:176) [204]  (7.042 ns)

 <State 124>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul15', codes/topfunc.cpp:176) [204]  (7.042 ns)

 <State 125>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul15', codes/topfunc.cpp:176) [204]  (7.042 ns)

 <State 126>: 5.069ns
The critical path consists of the following:
	multiplexor before operation 'dadd' with delay (0.816 ns)
'dadd' operation ('add13', codes/topfunc.cpp:176) [205]  (4.253 ns)

 <State 127>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add13', codes/topfunc.cpp:176) [205]  (5.069 ns)

 <State 128>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add13', codes/topfunc.cpp:176) [205]  (5.069 ns)

 <State 129>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add13', codes/topfunc.cpp:176) [205]  (5.069 ns)

 <State 130>: 7.960ns
The critical path consists of the following:
	'dadd' operation ('add13', codes/topfunc.cpp:176) [205]  (5.069 ns)
	multiplexor before operation 'fptrunc' with delay (0.738 ns)
'fptrunc' operation ('x', codes/topfunc.cpp:176) [206]  (2.153 ns)

 <State 131>: 3.318ns
The critical path consists of the following:
	'fptrunc' operation ('x', codes/topfunc.cpp:176) [206]  (2.891 ns)
	'store' operation ('store_ln74', codes/topfunc.cpp:74) of variable 'x', codes/topfunc.cpp:176 on local variable 'x' [395]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
