{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548992975637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548992975638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 21:49:35 2019 " "Processing started: Thu Jan 31 21:49:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548992975638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1548992975638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1548992975639 ""}
{ "Info" "IQEXE_INI_FILE" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/quartus.ini " "Using INI file /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Assembler" 0 -1 1548992975639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1548992999648 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } } { "system/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "system/synthesis/submodules/sv_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "system/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "system/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "system/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3961 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 1423 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 979 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/top.v" 203 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1548993082338 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } } { "system/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "system/synthesis/submodules/sv_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "system/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "system/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "system/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3961 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 1423 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 979 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/top.v" 203 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1548993082339 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } } { "system/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "system/synthesis/submodules/sv_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "system/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "system/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "system/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3961 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 1423 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 979 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/top.v" 203 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1548993082339 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } } { "system/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "system/synthesis/submodules/sv_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "system/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "system/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "system/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3961 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 1423 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 979 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/top.v" 203 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1548993082340 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } } { "system/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "system/synthesis/submodules/sv_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "system/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "system/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "system/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3961 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 1423 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 979 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/top.v" 203 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1548993082340 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } } { "system/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "system/synthesis/submodules/sv_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "system/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "system/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "system/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3961 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 1423 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 979 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/top.v" 203 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1548993082340 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } } { "system/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "system/synthesis/submodules/sv_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "system/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "system/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "system/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3961 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 1423 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 979 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/top.v" 203 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1548993082340 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } } { "system/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "system/synthesis/submodules/sv_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "system/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "system/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "system/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3961 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 1423 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 979 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/top.v" 203 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1548993082341 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 6 0 0 } } { "system/synthesis/submodules/sv_tx_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "system/synthesis/submodules/sv_pma.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "system/synthesis/submodules/sv_xcvr_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "system/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "system/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3961 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v" 1423 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface.v" 979 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/top.v" 203 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1548993082341 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1548993082915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 10 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2264 " "Peak virtual memory: 2264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548993109262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 21:51:49 2019 " "Processing ended: Thu Jan 31 21:51:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548993109262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548993109262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548993109262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1548993109262 ""}
