INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab4_mod/project_4_1/project_4_1.srcs/sources_1/new/Lab4_SR_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_SR_Latch
INFO: [VRFC 10-2458] undeclared symbol Q_i, assumed default net type wire [C:/Users/gte0002/lab4_mod/project_4_1/project_4_1.srcs/sources_1/new/Lab4_SR_Latch.v:28]
INFO: [VRFC 10-2458] undeclared symbol qbar_i, assumed default net type wire [C:/Users/gte0002/lab4_mod/project_4_1/project_4_1.srcs/sources_1/new/Lab4_SR_Latch.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab4_mod/project_4_1/project_4_1.srcs/sim_1/new/Lab4_1Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_1Test
