
---------- Begin Simulation Statistics ----------
final_tick                               131117178434000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1030710                       # Simulator instruction rate (inst/s)
host_mem_usage                                2308812                       # Number of bytes of host memory used
host_op_rate                                  1726518                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46238.62                       # Real time elapsed on the host
host_tick_rate                             2835663466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 47658630307                       # Number of instructions simulated
sim_ops                                   79831839976                       # Number of ops (including micro ops) simulated
sim_seconds                                131.117178                       # Number of seconds simulated
sim_ticks                                131117178434000                       # Number of ticks simulated
system.cpu.Branches                        3174687652                       # Number of branches fetched
system.cpu.committedInsts                 47658630307                       # Number of instructions committed
system.cpu.committedOps                   79831839976                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                 11968840349                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                     325233529                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                  3665299235                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                      62203278                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                 73405553006                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           255                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                     262234356868                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               262234356867.997986                       # Number of busy cycles
system.cpu.num_cc_register_reads          17324371550                       # number of times the CC registers were read
system.cpu.num_cc_register_writes         10192400680                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts   2749756630                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses            60217982747                       # Number of float alu accesses
system.cpu.num_fp_insts                   60217982747                       # number of float instructions
system.cpu.num_fp_register_reads         100751825618                       # number of times the floating registers were read
system.cpu.num_fp_register_writes         55213424723                       # number of times the floating registers were written
system.cpu.num_func_calls                       65294                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002009                       # Number of idle cycles
system.cpu.num_int_alu_accesses           34108036174                       # Number of integer alu accesses
system.cpu.num_int_insts                  34108036174                       # number of integer instructions
system.cpu.num_int_register_reads         73759541333                       # number of times the integer registers were read
system.cpu.num_int_register_writes        16261334937                       # number of times the integer registers were written
system.cpu.num_load_insts                 11968840040                       # Number of load instructions
system.cpu.num_mem_refs                   15634139103                       # number of memory refs
system.cpu.num_store_insts                 3665299063                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass              18791983      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu               32881346643     41.19%     41.21% # Class of executed instruction
system.cpu.op_class::IntMult                   693058      0.00%     41.21% # Class of executed instruction
system.cpu.op_class::IntDiv                      3435      0.00%     41.21% # Class of executed instruction
system.cpu.op_class::FloatAdd              6087741728      7.63%     48.84% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.84% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.84% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.84% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.84% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.84% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.84% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.84% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1464      0.00%     48.84% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.84% # Class of executed instruction
system.cpu.op_class::SimdAlu               5660994610      7.09%     55.93% # Class of executed instruction
system.cpu.op_class::SimdCmp                       54      0.00%     55.93% # Class of executed instruction
system.cpu.op_class::SimdCvt                     5146      0.00%     55.93% # Class of executed instruction
system.cpu.op_class::SimdMisc                   59300      0.00%     55.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     55.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     55.93% # Class of executed instruction
system.cpu.op_class::SimdShift                    740      0.00%     55.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     55.93% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     55.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     55.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd          7910844776      9.91%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.84% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp            47186696      0.06%     65.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt          1497330254      1.88%     67.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv          1006691657      1.26%     69.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult         9048756226     11.33%     80.37% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt           37253135      0.05%     80.42% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.42% # Class of executed instruction
system.cpu.op_class::MemRead                961462741      1.20%     81.62% # Class of executed instruction
system.cpu.op_class::MemWrite               157963708      0.20%     81.82% # Class of executed instruction
system.cpu.op_class::FloatMemRead         11007377299     13.79%     95.61% # Class of executed instruction
system.cpu.op_class::FloatMemWrite         3507335355      4.39%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                79831840008                       # Class of executed instruction
system.cpu.workload.numSyscalls                    40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    511097485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1022196512                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          382565525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty    182782612                       # Transaction distribution
system.membus.trans_dist::WritebackClean       113630                       # Transaction distribution
system.membus.trans_dist::CleanEvict        328201243                       # Transaction distribution
system.membus.trans_dist::ReadExReq         128533496                       # Transaction distribution
system.membus.trans_dist::ReadExResp        128533496                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         114142                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     382451383                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       341914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       341914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port   1532953613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total   1532953613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1533295527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     14577408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     14577408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port  44401119424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total  44401119424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             44415696832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         511099027                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000000                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.000044                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               511099026    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           511099027                       # Request fanout histogram
system.membus.reqLayer2.occupancy        1753781581000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          613663250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy       2781304043000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.writebacks  19617355712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst       12784000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data    80992156224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total       100622295936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     12784000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12784000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks  31336142912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.inst      5476416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data  48289120384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total     79630739712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.writebacks     306521183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.inst          199750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data      1265502441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1572223374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks    489627233                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.inst          85569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data      754517506                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total         1244230308                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.writebacks       149616976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             97501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         617708200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             767422676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        97501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            97501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      238993420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.inst            41767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data        368289807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            607324995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      388610396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           139268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        985998007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1374747671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples 482298843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    274877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples 1902932093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011151626000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds     68147371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds     68147371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2423334138                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState         1147420943                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  3317566054                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  914481210                       # Number of write requests accepted
system.mem_ctrls.readBursts                1570415335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts               1238289246                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ              134578893                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              24043316                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          74411941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          64763496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          81214644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          72955653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          69561974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          64297159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          75285462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          79075159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          85203746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          74805565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         72191988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         78014807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         74451861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         64324489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         73081115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         67620824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0          76143650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1          60764983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2          86920972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3          72801305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4          68423058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5          65110089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6          82072930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7          80842752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8          98581951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9          83925400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10         76768803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11         82770402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12         68305182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13         62285019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14         83713131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15         64816272                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 33845024564250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               5856299415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            55806147370500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23571.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4078.67                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38866.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         6                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                420892239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits               601200757                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6            1570415335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6           1238289246                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0               505568523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1               323954269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2               196410493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3               114106223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                28792675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2427700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15               31033512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16               33323725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17               44935393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18               53619545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19               61140708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20               66825808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21               73013156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22               75956423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23               76150987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24               75228727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25               78161807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26               79339237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27               77007270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28               73639242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29               73213247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30               69841598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31               69015965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32               69091574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33               19388261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                9450398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                3671551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                1126819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  38553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  18726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples   1363412773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.978097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.614362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   105.539921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    910524342     66.78%     66.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255    334099823     24.50%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     71947151      5.28%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     24448834      1.79%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639     11114207      0.82%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4252585      0.31%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2127728      0.16%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1318266      0.10%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3579837      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total   1363412773                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples     68147371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.187162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.003816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.944508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7         1283974      1.88%      1.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15       29021974     42.59%     44.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23      27606795     40.51%     84.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31       8112808     11.90%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39       1442348      2.12%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47        440668      0.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55        143250      0.21%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63         47991      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71         17251      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79          7707      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87          5287      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95          3266      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103         1567      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          406      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119          133      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           18      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135          216      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143         1058      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151        10653      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total      68147371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples     68147371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.817942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.709410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.031517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16         29442850     43.20%     43.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17          3602349      5.29%     48.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18         13067012     19.17%     67.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19          8751803     12.84%     80.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20          6078175      8.92%     89.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21          3225910      4.73%     94.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22          1874293      2.75%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23          1094792      1.61%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           649660      0.95%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25           280338      0.41%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26            68955      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27             5292      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             2907      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29             1685      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              771      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              380      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              134      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               52      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total      68147371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            74960632512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ              8613049152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten             77711737536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys            212324227456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys          58526797440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       571.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       592.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1619.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    446.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  131117178419000                       # Total gap between requests
system.mem_ctrls.avgGap                      30981.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     12264960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data  74948367552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks  30867124416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.inst      5326912                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data  46839286208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 93541.976318333982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 571613639.396049857140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 235416325.951045960188                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.inst 40627.109762595974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 357232261.763299942017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.writebacks    304713144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.inst       199750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data   1265502441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks    487932824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.inst        83932                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data    750272490                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9421815500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 55796725555000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1352300660618250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.inst 110625464000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 1778566132248000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.writebacks         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     47168.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44090.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2771489.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.inst   1318036.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   2370560.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         4930391989740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         2620565463780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        4210417980300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       3242487355200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10350278836560.001953                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     51436205202720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     7034297400960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       83824644229260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        639.310922                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 17835919542000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 4378290540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 108902968352000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         4804375302300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         2553586009755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4152377584320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       3095876237580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10350278836560.001953                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     52028338361430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     6535658951520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       83520491283465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.991219                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 16539176868000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 4378290540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 110199711026000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst  73405438864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total      73405438864                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst  73405438864                       # number of overall hits
system.cpu.icache.overall_hits::total     73405438864                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       114142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         114142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       114142                       # number of overall misses
system.cpu.icache.overall_misses::total        114142                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   9067059000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9067059000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   9067059000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9067059000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst  73405553006                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total  73405553006                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst  73405553006                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total  73405553006                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79436.657847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79436.657847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79436.657847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79436.657847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       113630                       # number of writebacks
system.cpu.icache.writebacks::total            113630                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       114142                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       114142                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       114142                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       114142                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8952917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8952917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8952917000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8952917000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78436.657847                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78436.657847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78436.657847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78436.657847                       # average overall mshr miss latency
system.cpu.icache.replacements                 113630                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst  73405438864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total     73405438864                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       114142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        114142                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   9067059000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9067059000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst  73405553006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total  73405553006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79436.657847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79436.657847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       114142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       114142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8952917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8952917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78436.657847                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78436.657847                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.996850                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs         73405553006                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            114142                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          643107.296228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            228000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.996850                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      146811220154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     146811220154                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data  15123154660                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total      15123154660                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data  15123154673                       # number of overall hits
system.cpu.dcache.overall_hits::total     15123154673                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    510984876                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      510984876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    510984879                       # number of overall misses
system.cpu.dcache.overall_misses::total     510984879                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 42572391605000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 42572391605000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 42572391605000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 42572391605000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data  15634139536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total  15634139536                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data  15634139552                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total  15634139552                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032684                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032684                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032684                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032684                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83314.386794                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83314.386794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83314.386305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83314.386305                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks    182782612                       # number of writebacks
system.cpu.dcache.writebacks::total         182782612                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data    510984876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    510984876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data    510984879                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    510984879                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 42061406729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 42061406729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 42061406956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 42061406956000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032684                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032684                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032684                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032684                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82314.386794                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82314.386794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82314.386755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82314.386755                       # average overall mshr miss latency
system.cpu.dcache.replacements              510983855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data  11586388953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total     11586388953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data    382451380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     382451380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 32501547491000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 32501547491000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data  11968840333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total  11968840333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84982.168167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84982.168167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data    382451380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    382451380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 32119096111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 32119096111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83982.168167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83982.168167                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data   3536765707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     3536765707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data    128533496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    128533496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 10070844114000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 10070844114000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data   3665299203                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   3665299203                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78351.903803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78351.903803                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data    128533496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total    128533496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 9942310618000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 9942310618000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77351.903803                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77351.903803                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.187500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.187500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       227000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       227000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 131117178434000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.997685                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs         15634139552                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         510984879                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.596090                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            376000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.997685                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          818                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31779263983                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31779263983                       # Number of data accesses

---------- End Simulation Statistics   ----------
