0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x03
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0033: mov_imm:
	regs[5] = 0x1d8cf5ac, opcode= 0x02
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x03
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x005a: mov_imm:
	regs[5] = 0x8a5be03, opcode= 0x02
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0063: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x006c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0078: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x007b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x007e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0084: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x03
0x008d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0091: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0096: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0099: mov_imm:
	regs[5] = 0xf8612c64, opcode= 0x02
0x009f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00a2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00be: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x00c6: mov_imm:
	regs[5] = 0x6b58cc69, opcode= 0x02
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00d6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00db: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x00ed: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x00fc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x010b: mov_imm:
	regs[5] = 0xe33e28e8, opcode= 0x02
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0129: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0132: mov_imm:
	regs[5] = 0xd6b0f36d, opcode= 0x02
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x013b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x013e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x03
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0156: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x015f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x03
0x016b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x016e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x017a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0183: mov_imm:
	regs[5] = 0xf2bb5a23, opcode= 0x02
0x0189: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x018c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0195: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0198: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x019b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x01a7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01b3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x01b6: mov_imm:
	regs[5] = 0xcff91f94, opcode= 0x02
0x01bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01bf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x01c2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01c8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01ce: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x01d2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01d7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x01da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x01e0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x01e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01ec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x01f0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x01f5: mov_imm:
	regs[5] = 0x5497cac2, opcode= 0x02
0x01fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0204: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0207: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x020b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0210: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x021c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x021f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x022c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0231: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0234: mov_imm:
	regs[5] = 0x1ec8f5e9, opcode= 0x02
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0240: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0249: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0252: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0258: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x025e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0261: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0264: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0267: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0270: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0273: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0276: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0279: mov_imm:
	regs[5] = 0xb256aadb, opcode= 0x02
0x027f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0288: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x028b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x028e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0297: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x029a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x029d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02a6: mov_imm:
	regs[5] = 0xf3139f9c, opcode= 0x02
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x02b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02c4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x02c7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x02ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x02d0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x02d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02d7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02dc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x02df: mov_imm:
	regs[5] = 0xe34f688a, opcode= 0x02
0x02e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02e8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x02eb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x02ee: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x02f2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x02f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0300: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0303: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x030a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x030f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0313: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0318: mov_imm:
	regs[5] = 0xfe8d8335, opcode= 0x02
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x03
0x032d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0330: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0336: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x033c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0340: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0345: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x034b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x034e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x03
0x035a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x035d: mov_imm:
	regs[5] = 0x510fdd1b, opcode= 0x02
0x0363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0366: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0369: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0372: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0376: jmp_imm:
	pc += 0x1, opcode= 0x03
0x037b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x037e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0381: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0387: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x038a: mov_imm:
	regs[5] = 0x87510192, opcode= 0x02
0x0390: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0393: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0396: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x039c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03a2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03ab: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x03ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x03b4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03c6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03cf: mov_imm:
	regs[5] = 0x4aca89ff, opcode= 0x02
0x03d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03d8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x03db: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x03de: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x03e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x03e7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03ee: jmp_imm:
	pc += 0x1, opcode= 0x03
0x03f3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x03f6: mov_imm:
	regs[5] = 0x5d11456d, opcode= 0x02
0x03fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03ff: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0402: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0408: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x040e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0417: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x041a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x041d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0426: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x042a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x042f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0438: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x043c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0441: mov_imm:
	regs[5] = 0xfbe8f61e, opcode= 0x02
0x0447: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x044a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x044e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0453: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0456: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x045c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x045f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0463: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0468: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0471: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0474: mov_imm:
	regs[5] = 0x1d23c394, opcode= 0x02
0x047a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x047d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0480: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0486: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x048c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x048f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0495: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0498: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x049b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x049f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04a4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x04a7: mov_imm:
	regs[5] = 0xfa5e008d, opcode= 0x02
0x04ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04b0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x04b3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x04b6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x04ba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x04c5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04d1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x04d4: mov_imm:
	regs[5] = 0x43a79947, opcode= 0x02
0x04da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04dd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x04e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x04f5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x04f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x04fe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0501: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0504: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0507: mov_imm:
	regs[5] = 0xe28b09e2, opcode= 0x02
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0513: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0516: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x051a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x051f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0522: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0525: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x03
0x052e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0531: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x03
0x053a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x053d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0540: mov_imm:
	regs[5] = 0x5498fd31, opcode= 0x02
0x0546: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0549: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x054c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0558: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x055e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0567: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x056a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x056d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0570: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0573: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0576: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x057f: mov_imm:
	regs[5] = 0xb3178aa9, opcode= 0x02
0x0585: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0588: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0591: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0594: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0597: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x059a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x059e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05a3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05aa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05af: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x05b2: mov_imm:
	regs[5] = 0x46f158ff, opcode= 0x02
0x05b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05bc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05c1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x05c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05ca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05dc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05e5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x05e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x05ee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05f2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x05f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05fa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x05fd: mov_imm:
	regs[5] = 0x2b35daea, opcode= 0x02
0x0604: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0609: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0612: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0616: jmp_imm:
	pc += 0x1, opcode= 0x03
0x061b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x061e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0624: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0628: jmp_imm:
	pc += 0x1, opcode= 0x03
0x062d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0633: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0636: mov_imm:
	regs[5] = 0x742edf9e, opcode= 0x02
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0645: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0648: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0654: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x065a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x065d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x066c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x066f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0678: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x067b: mov_imm:
	regs[5] = 0xb5b1c4d2, opcode= 0x02
0x0681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0684: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0688: jmp_imm:
	pc += 0x1, opcode= 0x03
0x068d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x069c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x069f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06a5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x06a8: mov_imm:
	regs[5] = 0xa4ad83f0, opcode= 0x02
0x06ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06b1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x06b4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06ba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06c6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x06c9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x06cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x06d8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06de: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x06e1: mov_imm:
	regs[5] = 0x233bcbac, opcode= 0x02
0x06e8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06f0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x06f3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x06f6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x06fa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x06ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0702: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0705: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x03
0x070e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0711: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0714: mov_imm:
	regs[5] = 0x7c9e7bd1, opcode= 0x02
0x071a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x071d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0720: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0726: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x072c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x072f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0732: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0735: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0738: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x073b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0744: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0747: mov_imm:
	regs[5] = 0x6c0aa0c2, opcode= 0x02
0x074e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0753: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0756: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0759: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0762: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0765: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x03
0x076e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0771: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0774: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0777: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x077a: mov_imm:
	regs[5] = 0x54b9ec06, opcode= 0x02
0x0780: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0783: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0786: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x078c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0792: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0795: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x03
0x079e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07aa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07b6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x07b9: mov_imm:
	regs[5] = 0xa0b40060, opcode= 0x02
0x07bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x07c5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x07c8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x07cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x07d1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07dd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x07e0: mov_imm:
	regs[5] = 0x37b6cf67, opcode= 0x02
0x07e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07ef: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x07f8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07ff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0804: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0810: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0813: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0817: jmp_imm:
	pc += 0x1, opcode= 0x03
0x081c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x081f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0828: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x082b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0834: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0837: mov_imm:
	regs[5] = 0x87a5287a, opcode= 0x02
0x083d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0841: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0846: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x084a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x084f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0852: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0856: jmp_imm:
	pc += 0x1, opcode= 0x03
0x085b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x085e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0862: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0867: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x086a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x086d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0870: mov_imm:
	regs[5] = 0x4a7e065e, opcode= 0x02
0x0876: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x087a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x087f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0882: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0888: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x088e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0891: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0894: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0897: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08a0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08ac: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x08af: mov_imm:
	regs[5] = 0x3db5f20e, opcode= 0x02
0x08b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08be: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x08c1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08ca: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x08ce: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x08d9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08df: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x08e2: mov_imm:
	regs[5] = 0xec313ae2, opcode= 0x02
0x08e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08ec: jmp_imm:
	pc += 0x1, opcode= 0x03
0x08f1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x08f4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08fa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0900: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0909: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x090c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x090f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0912: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0915: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x03
0x091e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0921: mov_imm:
	regs[5] = 0x26f74e09, opcode= 0x02
0x0927: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x092a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x092d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0930: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0933: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x03
0x093c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x093f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0942: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0945: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x03
0x094e: mov_imm:
	regs[5] = 0x7c6ce057, opcode= 0x02
0x0954: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0957: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x095a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0960: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x096f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0978: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x097b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x097e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0987: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x098b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0990: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0993: mov_imm:
	regs[5] = 0x4fa37df4, opcode= 0x02
0x0999: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x099c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x09a0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09a5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x09a8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x09ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x09b7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09bd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x09c0: mov_imm:
	regs[5] = 0x5a84356c, opcode= 0x02
0x09c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x09cc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09d2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09d8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x09db: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x09de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x09e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x09ea: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09f0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x09f3: mov_imm:
	regs[5] = 0x8b2bb9a8, opcode= 0x02
0x09f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a05: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a09: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a0e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a1d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a23: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a2c: mov_imm:
	regs[5] = 0xf7769dec, opcode= 0x02
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a41: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a44: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a4a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a50: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0a53: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0a56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a5a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a62: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a68: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a6b: mov_imm:
	regs[5] = 0xf318ed9e, opcode= 0x02
0x0a71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a75: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a7a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a7d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a86: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0a90: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0a95: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a9b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a9e: mov_imm:
	regs[5] = 0xc3575831, opcode= 0x02
0x0aa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0aa7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0aaa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ab6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0abc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0ac0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ac5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ace: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ad7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ada: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0add: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ae0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0ae3: mov_imm:
	regs[5] = 0x4bdb360d, opcode= 0x02
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0aef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0af8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0afb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0aff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b04: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0b07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b0d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b1a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b1f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b22: mov_imm:
	regs[5] = 0x54dc2581, opcode= 0x02
0x0b28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b2b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b2e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b34: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b3a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b3d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0b40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b46: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b52: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b55: mov_imm:
	regs[5] = 0x9469c61f, opcode= 0x02
0x0b5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b5e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b61: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0b64: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0b67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b73: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b79: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0b82: mov_imm:
	regs[5] = 0xfe8345e7, opcode= 0x02
0x0b88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b8b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b8e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b94: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b9a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b9e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ba3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0ba6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ba9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0bac: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0baf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bb2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0bb5: mov_imm:
	regs[5] = 0x67b6eb78, opcode= 0x02
0x0bbc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0bc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bc4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0bc7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0bca: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0bcd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0bd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0bd3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0bd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bd9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0bdc: mov_imm:
	regs[5] = 0xde345afc, opcode= 0x02
0x0be2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0bee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bf4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bfa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0bfd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c06: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c0c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c15: mov_imm:
	regs[5] = 0x6c18ef0e, opcode= 0x02
0x0c1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c1e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c21: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c24: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0c27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c2d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c39: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c3c: mov_imm:
	regs[5] = 0xc25b6a7c, opcode= 0x02
0x0c42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c46: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c4b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c4e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c54: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c5a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0c5d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c66: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c6a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c72: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c75: mov_imm:
	regs[5] = 0xb2dbd565, opcode= 0x02
0x0c7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c7e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c81: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c84: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0c87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0c8d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0c99: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c9c: mov_imm:
	regs[5] = 0x82d985de, opcode= 0x02
0x0ca2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ca5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ca8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0cae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0cb4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0cb7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0cba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0cbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0cc0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0cc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0cc6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0cc9: mov_imm:
	regs[5] = 0xf34509a, opcode= 0x02
0x0ccf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cd8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0cdb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0cde: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ce1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ce4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ce7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0cea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ced: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0cf6: mov_imm:
	regs[5] = 0x8bedbf25, opcode= 0x02
0x0cfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d00: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d05: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d08: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d0e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d14: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0d18: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d1d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0d20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d26: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d2c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d2f: mov_imm:
	regs[5] = 0x1548c030, opcode= 0x02
0x0d36: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d3e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d41: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0d44: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0d47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d4e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d53: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d59: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d62: mov_imm:
	regs[5] = 0x840f96e7, opcode= 0x02
0x0d68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d6b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d6e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d7a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d80: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0d83: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0d95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0d98: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0da1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0daa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0dad: mov_imm:
	regs[5] = 0xaaa46034, opcode= 0x02
0x0db3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0dbc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0dbf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0dc2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0dc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0dc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0dcb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0dce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0dd7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0dda: mov_imm:
	regs[5] = 0x4b291d41, opcode= 0x02
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0de6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0de9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0df2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0dfe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e04: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0e08: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e0d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e1c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e28: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e2c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e31: mov_imm:
	regs[5] = 0x8094bd9a, opcode= 0x02
0x0e37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e3a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e3d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0e40: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0e44: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e4f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e55: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e58: mov_imm:
	regs[5] = 0x7fa85aed, opcode= 0x02
0x0e5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e61: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e64: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e6a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e70: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0e73: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0e76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e88: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e94: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0e9d: mov_imm:
	regs[5] = 0xbb6cb7f1, opcode= 0x02
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ea9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0eac: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0eb5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ebe: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ec1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ec4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0ec8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ecd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ed0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ed3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ed6: mov_imm:
	regs[5] = 0x6edffcc9, opcode= 0x02
0x0edc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ee5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ee8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0eee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ef4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0ef7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0efa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0efd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f00: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f06: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f09: mov_imm:
	regs[5] = 0x82c040a0, opcode= 0x02
0x0f0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f18: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f1b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f24: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0f27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f2d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f33: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f36: mov_imm:
	regs[5] = 0x6b2e3e2f, opcode= 0x02
0x0f3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f3f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f42: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f48: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f4e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0f51: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0f54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f58: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f60: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f6c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f6f: mov_imm:
	regs[5] = 0xc4b3f2c1, opcode= 0x02
0x0f75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f7e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f81: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0f84: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0f87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0f8e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f93: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0f9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f9f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0fa2: mov_imm:
	regs[5] = 0x31771f5, opcode= 0x02
0x0fa8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fb1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0fb4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fc1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fc6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0fc9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0fcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x0fd2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0fd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fd8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0fdc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0fe1: mov_imm:
	regs[5] = 0x225b77ae, opcode= 0x02
0x0fe7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fea: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0fed: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0ff0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ff3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x0ffc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1005: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1008: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x100b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x100e: mov_imm:
	regs[5] = 0x33585bf6, opcode= 0x02
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x03
0x101a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x101d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1026: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x102d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1032: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1038: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x103b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x103e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1041: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1044: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1047: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x104a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x104d: mov_imm:
	regs[5] = 0x2daca84a, opcode= 0x02
0x1053: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1056: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x105f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1068: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x106b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x106e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1071: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1074: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1077: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1080: mov_imm:
	regs[5] = 0x83c9c490, opcode= 0x02
0x1086: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x108a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x108f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1098: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x109e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10a4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x10a7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x10ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x10b6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10c2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x10c5: mov_imm:
	regs[5] = 0xde9f7ba5, opcode= 0x02
0x10cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10ce: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x10d1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x10d4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x10dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x10e3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10e9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x10ec: mov_imm:
	regs[5] = 0xc79f5d92, opcode= 0x02
0x10f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10f5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x10f8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1104: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x110a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x110d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1110: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1113: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x03
0x111c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x111f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1122: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1126: jmp_imm:
	pc += 0x1, opcode= 0x03
0x112b: mov_imm:
	regs[5] = 0x15f48a1c, opcode= 0x02
0x1131: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1134: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1137: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x113a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x113d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1146: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1149: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1152: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1155: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1158: mov_imm:
	regs[5] = 0x3dcc418e, opcode= 0x02
0x115e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1161: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1164: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x116a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1176: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1179: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x117d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1182: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x03
0x118b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x118e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1191: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1195: jmp_imm:
	pc += 0x1, opcode= 0x03
0x119a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x119d: mov_imm:
	regs[5] = 0x9a476d63, opcode= 0x02
0x11a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11ac: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11b5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11be: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x11c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x11c8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11cd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x11d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11d9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11e2: mov_imm:
	regs[5] = 0x9cb09d05, opcode= 0x02
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x11f7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x11fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1200: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x03
0x120c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x120f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1212: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1215: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1218: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x121b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1224: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1227: mov_imm:
	regs[5] = 0xbd2b0ff5, opcode= 0x02
0x122d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1236: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1239: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x123c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x123f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1243: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1248: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x124b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1254: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1257: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x125a: mov_imm:
	regs[5] = 0x7b4008b8, opcode= 0x02
0x1260: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1263: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1266: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x126c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1272: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1275: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1278: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x127b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x127e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1281: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1284: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1287: mov_imm:
	regs[5] = 0xe1c8c096, opcode= 0x02
0x128d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1290: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1293: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1296: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1299: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x129c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12a5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12b1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x12b4: mov_imm:
	regs[5] = 0xaac7f9aa, opcode= 0x02
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12c3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x12cc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12d2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12d8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x12db: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x12de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x12e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x12e4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12ea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x12ed: mov_imm:
	regs[5] = 0xeef59642, opcode= 0x02
0x12f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12f6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x12f9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x12fc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x12ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1302: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1305: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1308: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x130b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x130e: mov_imm:
	regs[5] = 0x29b2d261, opcode= 0x02
0x1314: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1317: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x131a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1326: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x132c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x132f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1338: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x133b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x133f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1344: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1347: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x134a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x134d: mov_imm:
	regs[5] = 0x525b39d, opcode= 0x02
0x1353: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1356: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1359: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x135c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x135f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1362: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1365: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1368: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x136b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x136e: mov_imm:
	regs[5] = 0x8c370998, opcode= 0x02
0x1374: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1377: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x137a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1380: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1386: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1389: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x138c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x138f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1398: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13a4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x13a7: mov_imm:
	regs[5] = 0x44541b65, opcode= 0x02
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13bc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x13bf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13c8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x13d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x13d7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x13da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13de: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13e3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x13e6: mov_imm:
	regs[5] = 0x6eb142fd, opcode= 0x02
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13f5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x13fe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x03
0x140a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1410: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1413: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1416: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x141f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1422: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1425: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1428: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x142b: mov_imm:
	regs[5] = 0xf22288a9, opcode= 0x02
0x1431: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1434: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x03
0x143d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1446: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1449: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x144c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1455: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1458: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x145b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1464: mov_imm:
	regs[5] = 0xb7bbe1f9, opcode= 0x02
0x146a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x146d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1476: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x147c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1482: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1485: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1488: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x148b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x148e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1491: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1494: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1497: mov_imm:
	regs[5] = 0xe7bf5270, opcode= 0x02
0x149d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x14a9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14b2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x14c1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14cd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14d6: mov_imm:
	regs[5] = 0xa4fe89f7, opcode= 0x02
0x14dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14df: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x14e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x14f4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x14f7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1500: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1504: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1509: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x150c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1515: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1518: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x151b: mov_imm:
	regs[5] = 0xf65c790c, opcode= 0x02
0x1521: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1524: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1528: jmp_imm:
	pc += 0x1, opcode= 0x03
0x152d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1530: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1533: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x03
0x153c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1545: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1548: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x154b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x154e: mov_imm:
	regs[5] = 0x686d6e9a, opcode= 0x02
0x1554: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1557: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x155a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1566: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x156c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x156f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1578: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1584: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1587: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x158a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x158d: mov_imm:
	regs[5] = 0xabc4f536, opcode= 0x02
0x1593: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1596: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1599: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x159c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x159f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x15a5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15b1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x15b4: mov_imm:
	regs[5] = 0x437e1a95, opcode= 0x02
0x15bb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15c3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x15c6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15cc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15d8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x15db: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x15de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x15e4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x15e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15ea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x15ed: mov_imm:
	regs[5] = 0x27d5499b, opcode= 0x02
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x15f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1602: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1605: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1608: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x160b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x160e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1617: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x161a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x161d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1620: mov_imm:
	regs[5] = 0xa1919e85, opcode= 0x02
0x1627: jmp_imm:
	pc += 0x1, opcode= 0x03
0x162c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x162f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1632: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1638: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x163e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1641: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1644: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x03
0x164d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1650: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1653: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1656: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1659: mov_imm:
	regs[5] = 0x1503ceeb, opcode= 0x02
0x165f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1662: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1665: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1668: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x166c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1671: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1674: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1677: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1680: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1683: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1686: mov_imm:
	regs[5] = 0x839eb47e, opcode= 0x02
0x168c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x168f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1693: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1698: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x169e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16a4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x16a7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x16aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16b6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16bc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16c5: mov_imm:
	regs[5] = 0x98872865, opcode= 0x02
0x16cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16ce: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x16d1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x16d4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x16d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x16e9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16ef: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x16f8: mov_imm:
	regs[5] = 0xdb39df0e, opcode= 0x02
0x16fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1702: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1707: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x170a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1710: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1716: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1719: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x171c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x171f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1725: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1728: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x172b: mov_imm:
	regs[5] = 0xb5884b77, opcode= 0x02
0x1732: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1737: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x173a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x173d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1746: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x174f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1752: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1755: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1758: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x175b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x175e: mov_imm:
	regs[5] = 0x94557ef5, opcode= 0x02
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x03
0x176a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x176d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1770: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x03
0x177c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1782: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1785: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1788: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x178b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x178e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1791: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1794: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1797: mov_imm:
	regs[5] = 0xbfabfbe4, opcode= 0x02
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x17a9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x17ad: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17b2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x17b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x17bc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17c1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17cd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x17d0: mov_imm:
	regs[5] = 0x38f9478b, opcode= 0x02
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17df: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x17e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17ee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17f4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x17fd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1800: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1803: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x03
0x180c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x180f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1812: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x03
0x181b: mov_imm:
	regs[5] = 0xa766c6b2, opcode= 0x02
0x1822: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1827: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x182a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1836: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1839: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1842: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1845: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1848: mov_imm:
	regs[5] = 0xc52a8d31, opcode= 0x02
0x184e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1857: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x185a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1860: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1866: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1869: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x186c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x186f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1872: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1878: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1881: mov_imm:
	regs[5] = 0x73b9e819, opcode= 0x02
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1890: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1893: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1896: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1899: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x18a5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18b7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x18ba: mov_imm:
	regs[5] = 0x3beb55f5, opcode= 0x02
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x18c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x18cc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18d2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18d8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x18db: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x18de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x18e4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18ea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x18ed: mov_imm:
	regs[5] = 0x1fefa50, opcode= 0x02
0x18f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18f6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x18f9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x18fc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x18ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1908: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x190b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x190e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1917: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x191a: mov_imm:
	regs[5] = 0x78c9d239, opcode= 0x02
0x1920: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1923: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1926: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x192d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1932: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1939: jmp_imm:
	pc += 0x1, opcode= 0x03
0x193e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1941: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1944: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x03
0x194d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1950: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1959: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x195c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1965: mov_imm:
	regs[5] = 0xa0c1f7f4, opcode= 0x02
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1971: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1974: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1977: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1980: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1983: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1986: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1989: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1992: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x03
0x199b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x199e: mov_imm:
	regs[5] = 0x97b4b5d0, opcode= 0x02
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19ad: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x19b0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19b6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19bc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x19c0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19c5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x19c9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x19d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x19d4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x19de: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19e3: mov_imm:
	regs[5] = 0xbbd58821, opcode= 0x02
0x19e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19ec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x19ef: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x19f2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x19f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x19fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a01: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a07: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a0a: mov_imm:
	regs[5] = 0xbb807e58, opcode= 0x02
0x1a10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a19: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a28: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a2e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a31: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a40: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a4c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a4f: mov_imm:
	regs[5] = 0x4c109040, opcode= 0x02
0x1a56: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a5e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a61: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1a64: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1a67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a6b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1a73: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a7f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1a88: mov_imm:
	regs[5] = 0x34156400, opcode= 0x02
0x1a8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a91: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a94: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a9a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1aa1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1aa6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1aa9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1aac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1aaf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1ab2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ab5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1abe: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1ac1: mov_imm:
	regs[5] = 0xcda0b6b5, opcode= 0x02
0x1ac7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1aca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1acd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ad0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1ad3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1adc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1adf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ae2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1aeb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1aee: mov_imm:
	regs[5] = 0x7fa39894, opcode= 0x02
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1afa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1afe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b03: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b06: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b0c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b12: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1b15: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b24: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b30: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b33: mov_imm:
	regs[5] = 0x9696aa59, opcode= 0x02
0x1b39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b3c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b3f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1b42: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1b45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b4b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b51: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b54: mov_imm:
	regs[5] = 0x5bcac7ce, opcode= 0x02
0x1b5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b5d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b60: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b66: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b6c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1b6f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b76: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1b7e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b82: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b8a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b8e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1b93: mov_imm:
	regs[5] = 0xdca6defe, opcode= 0x02
0x1b99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b9c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b9f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ba8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bc3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bc9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1bcc: mov_imm:
	regs[5] = 0x470ab55, opcode= 0x02
0x1bd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bd5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1bd8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bde: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1be4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1be7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1beb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1bf0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1bf3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1bf6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bf9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bfc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1bff: mov_imm:
	regs[5] = 0xd4c7517, opcode= 0x02
0x1c05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c08: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c0b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1c0e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c18: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c1d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c29: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c2c: mov_imm:
	regs[5] = 0x97cd206e, opcode= 0x02
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c41: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c44: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c4a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c56: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1c59: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1c5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c62: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c68: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c6b: mov_imm:
	regs[5] = 0x56c29171, opcode= 0x02
0x1c71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c74: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c77: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1c7a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1c89: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c8f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1c98: mov_imm:
	regs[5] = 0x4189ce8e, opcode= 0x02
0x1c9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ca7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1caa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1cb0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cb6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1cb9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1cbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1cbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1cc2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1cc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cc8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1ccb: mov_imm:
	regs[5] = 0x2bd67dfa, opcode= 0x02
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1cd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ce0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ce4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ce9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1cec: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1cf0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1cf5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1cfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d02: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d07: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d0d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d16: mov_imm:
	regs[5] = 0xbc2ec10f, opcode= 0x02
0x1d1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d1f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1d22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d2e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d35: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d3a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1d3d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1d40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d4c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d58: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d5b: mov_imm:
	regs[5] = 0xc37015a3, opcode= 0x02
0x1d61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d64: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d6d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1d70: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1d73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1d7f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d85: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d8e: mov_imm:
	regs[5] = 0x4c00dc43, opcode= 0x02
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d9d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1da0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1da7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1dac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1db2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1db5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1db8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1dbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1dbe: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1dc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dc4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1dcd: mov_imm:
	regs[5] = 0x3097214c, opcode= 0x02
0x1dd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1dd6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1dd9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ddc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1ddf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1de2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1de5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1dee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1df7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1dfb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e00: mov_imm:
	regs[5] = 0xdf8985a0, opcode= 0x02
0x1e06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e09: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e12: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e18: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e1e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1e21: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1e24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e2a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e2e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e36: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e39: mov_imm:
	regs[5] = 0x43ec96dd, opcode= 0x02
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e48: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e4b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1e4e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1e51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e57: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e5d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e60: mov_imm:
	regs[5] = 0x4b133288, opcode= 0x02
0x1e66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e69: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e6c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e72: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e79: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e7e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1e81: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1e84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1e8a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e96: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e9a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1e9f: mov_imm:
	regs[5] = 0x76e179f9, opcode= 0x02
0x1ea5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1eae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1eb1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1eb4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1eb8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ebd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ec0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1ec4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ec9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ecc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ed0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ed5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ed8: mov_imm:
	regs[5] = 0x8c6a9780, opcode= 0x02
0x1ede: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ee1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ee4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1eea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ef0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1ef3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1ef6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1eff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f03: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f08: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f0e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f11: mov_imm:
	regs[5] = 0xad6d2115, opcode= 0x02
0x1f17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f1a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f1d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1f20: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f35: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f3b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f3e: mov_imm:
	regs[5] = 0xe4e36924, opcode= 0x02
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f4d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f50: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f56: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f62: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f65: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1f6e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f7a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f7d: mov_imm:
	regs[5] = 0xe7b1129e, opcode= 0x02
0x1f83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f86: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f89: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1f8d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f92: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1f95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1f9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1fa1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fa4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fa7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1faa: mov_imm:
	regs[5] = 0x3eccc893, opcode= 0x02
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fb9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1fbc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fc8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1fcf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fd4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1fd8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fdd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1fe0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1fe3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1fec: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ff2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1ff6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x1ffb: mov_imm:
	regs[5] = 0x149b9e2f, opcode= 0x02
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2007: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x200a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x200d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2010: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2014: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2019: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x201c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2020: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2025: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2028: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x202b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x202e: mov_imm:
	regs[5] = 0xa46896af, opcode= 0x02
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x03
0x203a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x203d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2046: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2052: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2058: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x205b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x205e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2067: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x206a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x206d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2070: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2073: mov_imm:
	regs[5] = 0xebcf26a5, opcode= 0x02
0x2079: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x207c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2085: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x03
0x208e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2097: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x20a3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20af: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x20b2: mov_imm:
	regs[5] = 0x44d93228, opcode= 0x02
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20c1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x20c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20ca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20d6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x20da: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20df: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x20e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x20e8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x20eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20ee: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x20f2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x20f7: mov_imm:
	regs[5] = 0xcdc73e75, opcode= 0x02
0x20fe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2103: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x03
0x210c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x210f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2112: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2115: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2118: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x211b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x211e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2121: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2124: mov_imm:
	regs[5] = 0x356d203f, opcode= 0x02
0x212a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x212d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2136: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2142: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x03
0x214e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2151: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2154: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2157: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x215a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x215d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2160: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2163: mov_imm:
	regs[5] = 0x6f29b6b2, opcode= 0x02
0x2169: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x216c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x216f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2178: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x217b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x217e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2181: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2184: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2188: jmp_imm:
	pc += 0x1, opcode= 0x03
0x218d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2190: mov_imm:
	regs[5] = 0xd686ddf5, opcode= 0x02
0x2196: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2199: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21a2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21a8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21ae: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x21b1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x21b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x21ba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21c0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x21c3: mov_imm:
	regs[5] = 0x9e2b8272, opcode= 0x02
0x21c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21cc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x21cf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x21d2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x21d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x21dc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x21e1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21e7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x21ea: mov_imm:
	regs[5] = 0x616358d4, opcode= 0x02
0x21f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21f3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x21f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2202: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2208: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x220b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x220e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2211: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2214: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2218: jmp_imm:
	pc += 0x1, opcode= 0x03
0x221d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2220: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2223: mov_imm:
	regs[5] = 0x70a9754f, opcode= 0x02
0x2229: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x222c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x222f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2233: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2238: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2241: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2244: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x03
0x224d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2250: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2253: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x03
0x225c: mov_imm:
	regs[5] = 0x5d4c56bb, opcode= 0x02
0x2262: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2265: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2268: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x226e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2274: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2277: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x227a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x227d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2280: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2283: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2286: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2289: mov_imm:
	regs[5] = 0xcdbac97a, opcode= 0x02
0x2290: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2295: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2298: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22a1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x22a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22aa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x22ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x22ba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22bf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22c5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x22c8: mov_imm:
	regs[5] = 0x85e95aa8, opcode= 0x02
0x22ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22d1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x22d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22e6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x22e9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x22ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x22f2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22f6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x22fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2304: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2307: mov_imm:
	regs[5] = 0x4d287b2b, opcode= 0x02
0x230d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2310: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2313: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2316: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2319: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2322: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2325: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2329: jmp_imm:
	pc += 0x1, opcode= 0x03
0x232e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2331: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2334: mov_imm:
	regs[5] = 0x235c43e0, opcode= 0x02
0x233a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x233d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2346: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x234c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2352: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x03
0x235b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x235f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2364: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2367: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x236a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x236e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2373: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2376: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2379: mov_imm:
	regs[5] = 0x897d01b4, opcode= 0x02
0x237f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2382: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2385: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2389: jmp_imm:
	pc += 0x1, opcode= 0x03
0x238e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2391: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2394: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2397: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x239b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23a3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23ac: mov_imm:
	regs[5] = 0xf45a1f3, opcode= 0x02
0x23b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x23b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23d0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x23d4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x23d9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x23dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x23e2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23e8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x23eb: mov_imm:
	regs[5] = 0x58e86c7, opcode= 0x02
0x23f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23f4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x23f7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x23fa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x23fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2400: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2403: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x03
0x240c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x240f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2412: mov_imm:
	regs[5] = 0x4c4ec86e, opcode= 0x02
0x2418: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x241b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x241e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2424: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x242a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x242d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2430: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2433: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x03
0x243c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2440: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2445: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2448: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x244b: mov_imm:
	regs[5] = 0xbe122f3e, opcode= 0x02
0x2452: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2457: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x245a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x245d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2460: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2463: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2466: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2469: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x246c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2470: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2475: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2478: mov_imm:
	regs[5] = 0x2c9c9e68, opcode= 0x02
0x247f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2484: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x03
0x248d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2490: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2496: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x249c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x249f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x24a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x24a8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x24ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24ae: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24b7: mov_imm:
	regs[5] = 0xb9aeae6, opcode= 0x02
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24c6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x24ca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24cf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x24d2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x24d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24d9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x24de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x24e1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x24e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24e7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x24ea: mov_imm:
	regs[5] = 0xdf9b2f39, opcode= 0x02
0x24f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24f3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x24f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24fc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2503: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2508: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x250b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2514: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2517: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x251a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x251d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2520: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2529: mov_imm:
	regs[5] = 0x78379b6d, opcode= 0x02
0x252f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2532: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x03
0x253b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x253e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2542: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2547: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x254a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x254d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2550: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2559: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2562: mov_imm:
	regs[5] = 0x80db7f37, opcode= 0x02
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x03
0x256e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2571: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2574: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x257a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2580: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2583: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x03
0x258c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x258f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2598: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x259b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x259e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x25a1: mov_imm:
	regs[5] = 0x62034bb0, opcode= 0x02
0x25a8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25b0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x25b4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25b9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x25bc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x25bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x25c5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25cb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x25ce: mov_imm:
	regs[5] = 0xf1bf9586, opcode= 0x02
0x25d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25d7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x25da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x25e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x25ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x25f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x25f8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25fe: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2601: mov_imm:
	regs[5] = 0xaa01b84, opcode= 0x02
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x03
0x260d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2610: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2613: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2616: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2619: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2622: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2625: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x03
0x262e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2631: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2634: mov_imm:
	regs[5] = 0x9c5a714e, opcode= 0x02
0x263a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2643: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x03
0x264c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2658: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x265e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2661: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2664: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2667: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x266a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x266e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2673: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x03
0x267c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x267f: mov_imm:
	regs[5] = 0xdfff5f1e, opcode= 0x02
0x2685: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2688: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x268b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2694: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x03
0x269d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x26a3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26af: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x26b2: mov_imm:
	regs[5] = 0x46721caa, opcode= 0x02
0x26b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26bb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26d0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x26d3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x26d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x26dc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26e2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x26e5: mov_imm:
	regs[5] = 0x6477d4c6, opcode= 0x02
0x26eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26f4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x26fd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2701: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2706: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x270f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2718: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2721: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2724: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2727: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x272b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2730: mov_imm:
	regs[5] = 0x3989ced3, opcode= 0x02
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x03
0x273c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2745: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2748: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x274e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2754: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x03
0x275d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2763: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2766: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x276a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x276f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2772: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2775: mov_imm:
	regs[5] = 0x9229826b, opcode= 0x02
0x277b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2784: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2787: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x278a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x278d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2790: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2793: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2797: jmp_imm:
	pc += 0x1, opcode= 0x03
0x279c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27a5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x27a8: mov_imm:
	regs[5] = 0xbd606307, opcode= 0x02
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27bd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27c6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27cc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27d8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27e1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x27e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x27e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27f0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x27fc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x27ff: mov_imm:
	regs[5] = 0x144a8041, opcode= 0x02
0x2806: jmp_imm:
	pc += 0x1, opcode= 0x03
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x280f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2814: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2818: jmp_imm:
	pc += 0x1, opcode= 0x03
0x281d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2820: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2823: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2826: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2829: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2832: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2836: jmp_imm:
	pc += 0x1, opcode= 0x03
0x283b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x283e: mov_imm:
	regs[5] = 0xa8cf7d8c, opcode= 0x02
0x2844: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2847: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x284a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2850: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2856: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2859: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x285c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x285f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2862: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2865: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2868: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x286b: mov_imm:
	regs[5] = 0xd21d3408, opcode= 0x02
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2877: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x287a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x287d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2880: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2883: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2887: jmp_imm:
	pc += 0x1, opcode= 0x03
0x288c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2895: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2898: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x289b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28a4: mov_imm:
	regs[5] = 0x62f8290e, opcode= 0x02
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28b3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x28b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28c2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x28c5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x28c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x28cf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28d4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x28e9: mov_imm:
	regs[5] = 0x389a7a37, opcode= 0x02
0x28ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28f2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x28f5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x28f8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x28fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2901: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2905: jmp_imm:
	pc += 0x1, opcode= 0x03
0x290a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x290d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2910: mov_imm:
	regs[5] = 0x56aad3d1, opcode= 0x02
0x2916: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x291a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x291f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2922: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2928: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x292e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2932: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2937: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x293a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x293d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2941: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2946: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2949: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x294d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2952: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2955: mov_imm:
	regs[5] = 0x61bb28de, opcode= 0x02
0x295c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2961: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2964: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2967: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x296a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x296d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2970: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2973: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2976: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2979: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2982: mov_imm:
	regs[5] = 0x6a956a37, opcode= 0x02
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x03
0x298e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2991: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x299a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29a6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29af: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x29b3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x29be: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29c4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x29c7: mov_imm:
	regs[5] = 0x611bd642, opcode= 0x02
0x29cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29d0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x29d3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x29d6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x29d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x29df: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29eb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x03
0x29f4: mov_imm:
	regs[5] = 0x79684306, opcode= 0x02
0x29fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29fe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a03: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a0c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a18: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a1e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2a22: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a27: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2a2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a30: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a36: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a39: mov_imm:
	regs[5] = 0xb62cf78d, opcode= 0x02
0x2a3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a42: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a45: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2a48: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2a4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a51: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a55: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a5d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a66: mov_imm:
	regs[5] = 0xf3c0e496, opcode= 0x02
0x2a6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a6f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a72: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a78: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2a84: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2a87: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2a8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2a90: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a96: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a99: mov_imm:
	regs[5] = 0xb0b07455, opcode= 0x02
0x2a9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2aa3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2aa8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2aab: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ab4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2ab7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2aba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ac3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ac6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ac9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2acc: mov_imm:
	regs[5] = 0x13bc03cd, opcode= 0x02
0x2ad2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ad5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ae4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2aea: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2aed: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2af0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2af3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2af6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2af9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2afc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b05: mov_imm:
	regs[5] = 0x38b18979, opcode= 0x02
0x2b0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b0e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b11: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2b15: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b1a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2b1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b23: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b29: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b32: mov_imm:
	regs[5] = 0x6e07f058, opcode= 0x02
0x2b38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b3b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b3f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b44: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b4a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b50: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2b54: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b59: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b68: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b71: mov_imm:
	regs[5] = 0x73d5ebaf, opcode= 0x02
0x2b77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b7a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b7d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2b80: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2b83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2b89: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2b95: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b98: mov_imm:
	regs[5] = 0xef921d5a, opcode= 0x02
0x2b9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ba7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2baa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bb0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bbc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2bbf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2bc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2bc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2bc8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2bcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bce: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2bd1: mov_imm:
	regs[5] = 0x32293035, opcode= 0x02
0x2bd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2be0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2be9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2bec: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2bef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2bf2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2bf5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2bfe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c01: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c0a: mov_imm:
	regs[5] = 0xb1e16694, opcode= 0x02
0x2c10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c13: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c1c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c22: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c28: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2c2b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2c2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c34: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c3a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c3d: mov_imm:
	regs[5] = 0x4cc74429, opcode= 0x02
0x2c44: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c4d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c52: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c55: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2c58: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2c5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2c67: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c6d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c70: mov_imm:
	regs[5] = 0x843ec35f, opcode= 0x02
0x2c76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c79: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c7c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c82: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c88: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c91: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2c94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2c9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ca6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2caf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cb2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2cb5: mov_imm:
	regs[5] = 0xcb3858dc, opcode= 0x02
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ccd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2cd1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cd6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2cd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2cdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ce5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2cee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cf1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2cf4: mov_imm:
	regs[5] = 0x5e61c7b0, opcode= 0x02
0x2cfa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cfd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d00: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d06: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d0c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d0f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2d12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d18: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d21: mov_imm:
	regs[5] = 0xa2d76830, opcode= 0x02
0x2d27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d2a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d2d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d30: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d39: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d3f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2d42: mov_imm:
	regs[5] = 0x2f6a649b, opcode= 0x02
0x2d48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d4b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d4e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d54: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d5a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d5d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2d60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d66: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d6c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d6f: mov_imm:
	regs[5] = 0xf5a0c1c9, opcode= 0x02
0x2d75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d78: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d7b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d7e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2d8d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d94: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2d99: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2d9d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2da2: mov_imm:
	regs[5] = 0x72a1751c, opcode= 0x02
0x2da8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2dae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2db4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2dba: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2dbe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2dc3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2dc7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2dcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2dcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2dd2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2dd6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ddb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2dde: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2de1: mov_imm:
	regs[5] = 0x8694cb19, opcode= 0x02
0x2de7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dea: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2dee: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2df3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2df6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2df9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2dfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2dff: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e06: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e0b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e0e: mov_imm:
	regs[5] = 0x650099b, opcode= 0x02
0x2e14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e17: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e1a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e26: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e32: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2e35: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2e38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e3e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e44: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e47: mov_imm:
	regs[5] = 0xcb828dfc, opcode= 0x02
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e56: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e59: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e62: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2e65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2e6b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e7d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e86: mov_imm:
	regs[5] = 0x7364d687, opcode= 0x02
0x2e8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2e95: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e98: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e9e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ea4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2ea7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2eaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ead: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2eb0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2eb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2eb6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2eb9: mov_imm:
	regs[5] = 0x52d8af5e, opcode= 0x02
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ec5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ec8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ecb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2ece: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2ed2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ed7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2edb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ee0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2ee3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ee6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ee9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2eec: mov_imm:
	regs[5] = 0x8e3ad83d, opcode= 0x02
0x2ef2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ef5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ef8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2efe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f04: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2f07: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2f0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f10: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f16: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2f19: mov_imm:
	regs[5] = 0x5ffd1085, opcode= 0x02
0x2f1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f22: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f25: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2f28: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2f2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f32: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f37: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f3d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f40: mov_imm:
	regs[5] = 0x25a2dafa, opcode= 0x02
0x2f46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f4f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f52: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f5e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f64: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2f67: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2f6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f7c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f82: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2f85: mov_imm:
	regs[5] = 0xb286fa1c, opcode= 0x02
0x2f8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f8e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f91: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2f94: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2f9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2fa0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2fa3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fa6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fa9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2fac: mov_imm:
	regs[5] = 0xb823c0de, opcode= 0x02
0x2fb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fb5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2fb8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fbe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fc4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fcd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2fd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2fd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x2fd6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fdc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2fdf: mov_imm:
	regs[5] = 0x3806366c, opcode= 0x02
0x2fe5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2fee: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x03
0x2ff7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2ffa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2ffe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3003: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x03
0x300c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x300f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3013: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3018: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x301b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x301e: mov_imm:
	regs[5] = 0x18ead081, opcode= 0x02
0x3024: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3027: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3030: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x03
0x303c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3043: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3048: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3051: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3054: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3057: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3060: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3063: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x03
0x306c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x306f: mov_imm:
	regs[5] = 0xe2e9e331, opcode= 0x02
0x3075: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3078: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x307c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3081: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3084: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3087: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3090: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3093: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3096: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3099: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x309c: mov_imm:
	regs[5] = 0xa7ca9452, opcode= 0x02
0x30a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30a5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x30a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30ae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30b4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x30b7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x30ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x30c0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x30c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30cc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30d5: mov_imm:
	regs[5] = 0x232ba847, opcode= 0x02
0x30db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30e4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x30e7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x30ea: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x30ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x30f3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x30fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30ff: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3102: mov_imm:
	regs[5] = 0xcebeac38, opcode= 0x02
0x3108: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x310b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x310e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3114: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x311a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3123: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x03
0x312c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x312f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3132: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3136: jmp_imm:
	pc += 0x1, opcode= 0x03
0x313b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x313e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3141: mov_imm:
	regs[5] = 0x2e1da2ab, opcode= 0x02
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x03
0x314d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3150: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3153: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x03
0x315c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3165: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3168: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x316b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x316e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3171: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3174: mov_imm:
	regs[5] = 0x26bad965, opcode= 0x02
0x317a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x317d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3180: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3186: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x318d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3192: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3195: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x03
0x319e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31aa: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31b0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x31b3: mov_imm:
	regs[5] = 0x6686c120, opcode= 0x02
0x31ba: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x31c5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x31c8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x31cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x31d1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31d7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x31db: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31e0: mov_imm:
	regs[5] = 0x2bf5acbc, opcode= 0x02
0x31e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x03
0x31ef: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x31f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31fe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3202: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3207: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x320a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3213: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3216: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x321f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3222: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3225: mov_imm:
	regs[5] = 0xa78b5218, opcode= 0x02
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3231: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3234: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3237: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x323a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x323d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3240: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3249: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x324c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3255: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3258: mov_imm:
	regs[5] = 0xc1bf265, opcode= 0x02
0x325e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3261: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3264: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x326b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3270: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3276: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3279: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x327c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x327f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3288: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x328b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x328e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3292: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3297: mov_imm:
	regs[5] = 0x74beea5f, opcode= 0x02
0x329d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32a0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x32a4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32a9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x32ac: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32b9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x32c1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x32c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32c7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x32ca: mov_imm:
	regs[5] = 0xa3276ef3, opcode= 0x02
0x32d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32d3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x32d7: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32e8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x32ec: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32f1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x03
0x32fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3300: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3303: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3306: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3309: mov_imm:
	regs[5] = 0x8aba499f, opcode= 0x02
0x330f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3312: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x03
0x331b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x331f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3324: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3327: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x332a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x332d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3330: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3333: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3336: mov_imm:
	regs[5] = 0x4b7e97e, opcode= 0x02
0x333c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3340: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3345: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3348: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x334e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3355: jmp_imm:
	pc += 0x1, opcode= 0x03
0x335a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x335d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3360: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3363: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3366: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3369: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x336d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3372: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3375: mov_imm:
	regs[5] = 0x2611ac2c, opcode= 0x02
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3381: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3384: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3387: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x338a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x338d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3396: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3399: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x339c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x339f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x33a2: mov_imm:
	regs[5] = 0x96001ed1, opcode= 0x02
0x33a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33ab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33b4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33c6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x33c9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x33d8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33de: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x33e1: mov_imm:
	regs[5] = 0x5b179531, opcode= 0x02
0x33e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33ea: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x33ed: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33f6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x03
0x33ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3402: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3405: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3408: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x340b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x340e: mov_imm:
	regs[5] = 0x7ffbda0b, opcode= 0x02
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x03
0x341a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x341d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3420: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3426: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x342c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x342f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3438: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x343b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x343f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3444: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3447: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x344a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x344e: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3453: mov_imm:
	regs[5] = 0xfaae429e, opcode= 0x02
0x345a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x345f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3462: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3465: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x03
0x346e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3471: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3475: jmp_imm:
	pc += 0x1, opcode= 0x03
0x347a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x347d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3486: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3489: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x348c: mov_imm:
	regs[5] = 0xfa9c8fcd, opcode= 0x02
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3498: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x349b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x349e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34aa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x34ad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x34b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34b4: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x34bc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34c2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x34c6: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34cb: mov_imm:
	regs[5] = 0x4240492e, opcode= 0x02
0x34d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34d4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x34d7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x34da: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x03
0x34e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x34e9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34ef: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x34f2: mov_imm:
	regs[5] = 0x775468c0, opcode= 0x02
0x34f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34fb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x34fe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3504: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x350a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x350d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3513: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3516: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x351a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x351f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3522: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3525: mov_imm:
	regs[5] = 0xda121665, opcode= 0x02
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3534: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x353a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x353d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3541: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3546: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x03
0x354f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3552: mov_imm:
	regs[5] = 0xf4435e4c, opcode= 0x02
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x03
0x355e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3561: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3564: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x356a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3570: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3573: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x03
0x357c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3585: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3588: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x358b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x358e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3591: mov_imm:
	regs[5] = 0x6566e894, opcode= 0x02
0x3597: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35a0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x35a3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x35a6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x35a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35b5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35bb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x35be: mov_imm:
	regs[5] = 0x4f2f96f4, opcode= 0x02
0x35c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35c7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x35ca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35d6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35dc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x35df: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x35e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x35ee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35f4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x35f7: mov_imm:
	regs[5] = 0xda74adea, opcode= 0x02
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3603: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3606: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3609: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x360c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x360f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3612: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x03
0x361b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x361e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3621: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3624: mov_imm:
	regs[5] = 0xf852ef42, opcode= 0x02
0x362a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x362d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3630: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3636: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x363c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x363f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3642: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3645: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3648: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x364b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x364e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3657: mov_imm:
	regs[5] = 0xa86df43a, opcode= 0x02
0x365d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3660: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3663: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3667: jmp_imm:
	pc += 0x1, opcode= 0x03
0x366c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x366f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3673: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3678: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x367b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x367e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3681: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x03
0x368a: mov_imm:
	regs[5] = 0x14210c83, opcode= 0x02
0x3690: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3693: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3696: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x369c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36a2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x36a5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x36b4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x36b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36ba: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x36bd: mov_imm:
	regs[5] = 0xc6fb4e77, opcode= 0x02
0x36c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36c6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36cf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x36d3: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36d8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x03
0x36e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x36e7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x36ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36ed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x36f0: mov_imm:
	regs[5] = 0x8b178978, opcode= 0x02
0x36f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36f9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x36fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3702: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3708: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x370b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x370e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3715: jmp_imm:
	pc += 0x1, opcode= 0x03
0x371a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x371d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3721: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3726: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3729: mov_imm:
	regs[5] = 0xc2bcaab8, opcode= 0x02
0x372f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3732: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3735: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3738: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x373b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x373e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x01
0x3741: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3744: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3747: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x374a: mov_imm:
	regs[5] = 0x8ff32b35, opcode= 0x02
0x3751: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3756: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3759: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x375d: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3762: mov_imm:
	regs[30] = 0x8edeeb90, opcode= 0x02
0x3768: mov_imm:
	regs[31] = 0xbfd6fc02, opcode= 0x02
0x376f: jmp_imm:
	pc += 0x1, opcode= 0x03
0x3774: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x3777: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
