m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_workfile
T_opt
!s110 1726549864
VY7zPLFiHLD30c^dc?>Ez?0
04 6 4 work tb_top fast 0
=59-60189527dbd9-66e90f68-68-8c4c
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
OL;O;10.4;61
vALU
Z1 !s110 1726413116
!i10b 1
!s100 JLKWI;Q0OVQEdGn8];zV<2
ImaaE72^2gT^Jmch87h:N02
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1726064876
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ALU.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ALU.v
L0 3
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1726413116.708000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ALU.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@l@u
vBuffer
Z5 !s110 1726413117
!i10b 1
!s100 QWRoF2Sb[IAzohk6^OhEh1
ITl;YPa6B<`bFAaMeE9=ZV0
R2
R0
w1726236839
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer.v
L0 1
R3
r1
!s85 0
31
!s108 1726413117.023000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer.v|
!i113 0
R4
n@buffer
vBuffer_Shift
R5
!i10b 1
!s100 e@KUBzQ6XWiz=A2FYH82I0
IlOC2cgjiAgL^h_IejE9Jg3
R2
R0
w1726235761
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer_Shift.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer_Shift.v
L0 1
R3
r1
!s85 0
31
!s108 1726413117.074000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer_Shift.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/Buffer_Shift.v|
!i113 0
R4
n@buffer_@shift
vBUS
!s110 1726543257
!i10b 1
!s100 LEiomS16g4Ofh4d5C56QQ1
IT50VVbF=DHaUVhHDVXzdP0
R2
R0
w1726543253
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v
L0 3
R3
r1
!s85 0
31
!s108 1726543257.456000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v|
!i113 0
R4
n@b@u@s
vButtom
Z6 !s110 1726413115
!i10b 1
!s100 3^=Q>cdgmWddTBC;QSVRI2
I11<4>L5::TM?5HdAzdL6E0
R2
R0
w1725178391
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.180000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v|
!i113 0
R4
n@buttom
vButtom_OutCtrl
R6
!i10b 1
!s100 ^VFg]FFWmG6QMQ8hDUUGh0
IJGd=A6c`7KkikjliF[>6f2
R2
R0
w1725178323
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom_OutCtrl.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom_OutCtrl.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.232000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom_OutCtrl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom_OutCtrl.v|
!i113 0
R4
n@buttom_@out@ctrl
vCLINT
Z7 !s110 1726549862
!i10b 1
!s100 07`Bd]XcB9<K]ld9:PU^U2
I6nB=d>bgJljb^QD?[OSDb0
R2
R0
w1726549626
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CLINT.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CLINT.v
L0 4
R3
r1
!s85 0
31
!s108 1726549862.386000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CLINT.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CLINT.v|
!i113 0
R4
n@c@l@i@n@t
vCMP
R1
!i10b 1
!s100 ^5Wm0DeRdD^L`4;L?44N?3
IkT?d;FFe6hJazcL5:3XdR1
R2
R0
w1725176131
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CMP.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CMP.v
L0 3
R3
r1
!s85 0
31
!s108 1726413116.131000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CMP.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CMP.v|
!i113 0
R4
n@c@m@p
vCounter
R6
!i10b 1
!s100 K;:Wc1A>:cejm2AJJ6[bi2
I9kc>KDLj]_TUDKXSPZi@d2
R2
R0
w1726237413
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Counter.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Counter.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.282000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Counter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Counter.v|
!i113 0
R4
n@counter
vCPU
!s110 1726549515
!i10b 1
!s100 89Ac2]VXE3geb`?OAMfeZ0
IXJSNn:fK:U^eLIkOoGGE83
R2
R0
w1726549496
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v
L0 3
R3
r1
!s85 0
31
!s108 1726549515.418000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v|
!i113 0
R4
n@c@p@u
vCSR
R7
!i10b 1
!s100 k2KXUkFVh@N:P70JhK3I22
ImQ66OS0;WCZdXeESD@zLc0
R2
R0
w1726549855
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CSR.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CSR.v
L0 4
R3
r1
!s85 0
31
!s108 1726549862.437000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CSR.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CSR.v|
!i113 0
R4
n@c@s@r
vctrl
!s110 1726543392
!i10b 1
!s100 dCfTBgbH59E6Yk[?HI[7>0
I8eI?gZ8Tj5<7ccf]7BAOg1
R2
R0
w1726543389
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/Crtl.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/Crtl.v
L0 5
R3
r1
!s85 0
31
!s108 1726543392.214000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/Crtl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/Crtl.v|
!i113 0
R4
vdata_mem
R1
!i10b 1
!s100 I:>hW=QO9_0=gDY4nCGTM0
I=ECIR::IZEU:B7]n_=He=2
R2
R0
w1724652459
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_sp/data_mem.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_sp/data_mem.v
Z8 L0 10
R3
r1
!s85 0
31
!s108 1726413116.860000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_sp/data_mem.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_sp/data_mem.v|
!i113 0
R4
vDeviceclk
R6
!i10b 1
!s100 oGX6TImOFC>En1bERh0[^1
Ik:dOP[l3iCfY^7d64aaiY3
R2
R0
w1725178032
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Deviceclk.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Deviceclk.v
L0 2
R3
r1
!s85 0
31
!s108 1726413115.335000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Deviceclk.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Deviceclk.v|
!i113 0
R4
n@deviceclk
vEX
R1
!i10b 1
!s100 aYee6RHEGL4dc_ecYEDHC3
IhSceI8RD5HO0P;GiRNTJX0
R2
R0
w1726227935
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v
L0 3
R3
r1
!s85 0
31
!s108 1726413116.346000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v|
!i113 0
R4
n@e@x
vID
!s110 1726455456
!i10b 1
!s100 BSe7?:FYBaE7Picf6eQ7z3
I[^Ph_L`<2JH<hZg?JQ7:P3
R2
R0
w1726455437
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID.v
L0 3
R3
r1
!s85 0
31
!s108 1726455456.858000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID.v|
!i113 0
R4
n@i@d
vID_EX
!s110 1726456052
!i10b 1
!s100 5<=B@HEZ`8GC=FGSSO1O30
IJcBJ3<TA1oMiYn6I^SBY50
R2
R0
w1726455995
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v
L0 3
R3
r1
!s85 0
31
!s108 1726456052.036000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v|
!i113 0
R4
n@i@d_@e@x
vIF
!s110 1726542560
!i10b 1
!s100 W1T?=0Did4=T_@ak;AGRk1
IihnbN>1Y@:jLjR:Z_>IiB1
R2
R0
w1726542558
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF.v
L0 3
R3
r1
!s85 0
31
!s108 1726542560.801000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF.v|
!i113 0
R4
n@i@f
vIF_ID
R1
!i10b 1
!s100 DMa?3Hk2_U5F9DJD>Q9aJ2
IbjO7^>Q9a@z3Jo>ATD`XP2
R2
R0
w1726409298
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF_ID.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF_ID.v
L0 3
R3
r1
!s85 0
31
!s108 1726413116.553000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF_ID.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF_ID.v|
!i113 0
R4
n@i@f_@i@d
vinst_mem
R1
!i10b 1
!s100 Q:6cK852]J?BmidFHZ=dK3
I677e?6mffA5on9=0lhEa`1
R2
R0
w1726292306
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_rom16/inst_mem.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_rom16/inst_mem.v
R8
R3
r1
!s85 0
31
!s108 1726413116.760000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_rom16/inst_mem.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_rom16/inst_mem.v|
!i113 0
R4
vLED
R6
!i10b 1
!s100 3Oca8S:e;72YAn]K_;go02
IoPiXlC1jU1oTA8UdZBP6U0
R2
R0
w1726401274
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.398000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v|
!i113 0
R4
n@l@e@d
vLED_InCtrl
R6
!i10b 1
!s100 n0B8Tb^[>=Dke8blN10Re3
I@kJe0RDd9_8UR`E=20ZiK0
R2
R0
w1725178356
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED_InCtrl.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED_InCtrl.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.449000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED_InCtrl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED_InCtrl.v|
!i113 0
R4
n@l@e@d_@in@ctrl
vPPLreg
R5
!i10b 1
!s100 FGIbH5kmoicNLVAgkU4Bg0
IC<[g8VOCEN1]fj1^F=@1A2
R2
R0
w1726309975
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v
L0 1
R3
r1
!s85 0
31
!s108 1726413117.176000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/PPLreg.v|
!i113 0
R4
n@p@p@lreg
vRAM
R6
!i10b 1
!s100 6UXWiiDiV595dhheEh4>o2
I;89Wgd01K02glDh7h^X8m0
R2
R0
w1726413086
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/RAM.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/RAM.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.500000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/RAM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/RAM.v|
!i113 0
R4
n@r@a@m
vRAM_Gen
R5
!i10b 1
!s100 i67J`Ca0TN?<JP?:njNYF3
IL]gX6g<:`;>_9lhDdRT862
R2
R0
w1726412115
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/RAM_Gen.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/RAM_Gen.v
L0 5
R3
r1
!s85 0
31
!s108 1726413117.124000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/RAM_Gen.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/utils/RAM_Gen.v|
!i113 0
R4
n@r@a@m_@gen
vREG
!s110 1726479816
!i10b 1
!s100 EYfa[19kM3YnNRH^fk?gD0
IkDOz8hSI10Dk0@a>T@>SN2
R2
R0
w1726473647
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/REG.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/REG.v
L0 3
R3
r1
!s85 0
31
!s108 1726479816.303000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/REG.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/REG.v|
!i113 0
R4
n@r@e@g
vROM
R5
!i10b 1
!s100 @zfDh0]BYU?Aei0iM5fA?2
IHb0E_kCFC7>R=LPeFOCDK1
R2
R0
w1726412341
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/ROM.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/ROM.v
L0 3
R3
r1
!s85 0
31
!s108 1726413117.227000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/ROM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/ROM.v|
!i113 0
R4
n@r@o@m
vSwitch
R6
!i10b 1
!s100 Q[GHk]W_;742G383e:hUS2
IM7oUZXJCJSF3WIfCAV>3l2
R2
R0
w1725178410
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.553000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v|
!i113 0
R4
n@switch
vSwitch_OutCtrl
R6
!i10b 1
!s100 4IJGZH[o9OzNTI5MN_GLZ1
I0P6e6BUOWbXk6K<nUh`z<3
R2
R0
w1725178336
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch_OutCtrl.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch_OutCtrl.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.604000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch_OutCtrl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch_OutCtrl.v|
!i113 0
R4
n@switch_@out@ctrl
vtb_top
!s110 1726413818
!i10b 1
!s100 Wfdd5VSMNfVkWkW2Vm[;:3
IQLU_gZ4Hdn5G3MRmdaGfk1
R2
R0
w1726413812
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_workfile/tb_top.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_workfile/tb_top.v
L0 4
R3
r1
!s85 0
31
!s108 1726413818.370000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_workfile/tb_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_workfile/tb_top.v|
!i113 0
R4
vTimer
R6
!i10b 1
!s100 ?cZ__ePN40an>I8U>8Gh43
IN9W?LO:PQKaYT3OMK:23A2
R2
R0
w1726312354
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.656000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v|
!i113 0
R4
n@timer
vtop
R1
!i10b 1
!s100 GzzAAL<g`8<T5BM8AHca^2
ILM8_dH715K96ZE6d8jZX90
R2
R0
w1726319265
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v
L0 3
R3
r1
!s85 0
31
!s108 1726413116.925000
!s107 F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v|
!i113 0
R4
vTube
R6
!i10b 1
!s100 o[[>7mSm=ka]mE9aNaJA_2
I[3:DjEVZDa_F`5kMnC_g03
R2
R0
w1725178789
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.711000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube.v|
!i113 0
R4
n@tube
vTube_InCtrl
R6
!i10b 1
!s100 fAWV;@C9;=04=Le]0UAgQ2
IccDC98k2Y31600I4Xc2581
R2
R0
w1725178774
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube_InCtrl.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube_InCtrl.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.764000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube_InCtrl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube_InCtrl.v|
!i113 0
R4
n@tube_@in@ctrl
vUART
R6
!i10b 1
!s100 ckJR:gZ:Ol@XY__>hmh5Z2
I5z@R@A6zT;dYY<zkeQHI>1
R2
R0
w1726368254
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v
L0 3
R3
r1
!s85 0
31
!s108 1726413115.820000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v|
!i113 0
R4
n@u@a@r@t
vuart_recv
R6
!i10b 1
!s100 ^Ve:QlL<FCb?8n48D<kM[0
IJ6n0Z:4^GBa4`NY9EbPhI2
R2
R0
w1725178115
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_recv.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_recv.v
L0 1
R3
r1
!s85 0
31
!s108 1726413115.874000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_recv.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_recv.v|
!i113 0
R4
vuart_rx
R6
!i10b 1
!s100 K=GF1jYnYFnZSoJo;;jdj3
I=B4b_aUGG1P=af7g@LmP>2
R2
R0
w1726322325
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_rx.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_rx.v
L0 1
R3
r1
!s85 0
31
!s108 1726413115.925000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_rx.v|
!i113 0
R4
vuart_send
R6
!i10b 1
!s100 O24=`BICDFB0XlF>n0j=81
I^oA883HYS0dzelVgQ;1J`0
R2
R0
w1725177391
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_send.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_send.v
L0 1
R3
r1
!s85 0
31
!s108 1726413115.976000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_send.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_send.v|
!i113 0
R4
vuart_tx
R1
!i10b 1
!s100 Ti[9<=aA@6_2oE?ooF1iT3
IVPJ?]0feI`5ldjlTBe1Ha0
R2
R0
w1726368340
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_tx.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_tx.v
L0 1
R3
r1
!s85 0
31
!s108 1726413116.028000
!s107 F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_tx.v|
!i113 0
R4
vWB
!s110 1726455594
!i10b 1
!s100 jQDzX4I^[EWCgW7K;e2^A2
IIB=XPik9CDI_FZ][bhe`g1
R2
R0
w1726455591
8F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/WB.v
FF:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/WB.v
L0 3
R3
r1
!s85 0
31
!s108 1726455594.843000
!s107 ../para.v|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/WB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/WB.v|
!i113 0
R4
n@w@b
