```verilog
module edge_detect (
    input clk,
    input rst_n,
    input a,
    output reg rise,
    output reg down
);

reg a_d1; // Delayed input signal

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        rise <= 0;
        down <= 0;
        a_d1 <= 0;
    end else begin
        a_d1 <= a;
        
        if (a_d1 == 0 && a == 1) begin // Rising edge detected
            rise <= 1;
            down <= 0;
        end else if (a_d1 == 1 && a == 0) begin // Falling edge detected
            rise <= 0;
            down <= 1;
        end else begin
            rise <= 0;
            down <= 0;
        end
    end
end

endmodule
```