ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 69 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 3


  47              		.loc 1 69 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 69 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 70 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 70 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 70 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 70 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 70 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 77 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ETH_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_ETH_MspInit:
  92              	.LVL0:
  93              	.LFB131:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c **** /**
  80:Core/Src/stm32f4xx_hal_msp.c **** * @brief ETH MSP Initialization
  81:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @param heth: ETH handle pointer
  83:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f4xx_hal_msp.c **** */
  85:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
  86:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 86 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 48
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 86 1 is_stmt 0 view .LVU15
  99 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 20
 102              		.cfi_offset 4, -20
 103              		.cfi_offset 5, -16
 104              		.cfi_offset 6, -12
 105              		.cfi_offset 7, -8
 106              		.cfi_offset 14, -4
 107 0002 8DB0     		sub	sp, sp, #52
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 72
  87:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 87 3 is_stmt 1 view .LVU16
 111              		.loc 1 87 20 is_stmt 0 view .LVU17
 112 0004 0023     		movs	r3, #0
 113 0006 0793     		str	r3, [sp, #28]
 114 0008 0893     		str	r3, [sp, #32]
 115 000a 0993     		str	r3, [sp, #36]
 116 000c 0A93     		str	r3, [sp, #40]
 117 000e 0B93     		str	r3, [sp, #44]
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(heth->Instance==ETH)
 118              		.loc 1 88 3 is_stmt 1 view .LVU18
 119              		.loc 1 88 10 is_stmt 0 view .LVU19
 120 0010 0268     		ldr	r2, [r0]
 121              		.loc 1 88 5 view .LVU20
 122 0012 3B4B     		ldr	r3, .L9
 123 0014 9A42     		cmp	r2, r3
 124 0016 01D0     		beq	.L8
 125              	.LVL1:
 126              	.L5:
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ETH_CLK_ENABLE();
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ETH GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ETH_MDC
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 103:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 104:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 105:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ETH_RXD1
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> ETH_TX_EN
 107:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> ETH_TXD0
 108:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 109:Core/Src/stm32f4xx_hal_msp.c ****     */
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 122:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 129:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* ETH interrupt Init */
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ETH_IRQn);
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 0, 0);
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 139:Core/Src/stm32f4xx_hal_msp.c ****   }
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 141 1 view .LVU21
 128 0018 0DB0     		add	sp, sp, #52
 129              	.LCFI4:
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 20
 132              		@ sp needed
 133 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 134              	.LVL2:
 135              	.L8:
 136              	.LCFI5:
 137              		.cfi_restore_state
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 94 5 is_stmt 1 view .LVU22
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 94 5 view .LVU23
 140              	.LBB4:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 94 5 view .LVU24
 142 001c 0024     		movs	r4, #0
 143 001e 0194     		str	r4, [sp, #4]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 6


 144              		.loc 1 94 5 view .LVU25
 145 0020 A3F59043 		sub	r3, r3, #18432
 146 0024 1A6B     		ldr	r2, [r3, #48]
 147 0026 42F00072 		orr	r2, r2, #33554432
 148 002a 1A63     		str	r2, [r3, #48]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 94 5 view .LVU26
 150 002c 1A6B     		ldr	r2, [r3, #48]
 151 002e 02F00072 		and	r2, r2, #33554432
 152 0032 0192     		str	r2, [sp, #4]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 94 5 view .LVU27
 154 0034 019A     		ldr	r2, [sp, #4]
 155              	.LBE4:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 94 5 view .LVU28
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 94 5 view .LVU29
 158              	.LBB5:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 159              		.loc 1 94 5 view .LVU30
 160 0036 0294     		str	r4, [sp, #8]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 161              		.loc 1 94 5 view .LVU31
 162 0038 1A6B     		ldr	r2, [r3, #48]
 163 003a 42F08062 		orr	r2, r2, #67108864
 164 003e 1A63     		str	r2, [r3, #48]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 165              		.loc 1 94 5 view .LVU32
 166 0040 1A6B     		ldr	r2, [r3, #48]
 167 0042 02F08062 		and	r2, r2, #67108864
 168 0046 0292     		str	r2, [sp, #8]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 169              		.loc 1 94 5 view .LVU33
 170 0048 029A     		ldr	r2, [sp, #8]
 171              	.LBE5:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 172              		.loc 1 94 5 view .LVU34
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 173              		.loc 1 94 5 view .LVU35
 174              	.LBB6:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 94 5 view .LVU36
 176 004a 0394     		str	r4, [sp, #12]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 177              		.loc 1 94 5 view .LVU37
 178 004c 1A6B     		ldr	r2, [r3, #48]
 179 004e 42F00062 		orr	r2, r2, #134217728
 180 0052 1A63     		str	r2, [r3, #48]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 181              		.loc 1 94 5 view .LVU38
 182 0054 1A6B     		ldr	r2, [r3, #48]
 183 0056 02F00062 		and	r2, r2, #134217728
 184 005a 0392     		str	r2, [sp, #12]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 94 5 view .LVU39
 186 005c 039A     		ldr	r2, [sp, #12]
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 7


 187              	.LBE6:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 188              		.loc 1 94 5 view .LVU40
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 94 5 view .LVU41
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 190              		.loc 1 96 5 view .LVU42
 191              	.LBB7:
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 192              		.loc 1 96 5 view .LVU43
 193 005e 0494     		str	r4, [sp, #16]
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 194              		.loc 1 96 5 view .LVU44
 195 0060 1A6B     		ldr	r2, [r3, #48]
 196 0062 42F00402 		orr	r2, r2, #4
 197 0066 1A63     		str	r2, [r3, #48]
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 198              		.loc 1 96 5 view .LVU45
 199 0068 1A6B     		ldr	r2, [r3, #48]
 200 006a 02F00402 		and	r2, r2, #4
 201 006e 0492     		str	r2, [sp, #16]
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 202              		.loc 1 96 5 view .LVU46
 203 0070 049A     		ldr	r2, [sp, #16]
 204              	.LBE7:
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 205              		.loc 1 96 5 view .LVU47
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 206              		.loc 1 97 5 view .LVU48
 207              	.LBB8:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 208              		.loc 1 97 5 view .LVU49
 209 0072 0594     		str	r4, [sp, #20]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 210              		.loc 1 97 5 view .LVU50
 211 0074 1A6B     		ldr	r2, [r3, #48]
 212 0076 42F00102 		orr	r2, r2, #1
 213 007a 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 214              		.loc 1 97 5 view .LVU51
 215 007c 1A6B     		ldr	r2, [r3, #48]
 216 007e 02F00102 		and	r2, r2, #1
 217 0082 0592     		str	r2, [sp, #20]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 218              		.loc 1 97 5 view .LVU52
 219 0084 059A     		ldr	r2, [sp, #20]
 220              	.LBE8:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 221              		.loc 1 97 5 view .LVU53
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ETH GPIO Configuration
 222              		.loc 1 98 5 view .LVU54
 223              	.LBB9:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ETH GPIO Configuration
 224              		.loc 1 98 5 view .LVU55
 225 0086 0694     		str	r4, [sp, #24]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ETH GPIO Configuration
 226              		.loc 1 98 5 view .LVU56
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 8


 227 0088 1A6B     		ldr	r2, [r3, #48]
 228 008a 42F00202 		orr	r2, r2, #2
 229 008e 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ETH GPIO Configuration
 230              		.loc 1 98 5 view .LVU57
 231 0090 1B6B     		ldr	r3, [r3, #48]
 232 0092 03F00203 		and	r3, r3, #2
 233 0096 0693     		str	r3, [sp, #24]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ETH GPIO Configuration
 234              		.loc 1 98 5 view .LVU58
 235 0098 069B     		ldr	r3, [sp, #24]
 236              	.LBE9:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ETH GPIO Configuration
 237              		.loc 1 98 5 view .LVU59
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 238              		.loc 1 110 5 view .LVU60
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 239              		.loc 1 110 25 is_stmt 0 view .LVU61
 240 009a 3223     		movs	r3, #50
 241 009c 0793     		str	r3, [sp, #28]
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 242              		.loc 1 111 5 is_stmt 1 view .LVU62
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 111 26 is_stmt 0 view .LVU63
 244 009e 0227     		movs	r7, #2
 245 00a0 0897     		str	r7, [sp, #32]
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 246              		.loc 1 112 5 is_stmt 1 view .LVU64
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 247              		.loc 1 113 5 view .LVU65
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 248              		.loc 1 113 27 is_stmt 0 view .LVU66
 249 00a2 0326     		movs	r6, #3
 250 00a4 0A96     		str	r6, [sp, #40]
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 251              		.loc 1 114 5 is_stmt 1 view .LVU67
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 252              		.loc 1 114 31 is_stmt 0 view .LVU68
 253 00a6 0B25     		movs	r5, #11
 254 00a8 0B95     		str	r5, [sp, #44]
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 255              		.loc 1 115 5 is_stmt 1 view .LVU69
 256 00aa 07A9     		add	r1, sp, #28
 257 00ac 1548     		ldr	r0, .L9+4
 258              	.LVL3:
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 259              		.loc 1 115 5 is_stmt 0 view .LVU70
 260 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL4:
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 262              		.loc 1 117 5 is_stmt 1 view .LVU71
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263              		.loc 1 117 25 is_stmt 0 view .LVU72
 264 00b2 8623     		movs	r3, #134
 265 00b4 0793     		str	r3, [sp, #28]
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 266              		.loc 1 118 5 is_stmt 1 view .LVU73
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 9


 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 118 26 is_stmt 0 view .LVU74
 268 00b6 0897     		str	r7, [sp, #32]
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 269              		.loc 1 119 5 is_stmt 1 view .LVU75
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 270              		.loc 1 119 26 is_stmt 0 view .LVU76
 271 00b8 0994     		str	r4, [sp, #36]
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 272              		.loc 1 120 5 is_stmt 1 view .LVU77
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 273              		.loc 1 120 27 is_stmt 0 view .LVU78
 274 00ba 0A96     		str	r6, [sp, #40]
 121:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 275              		.loc 1 121 5 is_stmt 1 view .LVU79
 121:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 276              		.loc 1 121 31 is_stmt 0 view .LVU80
 277 00bc 0B95     		str	r5, [sp, #44]
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 278              		.loc 1 122 5 is_stmt 1 view .LVU81
 279 00be 07A9     		add	r1, sp, #28
 280 00c0 1148     		ldr	r0, .L9+8
 281 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 282              	.LVL5:
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 283              		.loc 1 124 5 view .LVU82
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 284              		.loc 1 124 25 is_stmt 0 view .LVU83
 285 00c6 4FF46053 		mov	r3, #14336
 286 00ca 0793     		str	r3, [sp, #28]
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 287              		.loc 1 125 5 is_stmt 1 view .LVU84
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 288              		.loc 1 125 26 is_stmt 0 view .LVU85
 289 00cc 0897     		str	r7, [sp, #32]
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 290              		.loc 1 126 5 is_stmt 1 view .LVU86
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 291              		.loc 1 126 26 is_stmt 0 view .LVU87
 292 00ce 0994     		str	r4, [sp, #36]
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 293              		.loc 1 127 5 is_stmt 1 view .LVU88
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 294              		.loc 1 127 27 is_stmt 0 view .LVU89
 295 00d0 0A96     		str	r6, [sp, #40]
 128:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 296              		.loc 1 128 5 is_stmt 1 view .LVU90
 128:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 297              		.loc 1 128 31 is_stmt 0 view .LVU91
 298 00d2 0B95     		str	r5, [sp, #44]
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 299              		.loc 1 129 5 is_stmt 1 view .LVU92
 300 00d4 07A9     		add	r1, sp, #28
 301 00d6 0D48     		ldr	r0, .L9+12
 302 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 303              	.LVL6:
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ETH_IRQn);
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 10


 304              		.loc 1 132 5 view .LVU93
 305 00dc 2246     		mov	r2, r4
 306 00de 2146     		mov	r1, r4
 307 00e0 3D20     		movs	r0, #61
 308 00e2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 309              	.LVL7:
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 0, 0);
 310              		.loc 1 133 5 view .LVU94
 311 00e6 3D20     		movs	r0, #61
 312 00e8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 313              	.LVL8:
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 314              		.loc 1 134 5 view .LVU95
 315 00ec 2246     		mov	r2, r4
 316 00ee 2146     		mov	r1, r4
 317 00f0 3E20     		movs	r0, #62
 318 00f2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 319              	.LVL9:
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 320              		.loc 1 135 5 view .LVU96
 321 00f6 3E20     		movs	r0, #62
 322 00f8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 323              	.LVL10:
 324              		.loc 1 141 1 is_stmt 0 view .LVU97
 325 00fc 8CE7     		b	.L5
 326              	.L10:
 327 00fe 00BF     		.align	2
 328              	.L9:
 329 0100 00800240 		.word	1073905664
 330 0104 00080240 		.word	1073874944
 331 0108 00000240 		.word	1073872896
 332 010c 00040240 		.word	1073873920
 333              		.cfi_endproc
 334              	.LFE131:
 336              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 337              		.align	1
 338              		.global	HAL_ETH_MspDeInit
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 343              	HAL_ETH_MspDeInit:
 344              	.LVL11:
 345              	.LFB132:
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c **** /**
 144:Core/Src/stm32f4xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 145:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 146:Core/Src/stm32f4xx_hal_msp.c **** * @param heth: ETH handle pointer
 147:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f4xx_hal_msp.c **** */
 149:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
 150:Core/Src/stm32f4xx_hal_msp.c **** {
 346              		.loc 1 150 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		.loc 1 150 1 is_stmt 0 view .LVU99
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 11


 351 0000 08B5     		push	{r3, lr}
 352              	.LCFI6:
 353              		.cfi_def_cfa_offset 8
 354              		.cfi_offset 3, -8
 355              		.cfi_offset 14, -4
 151:Core/Src/stm32f4xx_hal_msp.c ****   if(heth->Instance==ETH)
 356              		.loc 1 151 3 is_stmt 1 view .LVU100
 357              		.loc 1 151 10 is_stmt 0 view .LVU101
 358 0002 0268     		ldr	r2, [r0]
 359              		.loc 1 151 5 view .LVU102
 360 0004 124B     		ldr	r3, .L15
 361 0006 9A42     		cmp	r2, r3
 362 0008 00D0     		beq	.L14
 363              	.LVL12:
 364              	.L11:
 152:Core/Src/stm32f4xx_hal_msp.c ****   {
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 156:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 157:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ETH_CLK_DISABLE();
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**ETH GPIO Configuration
 160:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ETH_MDC
 161:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 162:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 163:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 164:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 165:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 166:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> ETH_TX_EN
 167:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> ETH_TXD0
 168:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 169:Core/Src/stm32f4xx_hal_msp.c ****     */
 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5);
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7);
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13);
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* ETH interrupt DeInit */
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ETH_IRQn);
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ETH_WKUP_IRQn);
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 182:Core/Src/stm32f4xx_hal_msp.c ****   }
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c **** }
 365              		.loc 1 184 1 view .LVU103
 366 000a 08BD     		pop	{r3, pc}
 367              	.LVL13:
 368              	.L14:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 369              		.loc 1 157 5 is_stmt 1 view .LVU104
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 370              		.loc 1 157 5 view .LVU105
 371 000c A3F59043 		sub	r3, r3, #18432
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 12


 372 0010 1A6B     		ldr	r2, [r3, #48]
 373 0012 22F08062 		bic	r2, r2, #67108864
 374 0016 1A63     		str	r2, [r3, #48]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 375              		.loc 1 157 5 view .LVU106
 376 0018 1A6B     		ldr	r2, [r3, #48]
 377 001a 22F00062 		bic	r2, r2, #134217728
 378 001e 1A63     		str	r2, [r3, #48]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 379              		.loc 1 157 5 view .LVU107
 380 0020 1A6B     		ldr	r2, [r3, #48]
 381 0022 22F00072 		bic	r2, r2, #33554432
 382 0026 1A63     		str	r2, [r3, #48]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 383              		.loc 1 157 5 view .LVU108
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 384              		.loc 1 170 5 view .LVU109
 385 0028 3221     		movs	r1, #50
 386 002a 0A48     		ldr	r0, .L15+4
 387              	.LVL14:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 388              		.loc 1 170 5 is_stmt 0 view .LVU110
 389 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 390              	.LVL15:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 391              		.loc 1 172 5 is_stmt 1 view .LVU111
 392 0030 8621     		movs	r1, #134
 393 0032 0948     		ldr	r0, .L15+8
 394 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 395              	.LVL16:
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 396              		.loc 1 174 5 view .LVU112
 397 0038 4FF46051 		mov	r1, #14336
 398 003c 0748     		ldr	r0, .L15+12
 399 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 400              	.LVL17:
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ETH_WKUP_IRQn);
 401              		.loc 1 177 5 view .LVU113
 402 0042 3D20     		movs	r0, #61
 403 0044 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 404              	.LVL18:
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 405              		.loc 1 178 5 view .LVU114
 406 0048 3E20     		movs	r0, #62
 407 004a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 408              	.LVL19:
 409              		.loc 1 184 1 is_stmt 0 view .LVU115
 410 004e DCE7     		b	.L11
 411              	.L16:
 412              		.align	2
 413              	.L15:
 414 0050 00800240 		.word	1073905664
 415 0054 00080240 		.word	1073874944
 416 0058 00000240 		.word	1073872896
 417 005c 00040240 		.word	1073873920
 418              		.cfi_endproc
 419              	.LFE132:
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 13


 421              		.text
 422              	.Letext0:
 423              		.file 2 "k:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 424              		.file 3 "k:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 425              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 426              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 427              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_eth.h"
 428              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\86188\AppData\Local\Temp\ccRX55ho.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\86188\AppData\Local\Temp\ccRX55ho.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\86188\AppData\Local\Temp\ccRX55ho.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\86188\AppData\Local\Temp\ccRX55ho.s:80     .text.HAL_MspInit:00000034 $d
C:\Users\86188\AppData\Local\Temp\ccRX55ho.s:85     .text.HAL_ETH_MspInit:00000000 $t
C:\Users\86188\AppData\Local\Temp\ccRX55ho.s:91     .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
C:\Users\86188\AppData\Local\Temp\ccRX55ho.s:329    .text.HAL_ETH_MspInit:00000100 $d
C:\Users\86188\AppData\Local\Temp\ccRX55ho.s:337    .text.HAL_ETH_MspDeInit:00000000 $t
C:\Users\86188\AppData\Local\Temp\ccRX55ho.s:343    .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
C:\Users\86188\AppData\Local\Temp\ccRX55ho.s:414    .text.HAL_ETH_MspDeInit:00000050 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
