<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3488" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3488{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3488{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3488{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3488{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3488{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3488{left:69px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.84px;}
#t7_3488{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3488{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t9_3488{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3488{left:692px;bottom:1003px;}
#tb_3488{left:707px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3488{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3488{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#te_3488{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3488{left:69px;bottom:929px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tg_3488{left:145px;bottom:936px;}
#th_3488{left:160px;bottom:929px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_3488{left:69px;bottom:861px;letter-spacing:0.16px;}
#tj_3488{left:150px;bottom:861px;letter-spacing:0.2px;word-spacing:-0.01px;}
#tk_3488{left:149px;bottom:835px;letter-spacing:0.22px;}
#tl_3488{left:69px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3488{left:69px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3488{left:69px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3488{left:363px;bottom:783px;}
#tp_3488{left:378px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_3488{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_3488{left:69px;bottom:742px;letter-spacing:-0.14px;}
#ts_3488{left:69px;bottom:716px;}
#tt_3488{left:95px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tu_3488{left:95px;bottom:703px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tv_3488{left:69px;bottom:676px;}
#tw_3488{left:95px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tx_3488{left:69px;bottom:653px;}
#ty_3488{left:95px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_3488{left:95px;bottom:640px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t10_3488{left:69px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t11_3488{left:69px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_3488{left:69px;bottom:582px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_3488{left:69px;bottom:565px;letter-spacing:-0.16px;word-spacing:-1.2px;}
#t14_3488{left:69px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t15_3488{left:69px;bottom:522px;}
#t16_3488{left:95px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t17_3488{left:95px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_3488{left:95px;bottom:492px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t19_3488{left:69px;bottom:465px;}
#t1a_3488{left:95px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_3488{left:95px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3488{left:69px;bottom:426px;}
#t1d_3488{left:95px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1e_3488{left:95px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_3488{left:69px;bottom:386px;}
#t1g_3488{left:95px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_3488{left:95px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_3488{left:95px;bottom:356px;letter-spacing:-0.14px;}
#t1j_3488{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t1k_3488{left:69px;bottom:315px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1l_3488{left:69px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_3488{left:69px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1n_3488{left:69px;bottom:213px;letter-spacing:0.16px;}
#t1o_3488{left:150px;bottom:213px;letter-spacing:0.22px;word-spacing:-0.01px;}
#t1p_3488{left:69px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1q_3488{left:69px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_3488{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3488{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3488{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3488{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3488{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3488{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3488" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3488Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3488" style="-webkit-user-select: none;"><object width="935" height="1210" data="3488/3488.svg" type="image/svg+xml" id="pdf3488" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3488" class="t s1_3488">14-10 </span><span id="t2_3488" class="t s1_3488">Vol. 3A </span>
<span id="t3_3488" class="t s2_3488">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_3488" class="t s3_3488">For instance, the OS can supply instructions in the XSAVE feature set with a bit vector in EDX:EAX with the two </span>
<span id="t5_3488" class="t s3_3488">least significant bits (corresponding to x87 FPU and SSE state) equal to 0. Then, the XSAVE instruction will not </span>
<span id="t6_3488" class="t s3_3488">write the processor’s x87 FPU and SSE state into memory. Similarly, the XRSTOR instruction executed with a value </span>
<span id="t7_3488" class="t s3_3488">in EDX:EAX with the least two significant bit equal to 0 will not restore nor initialize the processor’s x87 FPU and </span>
<span id="t8_3488" class="t s3_3488">SSE state. </span>
<span id="t9_3488" class="t s3_3488">The processor’s action as a result of executing XRSTOR is given in Section 13.8 of the Intel </span>
<span id="ta_3488" class="t s4_3488">® </span>
<span id="tb_3488" class="t s3_3488">64 and IA-32 Archi- </span>
<span id="tc_3488" class="t s3_3488">tectures Software Developer’s Manual, Volume 1. The instruction may be used to initialize x87 FPU or XMM regis- </span>
<span id="td_3488" class="t s3_3488">ters. When the MXCSR register is updated from memory, reserved bit checking is enforced. The saving/restoring of </span>
<span id="te_3488" class="t s3_3488">MXCSR is bound to the SSE state, independent of the x87 FPU state. The action of XSAVE is given in Section 13.7 </span>
<span id="tf_3488" class="t s3_3488">of the Intel </span>
<span id="tg_3488" class="t s4_3488">® </span>
<span id="th_3488" class="t s3_3488">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="ti_3488" class="t s5_3488">14.7 </span><span id="tj_3488" class="t s5_3488">THE XSAVE FEATURE SET AND PROCESSOR SUPERVISOR STATE </span>
<span id="tk_3488" class="t s5_3488">MANAGEMENT </span>
<span id="tl_3488" class="t s3_3488">Supervisor state is a processor state that is only accessible in ring 0. An extension to the XSAVE feature set, </span>
<span id="tm_3488" class="t s3_3488">enumerated by CPUID.(EAX=0DH, ECX=1).EAX[bit 3] allows the management of the supervisor states using the </span>
<span id="tn_3488" class="t s3_3488">XSAVE feature set. See Chapter 13 of Intel </span>
<span id="to_3488" class="t s4_3488">® </span>
<span id="tp_3488" class="t s3_3488">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, </span>
<span id="tq_3488" class="t s3_3488">for the details of the supervisor state XSAVE feature set extension. The supervisor state extension includes the </span>
<span id="tr_3488" class="t s3_3488">following: </span>
<span id="ts_3488" class="t s6_3488">• </span><span id="tt_3488" class="t s3_3488">CPUID enhancements to enumerate the set of supervisor states and their sizes that can be managed by the </span>
<span id="tu_3488" class="t s3_3488">XSAVE feature set. </span>
<span id="tv_3488" class="t s6_3488">• </span><span id="tw_3488" class="t s3_3488">The IA32_XSS MSR to enable the XSAVE feature set to manage one or more enumerated supervisor states. </span>
<span id="tx_3488" class="t s6_3488">• </span><span id="ty_3488" class="t s3_3488">A pair of privileged save/restore instructions, XSAVES and XRSTORS, to save/restore supervisor states along </span>
<span id="tz_3488" class="t s3_3488">with other XSAVE managed feature states. </span>
<span id="t10_3488" class="t s3_3488">The guidelines to enable the XSAVE feature set to manage supervisor state are very similar to the steps outlined in </span>
<span id="t11_3488" class="t s3_3488">Section 13.6 with the differences noted below. The set of supervisor states that can be managed by the XSAVE </span>
<span id="t12_3488" class="t s3_3488">feature set is enumerated in (EAX=0DH, ECX=1).EDX:ECX. XSAVE managed supervisor states are enabled in the </span>
<span id="t13_3488" class="t s3_3488">IA32_XSS MSR instead of the XCR0 control register. There are semantic differences between user states enabled in </span>
<span id="t14_3488" class="t s3_3488">XCR0 and supervisor state enabled in the IA32_XSS MSR. A supervisor state enabled in the IA32_XSS MSR: </span>
<span id="t15_3488" class="t s6_3488">• </span><span id="t16_3488" class="t s3_3488">May be accessed via other mechanisms such as RDMSR/WRMSR even when they are not enabled in the </span>
<span id="t17_3488" class="t s3_3488">IA32_XSS MSR. Enabling a supervisor state in the IA32_XSS MSR merely indicates that the state can be </span>
<span id="t18_3488" class="t s3_3488">saved/restored using XSAVES/XRSTORS instructions. </span>
<span id="t19_3488" class="t s6_3488">• </span><span id="t1a_3488" class="t s3_3488">May have side effects when saving/restoring the state such as disabling/enabling the feature associated with </span>
<span id="t1b_3488" class="t s3_3488">the state. This behavior is feature specific and will be documented along with the feature description. </span>
<span id="t1c_3488" class="t s6_3488">• </span><span id="t1d_3488" class="t s3_3488">May generate faults when saving/restoring the state. XSAVES/XRSTORS will follow the faulting behavior of </span>
<span id="t1e_3488" class="t s3_3488">RDMSR/WRMSR respectively if the corresponding state is also accessible using RDMSR/WRMSR. </span>
<span id="t1f_3488" class="t s6_3488">• </span><span id="t1g_3488" class="t s3_3488">XRSTORS may fault when restoring the state for supervisor features that are already enabled via feature </span>
<span id="t1h_3488" class="t s3_3488">specific mechanisms. This behavior is feature specific and will be documented along with the feature </span>
<span id="t1i_3488" class="t s3_3488">description. </span>
<span id="t1j_3488" class="t s3_3488">When a supervisor state is disabled via a feature specific mechanism, the state does not automatically get marked </span>
<span id="t1k_3488" class="t s3_3488">as INIT. Hence XSAVES/XRSTORS will continue to save/restore the state subject to available optimizations. If the </span>
<span id="t1l_3488" class="t s3_3488">software does not intend to preserve the state when it disables the feature, it should initialize it to hardware INIT </span>
<span id="t1m_3488" class="t s3_3488">value with the XRSTORS instruction so that XSAVES/XRSTORS perform optimally for that state. </span>
<span id="t1n_3488" class="t s5_3488">14.8 </span><span id="t1o_3488" class="t s5_3488">SYSTEM PROGRAMMING FOR XSAVE MANAGED FEATURES </span>
<span id="t1p_3488" class="t s3_3488">This section describes system programming requirement for each XSAVE managed features that are feature </span>
<span id="t1q_3488" class="t s3_3488">specific, such as exception handling. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
