
*** Running vivado
    with args -log design_1_blk_mem_gen_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_3.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2650.281 ; gain = 5.984 ; free physical = 9476 ; free virtual = 43722
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bernard/book-2022.1/new_book_ip/rv32i_npp_bram_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/bernard/book-2022.1/new_book_ip/rv32i_npp_bram_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/bernard/book-2022.1/new_book_ip/rv32i_npp_bram_ip/z1_rv32i_npp_bram_ip.runs/design_1_blk_mem_gen_0_3_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bernard/Xilinx/Vivado/2022.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_blk_mem_gen_0_3, cache-ID = 65355f701aef1f01.
INFO: [Common 17-206] Exiting Vivado at Fri May  6 22:07:02 2022...
