
CAN_NODE1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  000010ac  00001140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000010ac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002e  0080011c  0080011c  0000115c  2**0
                  ALLOC
  3 .stab         00000c84  00000000  00000000  0000115c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001b6  00000000  00000000  00001de0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000080  00000000  00000000  00001f96  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f0  00000000  00000000  00002016  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000d3e  00000000  00000000  00002206  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000508  00000000  00000000  00002f44  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001394  00000000  00000000  0000344c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  000047e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000003b3  00000000  00000000  000049a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000da1  00000000  00000000  00004d53  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 000000f7  00000000  00000000  00005af4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000048  00000000  00000000  00005beb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      24:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      40:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      44:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      48:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      64:	0c 94 6e 04 	jmp	0x8dc	; 0x8dc <__vector_25>
      68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      80:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      88:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ec ea       	ldi	r30, 0xAC	; 172
      a8:	f0 e1       	ldi	r31, 0x10	; 16
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	ac 31       	cpi	r26, 0x1C	; 28
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	11 e0       	ldi	r17, 0x01	; 1
      bc:	ac e1       	ldi	r26, 0x1C	; 28
      be:	b1 e0       	ldi	r27, 0x01	; 1
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	aa 34       	cpi	r26, 0x4A	; 74
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0e 94 d5 04 	call	0x9aa	; 0x9aa <main>
      ce:	0c 94 54 08 	jmp	0x10a8	; 0x10a8 <_exit>

000000d2 <__bad_interrupt>:
      d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <delay>:
void delay(unsigned int k)
{
    unsigned int i;

	for(i=0;i<k;i++); 
}
      d6:	08 95       	ret

000000d8 <us_delay>:

void us_delay(unsigned int us_time)
{
	unsigned int i;

	for(i=0; i<us_time; i++) // 4 cycle +
      d8:	20 e0       	ldi	r18, 0x00	; 0
      da:	30 e0       	ldi	r19, 0x00	; 0
      dc:	08 c0       	rjmp	.+16     	; 0xee <us_delay+0x16>
	{
		asm("PUSH R0"); 	// 2 cycle +
      de:	0f 92       	push	r0
		asm("POP R0"); 		// 2 cycle +
      e0:	0f 90       	pop	r0
		asm("PUSH R0"); 	// 2 cycle +
      e2:	0f 92       	push	r0
		asm("POP R0"); 		// 2 cycle + =12 cycle for 11.0592MHZ
      e4:	0f 90       	pop	r0
		asm("PUSH R0"); 	// 2 cycle +
      e6:	0f 92       	push	r0
		asm("POP R0"); 		// 2 cycle = 16 cycle = 1us for 16MHz
      e8:	0f 90       	pop	r0

void us_delay(unsigned int us_time)
{
	unsigned int i;

	for(i=0; i<us_time; i++) // 4 cycle +
      ea:	2f 5f       	subi	r18, 0xFF	; 255
      ec:	3f 4f       	sbci	r19, 0xFF	; 255
      ee:	28 17       	cp	r18, r24
      f0:	39 07       	cpc	r19, r25
      f2:	a8 f3       	brcs	.-22     	; 0xde <us_delay+0x6>
		asm("PUSH R0"); 	// 2 cycle +
		asm("POP R0"); 		// 2 cycle + =12 cycle for 11.0592MHZ
		asm("PUSH R0"); 	// 2 cycle +
		asm("POP R0"); 		// 2 cycle = 16 cycle = 1us for 16MHz
	}
}
      f4:	08 95       	ret

000000f6 <ms_delay>:

void ms_delay(unsigned int ms_time)
{
      f6:	0f 93       	push	r16
      f8:	1f 93       	push	r17
      fa:	cf 93       	push	r28
      fc:	df 93       	push	r29
      fe:	8c 01       	movw	r16, r24
    unsigned int i;
    
    for(i=0; i<ms_time;i++)
     100:	c0 e0       	ldi	r28, 0x00	; 0
     102:	d0 e0       	ldi	r29, 0x00	; 0
     104:	05 c0       	rjmp	.+10     	; 0x110 <ms_delay+0x1a>
        us_delay(1000);
     106:	88 ee       	ldi	r24, 0xE8	; 232
     108:	93 e0       	ldi	r25, 0x03	; 3
     10a:	0e 94 6c 00 	call	0xd8	; 0xd8 <us_delay>

void ms_delay(unsigned int ms_time)
{
    unsigned int i;
    
    for(i=0; i<ms_time;i++)
     10e:	21 96       	adiw	r28, 0x01	; 1
     110:	c0 17       	cp	r28, r16
     112:	d1 07       	cpc	r29, r17
     114:	c0 f3       	brcs	.-16     	; 0x106 <ms_delay+0x10>
        us_delay(1000);
}
     116:	df 91       	pop	r29
     118:	cf 91       	pop	r28
     11a:	1f 91       	pop	r17
     11c:	0f 91       	pop	r16
     11e:	08 95       	ret

00000120 <E_Pulse>:
#define EN_0      (PORTG &= 0xFB)

//LCD Functions =================================================
void E_Pulse(void)
{
	EN_1;
     120:	a2 9a       	sbi	0x14, 2	; 20

	us_delay(100);
     122:	84 e6       	ldi	r24, 0x64	; 100
     124:	90 e0       	ldi	r25, 0x00	; 0
     126:	0e 94 6c 00 	call	0xd8	; 0xd8 <us_delay>

	EN_0;
     12a:	a2 98       	cbi	0x14, 2	; 20
}
     12c:	08 95       	ret

0000012e <LCD_init>:

void LCD_init(void)
{
	ms_delay(40);
     12e:	88 e2       	ldi	r24, 0x28	; 40
     130:	90 e0       	ldi	r25, 0x00	; 0
     132:	0e 94 7b 00 	call	0xf6	; 0xf6 <ms_delay>

	PORTC = 0x38;	// Function Set
     136:	88 e3       	ldi	r24, 0x38	; 56
     138:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     13a:	0e 94 90 00 	call	0x120	; 0x120 <E_Pulse>
    us_delay(40);
     13e:	88 e2       	ldi	r24, 0x28	; 40
     140:	90 e0       	ldi	r25, 0x00	; 0
     142:	0e 94 6c 00 	call	0xd8	; 0xd8 <us_delay>

	PORTC = 0x0c; // DisPlay ON/OFF Control
     146:	8c e0       	ldi	r24, 0x0C	; 12
     148:	88 b9       	out	0x08, r24	; 8
	us_delay(40);
     14a:	88 e2       	ldi	r24, 0x28	; 40
     14c:	90 e0       	ldi	r25, 0x00	; 0
     14e:	0e 94 6c 00 	call	0xd8	; 0xd8 <us_delay>
	E_Pulse();
     152:	0e 94 90 00 	call	0x120	; 0x120 <E_Pulse>
	
	PORTC = 0x01; // Display Clear
     156:	81 e0       	ldi	r24, 0x01	; 1
     158:	88 b9       	out	0x08, r24	; 8
	ms_delay(2);
     15a:	82 e0       	ldi	r24, 0x02	; 2
     15c:	90 e0       	ldi	r25, 0x00	; 0
     15e:	0e 94 7b 00 	call	0xf6	; 0xf6 <ms_delay>
	E_Pulse();
     162:	0e 94 90 00 	call	0x120	; 0x120 <E_Pulse>

	PORTC = 0x06; // Entry Mode Set
     166:	86 e0       	ldi	r24, 0x06	; 6
     168:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     16a:	0e 94 90 00 	call	0x120	; 0x120 <E_Pulse>
}
     16e:	08 95       	ret

00000170 <LCD_cmd>:

void LCD_cmd(unsigned char cmd)
{
	LCD_RS_0;
     170:	a0 98       	cbi	0x14, 0	; 20
	LCD_RW_0;
     172:	a1 98       	cbi	0x14, 1	; 20
	PORTC=cmd;
     174:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     176:	0e 94 90 00 	call	0x120	; 0x120 <E_Pulse>
}	
     17a:	08 95       	ret

0000017c <Write_Char>:

void Write_Char(unsigned char buf)
{
	LCD_RS_1;
     17c:	a0 9a       	sbi	0x14, 0	; 20
	LCD_RW_0;
     17e:	a1 98       	cbi	0x14, 1	; 20
	PORTC=buf;
     180:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     182:	0e 94 90 00 	call	0x120	; 0x120 <E_Pulse>
}	
     186:	08 95       	ret

00000188 <LCD_Disp>:

void LCD_Disp(char x,char y)
{
	LCD_RS_0;
     188:	a0 98       	cbi	0x14, 0	; 20
	LCD_RW_0;
     18a:	a1 98       	cbi	0x14, 1	; 20

	if(y==0) PORTC = x + 0x80;
     18c:	66 23       	and	r22, r22
     18e:	11 f4       	brne	.+4      	; 0x194 <LCD_Disp+0xc>
     190:	80 58       	subi	r24, 0x80	; 128
     192:	03 c0       	rjmp	.+6      	; 0x19a <LCD_Disp+0x12>
	else if(y==1) PORTC = x + 0xc0;
     194:	61 30       	cpi	r22, 0x01	; 1
     196:	11 f4       	brne	.+4      	; 0x19c <LCD_Disp+0x14>
     198:	80 54       	subi	r24, 0x40	; 64
     19a:	88 b9       	out	0x08, r24	; 8
	E_Pulse();
     19c:	0e 94 90 00 	call	0x120	; 0x120 <E_Pulse>
}
     1a0:	08 95       	ret

000001a2 <LCD_Write>:
 
void LCD_Write(char x, char y,char *str)
{
     1a2:	ef 92       	push	r14
     1a4:	ff 92       	push	r15
     1a6:	0f 93       	push	r16
     1a8:	1f 93       	push	r17
     1aa:	df 93       	push	r29
     1ac:	cf 93       	push	r28
     1ae:	00 d0       	rcall	.+0      	; 0x1b0 <LCD_Write+0xe>
     1b0:	cd b7       	in	r28, 0x3d	; 61
     1b2:	de b7       	in	r29, 0x3e	; 62
	LCD_Disp(x,y);
     1b4:	49 83       	std	Y+1, r20	; 0x01
     1b6:	5a 83       	std	Y+2, r21	; 0x02
     1b8:	0e 94 c4 00 	call	0x188	; 0x188 <LCD_Disp>
     1bc:	49 81       	ldd	r20, Y+1	; 0x01
     1be:	5a 81       	ldd	r21, Y+2	; 0x02
     1c0:	8a 01       	movw	r16, r20
	while(*str)
     1c2:	02 c0       	rjmp	.+4      	; 0x1c8 <LCD_Write+0x26>
	Write_Char(*str++);
     1c4:	0e 94 be 00 	call	0x17c	; 0x17c <Write_Char>
}
 
void LCD_Write(char x, char y,char *str)
{
	LCD_Disp(x,y);
	while(*str)
     1c8:	f8 01       	movw	r30, r16
     1ca:	81 91       	ld	r24, Z+
     1cc:	8f 01       	movw	r16, r30
     1ce:	88 23       	and	r24, r24
     1d0:	c9 f7       	brne	.-14     	; 0x1c4 <LCD_Write+0x22>
	Write_Char(*str++);
}
     1d2:	0f 90       	pop	r0
     1d4:	0f 90       	pop	r0
     1d6:	cf 91       	pop	r28
     1d8:	df 91       	pop	r29
     1da:	1f 91       	pop	r17
     1dc:	0f 91       	pop	r16
     1de:	ff 90       	pop	r15
     1e0:	ef 90       	pop	r14
     1e2:	08 95       	ret

000001e4 <LCD_Write_char>:

void LCD_Write_char(char x, char y, unsigned char ch)
{
     1e4:	df 93       	push	r29
     1e6:	cf 93       	push	r28
     1e8:	0f 92       	push	r0
     1ea:	cd b7       	in	r28, 0x3d	; 61
     1ec:	de b7       	in	r29, 0x3e	; 62
	LCD_Disp(x,y);
     1ee:	49 83       	std	Y+1, r20	; 0x01
     1f0:	0e 94 c4 00 	call	0x188	; 0x188 <LCD_Disp>
	Write_Char(ch);
     1f4:	49 81       	ldd	r20, Y+1	; 0x01
     1f6:	84 2f       	mov	r24, r20
     1f8:	0e 94 be 00 	call	0x17c	; 0x17c <Write_Char>
}
     1fc:	0f 90       	pop	r0
     1fe:	cf 91       	pop	r28
     200:	df 91       	pop	r29
     202:	08 95       	ret

00000204 <can_init>:
//***************************************************************
void can_init (char baudRate)	// CAN초기화 
{
	unsigned char i, j;
	
	CANGCON |= (1<<SWRES);	// CAN 제어기 리셋
     204:	90 91 d8 00 	lds	r25, 0x00D8
     208:	91 60       	ori	r25, 0x01	; 1
     20a:	90 93 d8 00 	sts	0x00D8, r25
							// CAN General Control Register
  							
	//보레이트 설정 ==============================================
	switch(baudRate){
     20e:	83 30       	cpi	r24, 0x03	; 3
     210:	89 f0       	breq	.+34     	; 0x234 <can_init+0x30>
     212:	84 30       	cpi	r24, 0x04	; 4
     214:	28 f4       	brcc	.+10     	; 0x220 <can_init+0x1c>
     216:	81 30       	cpi	r24, 0x01	; 1
     218:	51 f0       	breq	.+20     	; 0x22e <can_init+0x2a>
     21a:	82 30       	cpi	r24, 0x02	; 2
     21c:	d1 f4       	brne	.+52     	; 0x252 <can_init+0x4e>
     21e:	11 c0       	rjmp	.+34     	; 0x242 <can_init+0x3e>
     220:	85 30       	cpi	r24, 0x05	; 5
     222:	61 f0       	breq	.+24     	; 0x23c <can_init+0x38>
     224:	85 30       	cpi	r24, 0x05	; 5
     226:	40 f0       	brcs	.+16     	; 0x238 <can_init+0x34>
     228:	86 30       	cpi	r24, 0x06	; 6
     22a:	99 f4       	brne	.+38     	; 0x252 <can_init+0x4e>
     22c:	09 c0       	rjmp	.+18     	; 0x240 <can_init+0x3c>
		case b1M:
			CANBT1= 0x00;
     22e:	10 92 e2 00 	sts	0x00E2, r1
     232:	09 c0       	rjmp	.+18     	; 0x246 <can_init+0x42>
			CANBT1= 0x02;
			CANBT2= 0x0c;
			CANBT3= 0x37;			
			break;
		case b250k:
			CANBT1= 0x06;	// CAN보레이트 설정 
     234:	86 e0       	ldi	r24, 0x06	; 6
     236:	05 c0       	rjmp	.+10     	; 0x242 <can_init+0x3e>
			CANBT2= 0x0c;	// bit timing: datasheet 264 (check table)
			CANBT3= 0x37;	// 250kbps, 16 MHz CPU Clock(0.250usec)
			break;
		case b200k:
			CANBT1= 0x08;
     238:	88 e0       	ldi	r24, 0x08	; 8
     23a:	03 c0       	rjmp	.+6      	; 0x242 <can_init+0x3e>
			CANBT2= 0x0c;
			CANBT3= 0x37;
			break;
		case b125k:
			CANBT1= 0x0E;
     23c:	8e e0       	ldi	r24, 0x0E	; 14
     23e:	01 c0       	rjmp	.+2      	; 0x242 <can_init+0x3e>
			CANBT2= 0x0c;
			CANBT3= 0x37;
			break;

		case b100k:
			CANBT1= 0x12;
     240:	82 e1       	ldi	r24, 0x12	; 18
     242:	80 93 e2 00 	sts	0x00E2, r24
			CANBT2= 0x0c;
     246:	8c e0       	ldi	r24, 0x0C	; 12
     248:	80 93 e3 00 	sts	0x00E3, r24
			CANBT3= 0x37;													
     24c:	87 e3       	ldi	r24, 0x37	; 55
     24e:	80 93 e4 00 	sts	0x00E4, r24
// 6. CAN MOb 인터럽트 클리어(CAN MOb 인터럽트 사용하지 않음)
// 7. CAN 제어기 인에이블 모드 설정 
// 8. CAN 제어기 동작 확인 후 초기화 완료  									
//***************************************************************
void can_init (char baudRate)	// CAN초기화 
{
     252:	80 e0       	ldi	r24, 0x00	; 0
			break;
	}
	
	for(i=0; i<15; i++)		// Reset all MObs
	{
		CANPAGE = (i<<4);	// MOBNB3~0
     254:	98 2f       	mov	r25, r24
     256:	92 95       	swap	r25
     258:	90 7f       	andi	r25, 0xF0	; 240
     25a:	90 93 ed 00 	sts	0x00ED, r25
							// MOb Number Select(0~14)
		CANCDMOB = 0;		// ALL Disable MOb
     25e:	10 92 ef 00 	sts	0x00EF, r1
		CANSTMOB = 0;		// Clear status
     262:	10 92 ee 00 	sts	0x00EE, r1
		CANIDT1 = 0;		// Clear ID
     266:	10 92 f3 00 	sts	0x00F3, r1
		CANIDT2 = 0;		// Clear ID
     26a:	10 92 f2 00 	sts	0x00F2, r1
		CANIDT3 = 0;		// Clear ID
     26e:	10 92 f1 00 	sts	0x00F1, r1
		CANIDT4 = 0;		// Clear ID
     272:	10 92 f0 00 	sts	0x00F0, r1
		CANIDM1 = 0;		// Clear mask
     276:	10 92 f7 00 	sts	0x00F7, r1
		CANIDM2 = 0;		// Clear mask
     27a:	10 92 f6 00 	sts	0x00F6, r1
		CANIDM3 = 0;		// Clear mask
     27e:	10 92 f5 00 	sts	0x00F5, r1
		CANIDM4 = 0;		// Clear mask
     282:	10 92 f4 00 	sts	0x00F4, r1

		for(j=0; j<8; j++)
			CANMSG = 0;		// CAN Data Message Register
     286:	10 92 fa 00 	sts	0x00FA, r1
     28a:	10 92 fa 00 	sts	0x00FA, r1
     28e:	10 92 fa 00 	sts	0x00FA, r1
     292:	10 92 fa 00 	sts	0x00FA, r1
     296:	10 92 fa 00 	sts	0x00FA, r1
     29a:	10 92 fa 00 	sts	0x00FA, r1
     29e:	10 92 fa 00 	sts	0x00FA, r1
     2a2:	10 92 fa 00 	sts	0x00FA, r1
			CANBT2= 0x0c;
			CANBT3= 0x37;													
			break;
	}
	
	for(i=0; i<15; i++)		// Reset all MObs
     2a6:	8f 5f       	subi	r24, 0xFF	; 255
     2a8:	8f 30       	cpi	r24, 0x0F	; 15
     2aa:	a1 f6       	brne	.-88     	; 0x254 <can_init+0x50>
			CANMSG = 0;		// CAN Data Message Register
							// Clear data
	}
							
							// Clear CAN interrupt registers
	CANGIE = 0;				// CAN General Interrupt Enable Register 
     2ac:	10 92 db 00 	sts	0x00DB, r1
							// None Interrupts
	CANIE1 = 0;				// CAN Enable INT MOb Registers 1
     2b0:	10 92 df 00 	sts	0x00DF, r1
							// None Interrupts on MObs
	CANIE2 = 0;				// CAN Enable INT MOb Registers 2
     2b4:	10 92 de 00 	sts	0x00DE, r1
							// None Interrupts on MObs
	CANSIT1 = 0;			// CAN Status INT MOb Registers 1
     2b8:	10 92 e1 00 	sts	0x00E1, r1
							// None Interrupts on MObs
	CANSIT2 = 0;			// CAN Status INT MOb Registers 2
     2bc:	10 92 e0 00 	sts	0x00E0, r1
							// None Interrupts on MObs

	//CANGCON = (1<<TTC );	// TTC mode *******************************************
	
	CANGCON |= (1<<ENASTB);	// CAN General Control Register 
     2c0:	80 91 d8 00 	lds	r24, 0x00D8
     2c4:	82 60       	ori	r24, 0x02	; 2
     2c6:	80 93 d8 00 	sts	0x00D8, r24
							// Enable Mode (11 Recessive Bits has Been read)
							// Start CAN interface

	while (!(CANGSTA & (1<<ENFG))); // CAN General Status Register (Enable Flag)
     2ca:	80 91 d9 00 	lds	r24, 0x00D9
     2ce:	82 ff       	sbrs	r24, 2
     2d0:	fc cf       	rjmp	.-8      	; 0x2ca <can_init+0xc6>
									// Wait until module ready
}
     2d2:	08 95       	ret

000002d4 <can_init_8Mhz>:
//***************************************************************
void can_init_8Mhz(char baudRate)	// CAN초기화 
{
	unsigned char i, j;
	
	CANGCON |= (1<<SWRES);	// CAN 제어기 리셋
     2d4:	90 91 d8 00 	lds	r25, 0x00D8
     2d8:	91 60       	ori	r25, 0x01	; 1
     2da:	90 93 d8 00 	sts	0x00D8, r25
							// CAN General Control Register
  							
	//보레이트 설정 ==============================================
	switch(baudRate){
     2de:	83 30       	cpi	r24, 0x03	; 3
     2e0:	c1 f0       	breq	.+48     	; 0x312 <can_init_8Mhz+0x3e>
     2e2:	84 30       	cpi	r24, 0x04	; 4
     2e4:	28 f4       	brcc	.+10     	; 0x2f0 <can_init_8Mhz+0x1c>
     2e6:	81 30       	cpi	r24, 0x01	; 1
     2e8:	51 f0       	breq	.+20     	; 0x2fe <can_init_8Mhz+0x2a>
     2ea:	82 30       	cpi	r24, 0x02	; 2
     2ec:	39 f5       	brne	.+78     	; 0x33c <can_init_8Mhz+0x68>
     2ee:	0e c0       	rjmp	.+28     	; 0x30c <can_init_8Mhz+0x38>
     2f0:	85 30       	cpi	r24, 0x05	; 5
     2f2:	c9 f0       	breq	.+50     	; 0x326 <can_init_8Mhz+0x52>
     2f4:	85 30       	cpi	r24, 0x05	; 5
     2f6:	78 f0       	brcs	.+30     	; 0x316 <can_init_8Mhz+0x42>
     2f8:	86 30       	cpi	r24, 0x06	; 6
     2fa:	01 f5       	brne	.+64     	; 0x33c <can_init_8Mhz+0x68>
     2fc:	16 c0       	rjmp	.+44     	; 0x32a <can_init_8Mhz+0x56>
		case b1M:
			CANBT1= 0x00;
     2fe:	10 92 e2 00 	sts	0x00E2, r1
			CANBT2= 0x04;
     302:	84 e0       	ldi	r24, 0x04	; 4
     304:	80 93 e3 00 	sts	0x00E3, r24
			CANBT3= 0x13;
     308:	83 e1       	ldi	r24, 0x13	; 19
     30a:	16 c0       	rjmp	.+44     	; 0x338 <can_init_8Mhz+0x64>
			break;
		case b500k:
			CANBT1= 0x00;
     30c:	10 92 e2 00 	sts	0x00E2, r1
     310:	0f c0       	rjmp	.+30     	; 0x330 <can_init_8Mhz+0x5c>
			CANBT2= 0x0c;
			CANBT3= 0x37;			
			break;
		case b250k:
			CANBT1= 0x02;	// CAN baud rate set
     312:	82 e0       	ldi	r24, 0x02	; 2
     314:	0b c0       	rjmp	.+22     	; 0x32c <can_init_8Mhz+0x58>
			CANBT2= 0x0c;	// bit timing: datasheet 264 (check table)
			CANBT3= 0x37;	// 250kbps 8 MHz CPU Clock(0.250usec)
			break;
		case b200k:
			CANBT1= 0x02;
     316:	82 e0       	ldi	r24, 0x02	; 2
     318:	80 93 e2 00 	sts	0x00E2, r24
			CANBT2= 0x0e;
     31c:	8e e0       	ldi	r24, 0x0E	; 14
     31e:	80 93 e3 00 	sts	0x00E3, r24
			CANBT3= 0x4b;
     322:	8b e4       	ldi	r24, 0x4B	; 75
     324:	09 c0       	rjmp	.+18     	; 0x338 <can_init_8Mhz+0x64>
			break;
		case b125k:
			CANBT1= 0x06;
     326:	86 e0       	ldi	r24, 0x06	; 6
     328:	01 c0       	rjmp	.+2      	; 0x32c <can_init_8Mhz+0x58>
			CANBT2= 0x0c;
			CANBT3= 0x37;
			break;
		case b100k:
			CANBT1= 0x08;
     32a:	88 e0       	ldi	r24, 0x08	; 8
     32c:	80 93 e2 00 	sts	0x00E2, r24
			CANBT2= 0x0c;
     330:	8c e0       	ldi	r24, 0x0C	; 12
     332:	80 93 e3 00 	sts	0x00E3, r24
			CANBT3= 0x37;													
     336:	87 e3       	ldi	r24, 0x37	; 55
     338:	80 93 e4 00 	sts	0x00E4, r24
// 6. CAN MOb 인터럽트 클리어(CAN MOb 인터럽트 사용하지 않음)
// 7. CAN 제어기 인에이블 모드 설정 
// 8. CAN 제어기 동작 확인 후 초기화 완료  									
//***************************************************************
void can_init_8Mhz(char baudRate)	// CAN초기화 
{
     33c:	80 e0       	ldi	r24, 0x00	; 0
			break;
	}
	
	for(i=0; i<15; i++)		// Reset all MObs
	{
		CANPAGE = (i<<4);	// MOBNB3~0
     33e:	98 2f       	mov	r25, r24
     340:	92 95       	swap	r25
     342:	90 7f       	andi	r25, 0xF0	; 240
     344:	90 93 ed 00 	sts	0x00ED, r25
							// MOb Number Select(0~14)
		CANCDMOB = 0;		// ALL Disable MOb
     348:	10 92 ef 00 	sts	0x00EF, r1
		CANSTMOB = 0;		// Clear status
     34c:	10 92 ee 00 	sts	0x00EE, r1
		CANIDT1 = 0;		// Clear ID
     350:	10 92 f3 00 	sts	0x00F3, r1
		CANIDT2 = 0;		// Clear ID
     354:	10 92 f2 00 	sts	0x00F2, r1
		CANIDT3 = 0;		// Clear ID
     358:	10 92 f1 00 	sts	0x00F1, r1
		CANIDT4 = 0;		// Clear ID
     35c:	10 92 f0 00 	sts	0x00F0, r1
		CANIDM1 = 0;		// Clear mask
     360:	10 92 f7 00 	sts	0x00F7, r1
		CANIDM2 = 0;		// Clear mask
     364:	10 92 f6 00 	sts	0x00F6, r1
		CANIDM3 = 0;		// Clear mask
     368:	10 92 f5 00 	sts	0x00F5, r1
		CANIDM4 = 0;		// Clear mask
     36c:	10 92 f4 00 	sts	0x00F4, r1

		for(j=0; j<8; j++)
			CANMSG = 0;		// CAN Data Message Register
     370:	10 92 fa 00 	sts	0x00FA, r1
     374:	10 92 fa 00 	sts	0x00FA, r1
     378:	10 92 fa 00 	sts	0x00FA, r1
     37c:	10 92 fa 00 	sts	0x00FA, r1
     380:	10 92 fa 00 	sts	0x00FA, r1
     384:	10 92 fa 00 	sts	0x00FA, r1
     388:	10 92 fa 00 	sts	0x00FA, r1
     38c:	10 92 fa 00 	sts	0x00FA, r1
			CANBT2= 0x0c;
			CANBT3= 0x37;													
			break;
	}
	
	for(i=0; i<15; i++)		// Reset all MObs
     390:	8f 5f       	subi	r24, 0xFF	; 255
     392:	8f 30       	cpi	r24, 0x0F	; 15
     394:	a1 f6       	brne	.-88     	; 0x33e <can_init_8Mhz+0x6a>
			CANMSG = 0;		// CAN Data Message Register
							// Clear data
	}
							
							// Clear CAN interrupt registers
	CANGIE = 0;				// CAN General Interrupt Enable Register 
     396:	10 92 db 00 	sts	0x00DB, r1
							// None Interrupts
	CANIE1 = 0;				// CAN Enable INT MOb Registers 1
     39a:	10 92 df 00 	sts	0x00DF, r1
							// None Interrupts on MObs
	CANIE2 = 0;				// CAN Enable INT MOb Registers 2
     39e:	10 92 de 00 	sts	0x00DE, r1
							// None Interrupts on MObs
	CANSIT1 = 0;			// CAN Status INT MOb Registers 1
     3a2:	10 92 e1 00 	sts	0x00E1, r1
							// None Interrupts on MObs
	CANSIT2 = 0;			// CAN Status INT MOb Registers 2
     3a6:	10 92 e0 00 	sts	0x00E0, r1
							// None Interrupts on MObs

	CANGCON = (1<<TTC );	// TTC mode *******************************************
     3aa:	80 e2       	ldi	r24, 0x20	; 32
     3ac:	80 93 d8 00 	sts	0x00D8, r24
	
	CANGCON |= (1<<ENASTB);	// CAN General Control Register 
     3b0:	80 91 d8 00 	lds	r24, 0x00D8
     3b4:	82 60       	ori	r24, 0x02	; 2
     3b6:	80 93 d8 00 	sts	0x00D8, r24
							// Enable Mode (11 Recessive Bits has Been read)
							// Start CAN interface

	while (!(CANGSTA & (1<<ENFG))); // CAN General Status Register (Enable Flag)
     3ba:	80 91 d9 00 	lds	r24, 0x00D9
     3be:	82 ff       	sbrs	r24, 2
     3c0:	fc cf       	rjmp	.-8      	; 0x3ba <can_init_8Mhz+0xe6>
									// Wait until module ready
}
     3c2:	08 95       	ret

000003c4 <can_tx>:
//		obj; MOb 번호 
//		msg; 메시지 구조체 
//		rtr; RTR r결정(0; 데이터 프레임, 1; 리모트 프레임)	
//***************************************************************
char can_tx (unsigned char obj, struct MOb *msg, char rtr)	// CAN transmission
{
     3c4:	fb 01       	movw	r30, r22
     3c6:	64 2f       	mov	r22, r20
	//usart1_transmit_string("\rCAn loop in\n");

	char send_result = _SEND_FAIL;
	unsigned char i;	
	unsigned long can_id= msg->id;
     3c8:	20 81       	ld	r18, Z
     3ca:	31 81       	ldd	r19, Z+1	; 0x01
     3cc:	42 81       	ldd	r20, Z+2	; 0x02
     3ce:	53 81       	ldd	r21, Z+3	; 0x03
	
								// Enable MOb1, auto increment index, start with index = 0
	CANPAGE = (obj<<4);			// CAN Page MOb Register
     3d0:	82 95       	swap	r24
     3d2:	80 7f       	andi	r24, 0xF0	; 240
     3d4:	80 93 ed 00 	sts	0x00ED, r24
								// MOb Number Select

	//usart1_transmit_string("\rPAGE Clear\n");

	CANSTMOB = 0x00;
     3d8:	10 92 ee 00 	sts	0x00EE, r1
	CANCDMOB = 0x00;
     3dc:	10 92 ef 00 	sts	0x00EF, r1
	
	//usart1_transmit_string("\rMOb Clear\n");

	if(msg->ide== 0x00)	// standard
     3e0:	85 81       	ldd	r24, Z+5	; 0x05
     3e2:	88 23       	and	r24, r24
     3e4:	a1 f4       	brne	.+40     	; 0x40e <can_tx+0x4a>
	{
		CANIDT1= (unsigned char)(can_id>>3);
     3e6:	da 01       	movw	r26, r20
     3e8:	c9 01       	movw	r24, r18
     3ea:	33 e0       	ldi	r19, 0x03	; 3
     3ec:	b6 95       	lsr	r27
     3ee:	a7 95       	ror	r26
     3f0:	97 95       	ror	r25
     3f2:	87 95       	ror	r24
     3f4:	3a 95       	dec	r19
     3f6:	d1 f7       	brne	.-12     	; 0x3ec <can_tx+0x28>
     3f8:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(can_id<<5);
     3fc:	22 95       	swap	r18
     3fe:	22 0f       	add	r18, r18
     400:	20 7e       	andi	r18, 0xE0	; 224
     402:	20 93 f2 00 	sts	0x00F2, r18

		CANCDMOB &= ~0x10;		// Set IDE bit 2.0A 11bits
     406:	80 91 ef 00 	lds	r24, 0x00EF
     40a:	8f 7e       	andi	r24, 0xEF	; 239
     40c:	29 c0       	rjmp	.+82     	; 0x460 <can_tx+0x9c>
		//usart1_transmit_string("\rstandard\n");
	}
	else	// extended
	{
		CANIDT1= (unsigned char)(can_id>>21);
     40e:	da 01       	movw	r26, r20
     410:	c9 01       	movw	r24, r18
     412:	75 e1       	ldi	r23, 0x15	; 21
     414:	b6 95       	lsr	r27
     416:	a7 95       	ror	r26
     418:	97 95       	ror	r25
     41a:	87 95       	ror	r24
     41c:	7a 95       	dec	r23
     41e:	d1 f7       	brne	.-12     	; 0x414 <can_tx+0x50>
     420:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(can_id>>13);
     424:	da 01       	movw	r26, r20
     426:	c9 01       	movw	r24, r18
     428:	7d e0       	ldi	r23, 0x0D	; 13
     42a:	b6 95       	lsr	r27
     42c:	a7 95       	ror	r26
     42e:	97 95       	ror	r25
     430:	87 95       	ror	r24
     432:	7a 95       	dec	r23
     434:	d1 f7       	brne	.-12     	; 0x42a <can_tx+0x66>
     436:	80 93 f2 00 	sts	0x00F2, r24
		CANIDT3= (unsigned char)(can_id>>5);
     43a:	da 01       	movw	r26, r20
     43c:	c9 01       	movw	r24, r18
     43e:	35 e0       	ldi	r19, 0x05	; 5
     440:	b6 95       	lsr	r27
     442:	a7 95       	ror	r26
     444:	97 95       	ror	r25
     446:	87 95       	ror	r24
     448:	3a 95       	dec	r19
     44a:	d1 f7       	brne	.-12     	; 0x440 <can_tx+0x7c>
     44c:	80 93 f1 00 	sts	0x00F1, r24
		CANIDT4= (unsigned char)(can_id<<3);
     450:	22 0f       	add	r18, r18
     452:	22 0f       	add	r18, r18
     454:	22 0f       	add	r18, r18
     456:	20 93 f0 00 	sts	0x00F0, r18

		CANCDMOB |= 0x10;		// Set IDE bit 2.0B 29bits
     45a:	80 91 ef 00 	lds	r24, 0x00EF
     45e:	80 61       	ori	r24, 0x10	; 16
     460:	80 93 ef 00 	sts	0x00EF, r24
	//	usart1_transmit_string("\rExtended\n");
	}

	CANCDMOB |= (msg->dlc<<DLC0);	// set data length
     464:	80 91 ef 00 	lds	r24, 0x00EF
     468:	96 81       	ldd	r25, Z+6	; 0x06
     46a:	89 2b       	or	r24, r25
     46c:	80 93 ef 00 	sts	0x00EF, r24

	//usart1_transmit_string("\rDLC Clear\n");	

	CANIDT4 |= (rtr & 0x04);     // RTRTAG 설정;
     470:	80 91 f0 00 	lds	r24, 0x00F0
     474:	64 70       	andi	r22, 0x04	; 4
     476:	68 2b       	or	r22, r24
     478:	60 93 f0 00 	sts	0x00F0, r22

	CANIDT4 &= ~0x02;		   // RB1TAG=0;
     47c:	80 91 f0 00 	lds	r24, 0x00F0
     480:	8d 7f       	andi	r24, 0xFD	; 253
     482:	80 93 f0 00 	sts	0x00F0, r24
	CANIDT4 &= ~0x01;		   // RB0TAG=1;
     486:	80 91 f0 00 	lds	r24, 0x00F0
     48a:	8e 7f       	andi	r24, 0xFE	; 254
     48c:	80 93 f0 00 	sts	0x00F0, r24

	//usart1_transmit_string("\rRTR Clear\n");	

	//put data in mailbox
	for(i=0; i<msg->dlc; i++)
     490:	80 e0       	ldi	r24, 0x00	; 0
     492:	09 c0       	rjmp	.+18     	; 0x4a6 <can_tx+0xe2>
		CANMSG = msg->data[i];	// full message 
     494:	df 01       	movw	r26, r30
     496:	a8 0f       	add	r26, r24
     498:	b1 1d       	adc	r27, r1
     49a:	17 96       	adiw	r26, 0x07	; 7
     49c:	9c 91       	ld	r25, X
     49e:	17 97       	sbiw	r26, 0x07	; 7
     4a0:	90 93 fa 00 	sts	0x00FA, r25
	CANIDT4 &= ~0x01;		   // RB0TAG=1;

	//usart1_transmit_string("\rRTR Clear\n");	

	//put data in mailbox
	for(i=0; i<msg->dlc; i++)
     4a4:	8f 5f       	subi	r24, 0xFF	; 255
     4a6:	96 81       	ldd	r25, Z+6	; 0x06
     4a8:	89 17       	cp	r24, r25
     4aa:	a0 f3       	brcs	.-24     	; 0x494 <can_tx+0xd0>
		CANMSG = msg->data[i];	// full message 

	//usart1_transmit_string("\rMSG Clear\n");	

	//enable transmission		
	CANCDMOB |= (1<<CONMOB0);
     4ac:	80 91 ef 00 	lds	r24, 0x00EF
     4b0:	80 64       	ori	r24, 0x40	; 64
     4b2:	80 93 ef 00 	sts	0x00EF, r24

	//usart1_transmit_string("\renable transmissionr\n");	

	while (!(CANSTMOB & (1<<TXOK)));	// check tx ok
     4b6:	80 91 ee 00 	lds	r24, 0x00EE
     4ba:	86 ff       	sbrs	r24, 6
     4bc:	fc cf       	rjmp	.-8      	; 0x4b6 <can_tx+0xf2>

	// monitoring with serial com
	//usart1_transmit_string("\rTXOK\n");

	//reset flag
	CANSTMOB &= ~(1<<TXOK);
     4be:	80 91 ee 00 	lds	r24, 0x00EE
     4c2:	8f 7b       	andi	r24, 0xBF	; 191
     4c4:	80 93 ee 00 	sts	0x00EE, r24

	return(send_result);
}
     4c8:	81 e0       	ldi	r24, 0x01	; 1
     4ca:	08 95       	ret

000004cc <can_rx>:
// 5. IDE 수신 처리 
// 6. DLC 수신 처리 
// 7. Data 수신 처리 
//***************************************************************
char can_rx(unsigned char obj, struct MOb *msg)		
{
     4cc:	ff 92       	push	r15
     4ce:	0f 93       	push	r16
     4d0:	1f 93       	push	r17
     4d2:	fb 01       	movw	r30, r22
	char rece_result = _RECE_FAIL;
	unsigned char i;	
	unsigned long can_id= 0;
	
	CANPAGE = (obj<<4);				// 수신 MOb 선택 
     4d4:	82 95       	swap	r24
     4d6:	80 7f       	andi	r24, 0xF0	; 240
     4d8:	80 93 ed 00 	sts	0x00ED, r24
	//usart1_transmit_string("\rRX MOb #");
	//usart1_transmit(obj+0x30);
	//usart1_transmit_string("\r\n");

	// 수신 완료될 때까지 대기함 
	while(!(CANSTMOB&(1<<RXOK)));
     4dc:	80 91 ee 00 	lds	r24, 0x00EE
     4e0:	85 ff       	sbrs	r24, 5
     4e2:	fc cf       	rjmp	.-8      	; 0x4dc <can_rx+0x10>
	// get CANIDT and CANCDMOB and CANMSg
	//usart1_transmit_string("\rRXOK\n");
	rece_result = _RECE_OK;

	// 표준 혹은 확장 포맷에 맞추어 ID, IDE 결정 
	if((CANCDMOB & 0x10) == 0x00){			// IDE standard ?
     4e4:	80 91 ef 00 	lds	r24, 0x00EF
     4e8:	84 fd       	sbrc	r24, 4
     4ea:	1b c0       	rjmp	.+54     	; 0x522 <can_rx+0x56>
		msg->ide= STD;
     4ec:	15 82       	std	Z+5, r1	; 0x05
		can_id  = ((unsigned long)CANIDT1)<<8;
     4ee:	80 91 f3 00 	lds	r24, 0x00F3
     4f2:	90 e0       	ldi	r25, 0x00	; 0
     4f4:	a0 e0       	ldi	r26, 0x00	; 0
     4f6:	b0 e0       	ldi	r27, 0x00	; 0
     4f8:	ba 2f       	mov	r27, r26
     4fa:	a9 2f       	mov	r26, r25
     4fc:	98 2f       	mov	r25, r24
     4fe:	88 27       	eor	r24, r24
		can_id |= ((unsigned long)CANIDT2);
     500:	20 91 f2 00 	lds	r18, 0x00F2
     504:	30 e0       	ldi	r19, 0x00	; 0
     506:	40 e0       	ldi	r20, 0x00	; 0
     508:	50 e0       	ldi	r21, 0x00	; 0
     50a:	82 2b       	or	r24, r18
     50c:	93 2b       	or	r25, r19
     50e:	a4 2b       	or	r26, r20
     510:	b5 2b       	or	r27, r21
		can_id>>=5;
     512:	05 e0       	ldi	r16, 0x05	; 5
     514:	b6 95       	lsr	r27
     516:	a7 95       	ror	r26
     518:	97 95       	ror	r25
     51a:	87 95       	ror	r24
     51c:	0a 95       	dec	r16
     51e:	d1 f7       	brne	.-12     	; 0x514 <can_rx+0x48>
     520:	35 c0       	rjmp	.+106    	; 0x58c <can_rx+0xc0>
		//usart1_transmit_string("\rRx Standard\n");
	}
	else{
		msg->ide= EXT;
     522:	81 e0       	ldi	r24, 0x01	; 1
     524:	85 83       	std	Z+5, r24	; 0x05
		can_id  = ((unsigned long)CANIDT1)<<24;
     526:	80 91 f3 00 	lds	r24, 0x00F3
     52a:	90 e0       	ldi	r25, 0x00	; 0
     52c:	a0 e0       	ldi	r26, 0x00	; 0
     52e:	b0 e0       	ldi	r27, 0x00	; 0
     530:	b8 2f       	mov	r27, r24
     532:	aa 27       	eor	r26, r26
     534:	99 27       	eor	r25, r25
     536:	88 27       	eor	r24, r24
		can_id |= ((unsigned long)CANIDT2)<<16;
     538:	00 91 f2 00 	lds	r16, 0x00F2
		can_id |= ((unsigned long)CANIDT3)<<8;
     53c:	f0 90 f1 00 	lds	r15, 0x00F1
		can_id |= ((unsigned long)CANIDT4);
     540:	40 91 f0 00 	lds	r20, 0x00F0
		//usart1_transmit_string("\rRx Standard\n");
	}
	else{
		msg->ide= EXT;
		can_id  = ((unsigned long)CANIDT1)<<24;
		can_id |= ((unsigned long)CANIDT2)<<16;
     544:	10 e0       	ldi	r17, 0x00	; 0
     546:	20 e0       	ldi	r18, 0x00	; 0
     548:	30 e0       	ldi	r19, 0x00	; 0
     54a:	98 01       	movw	r18, r16
     54c:	11 27       	eor	r17, r17
     54e:	00 27       	eor	r16, r16
     550:	80 2b       	or	r24, r16
     552:	91 2b       	or	r25, r17
     554:	a2 2b       	or	r26, r18
     556:	b3 2b       	or	r27, r19
		can_id |= ((unsigned long)CANIDT3)<<8;
		can_id |= ((unsigned long)CANIDT4);
     558:	50 e0       	ldi	r21, 0x00	; 0
     55a:	60 e0       	ldi	r22, 0x00	; 0
     55c:	70 e0       	ldi	r23, 0x00	; 0
	}
	else{
		msg->ide= EXT;
		can_id  = ((unsigned long)CANIDT1)<<24;
		can_id |= ((unsigned long)CANIDT2)<<16;
		can_id |= ((unsigned long)CANIDT3)<<8;
     55e:	84 2b       	or	r24, r20
     560:	95 2b       	or	r25, r21
     562:	a6 2b       	or	r26, r22
     564:	b7 2b       	or	r27, r23
     566:	2f 2d       	mov	r18, r15
     568:	30 e0       	ldi	r19, 0x00	; 0
     56a:	40 e0       	ldi	r20, 0x00	; 0
     56c:	50 e0       	ldi	r21, 0x00	; 0
     56e:	54 2f       	mov	r21, r20
     570:	43 2f       	mov	r20, r19
     572:	32 2f       	mov	r19, r18
     574:	22 27       	eor	r18, r18
		can_id |= ((unsigned long)CANIDT4);
     576:	82 2b       	or	r24, r18
     578:	93 2b       	or	r25, r19
     57a:	a4 2b       	or	r26, r20
     57c:	b5 2b       	or	r27, r21
		can_id>>=3;
     57e:	43 e0       	ldi	r20, 0x03	; 3
     580:	b6 95       	lsr	r27
     582:	a7 95       	ror	r26
     584:	97 95       	ror	r25
     586:	87 95       	ror	r24
     588:	4a 95       	dec	r20
     58a:	d1 f7       	brne	.-12     	; 0x580 <can_rx+0xb4>
		//usart1_transmit_string("\rRx Extended\n");
	}
	msg->id= can_id;			// 구조체 변수로 CANID 대입 
     58c:	80 83       	st	Z, r24
     58e:	91 83       	std	Z+1, r25	; 0x01
     590:	a2 83       	std	Z+2, r26	; 0x02
     592:	b3 83       	std	Z+3, r27	; 0x03

	msg->rtr= CANIDT4 & 0x04;   
     594:	80 91 f0 00 	lds	r24, 0x00F0
     598:	84 70       	andi	r24, 0x04	; 4
     59a:	84 83       	std	Z+4, r24	; 0x04

	msg->dlc= CANCDMOB & 0x0f;	// 수신 메시지 길이 구조체 변수에 대입 
     59c:	80 91 ef 00 	lds	r24, 0x00EF
     5a0:	8f 70       	andi	r24, 0x0F	; 15
     5a2:	86 83       	std	Z+6, r24	; 0x06

	// get data
	for(i=0; i<(CANCDMOB&0xf); i++){
     5a4:	40 e0       	ldi	r20, 0x00	; 0
     5a6:	09 c0       	rjmp	.+18     	; 0x5ba <can_rx+0xee>
		msg->data[i] = CANMSG;	// 메시지 데이터 배열에 저장 
     5a8:	80 91 fa 00 	lds	r24, 0x00FA
     5ac:	2e 0f       	add	r18, r30
     5ae:	3f 1f       	adc	r19, r31
     5b0:	d9 01       	movw	r26, r18
     5b2:	17 96       	adiw	r26, 0x07	; 7
     5b4:	8c 93       	st	X, r24
     5b6:	17 97       	sbiw	r26, 0x07	; 7
	msg->rtr= CANIDT4 & 0x04;   

	msg->dlc= CANCDMOB & 0x0f;	// 수신 메시지 길이 구조체 변수에 대입 

	// get data
	for(i=0; i<(CANCDMOB&0xf); i++){
     5b8:	4f 5f       	subi	r20, 0xFF	; 255
     5ba:	24 2f       	mov	r18, r20
     5bc:	30 e0       	ldi	r19, 0x00	; 0
     5be:	80 91 ef 00 	lds	r24, 0x00EF
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	8f 70       	andi	r24, 0x0F	; 15
     5c6:	90 70       	andi	r25, 0x00	; 0
     5c8:	28 17       	cp	r18, r24
     5ca:	39 07       	cpc	r19, r25
     5cc:	6c f3       	brlt	.-38     	; 0x5a8 <can_rx+0xdc>
		msg->data[i] = CANMSG;	// 메시지 데이터 배열에 저장 
	}

	// rx init 
	CANSTMOB = 0x00;			// 상태 초기 화 
     5ce:	10 92 ee 00 	sts	0x00EE, r1

	// enable reception mode and ide set
	CANCDMOB |= (1<<CONMOB1); 	// 수신 IDE 유지하고 수신 모드 설정
     5d2:	80 91 ef 00 	lds	r24, 0x00EF
     5d6:	80 68       	ori	r24, 0x80	; 128
     5d8:	80 93 ef 00 	sts	0x00EF, r24

	// reset flag
	CANSTMOB &= ~(1<<RXOK);		// 수신대기 
     5dc:	80 91 ee 00 	lds	r24, 0x00EE
     5e0:	8f 7d       	andi	r24, 0xDF	; 223
     5e2:	80 93 ee 00 	sts	0x00EE, r24

	return(rece_result);
}
     5e6:	81 e0       	ldi	r24, 0x01	; 1
     5e8:	1f 91       	pop	r17
     5ea:	0f 91       	pop	r16
     5ec:	ff 90       	pop	r15
     5ee:	08 95       	ret

000005f0 <can_rx_set>:
//		idmask; CAN ID 수신 마스크 
//		rtrIdemask; RTR 비트와 IDE 마스크 			
//****************************************************************/
void can_rx_set(char obj, unsigned long id, char ide, unsigned char dlc, 
				unsigned long idmask, unsigned char rtrIdemask)
{
     5f0:	af 92       	push	r10
     5f2:	cf 92       	push	r12
     5f4:	df 92       	push	r13
     5f6:	ef 92       	push	r14
     5f8:	ff 92       	push	r15
     5fa:	0f 93       	push	r16
	CANPAGE = obj<<4;		// set MOb number
     5fc:	82 95       	swap	r24
     5fe:	80 7f       	andi	r24, 0xF0	; 240
     600:	80 93 ed 00 	sts	0x00ED, r24

	CANSTMOB = 0x00;		// clear status
     604:	10 92 ee 00 	sts	0x00EE, r1

	if(ide== STD)			// standard
     608:	22 23       	and	r18, r18
     60a:	39 f5       	brne	.+78     	; 0x65a <can_rx_set+0x6a>
	{
		CANIDT1= (unsigned char)(id>>3);
     60c:	db 01       	movw	r26, r22
     60e:	ca 01       	movw	r24, r20
     610:	33 e0       	ldi	r19, 0x03	; 3
     612:	b6 95       	lsr	r27
     614:	a7 95       	ror	r26
     616:	97 95       	ror	r25
     618:	87 95       	ror	r24
     61a:	3a 95       	dec	r19
     61c:	d1 f7       	brne	.-12     	; 0x612 <can_rx_set+0x22>
     61e:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(id<<5);
     622:	42 95       	swap	r20
     624:	44 0f       	add	r20, r20
     626:	40 7e       	andi	r20, 0xE0	; 224
     628:	40 93 f2 00 	sts	0x00F2, r20

		CANIDM1= (unsigned char)(idmask>>3);
     62c:	d7 01       	movw	r26, r14
     62e:	c6 01       	movw	r24, r12
     630:	23 e0       	ldi	r18, 0x03	; 3
     632:	b6 95       	lsr	r27
     634:	a7 95       	ror	r26
     636:	97 95       	ror	r25
     638:	87 95       	ror	r24
     63a:	2a 95       	dec	r18
     63c:	d1 f7       	brne	.-12     	; 0x632 <can_rx_set+0x42>
     63e:	80 93 f7 00 	sts	0x00F7, r24
		CANIDM2= (unsigned char)(idmask<<5);
     642:	c2 94       	swap	r12
     644:	cc 0c       	add	r12, r12
     646:	a0 ee       	ldi	r26, 0xE0	; 224
     648:	ca 22       	and	r12, r26
     64a:	c0 92 f6 00 	sts	0x00F6, r12
		CANIDM4=0;
     64e:	10 92 f4 00 	sts	0x00F4, r1

		CANCDMOB &= ~0x10;	// clear IDE =0, standard 11 bits
     652:	80 91 ef 00 	lds	r24, 0x00EF
     656:	8f 7e       	andi	r24, 0xEF	; 239
     658:	4f c0       	rjmp	.+158    	; 0x6f8 <can_rx_set+0x108>

		//usart1_transmit_string("\rRx Standard Set\n");
	}
	else					// extended
	{
		CANIDT1= (unsigned char)(id>>21);
     65a:	db 01       	movw	r26, r22
     65c:	ca 01       	movw	r24, r20
     65e:	f5 e1       	ldi	r31, 0x15	; 21
     660:	b6 95       	lsr	r27
     662:	a7 95       	ror	r26
     664:	97 95       	ror	r25
     666:	87 95       	ror	r24
     668:	fa 95       	dec	r31
     66a:	d1 f7       	brne	.-12     	; 0x660 <can_rx_set+0x70>
     66c:	80 93 f3 00 	sts	0x00F3, r24
		CANIDT2= (unsigned char)(id>>13);
     670:	db 01       	movw	r26, r22
     672:	ca 01       	movw	r24, r20
     674:	ed e0       	ldi	r30, 0x0D	; 13
     676:	b6 95       	lsr	r27
     678:	a7 95       	ror	r26
     67a:	97 95       	ror	r25
     67c:	87 95       	ror	r24
     67e:	ea 95       	dec	r30
     680:	d1 f7       	brne	.-12     	; 0x676 <can_rx_set+0x86>
     682:	80 93 f2 00 	sts	0x00F2, r24
		CANIDT3= (unsigned char)(id>>5);
     686:	db 01       	movw	r26, r22
     688:	ca 01       	movw	r24, r20
     68a:	65 e0       	ldi	r22, 0x05	; 5
     68c:	b6 95       	lsr	r27
     68e:	a7 95       	ror	r26
     690:	97 95       	ror	r25
     692:	87 95       	ror	r24
     694:	6a 95       	dec	r22
     696:	d1 f7       	brne	.-12     	; 0x68c <can_rx_set+0x9c>
     698:	80 93 f1 00 	sts	0x00F1, r24
		CANIDT4= (unsigned char)(id<<3);
     69c:	44 0f       	add	r20, r20
     69e:	44 0f       	add	r20, r20
     6a0:	44 0f       	add	r20, r20
     6a2:	40 93 f0 00 	sts	0x00F0, r20

		CANIDM1= (unsigned char)(idmask>>21);
     6a6:	d7 01       	movw	r26, r14
     6a8:	c6 01       	movw	r24, r12
     6aa:	55 e1       	ldi	r21, 0x15	; 21
     6ac:	b6 95       	lsr	r27
     6ae:	a7 95       	ror	r26
     6b0:	97 95       	ror	r25
     6b2:	87 95       	ror	r24
     6b4:	5a 95       	dec	r21
     6b6:	d1 f7       	brne	.-12     	; 0x6ac <can_rx_set+0xbc>
     6b8:	80 93 f7 00 	sts	0x00F7, r24
		CANIDM2= (unsigned char)(idmask>>13);
     6bc:	d7 01       	movw	r26, r14
     6be:	c6 01       	movw	r24, r12
     6c0:	4d e0       	ldi	r20, 0x0D	; 13
     6c2:	b6 95       	lsr	r27
     6c4:	a7 95       	ror	r26
     6c6:	97 95       	ror	r25
     6c8:	87 95       	ror	r24
     6ca:	4a 95       	dec	r20
     6cc:	d1 f7       	brne	.-12     	; 0x6c2 <can_rx_set+0xd2>
     6ce:	80 93 f6 00 	sts	0x00F6, r24
		CANIDM3= (unsigned char)(idmask>>5);
     6d2:	d7 01       	movw	r26, r14
     6d4:	c6 01       	movw	r24, r12
     6d6:	35 e0       	ldi	r19, 0x05	; 5
     6d8:	b6 95       	lsr	r27
     6da:	a7 95       	ror	r26
     6dc:	97 95       	ror	r25
     6de:	87 95       	ror	r24
     6e0:	3a 95       	dec	r19
     6e2:	d1 f7       	brne	.-12     	; 0x6d8 <can_rx_set+0xe8>
     6e4:	80 93 f5 00 	sts	0x00F5, r24
		CANIDM4= (unsigned char)(idmask<<3);
     6e8:	cc 0c       	add	r12, r12
     6ea:	cc 0c       	add	r12, r12
     6ec:	cc 0c       	add	r12, r12
     6ee:	c0 92 f4 00 	sts	0x00F4, r12

		CANCDMOB |= 0x10;	// set IDE =1, extended 29 bits
     6f2:	80 91 ef 00 	lds	r24, 0x00EF
     6f6:	80 61       	ori	r24, 0x10	; 16
     6f8:	80 93 ef 00 	sts	0x00EF, r24

		//usart1_transmit_string("\rRx Extended Set\n");
	}
	CANCDMOB |= (dlc & 0x0f);		// set data length
     6fc:	80 91 ef 00 	lds	r24, 0x00EF
     700:	0f 70       	andi	r16, 0x0F	; 15
     702:	08 2b       	or	r16, r24
     704:	00 93 ef 00 	sts	0x00EF, r16

	CANIDM4 |= (unsigned char)(rtrIdemask & 0x07);
     708:	90 91 f4 00 	lds	r25, 0x00F4
     70c:	8a 2d       	mov	r24, r10
     70e:	87 70       	andi	r24, 0x07	; 7
     710:	89 2b       	or	r24, r25
     712:	80 93 f4 00 	sts	0x00F4, r24
//	CANIDM4 &= ~0x04;		// RTRMSK= 1/0 enable comparison (Data receive)
//	CANIDM4 &= ~0x02;		// recommended
//	CANIDM4 &= ~0x01;		// IDEMSK= 1/0 enable comparison (IDE receive)

	CANCDMOB |= 0x80;		// receive enable 
     716:	80 91 ef 00 	lds	r24, 0x00EF
     71a:	80 68       	ori	r24, 0x80	; 128
     71c:	80 93 ef 00 	sts	0x00EF, r24
}
     720:	0f 91       	pop	r16
     722:	ff 90       	pop	r15
     724:	ef 90       	pop	r14
     726:	df 90       	pop	r13
     728:	cf 90       	pop	r12
     72a:	af 90       	pop	r10
     72c:	08 95       	ret

0000072e <can_int_rx_set>:
//  7. 수신 모드 설정 
//****************************************************************/
void can_int_rx_set(char obj, unsigned long id, char rplvIde, 
					unsigned char dlc, unsigned long idmask, 
					unsigned char rtrIdemask)
{
     72e:	af 92       	push	r10
     730:	cf 92       	push	r12
     732:	df 92       	push	r13
     734:	ef 92       	push	r14
     736:	ff 92       	push	r15
     738:	0f 93       	push	r16
     73a:	1f 93       	push	r17
     73c:	90 2f       	mov	r25, r16
	CANPAGE = obj<<4;		// set MOb number
     73e:	38 2f       	mov	r19, r24
     740:	32 95       	swap	r19
     742:	30 7f       	andi	r19, 0xF0	; 240
     744:	30 93 ed 00 	sts	0x00ED, r19

	CANSTMOB = 0x00;		// clear status
     748:	10 92 ee 00 	sts	0x00EE, r1

	if(rplvIde & 0x02)	
     74c:	21 ff       	sbrs	r18, 1
     74e:	04 c0       	rjmp	.+8      	; 0x758 <can_int_rx_set+0x2a>
		CANCDMOB |= 0x20;			// RPLV set, 자동 응답 모드 설정 
     750:	30 91 ef 00 	lds	r19, 0x00EF
     754:	30 62       	ori	r19, 0x20	; 32
     756:	03 c0       	rjmp	.+6      	; 0x75e <can_int_rx_set+0x30>
	else
		CANCDMOB &= ~0x20;			// RPLV clear
     758:	30 91 ef 00 	lds	r19, 0x00EF
     75c:	3f 7d       	andi	r19, 0xDF	; 223
     75e:	30 93 ef 00 	sts	0x00EF, r19

	if(( rplvIde & 0x01) == STD)			// standard
     762:	20 fd       	sbrc	r18, 0
     764:	27 c0       	rjmp	.+78     	; 0x7b4 <can_int_rx_set+0x86>
	{
		CANIDT1= (unsigned char)(id>>3);
     766:	8a 01       	movw	r16, r20
     768:	9b 01       	movw	r18, r22
     76a:	53 e0       	ldi	r21, 0x03	; 3
     76c:	36 95       	lsr	r19
     76e:	27 95       	ror	r18
     770:	17 95       	ror	r17
     772:	07 95       	ror	r16
     774:	5a 95       	dec	r21
     776:	d1 f7       	brne	.-12     	; 0x76c <can_int_rx_set+0x3e>
     778:	00 93 f3 00 	sts	0x00F3, r16
		CANIDT2= (unsigned char)(id<<5);
     77c:	42 95       	swap	r20
     77e:	44 0f       	add	r20, r20
     780:	40 7e       	andi	r20, 0xE0	; 224
     782:	40 93 f2 00 	sts	0x00F2, r20

		CANIDM1= (unsigned char)(idmask>>3);
     786:	a7 01       	movw	r20, r14
     788:	96 01       	movw	r18, r12
     78a:	03 e0       	ldi	r16, 0x03	; 3
     78c:	56 95       	lsr	r21
     78e:	47 95       	ror	r20
     790:	37 95       	ror	r19
     792:	27 95       	ror	r18
     794:	0a 95       	dec	r16
     796:	d1 f7       	brne	.-12     	; 0x78c <can_int_rx_set+0x5e>
     798:	20 93 f7 00 	sts	0x00F7, r18
		CANIDM2= (unsigned char)(idmask<<5);
     79c:	c2 94       	swap	r12
     79e:	cc 0c       	add	r12, r12
     7a0:	10 ee       	ldi	r17, 0xE0	; 224
     7a2:	c1 22       	and	r12, r17
     7a4:	c0 92 f6 00 	sts	0x00F6, r12
		CANIDM4=0;
     7a8:	10 92 f4 00 	sts	0x00F4, r1

		CANCDMOB &= ~0x10;	// clear IDE =0, standard 11 bits
     7ac:	20 91 ef 00 	lds	r18, 0x00EF
     7b0:	2f 7e       	andi	r18, 0xEF	; 239
     7b2:	4f c0       	rjmp	.+158    	; 0x852 <can_int_rx_set+0x124>

		//usart1_transmit_string("\rRx Standard Set\n");
	}
	else					// extended
	{
		CANIDT1= (unsigned char)(id>>21);
     7b4:	8a 01       	movw	r16, r20
     7b6:	9b 01       	movw	r18, r22
     7b8:	b5 e1       	ldi	r27, 0x15	; 21
     7ba:	36 95       	lsr	r19
     7bc:	27 95       	ror	r18
     7be:	17 95       	ror	r17
     7c0:	07 95       	ror	r16
     7c2:	ba 95       	dec	r27
     7c4:	d1 f7       	brne	.-12     	; 0x7ba <can_int_rx_set+0x8c>
     7c6:	00 93 f3 00 	sts	0x00F3, r16
		CANIDT2= (unsigned char)(id>>13);
     7ca:	8a 01       	movw	r16, r20
     7cc:	9b 01       	movw	r18, r22
     7ce:	ad e0       	ldi	r26, 0x0D	; 13
     7d0:	36 95       	lsr	r19
     7d2:	27 95       	ror	r18
     7d4:	17 95       	ror	r17
     7d6:	07 95       	ror	r16
     7d8:	aa 95       	dec	r26
     7da:	d1 f7       	brne	.-12     	; 0x7d0 <can_int_rx_set+0xa2>
     7dc:	00 93 f2 00 	sts	0x00F2, r16
		CANIDT3= (unsigned char)(id>>5);
     7e0:	8a 01       	movw	r16, r20
     7e2:	9b 01       	movw	r18, r22
     7e4:	f5 e0       	ldi	r31, 0x05	; 5
     7e6:	36 95       	lsr	r19
     7e8:	27 95       	ror	r18
     7ea:	17 95       	ror	r17
     7ec:	07 95       	ror	r16
     7ee:	fa 95       	dec	r31
     7f0:	d1 f7       	brne	.-12     	; 0x7e6 <can_int_rx_set+0xb8>
     7f2:	00 93 f1 00 	sts	0x00F1, r16
		CANIDT4= (unsigned char)(id<<3);
     7f6:	44 0f       	add	r20, r20
     7f8:	44 0f       	add	r20, r20
     7fa:	44 0f       	add	r20, r20
     7fc:	40 93 f0 00 	sts	0x00F0, r20

		CANIDM1= (unsigned char)(idmask>>21);
     800:	a7 01       	movw	r20, r14
     802:	96 01       	movw	r18, r12
     804:	e5 e1       	ldi	r30, 0x15	; 21
     806:	56 95       	lsr	r21
     808:	47 95       	ror	r20
     80a:	37 95       	ror	r19
     80c:	27 95       	ror	r18
     80e:	ea 95       	dec	r30
     810:	d1 f7       	brne	.-12     	; 0x806 <can_int_rx_set+0xd8>
     812:	20 93 f7 00 	sts	0x00F7, r18
		CANIDM2= (unsigned char)(idmask>>13);
     816:	a7 01       	movw	r20, r14
     818:	96 01       	movw	r18, r12
     81a:	7d e0       	ldi	r23, 0x0D	; 13
     81c:	56 95       	lsr	r21
     81e:	47 95       	ror	r20
     820:	37 95       	ror	r19
     822:	27 95       	ror	r18
     824:	7a 95       	dec	r23
     826:	d1 f7       	brne	.-12     	; 0x81c <can_int_rx_set+0xee>
     828:	20 93 f6 00 	sts	0x00F6, r18
		CANIDM3= (unsigned char)(idmask>>5);
     82c:	a7 01       	movw	r20, r14
     82e:	96 01       	movw	r18, r12
     830:	65 e0       	ldi	r22, 0x05	; 5
     832:	56 95       	lsr	r21
     834:	47 95       	ror	r20
     836:	37 95       	ror	r19
     838:	27 95       	ror	r18
     83a:	6a 95       	dec	r22
     83c:	d1 f7       	brne	.-12     	; 0x832 <can_int_rx_set+0x104>
     83e:	20 93 f5 00 	sts	0x00F5, r18
		CANIDM4= (unsigned char)(idmask<<3);
     842:	cc 0c       	add	r12, r12
     844:	cc 0c       	add	r12, r12
     846:	cc 0c       	add	r12, r12
     848:	c0 92 f4 00 	sts	0x00F4, r12

		CANCDMOB |= 0x10;	// set IDE =1, extended 29 bits
     84c:	20 91 ef 00 	lds	r18, 0x00EF
     850:	20 61       	ori	r18, 0x10	; 16
     852:	20 93 ef 00 	sts	0x00EF, r18

		//usart1_transmit_string("\rRx Extended Set\n");
	}
	CANCDMOB |= (dlc & 0x0f);		// set data length
     856:	20 91 ef 00 	lds	r18, 0x00EF
     85a:	9f 70       	andi	r25, 0x0F	; 15
     85c:	92 2b       	or	r25, r18
     85e:	90 93 ef 00 	sts	0x00EF, r25

	CANIDM4 |= (unsigned char)(rtrIdemask & 0x07);
     862:	20 91 f4 00 	lds	r18, 0x00F4
     866:	9a 2d       	mov	r25, r10
     868:	97 70       	andi	r25, 0x07	; 7
     86a:	92 2b       	or	r25, r18
     86c:	90 93 f4 00 	sts	0x00F4, r25
//	CANIDM4 &= ~0x02;		// recommended
//	CANIDM4 &= ~0x01;		// IDEMSK= 1/0 enable comparison (IDE receive)


//  인터럽트 인에이블(인터럽트 설정)
	CANGIE |= 0xa0; 		// Enable all interrupt and Enable Rx interrupt
     870:	90 91 db 00 	lds	r25, 0x00DB
     874:	90 6a       	ori	r25, 0xA0	; 160
     876:	90 93 db 00 	sts	0x00DB, r25

	if(obj<8) 
     87a:	88 30       	cpi	r24, 0x08	; 8
     87c:	50 f4       	brcc	.+20     	; 0x892 <can_int_rx_set+0x164>
		CANIE2 = (1<<obj);		// 해당 MOb의 인터럽트를 인에이블 시킴 
     87e:	21 e0       	ldi	r18, 0x01	; 1
     880:	30 e0       	ldi	r19, 0x00	; 0
     882:	02 c0       	rjmp	.+4      	; 0x888 <can_int_rx_set+0x15a>
     884:	22 0f       	add	r18, r18
     886:	33 1f       	adc	r19, r19
     888:	8a 95       	dec	r24
     88a:	e2 f7       	brpl	.-8      	; 0x884 <can_int_rx_set+0x156>
     88c:	20 93 de 00 	sts	0x00DE, r18
     890:	0b c0       	rjmp	.+22     	; 0x8a8 <can_int_rx_set+0x17a>
	else        
		CANIE1 = (1<<(obj-8));	// 
     892:	90 e0       	ldi	r25, 0x00	; 0
     894:	08 97       	sbiw	r24, 0x08	; 8
     896:	21 e0       	ldi	r18, 0x01	; 1
     898:	30 e0       	ldi	r19, 0x00	; 0
     89a:	02 c0       	rjmp	.+4      	; 0x8a0 <can_int_rx_set+0x172>
     89c:	22 0f       	add	r18, r18
     89e:	33 1f       	adc	r19, r19
     8a0:	8a 95       	dec	r24
     8a2:	e2 f7       	brpl	.-8      	; 0x89c <can_int_rx_set+0x16e>
     8a4:	20 93 df 00 	sts	0x00DF, r18

	CANCDMOB |= 0x80;			// 수신 인에이블 
     8a8:	80 91 ef 00 	lds	r24, 0x00EF
     8ac:	80 68       	ori	r24, 0x80	; 128
     8ae:	80 93 ef 00 	sts	0x00EF, r24
	sei();
     8b2:	78 94       	sei
}
     8b4:	1f 91       	pop	r17
     8b6:	0f 91       	pop	r16
     8b8:	ff 90       	pop	r15
     8ba:	ef 90       	pop	r14
     8bc:	df 90       	pop	r13
     8be:	cf 90       	pop	r12
     8c0:	af 90       	pop	r10
     8c2:	08 95       	ret

000008c4 <initAdc>:
// PF0: ADC0 조이스틱 y축 
// PF1: ADC1 조이스틱 x축
//=========================================================

void initAdc(void){
      ADMUX = 0x40;   // 기준전압; 외부 캐퍼시터 가진 AVcc(AREF 핀)
     8c4:	80 e4       	ldi	r24, 0x40	; 64
     8c6:	80 93 7c 00 	sts	0x007C, r24
               // AD변환 데이터 정렬; 오른쪽 정렬 
               // AD변환 채널 선택; PortF 0 핀    

   DDRF  = 0xf0;   // PortF[3..0] 입력으로 설정, PortF[7..4] 출력으로 설정 
     8ca:	80 ef       	ldi	r24, 0xF0	; 240
     8cc:	80 bb       	out	0x10, r24	; 16
   DIDR0 = 0x0f;   // 디지털 입력 불가 PortF[3..0]
     8ce:	8f e0       	ldi	r24, 0x0F	; 15
     8d0:	80 93 7e 00 	sts	0x007E, r24

      ADCSRA= 0xc8;    // ADC 인에이블, ADC 변환 시작, ADC인터럽트 인에이블 
     8d4:	88 ec       	ldi	r24, 0xC8	; 200
     8d6:	80 93 7a 00 	sts	0x007A, r24
               // ADC 클럭 설정; XTAL의1/2(8MHz)
}
     8da:	08 95       	ret

000008dc <__vector_25>:

SIGNAL(ADC_vect)
{
     8dc:	1f 92       	push	r1
     8de:	0f 92       	push	r0
     8e0:	0f b6       	in	r0, 0x3f	; 63
     8e2:	0f 92       	push	r0
     8e4:	11 24       	eor	r1, r1
     8e6:	8f 93       	push	r24
     8e8:	9f 93       	push	r25
	ADdata = ADC;
     8ea:	80 91 78 00 	lds	r24, 0x0078
     8ee:	90 91 79 00 	lds	r25, 0x0079
     8f2:	90 93 33 01 	sts	0x0133, r25
     8f6:	80 93 32 01 	sts	0x0132, r24
	ADCSRA = 0xc8;
     8fa:	88 ec       	ldi	r24, 0xC8	; 200
     8fc:	80 93 7a 00 	sts	0x007A, r24
}
     900:	9f 91       	pop	r25
     902:	8f 91       	pop	r24
     904:	0f 90       	pop	r0
     906:	0f be       	out	0x3f, r0	; 63
     908:	0f 90       	pop	r0
     90a:	1f 90       	pop	r1
     90c:	18 95       	reti

0000090e <ADcLCD>:

void ADcLCD(void)
{
   if(ADCFlag == 0)
     90e:	80 91 43 01 	lds	r24, 0x0143
     912:	88 23       	and	r24, r24
     914:	f1 f4       	brne	.+60     	; 0x952 <ADcLCD+0x44>
   { 
      volume_y= ADdata; // 가변저항 PortF0
     916:	20 91 32 01 	lds	r18, 0x0132
     91a:	30 91 33 01 	lds	r19, 0x0133
     91e:	30 93 31 01 	sts	0x0131, r19
     922:	20 93 30 01 	sts	0x0130, r18
      voltage_y= volume_y*50/1023;
     926:	42 e3       	ldi	r20, 0x32	; 50
     928:	50 e0       	ldi	r21, 0x00	; 0
     92a:	24 9f       	mul	r18, r20
     92c:	c0 01       	movw	r24, r0
     92e:	25 9f       	mul	r18, r21
     930:	90 0d       	add	r25, r0
     932:	34 9f       	mul	r19, r20
     934:	90 0d       	add	r25, r0
     936:	11 24       	eor	r1, r1
     938:	6f ef       	ldi	r22, 0xFF	; 255
     93a:	73 e0       	ldi	r23, 0x03	; 3
     93c:	0e 94 60 05 	call	0xac0	; 0xac0 <__udivmodhi4>
     940:	70 93 49 01 	sts	0x0149, r23
     944:	60 93 48 01 	sts	0x0148, r22
      ADCFlag=1; 
     948:	81 e0       	ldi	r24, 0x01	; 1
     94a:	80 93 43 01 	sts	0x0143, r24
      ADMUX = 0x40;   // PortF1 아날로그 입력 선택 
     94e:	80 e4       	ldi	r24, 0x40	; 64
     950:	1e c0       	rjmp	.+60     	; 0x98e <ADcLCD+0x80>
   } 
   else if(ADCFlag == 1)
     952:	81 30       	cpi	r24, 0x01	; 1
     954:	f9 f4       	brne	.+62     	; 0x994 <ADcLCD+0x86>
   { 
      volume_x= ADdata; // 온도센서 PortF1
     956:	20 91 32 01 	lds	r18, 0x0132
     95a:	30 91 33 01 	lds	r19, 0x0133
     95e:	30 93 47 01 	sts	0x0147, r19
     962:	20 93 46 01 	sts	0x0146, r18
      voltage_x= volume_x*50/1023;
     966:	42 e3       	ldi	r20, 0x32	; 50
     968:	50 e0       	ldi	r21, 0x00	; 0
     96a:	24 9f       	mul	r18, r20
     96c:	c0 01       	movw	r24, r0
     96e:	25 9f       	mul	r18, r21
     970:	90 0d       	add	r25, r0
     972:	34 9f       	mul	r19, r20
     974:	90 0d       	add	r25, r0
     976:	11 24       	eor	r1, r1
     978:	6f ef       	ldi	r22, 0xFF	; 255
     97a:	73 e0       	ldi	r23, 0x03	; 3
     97c:	0e 94 60 05 	call	0xac0	; 0xac0 <__udivmodhi4>
     980:	70 93 45 01 	sts	0x0145, r23
     984:	60 93 44 01 	sts	0x0144, r22
      ADCFlag=0; 
     988:	10 92 43 01 	sts	0x0143, r1
      ADMUX = 0x41;   // PortF2 아날로그 입력 선택 
     98c:	81 e4       	ldi	r24, 0x41	; 65
     98e:	80 93 7c 00 	sts	0x007C, r24
     992:	08 95       	ret
   }
   else ADCFlag=0;
     994:	10 92 43 01 	sts	0x0143, r1
     998:	08 95       	ret

0000099a <initPort>:
}

void initPort(void)
{
   DDRC  = 0xff;   // LCD 데이터 및 명령 
     99a:	8f ef       	ldi	r24, 0xFF	; 255
     99c:	87 b9       	out	0x07, r24	; 7
   PORTC = 0x00;
     99e:	18 b8       	out	0x08, r1	; 8
   DDRG  = 0x0f;   // LCD 제어 출력 (RS, RW, E)
     9a0:	8f e0       	ldi	r24, 0x0F	; 15
     9a2:	83 bb       	out	0x13, r24	; 19
   DDRF  = 0x00;   // 아날로그 입력 
     9a4:	10 ba       	out	0x10, r1	; 16

   DDRE  = 0x00;
     9a6:	1d b8       	out	0x0d, r1	; 13
}
     9a8:	08 95       	ret

000009aa <main>:



int main(void)
{
     9aa:	cf 92       	push	r12
     9ac:	df 92       	push	r13
     9ae:	ef 92       	push	r14
     9b0:	ff 92       	push	r15
     9b2:	0f 93       	push	r16
     9b4:	1f 93       	push	r17
     9b6:	df 93       	push	r29
     9b8:	cf 93       	push	r28
     9ba:	cd b7       	in	r28, 0x3d	; 61
     9bc:	de b7       	in	r29, 0x3e	; 62
     9be:	2a 97       	sbiw	r28, 0x0a	; 10
     9c0:	0f b6       	in	r0, 0x3f	; 63
     9c2:	f8 94       	cli
     9c4:	de bf       	out	0x3e, r29	; 62
     9c6:	0f be       	out	0x3f, r0	; 63
     9c8:	cd bf       	out	0x3d, r28	; 61
   initPort();      // 입출력 포트 초기화
     9ca:	0e 94 cd 04 	call	0x99a	; 0x99a <initPort>
    LCD_init();     // LCD 초기화
     9ce:	0e 94 97 00 	call	0x12e	; 0x12e <LCD_init>
   can_init(b250k);   // CAN 보레이트를 원하는 값으로 세팅한다.
     9d2:	83 e0       	ldi	r24, 0x03	; 3
     9d4:	0e 94 02 01 	call	0x204	; 0x204 <can_init>
   initAdc();      // AD 변환 초기화
     9d8:	0e 94 62 04 	call	0x8c4	; 0x8c4 <initAdc>
   sei();         // INT 인에이블 
     9dc:	78 94       	sei
      msg1.data[]배열 이용 
       can_tx() 함수 이용
      ********************************************/
	  char temp1[5], temp2[5];
	  ADcLCD();
	  sprintf(temp1, "%d", voltage_y);
     9de:	8e 01       	movw	r16, r28
     9e0:	0f 5f       	subi	r16, 0xFF	; 255
     9e2:	1f 4f       	sbci	r17, 0xFF	; 255
     9e4:	70 e0       	ldi	r23, 0x00	; 0
     9e6:	e7 2e       	mov	r14, r23
     9e8:	71 e0       	ldi	r23, 0x01	; 1
     9ea:	f7 2e       	mov	r15, r23
	  ADcLCD();
	  msg1.data[0] = voltage_y;
	  sprintf(temp2, "%d", voltage_x);
     9ec:	66 e0       	ldi	r22, 0x06	; 6
     9ee:	c6 2e       	mov	r12, r22
     9f0:	d1 2c       	mov	r13, r1
     9f2:	cc 0e       	add	r12, r28
     9f4:	dd 1e       	adc	r13, r29
      ADcLCD()함수 이용
      msg1.data[]배열 이용 
       can_tx() 함수 이용
      ********************************************/
	  char temp1[5], temp2[5];
	  ADcLCD();
     9f6:	0e 94 87 04 	call	0x90e	; 0x90e <ADcLCD>
	  sprintf(temp1, "%d", voltage_y);
     9fa:	00 d0       	rcall	.+0      	; 0x9fc <main+0x52>
     9fc:	00 d0       	rcall	.+0      	; 0x9fe <main+0x54>
     9fe:	00 d0       	rcall	.+0      	; 0xa00 <main+0x56>
     a00:	ed b7       	in	r30, 0x3d	; 61
     a02:	fe b7       	in	r31, 0x3e	; 62
     a04:	31 96       	adiw	r30, 0x01	; 1
     a06:	ad b7       	in	r26, 0x3d	; 61
     a08:	be b7       	in	r27, 0x3e	; 62
     a0a:	12 96       	adiw	r26, 0x02	; 2
     a0c:	1c 93       	st	X, r17
     a0e:	0e 93       	st	-X, r16
     a10:	11 97       	sbiw	r26, 0x01	; 1
     a12:	f3 82       	std	Z+3, r15	; 0x03
     a14:	e2 82       	std	Z+2, r14	; 0x02
     a16:	80 91 48 01 	lds	r24, 0x0148
     a1a:	90 91 49 01 	lds	r25, 0x0149
     a1e:	95 83       	std	Z+5, r25	; 0x05
     a20:	84 83       	std	Z+4, r24	; 0x04
     a22:	0e 94 74 05 	call	0xae8	; 0xae8 <sprintf>
	  ADcLCD();
     a26:	8d b7       	in	r24, 0x3d	; 61
     a28:	9e b7       	in	r25, 0x3e	; 62
     a2a:	06 96       	adiw	r24, 0x06	; 6
     a2c:	0f b6       	in	r0, 0x3f	; 63
     a2e:	f8 94       	cli
     a30:	9e bf       	out	0x3e, r25	; 62
     a32:	0f be       	out	0x3f, r0	; 63
     a34:	8d bf       	out	0x3d, r24	; 61
     a36:	0e 94 87 04 	call	0x90e	; 0x90e <ADcLCD>
	  msg1.data[0] = voltage_y;
     a3a:	80 91 48 01 	lds	r24, 0x0148
     a3e:	80 93 14 01 	sts	0x0114, r24
	  sprintf(temp2, "%d", voltage_x);
     a42:	00 d0       	rcall	.+0      	; 0xa44 <main+0x9a>
     a44:	00 d0       	rcall	.+0      	; 0xa46 <main+0x9c>
     a46:	00 d0       	rcall	.+0      	; 0xa48 <main+0x9e>
     a48:	ed b7       	in	r30, 0x3d	; 61
     a4a:	fe b7       	in	r31, 0x3e	; 62
     a4c:	31 96       	adiw	r30, 0x01	; 1
     a4e:	ad b7       	in	r26, 0x3d	; 61
     a50:	be b7       	in	r27, 0x3e	; 62
     a52:	12 96       	adiw	r26, 0x02	; 2
     a54:	dc 92       	st	X, r13
     a56:	ce 92       	st	-X, r12
     a58:	11 97       	sbiw	r26, 0x01	; 1
     a5a:	f3 82       	std	Z+3, r15	; 0x03
     a5c:	e2 82       	std	Z+2, r14	; 0x02
     a5e:	80 91 44 01 	lds	r24, 0x0144
     a62:	90 91 45 01 	lds	r25, 0x0145
     a66:	95 83       	std	Z+5, r25	; 0x05
     a68:	84 83       	std	Z+4, r24	; 0x04
     a6a:	0e 94 74 05 	call	0xae8	; 0xae8 <sprintf>
	  msg1.data[1] = voltage_x;
     a6e:	80 91 44 01 	lds	r24, 0x0144
     a72:	80 93 15 01 	sts	0x0115, r24
	  LCD_Write(0,0,"Y : ");
     a76:	8d b7       	in	r24, 0x3d	; 61
     a78:	9e b7       	in	r25, 0x3e	; 62
     a7a:	06 96       	adiw	r24, 0x06	; 6
     a7c:	0f b6       	in	r0, 0x3f	; 63
     a7e:	f8 94       	cli
     a80:	9e bf       	out	0x3e, r25	; 62
     a82:	0f be       	out	0x3f, r0	; 63
     a84:	8d bf       	out	0x3d, r24	; 61
     a86:	80 e0       	ldi	r24, 0x00	; 0
     a88:	60 e0       	ldi	r22, 0x00	; 0
     a8a:	43 e0       	ldi	r20, 0x03	; 3
     a8c:	51 e0       	ldi	r21, 0x01	; 1
     a8e:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <LCD_Write>
      LCD_Write(4,0,temp1);
     a92:	84 e0       	ldi	r24, 0x04	; 4
     a94:	60 e0       	ldi	r22, 0x00	; 0
     a96:	a8 01       	movw	r20, r16
     a98:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <LCD_Write>
      LCD_Write(0,1,"X : ");
     a9c:	80 e0       	ldi	r24, 0x00	; 0
     a9e:	61 e0       	ldi	r22, 0x01	; 1
     aa0:	48 e0       	ldi	r20, 0x08	; 8
     aa2:	51 e0       	ldi	r21, 0x01	; 1
     aa4:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <LCD_Write>
      LCD_Write(4,1,temp2);
     aa8:	84 e0       	ldi	r24, 0x04	; 4
     aaa:	61 e0       	ldi	r22, 0x01	; 1
     aac:	a6 01       	movw	r20, r12
     aae:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <LCD_Write>
	  
      
      can_tx(1,&msg1,0);
     ab2:	81 e0       	ldi	r24, 0x01	; 1
     ab4:	6d e0       	ldi	r22, 0x0D	; 13
     ab6:	71 e0       	ldi	r23, 0x01	; 1
     ab8:	40 e0       	ldi	r20, 0x00	; 0
     aba:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <can_tx>
     abe:	9b cf       	rjmp	.-202    	; 0x9f6 <main+0x4c>

00000ac0 <__udivmodhi4>:
     ac0:	aa 1b       	sub	r26, r26
     ac2:	bb 1b       	sub	r27, r27
     ac4:	51 e1       	ldi	r21, 0x11	; 17
     ac6:	07 c0       	rjmp	.+14     	; 0xad6 <__udivmodhi4_ep>

00000ac8 <__udivmodhi4_loop>:
     ac8:	aa 1f       	adc	r26, r26
     aca:	bb 1f       	adc	r27, r27
     acc:	a6 17       	cp	r26, r22
     ace:	b7 07       	cpc	r27, r23
     ad0:	10 f0       	brcs	.+4      	; 0xad6 <__udivmodhi4_ep>
     ad2:	a6 1b       	sub	r26, r22
     ad4:	b7 0b       	sbc	r27, r23

00000ad6 <__udivmodhi4_ep>:
     ad6:	88 1f       	adc	r24, r24
     ad8:	99 1f       	adc	r25, r25
     ada:	5a 95       	dec	r21
     adc:	a9 f7       	brne	.-22     	; 0xac8 <__udivmodhi4_loop>
     ade:	80 95       	com	r24
     ae0:	90 95       	com	r25
     ae2:	bc 01       	movw	r22, r24
     ae4:	cd 01       	movw	r24, r26
     ae6:	08 95       	ret

00000ae8 <sprintf>:
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	df 93       	push	r29
     aee:	cf 93       	push	r28
     af0:	cd b7       	in	r28, 0x3d	; 61
     af2:	de b7       	in	r29, 0x3e	; 62
     af4:	2e 97       	sbiw	r28, 0x0e	; 14
     af6:	0f b6       	in	r0, 0x3f	; 63
     af8:	f8 94       	cli
     afa:	de bf       	out	0x3e, r29	; 62
     afc:	0f be       	out	0x3f, r0	; 63
     afe:	cd bf       	out	0x3d, r28	; 61
     b00:	0d 89       	ldd	r16, Y+21	; 0x15
     b02:	1e 89       	ldd	r17, Y+22	; 0x16
     b04:	86 e0       	ldi	r24, 0x06	; 6
     b06:	8c 83       	std	Y+4, r24	; 0x04
     b08:	1a 83       	std	Y+2, r17	; 0x02
     b0a:	09 83       	std	Y+1, r16	; 0x01
     b0c:	8f ef       	ldi	r24, 0xFF	; 255
     b0e:	9f e7       	ldi	r25, 0x7F	; 127
     b10:	9e 83       	std	Y+6, r25	; 0x06
     b12:	8d 83       	std	Y+5, r24	; 0x05
     b14:	9e 01       	movw	r18, r28
     b16:	27 5e       	subi	r18, 0xE7	; 231
     b18:	3f 4f       	sbci	r19, 0xFF	; 255
     b1a:	ce 01       	movw	r24, r28
     b1c:	01 96       	adiw	r24, 0x01	; 1
     b1e:	6f 89       	ldd	r22, Y+23	; 0x17
     b20:	78 8d       	ldd	r23, Y+24	; 0x18
     b22:	a9 01       	movw	r20, r18
     b24:	0e 94 a4 05 	call	0xb48	; 0xb48 <vfprintf>
     b28:	ef 81       	ldd	r30, Y+7	; 0x07
     b2a:	f8 85       	ldd	r31, Y+8	; 0x08
     b2c:	e0 0f       	add	r30, r16
     b2e:	f1 1f       	adc	r31, r17
     b30:	10 82       	st	Z, r1
     b32:	2e 96       	adiw	r28, 0x0e	; 14
     b34:	0f b6       	in	r0, 0x3f	; 63
     b36:	f8 94       	cli
     b38:	de bf       	out	0x3e, r29	; 62
     b3a:	0f be       	out	0x3f, r0	; 63
     b3c:	cd bf       	out	0x3d, r28	; 61
     b3e:	cf 91       	pop	r28
     b40:	df 91       	pop	r29
     b42:	1f 91       	pop	r17
     b44:	0f 91       	pop	r16
     b46:	08 95       	ret

00000b48 <vfprintf>:
     b48:	2f 92       	push	r2
     b4a:	3f 92       	push	r3
     b4c:	4f 92       	push	r4
     b4e:	5f 92       	push	r5
     b50:	6f 92       	push	r6
     b52:	7f 92       	push	r7
     b54:	8f 92       	push	r8
     b56:	9f 92       	push	r9
     b58:	af 92       	push	r10
     b5a:	bf 92       	push	r11
     b5c:	cf 92       	push	r12
     b5e:	df 92       	push	r13
     b60:	ef 92       	push	r14
     b62:	ff 92       	push	r15
     b64:	0f 93       	push	r16
     b66:	1f 93       	push	r17
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
     b70:	2c 97       	sbiw	r28, 0x0c	; 12
     b72:	0f b6       	in	r0, 0x3f	; 63
     b74:	f8 94       	cli
     b76:	de bf       	out	0x3e, r29	; 62
     b78:	0f be       	out	0x3f, r0	; 63
     b7a:	cd bf       	out	0x3d, r28	; 61
     b7c:	6c 01       	movw	r12, r24
     b7e:	1b 01       	movw	r2, r22
     b80:	8a 01       	movw	r16, r20
     b82:	fc 01       	movw	r30, r24
     b84:	17 82       	std	Z+7, r1	; 0x07
     b86:	16 82       	std	Z+6, r1	; 0x06
     b88:	83 81       	ldd	r24, Z+3	; 0x03
     b8a:	81 ff       	sbrs	r24, 1
     b8c:	d1 c1       	rjmp	.+930    	; 0xf30 <vfprintf+0x3e8>
     b8e:	2e 01       	movw	r4, r28
     b90:	08 94       	sec
     b92:	41 1c       	adc	r4, r1
     b94:	51 1c       	adc	r5, r1
     b96:	f6 01       	movw	r30, r12
     b98:	93 81       	ldd	r25, Z+3	; 0x03
     b9a:	f1 01       	movw	r30, r2
     b9c:	93 fd       	sbrc	r25, 3
     b9e:	85 91       	lpm	r24, Z+
     ba0:	93 ff       	sbrs	r25, 3
     ba2:	81 91       	ld	r24, Z+
     ba4:	1f 01       	movw	r2, r30
     ba6:	88 23       	and	r24, r24
     ba8:	09 f4       	brne	.+2      	; 0xbac <vfprintf+0x64>
     baa:	be c1       	rjmp	.+892    	; 0xf28 <vfprintf+0x3e0>
     bac:	85 32       	cpi	r24, 0x25	; 37
     bae:	39 f4       	brne	.+14     	; 0xbbe <vfprintf+0x76>
     bb0:	93 fd       	sbrc	r25, 3
     bb2:	85 91       	lpm	r24, Z+
     bb4:	93 ff       	sbrs	r25, 3
     bb6:	81 91       	ld	r24, Z+
     bb8:	1f 01       	movw	r2, r30
     bba:	85 32       	cpi	r24, 0x25	; 37
     bbc:	29 f4       	brne	.+10     	; 0xbc8 <vfprintf+0x80>
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	b6 01       	movw	r22, r12
     bc2:	0e 94 ca 07 	call	0xf94	; 0xf94 <fputc>
     bc6:	e7 cf       	rjmp	.-50     	; 0xb96 <vfprintf+0x4e>
     bc8:	ee 24       	eor	r14, r14
     bca:	ff 24       	eor	r15, r15
     bcc:	20 e0       	ldi	r18, 0x00	; 0
     bce:	20 32       	cpi	r18, 0x20	; 32
     bd0:	b0 f4       	brcc	.+44     	; 0xbfe <vfprintf+0xb6>
     bd2:	8b 32       	cpi	r24, 0x2B	; 43
     bd4:	69 f0       	breq	.+26     	; 0xbf0 <vfprintf+0xa8>
     bd6:	8c 32       	cpi	r24, 0x2C	; 44
     bd8:	28 f4       	brcc	.+10     	; 0xbe4 <vfprintf+0x9c>
     bda:	80 32       	cpi	r24, 0x20	; 32
     bdc:	51 f0       	breq	.+20     	; 0xbf2 <vfprintf+0xaa>
     bde:	83 32       	cpi	r24, 0x23	; 35
     be0:	71 f4       	brne	.+28     	; 0xbfe <vfprintf+0xb6>
     be2:	0b c0       	rjmp	.+22     	; 0xbfa <vfprintf+0xb2>
     be4:	8d 32       	cpi	r24, 0x2D	; 45
     be6:	39 f0       	breq	.+14     	; 0xbf6 <vfprintf+0xae>
     be8:	80 33       	cpi	r24, 0x30	; 48
     bea:	49 f4       	brne	.+18     	; 0xbfe <vfprintf+0xb6>
     bec:	21 60       	ori	r18, 0x01	; 1
     bee:	2c c0       	rjmp	.+88     	; 0xc48 <vfprintf+0x100>
     bf0:	22 60       	ori	r18, 0x02	; 2
     bf2:	24 60       	ori	r18, 0x04	; 4
     bf4:	29 c0       	rjmp	.+82     	; 0xc48 <vfprintf+0x100>
     bf6:	28 60       	ori	r18, 0x08	; 8
     bf8:	27 c0       	rjmp	.+78     	; 0xc48 <vfprintf+0x100>
     bfa:	20 61       	ori	r18, 0x10	; 16
     bfc:	25 c0       	rjmp	.+74     	; 0xc48 <vfprintf+0x100>
     bfe:	27 fd       	sbrc	r18, 7
     c00:	2c c0       	rjmp	.+88     	; 0xc5a <vfprintf+0x112>
     c02:	38 2f       	mov	r19, r24
     c04:	30 53       	subi	r19, 0x30	; 48
     c06:	3a 30       	cpi	r19, 0x0A	; 10
     c08:	98 f4       	brcc	.+38     	; 0xc30 <vfprintf+0xe8>
     c0a:	26 ff       	sbrs	r18, 6
     c0c:	08 c0       	rjmp	.+16     	; 0xc1e <vfprintf+0xd6>
     c0e:	8e 2d       	mov	r24, r14
     c10:	88 0f       	add	r24, r24
     c12:	e8 2e       	mov	r14, r24
     c14:	ee 0c       	add	r14, r14
     c16:	ee 0c       	add	r14, r14
     c18:	e8 0e       	add	r14, r24
     c1a:	e3 0e       	add	r14, r19
     c1c:	15 c0       	rjmp	.+42     	; 0xc48 <vfprintf+0x100>
     c1e:	8f 2d       	mov	r24, r15
     c20:	88 0f       	add	r24, r24
     c22:	f8 2e       	mov	r15, r24
     c24:	ff 0c       	add	r15, r15
     c26:	ff 0c       	add	r15, r15
     c28:	f8 0e       	add	r15, r24
     c2a:	f3 0e       	add	r15, r19
     c2c:	20 62       	ori	r18, 0x20	; 32
     c2e:	0c c0       	rjmp	.+24     	; 0xc48 <vfprintf+0x100>
     c30:	8e 32       	cpi	r24, 0x2E	; 46
     c32:	21 f4       	brne	.+8      	; 0xc3c <vfprintf+0xf4>
     c34:	26 fd       	sbrc	r18, 6
     c36:	78 c1       	rjmp	.+752    	; 0xf28 <vfprintf+0x3e0>
     c38:	20 64       	ori	r18, 0x40	; 64
     c3a:	06 c0       	rjmp	.+12     	; 0xc48 <vfprintf+0x100>
     c3c:	8c 36       	cpi	r24, 0x6C	; 108
     c3e:	11 f4       	brne	.+4      	; 0xc44 <vfprintf+0xfc>
     c40:	20 68       	ori	r18, 0x80	; 128
     c42:	02 c0       	rjmp	.+4      	; 0xc48 <vfprintf+0x100>
     c44:	88 36       	cpi	r24, 0x68	; 104
     c46:	49 f4       	brne	.+18     	; 0xc5a <vfprintf+0x112>
     c48:	f1 01       	movw	r30, r2
     c4a:	93 fd       	sbrc	r25, 3
     c4c:	85 91       	lpm	r24, Z+
     c4e:	93 ff       	sbrs	r25, 3
     c50:	81 91       	ld	r24, Z+
     c52:	1f 01       	movw	r2, r30
     c54:	88 23       	and	r24, r24
     c56:	09 f0       	breq	.+2      	; 0xc5a <vfprintf+0x112>
     c58:	ba cf       	rjmp	.-140    	; 0xbce <vfprintf+0x86>
     c5a:	98 2f       	mov	r25, r24
     c5c:	95 54       	subi	r25, 0x45	; 69
     c5e:	93 30       	cpi	r25, 0x03	; 3
     c60:	18 f0       	brcs	.+6      	; 0xc68 <vfprintf+0x120>
     c62:	90 52       	subi	r25, 0x20	; 32
     c64:	93 30       	cpi	r25, 0x03	; 3
     c66:	28 f4       	brcc	.+10     	; 0xc72 <vfprintf+0x12a>
     c68:	0c 5f       	subi	r16, 0xFC	; 252
     c6a:	1f 4f       	sbci	r17, 0xFF	; 255
     c6c:	ff e3       	ldi	r31, 0x3F	; 63
     c6e:	f9 83       	std	Y+1, r31	; 0x01
     c70:	0d c0       	rjmp	.+26     	; 0xc8c <vfprintf+0x144>
     c72:	83 36       	cpi	r24, 0x63	; 99
     c74:	31 f0       	breq	.+12     	; 0xc82 <vfprintf+0x13a>
     c76:	83 37       	cpi	r24, 0x73	; 115
     c78:	71 f0       	breq	.+28     	; 0xc96 <vfprintf+0x14e>
     c7a:	83 35       	cpi	r24, 0x53	; 83
     c7c:	09 f0       	breq	.+2      	; 0xc80 <vfprintf+0x138>
     c7e:	60 c0       	rjmp	.+192    	; 0xd40 <vfprintf+0x1f8>
     c80:	22 c0       	rjmp	.+68     	; 0xcc6 <vfprintf+0x17e>
     c82:	f8 01       	movw	r30, r16
     c84:	80 81       	ld	r24, Z
     c86:	89 83       	std	Y+1, r24	; 0x01
     c88:	0e 5f       	subi	r16, 0xFE	; 254
     c8a:	1f 4f       	sbci	r17, 0xFF	; 255
     c8c:	42 01       	movw	r8, r4
     c8e:	71 e0       	ldi	r23, 0x01	; 1
     c90:	a7 2e       	mov	r10, r23
     c92:	b1 2c       	mov	r11, r1
     c94:	16 c0       	rjmp	.+44     	; 0xcc2 <vfprintf+0x17a>
     c96:	62 e0       	ldi	r22, 0x02	; 2
     c98:	66 2e       	mov	r6, r22
     c9a:	71 2c       	mov	r7, r1
     c9c:	60 0e       	add	r6, r16
     c9e:	71 1e       	adc	r7, r17
     ca0:	f8 01       	movw	r30, r16
     ca2:	80 80       	ld	r8, Z
     ca4:	91 80       	ldd	r9, Z+1	; 0x01
     ca6:	26 ff       	sbrs	r18, 6
     ca8:	03 c0       	rjmp	.+6      	; 0xcb0 <vfprintf+0x168>
     caa:	6e 2d       	mov	r22, r14
     cac:	70 e0       	ldi	r23, 0x00	; 0
     cae:	02 c0       	rjmp	.+4      	; 0xcb4 <vfprintf+0x16c>
     cb0:	6f ef       	ldi	r22, 0xFF	; 255
     cb2:	7f ef       	ldi	r23, 0xFF	; 255
     cb4:	c4 01       	movw	r24, r8
     cb6:	2c 87       	std	Y+12, r18	; 0x0c
     cb8:	0e 94 bf 07 	call	0xf7e	; 0xf7e <strnlen>
     cbc:	5c 01       	movw	r10, r24
     cbe:	83 01       	movw	r16, r6
     cc0:	2c 85       	ldd	r18, Y+12	; 0x0c
     cc2:	2f 77       	andi	r18, 0x7F	; 127
     cc4:	17 c0       	rjmp	.+46     	; 0xcf4 <vfprintf+0x1ac>
     cc6:	52 e0       	ldi	r21, 0x02	; 2
     cc8:	65 2e       	mov	r6, r21
     cca:	71 2c       	mov	r7, r1
     ccc:	60 0e       	add	r6, r16
     cce:	71 1e       	adc	r7, r17
     cd0:	f8 01       	movw	r30, r16
     cd2:	80 80       	ld	r8, Z
     cd4:	91 80       	ldd	r9, Z+1	; 0x01
     cd6:	26 ff       	sbrs	r18, 6
     cd8:	03 c0       	rjmp	.+6      	; 0xce0 <vfprintf+0x198>
     cda:	6e 2d       	mov	r22, r14
     cdc:	70 e0       	ldi	r23, 0x00	; 0
     cde:	02 c0       	rjmp	.+4      	; 0xce4 <vfprintf+0x19c>
     ce0:	6f ef       	ldi	r22, 0xFF	; 255
     ce2:	7f ef       	ldi	r23, 0xFF	; 255
     ce4:	c4 01       	movw	r24, r8
     ce6:	2c 87       	std	Y+12, r18	; 0x0c
     ce8:	0e 94 b4 07 	call	0xf68	; 0xf68 <strnlen_P>
     cec:	5c 01       	movw	r10, r24
     cee:	2c 85       	ldd	r18, Y+12	; 0x0c
     cf0:	20 68       	ori	r18, 0x80	; 128
     cf2:	83 01       	movw	r16, r6
     cf4:	23 fd       	sbrc	r18, 3
     cf6:	20 c0       	rjmp	.+64     	; 0xd38 <vfprintf+0x1f0>
     cf8:	08 c0       	rjmp	.+16     	; 0xd0a <vfprintf+0x1c2>
     cfa:	80 e2       	ldi	r24, 0x20	; 32
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	b6 01       	movw	r22, r12
     d00:	2c 87       	std	Y+12, r18	; 0x0c
     d02:	0e 94 ca 07 	call	0xf94	; 0xf94 <fputc>
     d06:	fa 94       	dec	r15
     d08:	2c 85       	ldd	r18, Y+12	; 0x0c
     d0a:	8f 2d       	mov	r24, r15
     d0c:	90 e0       	ldi	r25, 0x00	; 0
     d0e:	a8 16       	cp	r10, r24
     d10:	b9 06       	cpc	r11, r25
     d12:	98 f3       	brcs	.-26     	; 0xcfa <vfprintf+0x1b2>
     d14:	11 c0       	rjmp	.+34     	; 0xd38 <vfprintf+0x1f0>
     d16:	f4 01       	movw	r30, r8
     d18:	27 fd       	sbrc	r18, 7
     d1a:	85 91       	lpm	r24, Z+
     d1c:	27 ff       	sbrs	r18, 7
     d1e:	81 91       	ld	r24, Z+
     d20:	4f 01       	movw	r8, r30
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	b6 01       	movw	r22, r12
     d26:	2c 87       	std	Y+12, r18	; 0x0c
     d28:	0e 94 ca 07 	call	0xf94	; 0xf94 <fputc>
     d2c:	2c 85       	ldd	r18, Y+12	; 0x0c
     d2e:	f1 10       	cpse	r15, r1
     d30:	fa 94       	dec	r15
     d32:	08 94       	sec
     d34:	a1 08       	sbc	r10, r1
     d36:	b1 08       	sbc	r11, r1
     d38:	a1 14       	cp	r10, r1
     d3a:	b1 04       	cpc	r11, r1
     d3c:	61 f7       	brne	.-40     	; 0xd16 <vfprintf+0x1ce>
     d3e:	f1 c0       	rjmp	.+482    	; 0xf22 <vfprintf+0x3da>
     d40:	84 36       	cpi	r24, 0x64	; 100
     d42:	11 f0       	breq	.+4      	; 0xd48 <vfprintf+0x200>
     d44:	89 36       	cpi	r24, 0x69	; 105
     d46:	49 f5       	brne	.+82     	; 0xd9a <vfprintf+0x252>
     d48:	27 ff       	sbrs	r18, 7
     d4a:	08 c0       	rjmp	.+16     	; 0xd5c <vfprintf+0x214>
     d4c:	f8 01       	movw	r30, r16
     d4e:	60 81       	ld	r22, Z
     d50:	71 81       	ldd	r23, Z+1	; 0x01
     d52:	82 81       	ldd	r24, Z+2	; 0x02
     d54:	93 81       	ldd	r25, Z+3	; 0x03
     d56:	0c 5f       	subi	r16, 0xFC	; 252
     d58:	1f 4f       	sbci	r17, 0xFF	; 255
     d5a:	09 c0       	rjmp	.+18     	; 0xd6e <vfprintf+0x226>
     d5c:	f8 01       	movw	r30, r16
     d5e:	60 81       	ld	r22, Z
     d60:	71 81       	ldd	r23, Z+1	; 0x01
     d62:	88 27       	eor	r24, r24
     d64:	77 fd       	sbrc	r23, 7
     d66:	80 95       	com	r24
     d68:	98 2f       	mov	r25, r24
     d6a:	0e 5f       	subi	r16, 0xFE	; 254
     d6c:	1f 4f       	sbci	r17, 0xFF	; 255
     d6e:	4f e6       	ldi	r20, 0x6F	; 111
     d70:	b4 2e       	mov	r11, r20
     d72:	b2 22       	and	r11, r18
     d74:	97 ff       	sbrs	r25, 7
     d76:	09 c0       	rjmp	.+18     	; 0xd8a <vfprintf+0x242>
     d78:	90 95       	com	r25
     d7a:	80 95       	com	r24
     d7c:	70 95       	com	r23
     d7e:	61 95       	neg	r22
     d80:	7f 4f       	sbci	r23, 0xFF	; 255
     d82:	8f 4f       	sbci	r24, 0xFF	; 255
     d84:	9f 4f       	sbci	r25, 0xFF	; 255
     d86:	f0 e8       	ldi	r31, 0x80	; 128
     d88:	bf 2a       	or	r11, r31
     d8a:	a2 01       	movw	r20, r4
     d8c:	2a e0       	ldi	r18, 0x0A	; 10
     d8e:	30 e0       	ldi	r19, 0x00	; 0
     d90:	0e 94 f6 07 	call	0xfec	; 0xfec <__ultoa_invert>
     d94:	78 2e       	mov	r7, r24
     d96:	74 18       	sub	r7, r4
     d98:	45 c0       	rjmp	.+138    	; 0xe24 <vfprintf+0x2dc>
     d9a:	85 37       	cpi	r24, 0x75	; 117
     d9c:	31 f4       	brne	.+12     	; 0xdaa <vfprintf+0x262>
     d9e:	3f ee       	ldi	r19, 0xEF	; 239
     da0:	b3 2e       	mov	r11, r19
     da2:	b2 22       	and	r11, r18
     da4:	2a e0       	ldi	r18, 0x0A	; 10
     da6:	30 e0       	ldi	r19, 0x00	; 0
     da8:	25 c0       	rjmp	.+74     	; 0xdf4 <vfprintf+0x2ac>
     daa:	99 ef       	ldi	r25, 0xF9	; 249
     dac:	b9 2e       	mov	r11, r25
     dae:	b2 22       	and	r11, r18
     db0:	8f 36       	cpi	r24, 0x6F	; 111
     db2:	c1 f0       	breq	.+48     	; 0xde4 <vfprintf+0x29c>
     db4:	80 37       	cpi	r24, 0x70	; 112
     db6:	20 f4       	brcc	.+8      	; 0xdc0 <vfprintf+0x278>
     db8:	88 35       	cpi	r24, 0x58	; 88
     dba:	09 f0       	breq	.+2      	; 0xdbe <vfprintf+0x276>
     dbc:	b5 c0       	rjmp	.+362    	; 0xf28 <vfprintf+0x3e0>
     dbe:	0d c0       	rjmp	.+26     	; 0xdda <vfprintf+0x292>
     dc0:	80 37       	cpi	r24, 0x70	; 112
     dc2:	21 f0       	breq	.+8      	; 0xdcc <vfprintf+0x284>
     dc4:	88 37       	cpi	r24, 0x78	; 120
     dc6:	09 f0       	breq	.+2      	; 0xdca <vfprintf+0x282>
     dc8:	af c0       	rjmp	.+350    	; 0xf28 <vfprintf+0x3e0>
     dca:	02 c0       	rjmp	.+4      	; 0xdd0 <vfprintf+0x288>
     dcc:	20 e1       	ldi	r18, 0x10	; 16
     dce:	b2 2a       	or	r11, r18
     dd0:	b4 fe       	sbrs	r11, 4
     dd2:	0b c0       	rjmp	.+22     	; 0xdea <vfprintf+0x2a2>
     dd4:	84 e0       	ldi	r24, 0x04	; 4
     dd6:	b8 2a       	or	r11, r24
     dd8:	08 c0       	rjmp	.+16     	; 0xdea <vfprintf+0x2a2>
     dda:	b4 fe       	sbrs	r11, 4
     ddc:	09 c0       	rjmp	.+18     	; 0xdf0 <vfprintf+0x2a8>
     dde:	e6 e0       	ldi	r30, 0x06	; 6
     de0:	be 2a       	or	r11, r30
     de2:	06 c0       	rjmp	.+12     	; 0xdf0 <vfprintf+0x2a8>
     de4:	28 e0       	ldi	r18, 0x08	; 8
     de6:	30 e0       	ldi	r19, 0x00	; 0
     de8:	05 c0       	rjmp	.+10     	; 0xdf4 <vfprintf+0x2ac>
     dea:	20 e1       	ldi	r18, 0x10	; 16
     dec:	30 e0       	ldi	r19, 0x00	; 0
     dee:	02 c0       	rjmp	.+4      	; 0xdf4 <vfprintf+0x2ac>
     df0:	20 e1       	ldi	r18, 0x10	; 16
     df2:	32 e0       	ldi	r19, 0x02	; 2
     df4:	b7 fe       	sbrs	r11, 7
     df6:	08 c0       	rjmp	.+16     	; 0xe08 <vfprintf+0x2c0>
     df8:	f8 01       	movw	r30, r16
     dfa:	60 81       	ld	r22, Z
     dfc:	71 81       	ldd	r23, Z+1	; 0x01
     dfe:	82 81       	ldd	r24, Z+2	; 0x02
     e00:	93 81       	ldd	r25, Z+3	; 0x03
     e02:	0c 5f       	subi	r16, 0xFC	; 252
     e04:	1f 4f       	sbci	r17, 0xFF	; 255
     e06:	07 c0       	rjmp	.+14     	; 0xe16 <vfprintf+0x2ce>
     e08:	f8 01       	movw	r30, r16
     e0a:	60 81       	ld	r22, Z
     e0c:	71 81       	ldd	r23, Z+1	; 0x01
     e0e:	80 e0       	ldi	r24, 0x00	; 0
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	0e 5f       	subi	r16, 0xFE	; 254
     e14:	1f 4f       	sbci	r17, 0xFF	; 255
     e16:	a2 01       	movw	r20, r4
     e18:	0e 94 f6 07 	call	0xfec	; 0xfec <__ultoa_invert>
     e1c:	78 2e       	mov	r7, r24
     e1e:	74 18       	sub	r7, r4
     e20:	ff e7       	ldi	r31, 0x7F	; 127
     e22:	bf 22       	and	r11, r31
     e24:	b6 fe       	sbrs	r11, 6
     e26:	0b c0       	rjmp	.+22     	; 0xe3e <vfprintf+0x2f6>
     e28:	2e ef       	ldi	r18, 0xFE	; 254
     e2a:	b2 22       	and	r11, r18
     e2c:	7e 14       	cp	r7, r14
     e2e:	38 f4       	brcc	.+14     	; 0xe3e <vfprintf+0x2f6>
     e30:	b4 fe       	sbrs	r11, 4
     e32:	07 c0       	rjmp	.+14     	; 0xe42 <vfprintf+0x2fa>
     e34:	b2 fc       	sbrc	r11, 2
     e36:	05 c0       	rjmp	.+10     	; 0xe42 <vfprintf+0x2fa>
     e38:	8f ee       	ldi	r24, 0xEF	; 239
     e3a:	b8 22       	and	r11, r24
     e3c:	02 c0       	rjmp	.+4      	; 0xe42 <vfprintf+0x2fa>
     e3e:	a7 2c       	mov	r10, r7
     e40:	01 c0       	rjmp	.+2      	; 0xe44 <vfprintf+0x2fc>
     e42:	ae 2c       	mov	r10, r14
     e44:	8b 2d       	mov	r24, r11
     e46:	90 e0       	ldi	r25, 0x00	; 0
     e48:	b4 fe       	sbrs	r11, 4
     e4a:	0d c0       	rjmp	.+26     	; 0xe66 <vfprintf+0x31e>
     e4c:	fe 01       	movw	r30, r28
     e4e:	e7 0d       	add	r30, r7
     e50:	f1 1d       	adc	r31, r1
     e52:	20 81       	ld	r18, Z
     e54:	20 33       	cpi	r18, 0x30	; 48
     e56:	19 f4       	brne	.+6      	; 0xe5e <vfprintf+0x316>
     e58:	e9 ee       	ldi	r30, 0xE9	; 233
     e5a:	be 22       	and	r11, r30
     e5c:	09 c0       	rjmp	.+18     	; 0xe70 <vfprintf+0x328>
     e5e:	a3 94       	inc	r10
     e60:	b2 fe       	sbrs	r11, 2
     e62:	06 c0       	rjmp	.+12     	; 0xe70 <vfprintf+0x328>
     e64:	04 c0       	rjmp	.+8      	; 0xe6e <vfprintf+0x326>
     e66:	86 78       	andi	r24, 0x86	; 134
     e68:	90 70       	andi	r25, 0x00	; 0
     e6a:	00 97       	sbiw	r24, 0x00	; 0
     e6c:	09 f0       	breq	.+2      	; 0xe70 <vfprintf+0x328>
     e6e:	a3 94       	inc	r10
     e70:	8b 2c       	mov	r8, r11
     e72:	99 24       	eor	r9, r9
     e74:	b3 fc       	sbrc	r11, 3
     e76:	14 c0       	rjmp	.+40     	; 0xea0 <vfprintf+0x358>
     e78:	b0 fe       	sbrs	r11, 0
     e7a:	0f c0       	rjmp	.+30     	; 0xe9a <vfprintf+0x352>
     e7c:	af 14       	cp	r10, r15
     e7e:	28 f4       	brcc	.+10     	; 0xe8a <vfprintf+0x342>
     e80:	e7 2c       	mov	r14, r7
     e82:	ef 0c       	add	r14, r15
     e84:	ea 18       	sub	r14, r10
     e86:	af 2c       	mov	r10, r15
     e88:	08 c0       	rjmp	.+16     	; 0xe9a <vfprintf+0x352>
     e8a:	e7 2c       	mov	r14, r7
     e8c:	06 c0       	rjmp	.+12     	; 0xe9a <vfprintf+0x352>
     e8e:	80 e2       	ldi	r24, 0x20	; 32
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	b6 01       	movw	r22, r12
     e94:	0e 94 ca 07 	call	0xf94	; 0xf94 <fputc>
     e98:	a3 94       	inc	r10
     e9a:	af 14       	cp	r10, r15
     e9c:	c0 f3       	brcs	.-16     	; 0xe8e <vfprintf+0x346>
     e9e:	04 c0       	rjmp	.+8      	; 0xea8 <vfprintf+0x360>
     ea0:	af 14       	cp	r10, r15
     ea2:	10 f4       	brcc	.+4      	; 0xea8 <vfprintf+0x360>
     ea4:	fa 18       	sub	r15, r10
     ea6:	01 c0       	rjmp	.+2      	; 0xeaa <vfprintf+0x362>
     ea8:	ff 24       	eor	r15, r15
     eaa:	84 fe       	sbrs	r8, 4
     eac:	0f c0       	rjmp	.+30     	; 0xecc <vfprintf+0x384>
     eae:	80 e3       	ldi	r24, 0x30	; 48
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	b6 01       	movw	r22, r12
     eb4:	0e 94 ca 07 	call	0xf94	; 0xf94 <fputc>
     eb8:	82 fe       	sbrs	r8, 2
     eba:	1f c0       	rjmp	.+62     	; 0xefa <vfprintf+0x3b2>
     ebc:	81 fe       	sbrs	r8, 1
     ebe:	03 c0       	rjmp	.+6      	; 0xec6 <vfprintf+0x37e>
     ec0:	88 e5       	ldi	r24, 0x58	; 88
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	10 c0       	rjmp	.+32     	; 0xee6 <vfprintf+0x39e>
     ec6:	88 e7       	ldi	r24, 0x78	; 120
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	0d c0       	rjmp	.+26     	; 0xee6 <vfprintf+0x39e>
     ecc:	c4 01       	movw	r24, r8
     ece:	86 78       	andi	r24, 0x86	; 134
     ed0:	90 70       	andi	r25, 0x00	; 0
     ed2:	00 97       	sbiw	r24, 0x00	; 0
     ed4:	91 f0       	breq	.+36     	; 0xefa <vfprintf+0x3b2>
     ed6:	81 fc       	sbrc	r8, 1
     ed8:	02 c0       	rjmp	.+4      	; 0xede <vfprintf+0x396>
     eda:	80 e2       	ldi	r24, 0x20	; 32
     edc:	01 c0       	rjmp	.+2      	; 0xee0 <vfprintf+0x398>
     ede:	8b e2       	ldi	r24, 0x2B	; 43
     ee0:	b7 fc       	sbrc	r11, 7
     ee2:	8d e2       	ldi	r24, 0x2D	; 45
     ee4:	90 e0       	ldi	r25, 0x00	; 0
     ee6:	b6 01       	movw	r22, r12
     ee8:	0e 94 ca 07 	call	0xf94	; 0xf94 <fputc>
     eec:	06 c0       	rjmp	.+12     	; 0xefa <vfprintf+0x3b2>
     eee:	80 e3       	ldi	r24, 0x30	; 48
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	b6 01       	movw	r22, r12
     ef4:	0e 94 ca 07 	call	0xf94	; 0xf94 <fputc>
     ef8:	ea 94       	dec	r14
     efa:	7e 14       	cp	r7, r14
     efc:	c0 f3       	brcs	.-16     	; 0xeee <vfprintf+0x3a6>
     efe:	7a 94       	dec	r7
     f00:	f2 01       	movw	r30, r4
     f02:	e7 0d       	add	r30, r7
     f04:	f1 1d       	adc	r31, r1
     f06:	80 81       	ld	r24, Z
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	b6 01       	movw	r22, r12
     f0c:	0e 94 ca 07 	call	0xf94	; 0xf94 <fputc>
     f10:	77 20       	and	r7, r7
     f12:	a9 f7       	brne	.-22     	; 0xefe <vfprintf+0x3b6>
     f14:	06 c0       	rjmp	.+12     	; 0xf22 <vfprintf+0x3da>
     f16:	80 e2       	ldi	r24, 0x20	; 32
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	b6 01       	movw	r22, r12
     f1c:	0e 94 ca 07 	call	0xf94	; 0xf94 <fputc>
     f20:	fa 94       	dec	r15
     f22:	ff 20       	and	r15, r15
     f24:	c1 f7       	brne	.-16     	; 0xf16 <vfprintf+0x3ce>
     f26:	37 ce       	rjmp	.-914    	; 0xb96 <vfprintf+0x4e>
     f28:	f6 01       	movw	r30, r12
     f2a:	26 81       	ldd	r18, Z+6	; 0x06
     f2c:	37 81       	ldd	r19, Z+7	; 0x07
     f2e:	02 c0       	rjmp	.+4      	; 0xf34 <vfprintf+0x3ec>
     f30:	2f ef       	ldi	r18, 0xFF	; 255
     f32:	3f ef       	ldi	r19, 0xFF	; 255
     f34:	c9 01       	movw	r24, r18
     f36:	2c 96       	adiw	r28, 0x0c	; 12
     f38:	0f b6       	in	r0, 0x3f	; 63
     f3a:	f8 94       	cli
     f3c:	de bf       	out	0x3e, r29	; 62
     f3e:	0f be       	out	0x3f, r0	; 63
     f40:	cd bf       	out	0x3d, r28	; 61
     f42:	cf 91       	pop	r28
     f44:	df 91       	pop	r29
     f46:	1f 91       	pop	r17
     f48:	0f 91       	pop	r16
     f4a:	ff 90       	pop	r15
     f4c:	ef 90       	pop	r14
     f4e:	df 90       	pop	r13
     f50:	cf 90       	pop	r12
     f52:	bf 90       	pop	r11
     f54:	af 90       	pop	r10
     f56:	9f 90       	pop	r9
     f58:	8f 90       	pop	r8
     f5a:	7f 90       	pop	r7
     f5c:	6f 90       	pop	r6
     f5e:	5f 90       	pop	r5
     f60:	4f 90       	pop	r4
     f62:	3f 90       	pop	r3
     f64:	2f 90       	pop	r2
     f66:	08 95       	ret

00000f68 <strnlen_P>:
     f68:	fc 01       	movw	r30, r24
     f6a:	05 90       	lpm	r0, Z+
     f6c:	61 50       	subi	r22, 0x01	; 1
     f6e:	70 40       	sbci	r23, 0x00	; 0
     f70:	01 10       	cpse	r0, r1
     f72:	d8 f7       	brcc	.-10     	; 0xf6a <strnlen_P+0x2>
     f74:	80 95       	com	r24
     f76:	90 95       	com	r25
     f78:	8e 0f       	add	r24, r30
     f7a:	9f 1f       	adc	r25, r31
     f7c:	08 95       	ret

00000f7e <strnlen>:
     f7e:	fc 01       	movw	r30, r24
     f80:	61 50       	subi	r22, 0x01	; 1
     f82:	70 40       	sbci	r23, 0x00	; 0
     f84:	01 90       	ld	r0, Z+
     f86:	01 10       	cpse	r0, r1
     f88:	d8 f7       	brcc	.-10     	; 0xf80 <strnlen+0x2>
     f8a:	80 95       	com	r24
     f8c:	90 95       	com	r25
     f8e:	8e 0f       	add	r24, r30
     f90:	9f 1f       	adc	r25, r31
     f92:	08 95       	ret

00000f94 <fputc>:
     f94:	0f 93       	push	r16
     f96:	1f 93       	push	r17
     f98:	cf 93       	push	r28
     f9a:	df 93       	push	r29
     f9c:	8c 01       	movw	r16, r24
     f9e:	eb 01       	movw	r28, r22
     fa0:	8b 81       	ldd	r24, Y+3	; 0x03
     fa2:	81 ff       	sbrs	r24, 1
     fa4:	1b c0       	rjmp	.+54     	; 0xfdc <fputc+0x48>
     fa6:	82 ff       	sbrs	r24, 2
     fa8:	0d c0       	rjmp	.+26     	; 0xfc4 <fputc+0x30>
     faa:	2e 81       	ldd	r18, Y+6	; 0x06
     fac:	3f 81       	ldd	r19, Y+7	; 0x07
     fae:	8c 81       	ldd	r24, Y+4	; 0x04
     fb0:	9d 81       	ldd	r25, Y+5	; 0x05
     fb2:	28 17       	cp	r18, r24
     fb4:	39 07       	cpc	r19, r25
     fb6:	64 f4       	brge	.+24     	; 0xfd0 <fputc+0x3c>
     fb8:	e8 81       	ld	r30, Y
     fba:	f9 81       	ldd	r31, Y+1	; 0x01
     fbc:	01 93       	st	Z+, r16
     fbe:	f9 83       	std	Y+1, r31	; 0x01
     fc0:	e8 83       	st	Y, r30
     fc2:	06 c0       	rjmp	.+12     	; 0xfd0 <fputc+0x3c>
     fc4:	e8 85       	ldd	r30, Y+8	; 0x08
     fc6:	f9 85       	ldd	r31, Y+9	; 0x09
     fc8:	80 2f       	mov	r24, r16
     fca:	09 95       	icall
     fcc:	00 97       	sbiw	r24, 0x00	; 0
     fce:	31 f4       	brne	.+12     	; 0xfdc <fputc+0x48>
     fd0:	8e 81       	ldd	r24, Y+6	; 0x06
     fd2:	9f 81       	ldd	r25, Y+7	; 0x07
     fd4:	01 96       	adiw	r24, 0x01	; 1
     fd6:	9f 83       	std	Y+7, r25	; 0x07
     fd8:	8e 83       	std	Y+6, r24	; 0x06
     fda:	02 c0       	rjmp	.+4      	; 0xfe0 <fputc+0x4c>
     fdc:	0f ef       	ldi	r16, 0xFF	; 255
     fde:	1f ef       	ldi	r17, 0xFF	; 255
     fe0:	c8 01       	movw	r24, r16
     fe2:	df 91       	pop	r29
     fe4:	cf 91       	pop	r28
     fe6:	1f 91       	pop	r17
     fe8:	0f 91       	pop	r16
     fea:	08 95       	ret

00000fec <__ultoa_invert>:
     fec:	fa 01       	movw	r30, r20
     fee:	aa 27       	eor	r26, r26
     ff0:	28 30       	cpi	r18, 0x08	; 8
     ff2:	51 f1       	breq	.+84     	; 0x1048 <__ultoa_invert+0x5c>
     ff4:	20 31       	cpi	r18, 0x10	; 16
     ff6:	81 f1       	breq	.+96     	; 0x1058 <__ultoa_invert+0x6c>
     ff8:	e8 94       	clt
     ffa:	6f 93       	push	r22
     ffc:	6e 7f       	andi	r22, 0xFE	; 254
     ffe:	6e 5f       	subi	r22, 0xFE	; 254
    1000:	7f 4f       	sbci	r23, 0xFF	; 255
    1002:	8f 4f       	sbci	r24, 0xFF	; 255
    1004:	9f 4f       	sbci	r25, 0xFF	; 255
    1006:	af 4f       	sbci	r26, 0xFF	; 255
    1008:	b1 e0       	ldi	r27, 0x01	; 1
    100a:	3e d0       	rcall	.+124    	; 0x1088 <__ultoa_invert+0x9c>
    100c:	b4 e0       	ldi	r27, 0x04	; 4
    100e:	3c d0       	rcall	.+120    	; 0x1088 <__ultoa_invert+0x9c>
    1010:	67 0f       	add	r22, r23
    1012:	78 1f       	adc	r23, r24
    1014:	89 1f       	adc	r24, r25
    1016:	9a 1f       	adc	r25, r26
    1018:	a1 1d       	adc	r26, r1
    101a:	68 0f       	add	r22, r24
    101c:	79 1f       	adc	r23, r25
    101e:	8a 1f       	adc	r24, r26
    1020:	91 1d       	adc	r25, r1
    1022:	a1 1d       	adc	r26, r1
    1024:	6a 0f       	add	r22, r26
    1026:	71 1d       	adc	r23, r1
    1028:	81 1d       	adc	r24, r1
    102a:	91 1d       	adc	r25, r1
    102c:	a1 1d       	adc	r26, r1
    102e:	20 d0       	rcall	.+64     	; 0x1070 <__ultoa_invert+0x84>
    1030:	09 f4       	brne	.+2      	; 0x1034 <__ultoa_invert+0x48>
    1032:	68 94       	set
    1034:	3f 91       	pop	r19
    1036:	2a e0       	ldi	r18, 0x0A	; 10
    1038:	26 9f       	mul	r18, r22
    103a:	11 24       	eor	r1, r1
    103c:	30 19       	sub	r19, r0
    103e:	30 5d       	subi	r19, 0xD0	; 208
    1040:	31 93       	st	Z+, r19
    1042:	de f6       	brtc	.-74     	; 0xffa <__ultoa_invert+0xe>
    1044:	cf 01       	movw	r24, r30
    1046:	08 95       	ret
    1048:	46 2f       	mov	r20, r22
    104a:	47 70       	andi	r20, 0x07	; 7
    104c:	40 5d       	subi	r20, 0xD0	; 208
    104e:	41 93       	st	Z+, r20
    1050:	b3 e0       	ldi	r27, 0x03	; 3
    1052:	0f d0       	rcall	.+30     	; 0x1072 <__ultoa_invert+0x86>
    1054:	c9 f7       	brne	.-14     	; 0x1048 <__ultoa_invert+0x5c>
    1056:	f6 cf       	rjmp	.-20     	; 0x1044 <__ultoa_invert+0x58>
    1058:	46 2f       	mov	r20, r22
    105a:	4f 70       	andi	r20, 0x0F	; 15
    105c:	40 5d       	subi	r20, 0xD0	; 208
    105e:	4a 33       	cpi	r20, 0x3A	; 58
    1060:	18 f0       	brcs	.+6      	; 0x1068 <__ultoa_invert+0x7c>
    1062:	49 5d       	subi	r20, 0xD9	; 217
    1064:	31 fd       	sbrc	r19, 1
    1066:	40 52       	subi	r20, 0x20	; 32
    1068:	41 93       	st	Z+, r20
    106a:	02 d0       	rcall	.+4      	; 0x1070 <__ultoa_invert+0x84>
    106c:	a9 f7       	brne	.-22     	; 0x1058 <__ultoa_invert+0x6c>
    106e:	ea cf       	rjmp	.-44     	; 0x1044 <__ultoa_invert+0x58>
    1070:	b4 e0       	ldi	r27, 0x04	; 4
    1072:	a6 95       	lsr	r26
    1074:	97 95       	ror	r25
    1076:	87 95       	ror	r24
    1078:	77 95       	ror	r23
    107a:	67 95       	ror	r22
    107c:	ba 95       	dec	r27
    107e:	c9 f7       	brne	.-14     	; 0x1072 <__ultoa_invert+0x86>
    1080:	00 97       	sbiw	r24, 0x00	; 0
    1082:	61 05       	cpc	r22, r1
    1084:	71 05       	cpc	r23, r1
    1086:	08 95       	ret
    1088:	9b 01       	movw	r18, r22
    108a:	ac 01       	movw	r20, r24
    108c:	0a 2e       	mov	r0, r26
    108e:	06 94       	lsr	r0
    1090:	57 95       	ror	r21
    1092:	47 95       	ror	r20
    1094:	37 95       	ror	r19
    1096:	27 95       	ror	r18
    1098:	ba 95       	dec	r27
    109a:	c9 f7       	brne	.-14     	; 0x108e <__ultoa_invert+0xa2>
    109c:	62 0f       	add	r22, r18
    109e:	73 1f       	adc	r23, r19
    10a0:	84 1f       	adc	r24, r20
    10a2:	95 1f       	adc	r25, r21
    10a4:	a0 1d       	adc	r26, r0
    10a6:	08 95       	ret

000010a8 <_exit>:
    10a8:	f8 94       	cli

000010aa <__stop_program>:
    10aa:	ff cf       	rjmp	.-2      	; 0x10aa <__stop_program>
