<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver dma v8_0: XAxiDma_BdRing Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XAxiDma_BdRing Struct Reference</h1><!-- doxytag: class="XAxiDma_BdRing" -->
<p><code>#include &lt;xaxidma_bdring.h&gt;</code></p>

<p><a href="struct_x_axi_dma___bd_ring-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a138fd282802e5f6ed3cb1d2505ede08a">ChanBase</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a912bf38e61c8b03995ece842426b3ccf">IsRxChannel</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">volatile int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a443e5c48e677e9a1a4e85a383eefc2be">RunState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a7d35cb00bb50fff2e24c15f7d7d8dae0">HasStsCntrlStrm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a94a5b88b2590ff521039bf5b172052dc">HasDRE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#ad15134c06d259b49daa14f8ffd72fb70">DataWidth</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#af7d20b177c57b8466e64b74c6c959273">MaxTransferLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a27cf11f9c3c7ab622399f42c4311ce17">FirstBdPhysAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#aecb22e2a90f9a984876eeca8b55070ae">FirstBdAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#ad706fb4b3e745009498e072213f9798a">LastBdAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#af0b3fe5c9b9123209b3000e0d95193ed">Length</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a4c5966b5420ddc5fb7427292b2dfca50">Separation</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a3e067ffdf2820a816f2d6dda6e3f9114">FreeHead</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a8a2958fb6be370d3cc29972f57203952">PreHead</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#af097be199cf9d1d62cf32f775309a4f3">HwHead</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a7abe8351de43377407c579cd158f2448">HwTail</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a92668e60e10a940428e68f816c64eab6">PostHead</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a2519fd626856e7ab0d822adc46aab7d8">BdaRestart</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a51ec0929002582a900d404502e9a1622">FreeCnt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a68e8042d227f7a40821a478deb063215">PreCnt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#ab49406dd2d9ec65e3f38d1cc3c880391">HwCnt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#afd4e1620895f91a829354e131432d2b3">PostCnt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#a3c928d2f36e8daf845a70afdae2573a4">AllCnt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_dma___bd_ring.html#ac14f09fcd00f1869c8194d790f73d791">RingIndex</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Container structure for descriptor storage control. If address translation is enabled, then all addresses and pointers excluding FirstBdPhysAddr are expressed in terms of the virtual address. </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a3c928d2f36e8daf845a70afdae2573a4"></a><!-- doxytag: member="XAxiDma_BdRing::AllCnt" ref="a3c928d2f36e8daf845a70afdae2573a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#a3c928d2f36e8daf845a70afdae2573a4">XAxiDma_BdRing::AllCnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Total Number of BDs for channel </p>

</div>
</div>
<a class="anchor" id="a2519fd626856e7ab0d822adc46aab7d8"></a><!-- doxytag: member="XAxiDma_BdRing::BdaRestart" ref="a2519fd626856e7ab0d822adc46aab7d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* <a class="el" href="struct_x_axi_dma___bd_ring.html#a2519fd626856e7ab0d822adc46aab7d8">XAxiDma_BdRing::BdaRestart</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BD to load when channel is started </p>

</div>
</div>
<a class="anchor" id="a138fd282802e5f6ed3cb1d2505ede08a"></a><!-- doxytag: member="XAxiDma_BdRing::ChanBase" ref="a138fd282802e5f6ed3cb1d2505ede08a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_dma___bd_ring.html#a138fd282802e5f6ed3cb1d2505ede08a">XAxiDma_BdRing::ChanBase</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>physical base address </p>

</div>
</div>
<a class="anchor" id="ad15134c06d259b49daa14f8ffd72fb70"></a><!-- doxytag: member="XAxiDma_BdRing::DataWidth" ref="ad15134c06d259b49daa14f8ffd72fb70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#ad15134c06d259b49daa14f8ffd72fb70">XAxiDma_BdRing::DataWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aecb22e2a90f9a984876eeca8b55070ae"></a><!-- doxytag: member="XAxiDma_BdRing::FirstBdAddr" ref="aecb22e2a90f9a984876eeca8b55070ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_dma___bd_ring.html#aecb22e2a90f9a984876eeca8b55070ae">XAxiDma_BdRing::FirstBdAddr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Virtual address of 1st BD in list </p>

</div>
</div>
<a class="anchor" id="a27cf11f9c3c7ab622399f42c4311ce17"></a><!-- doxytag: member="XAxiDma_BdRing::FirstBdPhysAddr" ref="a27cf11f9c3c7ab622399f42c4311ce17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_dma___bd_ring.html#a27cf11f9c3c7ab622399f42c4311ce17">XAxiDma_BdRing::FirstBdPhysAddr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Physical address of 1st BD in list </p>

</div>
</div>
<a class="anchor" id="a51ec0929002582a900d404502e9a1622"></a><!-- doxytag: member="XAxiDma_BdRing::FreeCnt" ref="a51ec0929002582a900d404502e9a1622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#a51ec0929002582a900d404502e9a1622">XAxiDma_BdRing::FreeCnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of allocatable BDs in free group </p>

</div>
</div>
<a class="anchor" id="a3e067ffdf2820a816f2d6dda6e3f9114"></a><!-- doxytag: member="XAxiDma_BdRing::FreeHead" ref="a3e067ffdf2820a816f2d6dda6e3f9114" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* <a class="el" href="struct_x_axi_dma___bd_ring.html#a3e067ffdf2820a816f2d6dda6e3f9114">XAxiDma_BdRing::FreeHead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>First BD in the free group </p>

</div>
</div>
<a class="anchor" id="a94a5b88b2590ff521039bf5b172052dc"></a><!-- doxytag: member="XAxiDma_BdRing::HasDRE" ref="a94a5b88b2590ff521039bf5b172052dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#a94a5b88b2590ff521039bf5b172052dc">XAxiDma_BdRing::HasDRE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d35cb00bb50fff2e24c15f7d7d8dae0"></a><!-- doxytag: member="XAxiDma_BdRing::HasStsCntrlStrm" ref="a7d35cb00bb50fff2e24c15f7d7d8dae0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#a7d35cb00bb50fff2e24c15f7d7d8dae0">XAxiDma_BdRing::HasStsCntrlStrm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether has stscntrl stream </p>

</div>
</div>
<a class="anchor" id="ab49406dd2d9ec65e3f38d1cc3c880391"></a><!-- doxytag: member="XAxiDma_BdRing::HwCnt" ref="ab49406dd2d9ec65e3f38d1cc3c880391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#ab49406dd2d9ec65e3f38d1cc3c880391">XAxiDma_BdRing::HwCnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of BDs in work group </p>

</div>
</div>
<a class="anchor" id="af097be199cf9d1d62cf32f775309a4f3"></a><!-- doxytag: member="XAxiDma_BdRing::HwHead" ref="af097be199cf9d1d62cf32f775309a4f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* <a class="el" href="struct_x_axi_dma___bd_ring.html#af097be199cf9d1d62cf32f775309a4f3">XAxiDma_BdRing::HwHead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>First BD in the work group </p>

</div>
</div>
<a class="anchor" id="a7abe8351de43377407c579cd158f2448"></a><!-- doxytag: member="XAxiDma_BdRing::HwTail" ref="a7abe8351de43377407c579cd158f2448" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* <a class="el" href="struct_x_axi_dma___bd_ring.html#a7abe8351de43377407c579cd158f2448">XAxiDma_BdRing::HwTail</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last BD in the work group </p>

</div>
</div>
<a class="anchor" id="a912bf38e61c8b03995ece842426b3ccf"></a><!-- doxytag: member="XAxiDma_BdRing::IsRxChannel" ref="a912bf38e61c8b03995ece842426b3ccf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#a912bf38e61c8b03995ece842426b3ccf">XAxiDma_BdRing::IsRxChannel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Is this a receive channel </p>

</div>
</div>
<a class="anchor" id="ad706fb4b3e745009498e072213f9798a"></a><!-- doxytag: member="XAxiDma_BdRing::LastBdAddr" ref="ad706fb4b3e745009498e072213f9798a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_dma___bd_ring.html#ad706fb4b3e745009498e072213f9798a">XAxiDma_BdRing::LastBdAddr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Virtual address of last BD in the list </p>

</div>
</div>
<a class="anchor" id="af0b3fe5c9b9123209b3000e0d95193ed"></a><!-- doxytag: member="XAxiDma_BdRing::Length" ref="af0b3fe5c9b9123209b3000e0d95193ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_dma___bd_ring.html#af0b3fe5c9b9123209b3000e0d95193ed">XAxiDma_BdRing::Length</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Total size of ring in bytes </p>

</div>
</div>
<a class="anchor" id="af7d20b177c57b8466e64b74c6c959273"></a><!-- doxytag: member="XAxiDma_BdRing::MaxTransferLen" ref="af7d20b177c57b8466e64b74c6c959273" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_dma___bd_ring.html#af7d20b177c57b8466e64b74c6c959273">XAxiDma_BdRing::MaxTransferLen</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afd4e1620895f91a829354e131432d2b3"></a><!-- doxytag: member="XAxiDma_BdRing::PostCnt" ref="afd4e1620895f91a829354e131432d2b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#afd4e1620895f91a829354e131432d2b3">XAxiDma_BdRing::PostCnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of BDs in post-work group </p>

</div>
</div>
<a class="anchor" id="a92668e60e10a940428e68f816c64eab6"></a><!-- doxytag: member="XAxiDma_BdRing::PostHead" ref="a92668e60e10a940428e68f816c64eab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* <a class="el" href="struct_x_axi_dma___bd_ring.html#a92668e60e10a940428e68f816c64eab6">XAxiDma_BdRing::PostHead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>First BD in the post-work group </p>

</div>
</div>
<a class="anchor" id="a68e8042d227f7a40821a478deb063215"></a><!-- doxytag: member="XAxiDma_BdRing::PreCnt" ref="a68e8042d227f7a40821a478deb063215" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#a68e8042d227f7a40821a478deb063215">XAxiDma_BdRing::PreCnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of BDs in pre-work group </p>

</div>
</div>
<a class="anchor" id="a8a2958fb6be370d3cc29972f57203952"></a><!-- doxytag: member="XAxiDma_BdRing::PreHead" ref="a8a2958fb6be370d3cc29972f57203952" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="xaxidma__bd_8h.html#a5faf4d844b10fc577f3a75a170f11867">XAxiDma_Bd</a>* <a class="el" href="struct_x_axi_dma___bd_ring.html#a8a2958fb6be370d3cc29972f57203952">XAxiDma_BdRing::PreHead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>First BD in the pre-work group </p>

</div>
</div>
<a class="anchor" id="ac14f09fcd00f1869c8194d790f73d791"></a><!-- doxytag: member="XAxiDma_BdRing::RingIndex" ref="ac14f09fcd00f1869c8194d790f73d791" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_dma___bd_ring.html#ac14f09fcd00f1869c8194d790f73d791">XAxiDma_BdRing::RingIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ring Index </p>

</div>
</div>
<a class="anchor" id="a443e5c48e677e9a1a4e85a383eefc2be"></a><!-- doxytag: member="XAxiDma_BdRing::RunState" ref="a443e5c48e677e9a1a4e85a383eefc2be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile int <a class="el" href="struct_x_axi_dma___bd_ring.html#a443e5c48e677e9a1a4e85a383eefc2be">XAxiDma_BdRing::RunState</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether channel is running </p>

</div>
</div>
<a class="anchor" id="a4c5966b5420ddc5fb7427292b2dfca50"></a><!-- doxytag: member="XAxiDma_BdRing::Separation" ref="a4c5966b5420ddc5fb7427292b2dfca50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_dma___bd_ring.html#a4c5966b5420ddc5fb7427292b2dfca50">XAxiDma_BdRing::Separation</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of bytes between the starting address of adjacent BDs </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xaxidma__bdring_8h.html">xaxidma_bdring.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

