

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Thu Jun 18 16:30:54 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        axi_interfaces_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   4.00|      3.49|        0.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  237|  237|  128|  128| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 128, depth = 238


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 238
* Pipeline: 1
  Pipeline-0: II = 128, D = 238, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
* FSM state operations: 

 <State 1>: 2.05ns
ST_1: dinb_0_addr_65 [1/1] 0.00ns
:6  %dinb_0_addr_65 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 0

ST_1: dina_1_addr [1/1] 0.00ns
:10  %dina_1_addr = getelementptr [128 x i32]* %dina_1, i64 0, i64 1

ST_1: dina_1_load [2/2] 2.05ns
:11  %dina_1_load = load i32* %dina_1_addr, align 4

ST_1: dina_0_addr [1/1] 0.00ns
:12  %dina_0_addr = getelementptr [128 x i32]* %dina_0, i64 0, i64 2

ST_1: dina_0_load [2/2] 2.05ns
:13  %dina_0_load = load i32* %dina_0_addr, align 4

ST_1: dinb_0_load [2/2] 2.05ns
:16  %dinb_0_load = load i32* %dinb_0_addr_65, align 4

ST_1: dinb_1_addr [1/1] 0.00ns
:17  %dinb_1_addr = getelementptr [128 x i32]* %dinb_1, i64 0, i64 0

ST_1: dinb_1_load [2/2] 2.05ns
:18  %dinb_1_load = load i32* %dinb_1_addr, align 4

ST_1: dinb_0_addr [1/1] 0.00ns
:19  %dinb_0_addr = getelementptr [128 x i32]* %dinb_0, i64 0, i64 1

ST_1: temp [2/2] 2.05ns
:20  %temp = load i32* %dinb_0_addr, align 4


 <State 2>: 3.49ns
ST_2: dina_1_load [1/2] 2.05ns
:11  %dina_1_load = load i32* %dina_1_addr, align 4

ST_2: dina_0_load [1/2] 2.05ns
:13  %dina_0_load = load i32* %dina_0_addr, align 4

ST_2: dinb_0_load [1/2] 2.05ns
:16  %dinb_0_load = load i32* %dinb_0_addr_65, align 4

ST_2: dinb_1_load [1/2] 2.05ns
:18  %dinb_1_load = load i32* %dinb_1_addr, align 4

ST_2: temp [1/2] 2.05ns
:20  %temp = load i32* %dinb_0_addr, align 4

ST_2: tmp_1 [1/1] 0.00ns
:21  %tmp_1 = trunc i32 %temp to i8

ST_2: tmp_1_i [1/1] 0.00ns
:22  %tmp_1_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 8, i32 15)

ST_2: tmp [1/1] 0.00ns
:23  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 16, i32 23)

ST_2: tmp_9_i [1/1] 0.00ns
:24  %tmp_9_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 24, i32 31)

ST_2: tmp_21 [1/1] 0.00ns
._crit_edge.14:2  %tmp_21 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %temp, i32 28, i32 31)

ST_2: tmp_22 [1/1] 0.00ns
._crit_edge.14:3  %tmp_22 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i8.i8.i4(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i4 %tmp_21)

ST_2: icmp9 [1/1] 1.44ns
._crit_edge.14:4  %icmp9 = icmp ne i28 %tmp_22, 0

ST_2: stg_261 [1/1] 0.00ns
._crit_edge.14:5  br i1 %icmp9, label %16, label %._crit_edge.15

ST_2: dina_1_addr_16 [1/1] 0.00ns
:0  %dina_1_addr_16 = getelementptr [128 x i32]* %dina_1, i64 0, i64 17

ST_2: dina_1_load_16 [2/2] 2.05ns
:1  %dina_1_load_16 = load i32* %dina_1_addr_16, align 4

ST_2: dina_0_addr_16 [1/1] 0.00ns
:2  %dina_0_addr_16 = getelementptr [128 x i32]* %dina_0, i64 0, i64 18

ST_2: dina_0_load_16 [2/2] 2.05ns
:3  %dina_0_load_16 = load i32* %dina_0_addr_16, align 4

ST_2: dinb_1_addr_16 [1/1] 0.00ns
:5  %dinb_1_addr_16 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 16

ST_2: dinb_1_load_16 [2/2] 2.05ns
:6  %dinb_1_load_16 = load i32* %dinb_1_addr_16, align 4

ST_2: dinb_0_addr_16 [1/1] 0.00ns
:7  %dinb_0_addr_16 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 17

ST_2: dinb_0_load_16 [2/2] 2.05ns
:8  %dinb_0_load_16 = load i32* %dinb_0_addr_16, align 4

ST_2: tmp_41 [1/1] 0.00ns
._crit_edge.30:2  %tmp_41 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %temp, i32 29, i32 31)

ST_2: tmp_63 [1/1] 0.00ns
._crit_edge.30:3  %tmp_63 = call i27 @_ssdm_op_BitConcatenate.i27.i8.i8.i8.i3(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i3 %tmp_41)

ST_2: icmp1 [1/1] 1.42ns
._crit_edge.30:4  %icmp1 = icmp ne i27 %tmp_63, 0

ST_2: stg_273 [1/1] 0.00ns
._crit_edge.30:5  br i1 %icmp1, label %32, label %._crit_edge.31

ST_2: dina_1_addr_32 [1/1] 0.00ns
:0  %dina_1_addr_32 = getelementptr [128 x i32]* %dina_1, i64 0, i64 33

ST_2: dina_1_load_32 [2/2] 2.05ns
:1  %dina_1_load_32 = load i32* %dina_1_addr_32, align 4

ST_2: dina_0_addr_32 [1/1] 0.00ns
:2  %dina_0_addr_32 = getelementptr [128 x i32]* %dina_0, i64 0, i64 34

ST_2: dina_0_load_32 [2/2] 2.05ns
:3  %dina_0_load_32 = load i32* %dina_0_addr_32, align 4

ST_2: dinb_1_addr_32 [1/1] 0.00ns
:5  %dinb_1_addr_32 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 32

ST_2: dinb_1_load_32 [2/2] 2.05ns
:6  %dinb_1_load_32 = load i32* %dinb_1_addr_32, align 4

ST_2: dinb_0_addr_32 [1/1] 0.00ns
:7  %dinb_0_addr_32 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 33

ST_2: dinb_0_load_32 [2/2] 2.05ns
:8  %dinb_0_load_32 = load i32* %dinb_0_addr_32, align 4


 <State 3>: 2.05ns
ST_3: tmpa [1/1] 0.00ns
:14  %tmpa = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load, i32 %dina_1_load)

ST_3: a_label [1/1] 1.45ns
:15  %a_label = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa)

ST_3: out [1/1] 0.00ns
:25  %out = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i8 %tmp_9_i)

ST_3: tmp1 [1/1] 1.50ns
:31  %tmp1 = icmp eq i32 %out, 0

ST_3: stg_286 [1/1] 0.00ns
:32  br i1 %tmp1, label %._crit_edge.0, label %1

ST_3: dina_1_addr_1 [1/1] 0.00ns
:0  %dina_1_addr_1 = getelementptr [128 x i32]* %dina_1, i64 0, i64 2

ST_3: dina_1_load_1 [2/2] 2.05ns
:1  %dina_1_load_1 = load i32* %dina_1_addr_1, align 4

ST_3: dina_0_addr_1 [1/1] 0.00ns
:2  %dina_0_addr_1 = getelementptr [128 x i32]* %dina_0, i64 0, i64 3

ST_3: dina_0_load_1 [2/2] 2.05ns
:3  %dina_0_load_1 = load i32* %dina_0_addr_1, align 4

ST_3: dinb_1_addr_1 [1/1] 0.00ns
:5  %dinb_1_addr_1 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 1

ST_3: dinb_1_load_1 [2/2] 2.05ns
:6  %dinb_1_load_1 = load i32* %dinb_1_addr_1, align 4

ST_3: dinb_0_addr_1 [1/1] 0.00ns
:7  %dinb_0_addr_1 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 2

ST_3: dinb_0_load_1 [2/2] 2.05ns
:8  %dinb_0_load_1 = load i32* %dinb_0_addr_1, align 4

ST_3: dina_1_load_16 [1/2] 2.05ns
:1  %dina_1_load_16 = load i32* %dina_1_addr_16, align 4

ST_3: dina_0_load_16 [1/2] 2.05ns
:3  %dina_0_load_16 = load i32* %dina_0_addr_16, align 4

ST_3: dinb_1_load_16 [1/2] 2.05ns
:6  %dinb_1_load_16 = load i32* %dinb_1_addr_16, align 4

ST_3: dinb_0_load_16 [1/2] 2.05ns
:8  %dinb_0_load_16 = load i32* %dinb_0_addr_16, align 4

ST_3: dina_1_load_32 [1/2] 2.05ns
:1  %dina_1_load_32 = load i32* %dina_1_addr_32, align 4

ST_3: dina_0_load_32 [1/2] 2.05ns
:3  %dina_0_load_32 = load i32* %dina_0_addr_32, align 4

ST_3: dinb_1_load_32 [1/2] 2.05ns
:6  %dinb_1_load_32 = load i32* %dinb_1_addr_32, align 4

ST_3: dinb_0_load_32 [1/2] 2.05ns
:8  %dinb_0_load_32 = load i32* %dinb_0_addr_32, align 4

ST_3: tmp_140 [1/1] 0.00ns
._crit_edge.62:2  %tmp_140 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %temp, i32 30, i32 31)

ST_3: tmp_142 [1/1] 0.00ns
._crit_edge.62:3  %tmp_142 = call i26 @_ssdm_op_BitConcatenate.i26.i8.i8.i8.i2(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i2 %tmp_140)

ST_3: icmp2 [1/1] 1.41ns
._crit_edge.62:4  %icmp2 = icmp ne i26 %tmp_142, 0

ST_3: stg_306 [1/1] 0.00ns
._crit_edge.62:5  br i1 %icmp2, label %64, label %._crit_edge.63

ST_3: dina_1_addr_64 [1/1] 0.00ns
:0  %dina_1_addr_64 = getelementptr [128 x i32]* %dina_1, i64 0, i64 65

ST_3: dina_1_load_64 [2/2] 2.05ns
:1  %dina_1_load_64 = load i32* %dina_1_addr_64, align 4

ST_3: dina_0_addr_64 [1/1] 0.00ns
:2  %dina_0_addr_64 = getelementptr [128 x i32]* %dina_0, i64 0, i64 66

ST_3: dina_0_load_64 [2/2] 2.05ns
:3  %dina_0_load_64 = load i32* %dina_0_addr_64, align 4

ST_3: dinb_1_addr_64 [1/1] 0.00ns
:5  %dinb_1_addr_64 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 64

ST_3: dinb_1_load_64 [2/2] 2.05ns
:6  %dinb_1_load_64 = load i32* %dinb_1_addr_64, align 4

ST_3: dinb_0_addr_64 [1/1] 0.00ns
:7  %dinb_0_addr_64 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 65

ST_3: dinb_0_load_64 [2/2] 2.05ns
:8  %dinb_0_load_64 = load i32* %dinb_0_addr_64, align 4


 <State 4>: 2.05ns
ST_4: dina_1_load_1 [1/2] 2.05ns
:1  %dina_1_load_1 = load i32* %dina_1_addr_1, align 4

ST_4: dina_0_load_1 [1/2] 2.05ns
:3  %dina_0_load_1 = load i32* %dina_0_addr_1, align 4

ST_4: dinb_1_load_1 [1/2] 2.05ns
:6  %dinb_1_load_1 = load i32* %dinb_1_addr_1, align 4

ST_4: dinb_0_load_1 [1/2] 2.05ns
:8  %dinb_0_load_1 = load i32* %dinb_0_addr_1, align 4

ST_4: tmp_2 [1/1] 0.00ns
._crit_edge.0:2  %tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %temp, i32 25, i32 31)

ST_4: tmp_3 [1/1] 0.00ns
._crit_edge.0:3  %tmp_3 = call i31 @_ssdm_op_BitConcatenate.i31.i8.i8.i8.i7(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i7 %tmp_2)

ST_4: icmp [1/1] 1.48ns
._crit_edge.0:4  %icmp = icmp ne i31 %tmp_3, 0

ST_4: stg_322 [1/1] 0.00ns
._crit_edge.0:5  br i1 %icmp, label %2, label %._crit_edge.1

ST_4: dina_1_addr_2 [1/1] 0.00ns
:0  %dina_1_addr_2 = getelementptr [128 x i32]* %dina_1, i64 0, i64 3

ST_4: dina_1_load_2 [2/2] 2.05ns
:1  %dina_1_load_2 = load i32* %dina_1_addr_2, align 4

ST_4: dina_0_addr_2 [1/1] 0.00ns
:2  %dina_0_addr_2 = getelementptr [128 x i32]* %dina_0, i64 0, i64 4

ST_4: dina_0_load_2 [2/2] 2.05ns
:3  %dina_0_load_2 = load i32* %dina_0_addr_2, align 4

ST_4: dinb_1_addr_2 [1/1] 0.00ns
:5  %dinb_1_addr_2 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 2

ST_4: dinb_1_load_2 [2/2] 2.05ns
:6  %dinb_1_load_2 = load i32* %dinb_1_addr_2, align 4

ST_4: dinb_0_addr_2 [1/1] 0.00ns
:7  %dinb_0_addr_2 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 3

ST_4: dinb_0_load_2 [2/2] 2.05ns
:8  %dinb_0_load_2 = load i32* %dinb_0_addr_2, align 4

ST_4: tmp_9 [1/1] 1.50ns
._crit_edge.1:2  %tmp_9 = icmp ugt i32 %out, 2

ST_4: stg_332 [1/1] 0.00ns
._crit_edge.1:3  br i1 %tmp_9, label %3, label %._crit_edge.2

ST_4: dina_1_addr_3 [1/1] 0.00ns
:0  %dina_1_addr_3 = getelementptr [128 x i32]* %dina_1, i64 0, i64 4

ST_4: dina_1_load_3 [2/2] 2.05ns
:1  %dina_1_load_3 = load i32* %dina_1_addr_3, align 4

ST_4: dina_0_addr_3 [1/1] 0.00ns
:2  %dina_0_addr_3 = getelementptr [128 x i32]* %dina_0, i64 0, i64 5

ST_4: dina_0_load_3 [2/2] 2.05ns
:3  %dina_0_load_3 = load i32* %dina_0_addr_3, align 4

ST_4: dinb_1_addr_3 [1/1] 0.00ns
:5  %dinb_1_addr_3 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 3

ST_4: dinb_1_load_3 [2/2] 2.05ns
:6  %dinb_1_load_3 = load i32* %dinb_1_addr_3, align 4

ST_4: dinb_0_addr_3 [1/1] 0.00ns
:7  %dinb_0_addr_3 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 4

ST_4: dinb_0_load_3 [2/2] 2.05ns
:8  %dinb_0_load_3 = load i32* %dinb_0_addr_3, align 4

ST_4: tmp_4 [1/1] 0.00ns
._crit_edge.2:2  %tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %temp, i32 26, i32 31)

ST_4: tmp_5 [1/1] 0.00ns
._crit_edge.2:3  %tmp_5 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i8.i8.i6(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i6 %tmp_4)

ST_4: icmp3 [1/1] 1.47ns
._crit_edge.2:4  %icmp3 = icmp ne i30 %tmp_5, 0

ST_4: stg_344 [1/1] 0.00ns
._crit_edge.2:5  br i1 %icmp3, label %4, label %._crit_edge.3

ST_4: tmp_12 [1/1] 0.00ns
._crit_edge.6:2  %tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp, i32 27, i32 31)

ST_4: tmp_13 [1/1] 0.00ns
._crit_edge.6:3  %tmp_13 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i5 %tmp_12)

ST_4: icmp6 [1/1] 1.45ns
._crit_edge.6:4  %icmp6 = icmp ne i29 %tmp_13, 0

ST_4: stg_348 [1/1] 0.00ns
._crit_edge.6:5  br i1 %icmp6, label %8, label %._crit_edge.7

ST_4: tmpa_1_14 [1/1] 0.00ns
:4  %tmpa_1_14 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_16, i32 %dina_1_load_16)

ST_4: tmpb_14 [1/1] 0.00ns
:9  %tmpb_14 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_16, i32 %dinb_1_load_16)

ST_4: a_union_14 [1/1] 1.45ns
:10  %a_union_14 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_14)

ST_4: b_elem_14 [1/1] 1.45ns
:12  %b_elem_14 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_14)

ST_4: tmpa_1_30 [1/1] 0.00ns
:4  %tmpa_1_30 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_32, i32 %dina_1_load_32)

ST_4: tmpb_30 [1/1] 0.00ns
:9  %tmpb_30 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_32, i32 %dinb_1_load_32)

ST_4: a_union_30 [1/1] 1.45ns
:10  %a_union_30 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_30)

ST_4: b_elem_30 [1/1] 1.45ns
:12  %b_elem_30 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_30)

ST_4: dina_1_load_64 [1/2] 2.05ns
:1  %dina_1_load_64 = load i32* %dina_1_addr_64, align 4

ST_4: dina_0_load_64 [1/2] 2.05ns
:3  %dina_0_load_64 = load i32* %dina_0_addr_64, align 4

ST_4: dinb_1_load_64 [1/2] 2.05ns
:6  %dinb_1_load_64 = load i32* %dinb_1_addr_64, align 4

ST_4: dinb_0_load_64 [1/2] 2.05ns
:8  %dinb_0_load_64 = load i32* %dinb_0_addr_64, align 4


 <State 5>: 3.06ns
ST_5: tmpa_1 [1/1] 0.00ns
:4  %tmpa_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_1, i32 %dina_1_load_1)

ST_5: tmpb [1/1] 0.00ns
:9  %tmpb = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_1, i32 %dinb_1_load_1)

ST_5: a_union [1/1] 1.45ns
:10  %a_union = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1)

ST_5: b_elem [1/1] 1.45ns
:12  %b_elem = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb)

ST_5: dina_1_load_2 [1/2] 2.05ns
:1  %dina_1_load_2 = load i32* %dina_1_addr_2, align 4

ST_5: dina_0_load_2 [1/2] 2.05ns
:3  %dina_0_load_2 = load i32* %dina_0_addr_2, align 4

ST_5: dinb_1_load_2 [1/2] 2.05ns
:6  %dinb_1_load_2 = load i32* %dinb_1_addr_2, align 4

ST_5: dinb_0_load_2 [1/2] 2.05ns
:8  %dinb_0_load_2 = load i32* %dinb_0_addr_2, align 4

ST_5: dina_1_load_3 [1/2] 2.05ns
:1  %dina_1_load_3 = load i32* %dina_1_addr_3, align 4

ST_5: dina_0_load_3 [1/2] 2.05ns
:3  %dina_0_load_3 = load i32* %dina_0_addr_3, align 4

ST_5: dinb_1_load_3 [1/2] 2.05ns
:6  %dinb_1_load_3 = load i32* %dinb_1_addr_3, align 4

ST_5: dinb_0_load_3 [1/2] 2.05ns
:8  %dinb_0_load_3 = load i32* %dinb_0_addr_3, align 4

ST_5: dina_1_addr_4 [1/1] 0.00ns
:0  %dina_1_addr_4 = getelementptr [128 x i32]* %dina_1, i64 0, i64 5

ST_5: dina_1_load_4 [2/2] 2.05ns
:1  %dina_1_load_4 = load i32* %dina_1_addr_4, align 4

ST_5: dina_0_addr_4 [1/1] 0.00ns
:2  %dina_0_addr_4 = getelementptr [128 x i32]* %dina_0, i64 0, i64 6

ST_5: dina_0_load_4 [2/2] 2.05ns
:3  %dina_0_load_4 = load i32* %dina_0_addr_4, align 4

ST_5: dinb_1_addr_4 [1/1] 0.00ns
:5  %dinb_1_addr_4 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 4

ST_5: dinb_1_load_4 [2/2] 2.05ns
:6  %dinb_1_load_4 = load i32* %dinb_1_addr_4, align 4

ST_5: dinb_0_addr_4 [1/1] 0.00ns
:7  %dinb_0_addr_4 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 5

ST_5: dinb_0_load_4 [2/2] 2.05ns
:8  %dinb_0_load_4 = load i32* %dinb_0_addr_4, align 4

ST_5: tmp_8 [1/1] 1.50ns
._crit_edge.3:2  %tmp_8 = icmp ugt i32 %out, 4

ST_5: stg_382 [1/1] 0.00ns
._crit_edge.3:3  br i1 %tmp_8, label %5, label %._crit_edge.4

ST_5: dina_1_addr_5 [1/1] 0.00ns
:0  %dina_1_addr_5 = getelementptr [128 x i32]* %dina_1, i64 0, i64 6

ST_5: dina_1_load_5 [2/2] 2.05ns
:1  %dina_1_load_5 = load i32* %dina_1_addr_5, align 4

ST_5: dina_0_addr_5 [1/1] 0.00ns
:2  %dina_0_addr_5 = getelementptr [128 x i32]* %dina_0, i64 0, i64 7

ST_5: dina_0_load_5 [2/2] 2.05ns
:3  %dina_0_load_5 = load i32* %dina_0_addr_5, align 4

ST_5: dinb_1_addr_5 [1/1] 0.00ns
:5  %dinb_1_addr_5 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 5

ST_5: dinb_1_load_5 [2/2] 2.05ns
:6  %dinb_1_load_5 = load i32* %dinb_1_addr_5, align 4

ST_5: dinb_0_addr_5 [1/1] 0.00ns
:7  %dinb_0_addr_5 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 6

ST_5: dinb_0_load_5 [2/2] 2.05ns
:8  %dinb_0_load_5 = load i32* %dinb_0_addr_5, align 4

ST_5: tmp_14_23 [1/1] 0.00ns
:11  %tmp_14_23 = bitcast i64 %a_union_14 to double

ST_5: tmp_11_14 [1/1] 0.00ns
:13  %tmp_11_14 = bitcast i64 %b_elem_14 to double

ST_5: tmp_12_14 [10/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_5: tmp_30_41 [1/1] 0.00ns
:11  %tmp_30_41 = bitcast i64 %a_union_30 to double

ST_5: tmp_11_30 [1/1] 0.00ns
:13  %tmp_11_30 = bitcast i64 %b_elem_30 to double

ST_5: tmp_12_30 [10/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_5: tmpa_1_62 [1/1] 0.00ns
:4  %tmpa_1_62 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_64, i32 %dina_1_load_64)

ST_5: tmpb_62 [1/1] 0.00ns
:9  %tmpb_62 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_64, i32 %dinb_1_load_64)

ST_5: a_union_62 [1/1] 1.45ns
:10  %a_union_62 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_62)

ST_5: b_elem_62 [1/1] 1.45ns
:12  %b_elem_62 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_62)


 <State 6>: 3.06ns
ST_6: tmp_s [1/1] 0.00ns
:11  %tmp_s = bitcast i64 %a_union to double

ST_6: tmp_6 [1/1] 0.00ns
:13  %tmp_6 = bitcast i64 %b_elem to double

ST_6: tmp_7 [10/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_6: tmpa_1_1 [1/1] 0.00ns
:4  %tmpa_1_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_2, i32 %dina_1_load_2)

ST_6: tmpb_1 [1/1] 0.00ns
:9  %tmpb_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_2, i32 %dinb_1_load_2)

ST_6: a_union_1 [1/1] 1.45ns
:10  %a_union_1 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_1)

ST_6: b_elem_1 [1/1] 1.45ns
:12  %b_elem_1 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_1)

ST_6: tmpa_1_2 [1/1] 0.00ns
:4  %tmpa_1_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_3, i32 %dina_1_load_3)

ST_6: tmpb_2 [1/1] 0.00ns
:9  %tmpb_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_3, i32 %dinb_1_load_3)

ST_6: a_union_2 [1/1] 1.45ns
:10  %a_union_2 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_2)

ST_6: b_elem_2 [1/1] 1.45ns
:12  %b_elem_2 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_2)

ST_6: dina_1_load_4 [1/2] 2.05ns
:1  %dina_1_load_4 = load i32* %dina_1_addr_4, align 4

ST_6: dina_0_load_4 [1/2] 2.05ns
:3  %dina_0_load_4 = load i32* %dina_0_addr_4, align 4

ST_6: dinb_1_load_4 [1/2] 2.05ns
:6  %dinb_1_load_4 = load i32* %dinb_1_addr_4, align 4

ST_6: dinb_0_load_4 [1/2] 2.05ns
:8  %dinb_0_load_4 = load i32* %dinb_0_addr_4, align 4

ST_6: dina_1_load_5 [1/2] 2.05ns
:1  %dina_1_load_5 = load i32* %dina_1_addr_5, align 4

ST_6: dina_0_load_5 [1/2] 2.05ns
:3  %dina_0_load_5 = load i32* %dina_0_addr_5, align 4

ST_6: dinb_1_load_5 [1/2] 2.05ns
:6  %dinb_1_load_5 = load i32* %dinb_1_addr_5, align 4

ST_6: dinb_0_load_5 [1/2] 2.05ns
:8  %dinb_0_load_5 = load i32* %dinb_0_addr_5, align 4

ST_6: tmp_10 [1/1] 1.50ns
._crit_edge.4:2  %tmp_10 = icmp ugt i32 %out, 5

ST_6: stg_421 [1/1] 0.00ns
._crit_edge.4:3  br i1 %tmp_10, label %6, label %._crit_edge.5

ST_6: dina_1_addr_6 [1/1] 0.00ns
:0  %dina_1_addr_6 = getelementptr [128 x i32]* %dina_1, i64 0, i64 7

ST_6: dina_1_load_6 [2/2] 2.05ns
:1  %dina_1_load_6 = load i32* %dina_1_addr_6, align 4

ST_6: dina_0_addr_6 [1/1] 0.00ns
:2  %dina_0_addr_6 = getelementptr [128 x i32]* %dina_0, i64 0, i64 8

ST_6: dina_0_load_6 [2/2] 2.05ns
:3  %dina_0_load_6 = load i32* %dina_0_addr_6, align 4

ST_6: dinb_1_addr_6 [1/1] 0.00ns
:5  %dinb_1_addr_6 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 6

ST_6: dinb_1_load_6 [2/2] 2.05ns
:6  %dinb_1_load_6 = load i32* %dinb_1_addr_6, align 4

ST_6: dinb_0_addr_6 [1/1] 0.00ns
:7  %dinb_0_addr_6 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 7

ST_6: dinb_0_load_6 [2/2] 2.05ns
:8  %dinb_0_load_6 = load i32* %dinb_0_addr_6, align 4

ST_6: tmp_11 [1/1] 1.50ns
._crit_edge.5:2  %tmp_11 = icmp ugt i32 %out, 6

ST_6: stg_431 [1/1] 0.00ns
._crit_edge.5:3  br i1 %tmp_11, label %7, label %._crit_edge.6

ST_6: dina_1_addr_7 [1/1] 0.00ns
:0  %dina_1_addr_7 = getelementptr [128 x i32]* %dina_1, i64 0, i64 8

ST_6: dina_1_load_7 [2/2] 2.05ns
:1  %dina_1_load_7 = load i32* %dina_1_addr_7, align 4

ST_6: dina_0_addr_7 [1/1] 0.00ns
:2  %dina_0_addr_7 = getelementptr [128 x i32]* %dina_0, i64 0, i64 9

ST_6: dina_0_load_7 [2/2] 2.05ns
:3  %dina_0_load_7 = load i32* %dina_0_addr_7, align 4

ST_6: dinb_1_addr_7 [1/1] 0.00ns
:5  %dinb_1_addr_7 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 7

ST_6: dinb_1_load_7 [2/2] 2.05ns
:6  %dinb_1_load_7 = load i32* %dinb_1_addr_7, align 4

ST_6: dinb_0_addr_7 [1/1] 0.00ns
:7  %dinb_0_addr_7 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 8

ST_6: dinb_0_load_7 [2/2] 2.05ns
:8  %dinb_0_load_7 = load i32* %dinb_0_addr_7, align 4

ST_6: tmp_12_14 [9/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_6: tmp_12_30 [9/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_6: tmp_62_70 [1/1] 0.00ns
:11  %tmp_62_70 = bitcast i64 %a_union_62 to double

ST_6: tmp_11_62 [1/1] 0.00ns
:13  %tmp_11_62 = bitcast i64 %b_elem_62 to double

ST_6: tmp_12_62 [10/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62


 <State 7>: 3.06ns
ST_7: tmp_7 [9/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_7: tmp_1_9 [1/1] 0.00ns
:11  %tmp_1_9 = bitcast i64 %a_union_1 to double

ST_7: tmp_11_1 [1/1] 0.00ns
:13  %tmp_11_1 = bitcast i64 %b_elem_1 to double

ST_7: tmp_12_1 [10/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_7: tmp_2_10 [1/1] 0.00ns
:11  %tmp_2_10 = bitcast i64 %a_union_2 to double

ST_7: tmp_11_2 [1/1] 0.00ns
:13  %tmp_11_2 = bitcast i64 %b_elem_2 to double

ST_7: tmp_12_2 [10/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_7: tmpa_1_3 [1/1] 0.00ns
:4  %tmpa_1_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_4, i32 %dina_1_load_4)

ST_7: tmpb_3 [1/1] 0.00ns
:9  %tmpb_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_4, i32 %dinb_1_load_4)

ST_7: a_union_3 [1/1] 1.45ns
:10  %a_union_3 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_3)

ST_7: b_elem_3 [1/1] 1.45ns
:12  %b_elem_3 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_3)

ST_7: tmpa_1_4 [1/1] 0.00ns
:4  %tmpa_1_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_5, i32 %dina_1_load_5)

ST_7: tmpb_4 [1/1] 0.00ns
:9  %tmpb_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_5, i32 %dinb_1_load_5)

ST_7: a_union_4 [1/1] 1.45ns
:10  %a_union_4 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_4)

ST_7: b_elem_4 [1/1] 1.45ns
:12  %b_elem_4 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_4)

ST_7: dina_1_load_6 [1/2] 2.05ns
:1  %dina_1_load_6 = load i32* %dina_1_addr_6, align 4

ST_7: dina_0_load_6 [1/2] 2.05ns
:3  %dina_0_load_6 = load i32* %dina_0_addr_6, align 4

ST_7: dinb_1_load_6 [1/2] 2.05ns
:6  %dinb_1_load_6 = load i32* %dinb_1_addr_6, align 4

ST_7: dinb_0_load_6 [1/2] 2.05ns
:8  %dinb_0_load_6 = load i32* %dinb_0_addr_6, align 4

ST_7: dina_1_load_7 [1/2] 2.05ns
:1  %dina_1_load_7 = load i32* %dina_1_addr_7, align 4

ST_7: dina_0_load_7 [1/2] 2.05ns
:3  %dina_0_load_7 = load i32* %dina_0_addr_7, align 4

ST_7: dinb_1_load_7 [1/2] 2.05ns
:6  %dinb_1_load_7 = load i32* %dinb_1_addr_7, align 4

ST_7: dinb_0_load_7 [1/2] 2.05ns
:8  %dinb_0_load_7 = load i32* %dinb_0_addr_7, align 4

ST_7: dina_1_addr_8 [1/1] 0.00ns
:0  %dina_1_addr_8 = getelementptr [128 x i32]* %dina_1, i64 0, i64 9

ST_7: dina_1_load_8 [2/2] 2.05ns
:1  %dina_1_load_8 = load i32* %dina_1_addr_8, align 4

ST_7: dina_0_addr_8 [1/1] 0.00ns
:2  %dina_0_addr_8 = getelementptr [128 x i32]* %dina_0, i64 0, i64 10

ST_7: dina_0_load_8 [2/2] 2.05ns
:3  %dina_0_load_8 = load i32* %dina_0_addr_8, align 4

ST_7: dinb_1_addr_8 [1/1] 0.00ns
:5  %dinb_1_addr_8 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 8

ST_7: dinb_1_load_8 [2/2] 2.05ns
:6  %dinb_1_load_8 = load i32* %dinb_1_addr_8, align 4

ST_7: dinb_0_addr_8 [1/1] 0.00ns
:7  %dinb_0_addr_8 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 9

ST_7: dinb_0_load_8 [2/2] 2.05ns
:8  %dinb_0_load_8 = load i32* %dinb_0_addr_8, align 4

ST_7: tmp_14 [1/1] 1.50ns
._crit_edge.7:2  %tmp_14 = icmp ugt i32 %out, 8

ST_7: stg_477 [1/1] 0.00ns
._crit_edge.7:3  br i1 %tmp_14, label %9, label %._crit_edge.8

ST_7: dina_1_addr_9 [1/1] 0.00ns
:0  %dina_1_addr_9 = getelementptr [128 x i32]* %dina_1, i64 0, i64 10

ST_7: dina_1_load_9 [2/2] 2.05ns
:1  %dina_1_load_9 = load i32* %dina_1_addr_9, align 4

ST_7: dina_0_addr_9 [1/1] 0.00ns
:2  %dina_0_addr_9 = getelementptr [128 x i32]* %dina_0, i64 0, i64 11

ST_7: dina_0_load_9 [2/2] 2.05ns
:3  %dina_0_load_9 = load i32* %dina_0_addr_9, align 4

ST_7: dinb_1_addr_9 [1/1] 0.00ns
:5  %dinb_1_addr_9 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 9

ST_7: dinb_1_load_9 [2/2] 2.05ns
:6  %dinb_1_load_9 = load i32* %dinb_1_addr_9, align 4

ST_7: dinb_0_addr_9 [1/1] 0.00ns
:7  %dinb_0_addr_9 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 10

ST_7: dinb_0_load_9 [2/2] 2.05ns
:8  %dinb_0_load_9 = load i32* %dinb_0_addr_9, align 4

ST_7: tmp_12_14 [8/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_7: tmp_12_30 [8/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_7: tmp_12_62 [9/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62


 <State 8>: 3.06ns
ST_8: tmp_7 [8/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_8: tmp_12_1 [9/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_8: tmp_12_2 [9/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_8: tmp_3_11 [1/1] 0.00ns
:11  %tmp_3_11 = bitcast i64 %a_union_3 to double

ST_8: tmp_11_3 [1/1] 0.00ns
:13  %tmp_11_3 = bitcast i64 %b_elem_3 to double

ST_8: tmp_12_3 [10/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_8: tmp_4_12 [1/1] 0.00ns
:11  %tmp_4_12 = bitcast i64 %a_union_4 to double

ST_8: tmp_11_4 [1/1] 0.00ns
:13  %tmp_11_4 = bitcast i64 %b_elem_4 to double

ST_8: tmp_12_4 [10/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_8: tmpa_1_5 [1/1] 0.00ns
:4  %tmpa_1_5 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_6, i32 %dina_1_load_6)

ST_8: tmpb_5 [1/1] 0.00ns
:9  %tmpb_5 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_6, i32 %dinb_1_load_6)

ST_8: a_union_5 [1/1] 1.45ns
:10  %a_union_5 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_5)

ST_8: b_elem_5 [1/1] 1.45ns
:12  %b_elem_5 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_5)

ST_8: tmpa_1_6 [1/1] 0.00ns
:4  %tmpa_1_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_7, i32 %dina_1_load_7)

ST_8: tmpb_6 [1/1] 0.00ns
:9  %tmpb_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_7, i32 %dinb_1_load_7)

ST_8: a_union_6 [1/1] 1.45ns
:10  %a_union_6 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_6)

ST_8: b_elem_6 [1/1] 1.45ns
:12  %b_elem_6 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_6)

ST_8: dina_1_load_8 [1/2] 2.05ns
:1  %dina_1_load_8 = load i32* %dina_1_addr_8, align 4

ST_8: dina_0_load_8 [1/2] 2.05ns
:3  %dina_0_load_8 = load i32* %dina_0_addr_8, align 4

ST_8: dinb_1_load_8 [1/2] 2.05ns
:6  %dinb_1_load_8 = load i32* %dinb_1_addr_8, align 4

ST_8: dinb_0_load_8 [1/2] 2.05ns
:8  %dinb_0_load_8 = load i32* %dinb_0_addr_8, align 4

ST_8: dina_1_load_9 [1/2] 2.05ns
:1  %dina_1_load_9 = load i32* %dina_1_addr_9, align 4

ST_8: dina_0_load_9 [1/2] 2.05ns
:3  %dina_0_load_9 = load i32* %dina_0_addr_9, align 4

ST_8: dinb_1_load_9 [1/2] 2.05ns
:6  %dinb_1_load_9 = load i32* %dinb_1_addr_9, align 4

ST_8: dinb_0_load_9 [1/2] 2.05ns
:8  %dinb_0_load_9 = load i32* %dinb_0_addr_9, align 4

ST_8: tmp_15 [1/1] 1.50ns
._crit_edge.8:2  %tmp_15 = icmp ugt i32 %out, 9

ST_8: stg_515 [1/1] 0.00ns
._crit_edge.8:3  br i1 %tmp_15, label %10, label %._crit_edge.9

ST_8: dina_1_addr_10 [1/1] 0.00ns
:0  %dina_1_addr_10 = getelementptr [128 x i32]* %dina_1, i64 0, i64 11

ST_8: dina_1_load_10 [2/2] 2.05ns
:1  %dina_1_load_10 = load i32* %dina_1_addr_10, align 4

ST_8: dina_0_addr_10 [1/1] 0.00ns
:2  %dina_0_addr_10 = getelementptr [128 x i32]* %dina_0, i64 0, i64 12

ST_8: dina_0_load_10 [2/2] 2.05ns
:3  %dina_0_load_10 = load i32* %dina_0_addr_10, align 4

ST_8: dinb_1_addr_10 [1/1] 0.00ns
:5  %dinb_1_addr_10 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 10

ST_8: dinb_1_load_10 [2/2] 2.05ns
:6  %dinb_1_load_10 = load i32* %dinb_1_addr_10, align 4

ST_8: dinb_0_addr_10 [1/1] 0.00ns
:7  %dinb_0_addr_10 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 11

ST_8: dinb_0_load_10 [2/2] 2.05ns
:8  %dinb_0_load_10 = load i32* %dinb_0_addr_10, align 4

ST_8: tmp_16 [1/1] 1.50ns
._crit_edge.9:2  %tmp_16 = icmp ugt i32 %out, 10

ST_8: stg_525 [1/1] 0.00ns
._crit_edge.9:3  br i1 %tmp_16, label %11, label %._crit_edge.10

ST_8: dina_1_addr_11 [1/1] 0.00ns
:0  %dina_1_addr_11 = getelementptr [128 x i32]* %dina_1, i64 0, i64 12

ST_8: dina_1_load_11 [2/2] 2.05ns
:1  %dina_1_load_11 = load i32* %dina_1_addr_11, align 4

ST_8: dina_0_addr_11 [1/1] 0.00ns
:2  %dina_0_addr_11 = getelementptr [128 x i32]* %dina_0, i64 0, i64 13

ST_8: dina_0_load_11 [2/2] 2.05ns
:3  %dina_0_load_11 = load i32* %dina_0_addr_11, align 4

ST_8: dinb_1_addr_11 [1/1] 0.00ns
:5  %dinb_1_addr_11 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 11

ST_8: dinb_1_load_11 [2/2] 2.05ns
:6  %dinb_1_load_11 = load i32* %dinb_1_addr_11, align 4

ST_8: dinb_0_addr_11 [1/1] 0.00ns
:7  %dinb_0_addr_11 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 12

ST_8: dinb_0_load_11 [2/2] 2.05ns
:8  %dinb_0_load_11 = load i32* %dinb_0_addr_11, align 4

ST_8: tmp_12_14 [7/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_8: tmp_12_30 [7/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_8: tmp_12_62 [8/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62


 <State 9>: 3.06ns
ST_9: tmp_7 [7/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_9: tmp_12_1 [8/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_9: tmp_12_2 [8/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_9: tmp_12_3 [9/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_9: tmp_12_4 [9/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_9: tmp_5_13 [1/1] 0.00ns
:11  %tmp_5_13 = bitcast i64 %a_union_5 to double

ST_9: tmp_11_5 [1/1] 0.00ns
:13  %tmp_11_5 = bitcast i64 %b_elem_5 to double

ST_9: tmp_12_5 [10/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_9: tmp_6_14 [1/1] 0.00ns
:11  %tmp_6_14 = bitcast i64 %a_union_6 to double

ST_9: tmp_11_6 [1/1] 0.00ns
:13  %tmp_11_6 = bitcast i64 %b_elem_6 to double

ST_9: tmp_12_6 [10/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_9: tmpa_1_7 [1/1] 0.00ns
:4  %tmpa_1_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_8, i32 %dina_1_load_8)

ST_9: tmpb_7 [1/1] 0.00ns
:9  %tmpb_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_8, i32 %dinb_1_load_8)

ST_9: a_union_7 [1/1] 1.45ns
:10  %a_union_7 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_7)

ST_9: b_elem_7 [1/1] 1.45ns
:12  %b_elem_7 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_7)

ST_9: tmpa_1_8 [1/1] 0.00ns
:4  %tmpa_1_8 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_9, i32 %dina_1_load_9)

ST_9: tmpb_8 [1/1] 0.00ns
:9  %tmpb_8 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_9, i32 %dinb_1_load_9)

ST_9: a_union_8 [1/1] 1.45ns
:10  %a_union_8 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_8)

ST_9: b_elem_8 [1/1] 1.45ns
:12  %b_elem_8 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_8)

ST_9: dina_1_load_10 [1/2] 2.05ns
:1  %dina_1_load_10 = load i32* %dina_1_addr_10, align 4

ST_9: dina_0_load_10 [1/2] 2.05ns
:3  %dina_0_load_10 = load i32* %dina_0_addr_10, align 4

ST_9: dinb_1_load_10 [1/2] 2.05ns
:6  %dinb_1_load_10 = load i32* %dinb_1_addr_10, align 4

ST_9: dinb_0_load_10 [1/2] 2.05ns
:8  %dinb_0_load_10 = load i32* %dinb_0_addr_10, align 4

ST_9: dina_1_load_11 [1/2] 2.05ns
:1  %dina_1_load_11 = load i32* %dina_1_addr_11, align 4

ST_9: dina_0_load_11 [1/2] 2.05ns
:3  %dina_0_load_11 = load i32* %dina_0_addr_11, align 4

ST_9: dinb_1_load_11 [1/2] 2.05ns
:6  %dinb_1_load_11 = load i32* %dinb_1_addr_11, align 4

ST_9: dinb_0_load_11 [1/2] 2.05ns
:8  %dinb_0_load_11 = load i32* %dinb_0_addr_11, align 4

ST_9: tmp_17 [1/1] 1.50ns
._crit_edge.10:2  %tmp_17 = icmp ugt i32 %out, 11

ST_9: stg_565 [1/1] 0.00ns
._crit_edge.10:3  br i1 %tmp_17, label %12, label %._crit_edge.11

ST_9: dina_1_addr_12 [1/1] 0.00ns
:0  %dina_1_addr_12 = getelementptr [128 x i32]* %dina_1, i64 0, i64 13

ST_9: dina_1_load_12 [2/2] 2.05ns
:1  %dina_1_load_12 = load i32* %dina_1_addr_12, align 4

ST_9: dina_0_addr_12 [1/1] 0.00ns
:2  %dina_0_addr_12 = getelementptr [128 x i32]* %dina_0, i64 0, i64 14

ST_9: dina_0_load_12 [2/2] 2.05ns
:3  %dina_0_load_12 = load i32* %dina_0_addr_12, align 4

ST_9: dinb_1_addr_12 [1/1] 0.00ns
:5  %dinb_1_addr_12 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 12

ST_9: dinb_1_load_12 [2/2] 2.05ns
:6  %dinb_1_load_12 = load i32* %dinb_1_addr_12, align 4

ST_9: dinb_0_addr_12 [1/1] 0.00ns
:7  %dinb_0_addr_12 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 13

ST_9: dinb_0_load_12 [2/2] 2.05ns
:8  %dinb_0_load_12 = load i32* %dinb_0_addr_12, align 4

ST_9: tmp_18 [1/1] 1.50ns
._crit_edge.11:2  %tmp_18 = icmp ugt i32 %out, 12

ST_9: stg_575 [1/1] 0.00ns
._crit_edge.11:3  br i1 %tmp_18, label %13, label %._crit_edge.12

ST_9: dina_1_addr_13 [1/1] 0.00ns
:0  %dina_1_addr_13 = getelementptr [128 x i32]* %dina_1, i64 0, i64 14

ST_9: dina_1_load_13 [2/2] 2.05ns
:1  %dina_1_load_13 = load i32* %dina_1_addr_13, align 4

ST_9: dina_0_addr_13 [1/1] 0.00ns
:2  %dina_0_addr_13 = getelementptr [128 x i32]* %dina_0, i64 0, i64 15

ST_9: dina_0_load_13 [2/2] 2.05ns
:3  %dina_0_load_13 = load i32* %dina_0_addr_13, align 4

ST_9: dinb_1_addr_13 [1/1] 0.00ns
:5  %dinb_1_addr_13 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 13

ST_9: dinb_1_load_13 [2/2] 2.05ns
:6  %dinb_1_load_13 = load i32* %dinb_1_addr_13, align 4

ST_9: dinb_0_addr_13 [1/1] 0.00ns
:7  %dinb_0_addr_13 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 14

ST_9: dinb_0_load_13 [2/2] 2.05ns
:8  %dinb_0_load_13 = load i32* %dinb_0_addr_13, align 4

ST_9: tmp_12_14 [6/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_9: tmp_12_30 [6/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_9: tmp_12_62 [7/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62


 <State 10>: 3.06ns
ST_10: tmp_7 [6/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_10: tmp_12_1 [7/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_10: tmp_12_2 [7/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_10: tmp_12_3 [8/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_10: tmp_12_4 [8/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_10: tmp_12_5 [9/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_10: tmp_12_6 [9/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_10: tmp_7_15 [1/1] 0.00ns
:11  %tmp_7_15 = bitcast i64 %a_union_7 to double

ST_10: tmp_11_7 [1/1] 0.00ns
:13  %tmp_11_7 = bitcast i64 %b_elem_7 to double

ST_10: tmp_12_7 [10/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_10: tmp_8_16 [1/1] 0.00ns
:11  %tmp_8_16 = bitcast i64 %a_union_8 to double

ST_10: tmp_11_8 [1/1] 0.00ns
:13  %tmp_11_8 = bitcast i64 %b_elem_8 to double

ST_10: tmp_12_8 [10/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_10: tmpa_1_9 [1/1] 0.00ns
:4  %tmpa_1_9 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_10, i32 %dina_1_load_10)

ST_10: tmpb_9 [1/1] 0.00ns
:9  %tmpb_9 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_10, i32 %dinb_1_load_10)

ST_10: a_union_9 [1/1] 1.45ns
:10  %a_union_9 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_9)

ST_10: b_elem_9 [1/1] 1.45ns
:12  %b_elem_9 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_9)

ST_10: tmpa_1_s [1/1] 0.00ns
:4  %tmpa_1_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_11, i32 %dina_1_load_11)

ST_10: tmpb_s [1/1] 0.00ns
:9  %tmpb_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_11, i32 %dinb_1_load_11)

ST_10: a_union_s [1/1] 1.45ns
:10  %a_union_s = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_s)

ST_10: b_elem_s [1/1] 1.45ns
:12  %b_elem_s = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_s)

ST_10: dina_1_load_12 [1/2] 2.05ns
:1  %dina_1_load_12 = load i32* %dina_1_addr_12, align 4

ST_10: dina_0_load_12 [1/2] 2.05ns
:3  %dina_0_load_12 = load i32* %dina_0_addr_12, align 4

ST_10: dinb_1_load_12 [1/2] 2.05ns
:6  %dinb_1_load_12 = load i32* %dinb_1_addr_12, align 4

ST_10: dinb_0_load_12 [1/2] 2.05ns
:8  %dinb_0_load_12 = load i32* %dinb_0_addr_12, align 4

ST_10: dina_1_load_13 [1/2] 2.05ns
:1  %dina_1_load_13 = load i32* %dina_1_addr_13, align 4

ST_10: dina_0_load_13 [1/2] 2.05ns
:3  %dina_0_load_13 = load i32* %dina_0_addr_13, align 4

ST_10: dinb_1_load_13 [1/2] 2.05ns
:6  %dinb_1_load_13 = load i32* %dinb_1_addr_13, align 4

ST_10: dinb_0_load_13 [1/2] 2.05ns
:8  %dinb_0_load_13 = load i32* %dinb_0_addr_13, align 4

ST_10: tmp_19 [1/1] 1.50ns
._crit_edge.12:2  %tmp_19 = icmp ugt i32 %out, 13

ST_10: stg_617 [1/1] 0.00ns
._crit_edge.12:3  br i1 %tmp_19, label %14, label %._crit_edge.13

ST_10: dina_1_addr_14 [1/1] 0.00ns
:0  %dina_1_addr_14 = getelementptr [128 x i32]* %dina_1, i64 0, i64 15

ST_10: dina_1_load_14 [2/2] 2.05ns
:1  %dina_1_load_14 = load i32* %dina_1_addr_14, align 4

ST_10: dina_0_addr_14 [1/1] 0.00ns
:2  %dina_0_addr_14 = getelementptr [128 x i32]* %dina_0, i64 0, i64 16

ST_10: dina_0_load_14 [2/2] 2.05ns
:3  %dina_0_load_14 = load i32* %dina_0_addr_14, align 4

ST_10: dinb_1_addr_14 [1/1] 0.00ns
:5  %dinb_1_addr_14 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 14

ST_10: dinb_1_load_14 [2/2] 2.05ns
:6  %dinb_1_load_14 = load i32* %dinb_1_addr_14, align 4

ST_10: dinb_0_addr_14 [1/1] 0.00ns
:7  %dinb_0_addr_14 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 15

ST_10: dinb_0_load_14 [2/2] 2.05ns
:8  %dinb_0_load_14 = load i32* %dinb_0_addr_14, align 4

ST_10: tmp_20 [1/1] 1.50ns
._crit_edge.13:2  %tmp_20 = icmp ugt i32 %out, 14

ST_10: stg_627 [1/1] 0.00ns
._crit_edge.13:3  br i1 %tmp_20, label %15, label %._crit_edge.14

ST_10: dina_1_addr_15 [1/1] 0.00ns
:0  %dina_1_addr_15 = getelementptr [128 x i32]* %dina_1, i64 0, i64 16

ST_10: dina_1_load_15 [2/2] 2.05ns
:1  %dina_1_load_15 = load i32* %dina_1_addr_15, align 4

ST_10: dina_0_addr_15 [1/1] 0.00ns
:2  %dina_0_addr_15 = getelementptr [128 x i32]* %dina_0, i64 0, i64 17

ST_10: dina_0_load_15 [2/2] 2.05ns
:3  %dina_0_load_15 = load i32* %dina_0_addr_15, align 4

ST_10: dinb_1_addr_15 [1/1] 0.00ns
:5  %dinb_1_addr_15 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 15

ST_10: dinb_1_load_15 [2/2] 2.05ns
:6  %dinb_1_load_15 = load i32* %dinb_1_addr_15, align 4

ST_10: dinb_0_addr_15 [1/1] 0.00ns
:7  %dinb_0_addr_15 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 16

ST_10: dinb_0_load_15 [2/2] 2.05ns
:8  %dinb_0_load_15 = load i32* %dinb_0_addr_15, align 4

ST_10: tmp_12_14 [5/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_10: tmp_12_30 [5/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_10: tmp_12_62 [6/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62


 <State 11>: 3.06ns
ST_11: tmp_7 [5/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_11: tmp_12_1 [6/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_11: tmp_12_2 [6/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_11: tmp_12_3 [7/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_11: tmp_12_4 [7/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_11: tmp_12_5 [8/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_11: tmp_12_6 [8/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_11: tmp_12_7 [9/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_11: tmp_12_8 [9/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_11: tmp_9_17 [1/1] 0.00ns
:11  %tmp_9_17 = bitcast i64 %a_union_9 to double

ST_11: tmp_11_9 [1/1] 0.00ns
:13  %tmp_11_9 = bitcast i64 %b_elem_9 to double

ST_11: tmp_12_9 [10/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_11: tmp_s_18 [1/1] 0.00ns
:11  %tmp_s_18 = bitcast i64 %a_union_s to double

ST_11: tmp_11_s [1/1] 0.00ns
:13  %tmp_11_s = bitcast i64 %b_elem_s to double

ST_11: tmp_12_s [10/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_11: tmpa_1_10 [1/1] 0.00ns
:4  %tmpa_1_10 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_12, i32 %dina_1_load_12)

ST_11: tmpb_10 [1/1] 0.00ns
:9  %tmpb_10 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_12, i32 %dinb_1_load_12)

ST_11: a_union_10 [1/1] 1.45ns
:10  %a_union_10 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_10)

ST_11: b_elem_10 [1/1] 1.45ns
:12  %b_elem_10 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_10)

ST_11: tmpa_1_11 [1/1] 0.00ns
:4  %tmpa_1_11 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_13, i32 %dina_1_load_13)

ST_11: tmpb_11 [1/1] 0.00ns
:9  %tmpb_11 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_13, i32 %dinb_1_load_13)

ST_11: a_union_11 [1/1] 1.45ns
:10  %a_union_11 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_11)

ST_11: b_elem_11 [1/1] 1.45ns
:12  %b_elem_11 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_11)

ST_11: dina_1_load_14 [1/2] 2.05ns
:1  %dina_1_load_14 = load i32* %dina_1_addr_14, align 4

ST_11: dina_0_load_14 [1/2] 2.05ns
:3  %dina_0_load_14 = load i32* %dina_0_addr_14, align 4

ST_11: dinb_1_load_14 [1/2] 2.05ns
:6  %dinb_1_load_14 = load i32* %dinb_1_addr_14, align 4

ST_11: dinb_0_load_14 [1/2] 2.05ns
:8  %dinb_0_load_14 = load i32* %dinb_0_addr_14, align 4

ST_11: dina_1_load_15 [1/2] 2.05ns
:1  %dina_1_load_15 = load i32* %dina_1_addr_15, align 4

ST_11: dina_0_load_15 [1/2] 2.05ns
:3  %dina_0_load_15 = load i32* %dina_0_addr_15, align 4

ST_11: dinb_1_load_15 [1/2] 2.05ns
:6  %dinb_1_load_15 = load i32* %dinb_1_addr_15, align 4

ST_11: dinb_0_load_15 [1/2] 2.05ns
:8  %dinb_0_load_15 = load i32* %dinb_0_addr_15, align 4

ST_11: tmp_12_14 [4/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_11: tmp_23 [1/1] 1.50ns
._crit_edge.15:2  %tmp_23 = icmp ugt i32 %out, 16

ST_11: stg_672 [1/1] 0.00ns
._crit_edge.15:3  br i1 %tmp_23, label %17, label %._crit_edge.16

ST_11: dina_1_addr_17 [1/1] 0.00ns
:0  %dina_1_addr_17 = getelementptr [128 x i32]* %dina_1, i64 0, i64 18

ST_11: dina_1_load_17 [2/2] 2.05ns
:1  %dina_1_load_17 = load i32* %dina_1_addr_17, align 4

ST_11: dina_0_addr_17 [1/1] 0.00ns
:2  %dina_0_addr_17 = getelementptr [128 x i32]* %dina_0, i64 0, i64 19

ST_11: dina_0_load_17 [2/2] 2.05ns
:3  %dina_0_load_17 = load i32* %dina_0_addr_17, align 4

ST_11: dinb_1_addr_17 [1/1] 0.00ns
:5  %dinb_1_addr_17 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 17

ST_11: dinb_1_load_17 [2/2] 2.05ns
:6  %dinb_1_load_17 = load i32* %dinb_1_addr_17, align 4

ST_11: dinb_0_addr_17 [1/1] 0.00ns
:7  %dinb_0_addr_17 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 18

ST_11: dinb_0_load_17 [2/2] 2.05ns
:8  %dinb_0_load_17 = load i32* %dinb_0_addr_17, align 4

ST_11: tmp_24 [1/1] 1.50ns
._crit_edge.16:2  %tmp_24 = icmp ugt i32 %out, 17

ST_11: stg_682 [1/1] 0.00ns
._crit_edge.16:3  br i1 %tmp_24, label %18, label %._crit_edge.17

ST_11: dina_1_addr_18 [1/1] 0.00ns
:0  %dina_1_addr_18 = getelementptr [128 x i32]* %dina_1, i64 0, i64 19

ST_11: dina_1_load_18 [2/2] 2.05ns
:1  %dina_1_load_18 = load i32* %dina_1_addr_18, align 4

ST_11: dina_0_addr_18 [1/1] 0.00ns
:2  %dina_0_addr_18 = getelementptr [128 x i32]* %dina_0, i64 0, i64 20

ST_11: dina_0_load_18 [2/2] 2.05ns
:3  %dina_0_load_18 = load i32* %dina_0_addr_18, align 4

ST_11: dinb_1_addr_18 [1/1] 0.00ns
:5  %dinb_1_addr_18 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 18

ST_11: dinb_1_load_18 [2/2] 2.05ns
:6  %dinb_1_load_18 = load i32* %dinb_1_addr_18, align 4

ST_11: dinb_0_addr_18 [1/1] 0.00ns
:7  %dinb_0_addr_18 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 19

ST_11: dinb_0_load_18 [2/2] 2.05ns
:8  %dinb_0_load_18 = load i32* %dinb_0_addr_18, align 4

ST_11: tmp_12_30 [4/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_11: tmp_12_62 [5/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62


 <State 12>: 3.06ns
ST_12: tmp_7 [4/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_12: tmp_12_1 [5/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_12: tmp_12_2 [5/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_12: tmp_12_3 [6/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_12: tmp_12_4 [6/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_12: tmp_12_5 [7/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_12: tmp_12_6 [7/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_12: tmp_12_7 [8/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_12: tmp_12_8 [8/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_12: tmp_12_9 [9/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_12: tmp_12_s [9/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_12: tmp_10_19 [1/1] 0.00ns
:11  %tmp_10_19 = bitcast i64 %a_union_10 to double

ST_12: tmp_11_10 [1/1] 0.00ns
:13  %tmp_11_10 = bitcast i64 %b_elem_10 to double

ST_12: tmp_12_10 [10/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_12: tmp_11_20 [1/1] 0.00ns
:11  %tmp_11_20 = bitcast i64 %a_union_11 to double

ST_12: tmp_11_11 [1/1] 0.00ns
:13  %tmp_11_11 = bitcast i64 %b_elem_11 to double

ST_12: tmp_12_11 [10/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_12: tmpa_1_12 [1/1] 0.00ns
:4  %tmpa_1_12 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_14, i32 %dina_1_load_14)

ST_12: tmpb_12 [1/1] 0.00ns
:9  %tmpb_12 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_14, i32 %dinb_1_load_14)

ST_12: a_union_12 [1/1] 1.45ns
:10  %a_union_12 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_12)

ST_12: b_elem_12 [1/1] 1.45ns
:12  %b_elem_12 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_12)

ST_12: tmpa_1_13 [1/1] 0.00ns
:4  %tmpa_1_13 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_15, i32 %dina_1_load_15)

ST_12: tmpb_13 [1/1] 0.00ns
:9  %tmpb_13 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_15, i32 %dinb_1_load_15)

ST_12: a_union_13 [1/1] 1.45ns
:10  %a_union_13 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_13)

ST_12: b_elem_13 [1/1] 1.45ns
:12  %b_elem_13 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_13)

ST_12: tmp_12_14 [3/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_12: dina_1_load_17 [1/2] 2.05ns
:1  %dina_1_load_17 = load i32* %dina_1_addr_17, align 4

ST_12: dina_0_load_17 [1/2] 2.05ns
:3  %dina_0_load_17 = load i32* %dina_0_addr_17, align 4

ST_12: dinb_1_load_17 [1/2] 2.05ns
:6  %dinb_1_load_17 = load i32* %dinb_1_addr_17, align 4

ST_12: dinb_0_load_17 [1/2] 2.05ns
:8  %dinb_0_load_17 = load i32* %dinb_0_addr_17, align 4

ST_12: dina_1_load_18 [1/2] 2.05ns
:1  %dina_1_load_18 = load i32* %dina_1_addr_18, align 4

ST_12: dina_0_load_18 [1/2] 2.05ns
:3  %dina_0_load_18 = load i32* %dina_0_addr_18, align 4

ST_12: dinb_1_load_18 [1/2] 2.05ns
:6  %dinb_1_load_18 = load i32* %dinb_1_addr_18, align 4

ST_12: dinb_0_load_18 [1/2] 2.05ns
:8  %dinb_0_load_18 = load i32* %dinb_0_addr_18, align 4

ST_12: tmp_25 [1/1] 1.50ns
._crit_edge.17:2  %tmp_25 = icmp ugt i32 %out, 18

ST_12: stg_728 [1/1] 0.00ns
._crit_edge.17:3  br i1 %tmp_25, label %19, label %._crit_edge.18

ST_12: dina_1_addr_19 [1/1] 0.00ns
:0  %dina_1_addr_19 = getelementptr [128 x i32]* %dina_1, i64 0, i64 20

ST_12: dina_1_load_19 [2/2] 2.05ns
:1  %dina_1_load_19 = load i32* %dina_1_addr_19, align 4

ST_12: dina_0_addr_19 [1/1] 0.00ns
:2  %dina_0_addr_19 = getelementptr [128 x i32]* %dina_0, i64 0, i64 21

ST_12: dina_0_load_19 [2/2] 2.05ns
:3  %dina_0_load_19 = load i32* %dina_0_addr_19, align 4

ST_12: dinb_1_addr_19 [1/1] 0.00ns
:5  %dinb_1_addr_19 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 19

ST_12: dinb_1_load_19 [2/2] 2.05ns
:6  %dinb_1_load_19 = load i32* %dinb_1_addr_19, align 4

ST_12: dinb_0_addr_19 [1/1] 0.00ns
:7  %dinb_0_addr_19 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 20

ST_12: dinb_0_load_19 [2/2] 2.05ns
:8  %dinb_0_load_19 = load i32* %dinb_0_addr_19, align 4

ST_12: tmp_26 [1/1] 1.50ns
._crit_edge.18:2  %tmp_26 = icmp ugt i32 %out, 19

ST_12: stg_738 [1/1] 0.00ns
._crit_edge.18:3  br i1 %tmp_26, label %20, label %._crit_edge.19

ST_12: dina_1_addr_20 [1/1] 0.00ns
:0  %dina_1_addr_20 = getelementptr [128 x i32]* %dina_1, i64 0, i64 21

ST_12: dina_1_load_20 [2/2] 2.05ns
:1  %dina_1_load_20 = load i32* %dina_1_addr_20, align 4

ST_12: dina_0_addr_20 [1/1] 0.00ns
:2  %dina_0_addr_20 = getelementptr [128 x i32]* %dina_0, i64 0, i64 22

ST_12: dina_0_load_20 [2/2] 2.05ns
:3  %dina_0_load_20 = load i32* %dina_0_addr_20, align 4

ST_12: dinb_1_addr_20 [1/1] 0.00ns
:5  %dinb_1_addr_20 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 20

ST_12: dinb_1_load_20 [2/2] 2.05ns
:6  %dinb_1_load_20 = load i32* %dinb_1_addr_20, align 4

ST_12: dinb_0_addr_20 [1/1] 0.00ns
:7  %dinb_0_addr_20 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 21

ST_12: dinb_0_load_20 [2/2] 2.05ns
:8  %dinb_0_load_20 = load i32* %dinb_0_addr_20, align 4

ST_12: tmp_12_30 [3/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_12: tmp_12_62 [4/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62


 <State 13>: 3.06ns
ST_13: tmp_7 [3/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_13: tmp_12_1 [4/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_13: tmp_12_2 [4/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_13: tmp_12_3 [5/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_13: tmp_12_4 [5/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_13: tmp_12_5 [6/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_13: tmp_12_6 [6/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_13: tmp_12_7 [7/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_13: tmp_12_8 [7/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_13: tmp_12_9 [8/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_13: tmp_12_s [8/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_13: tmp_12_10 [9/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_13: tmp_12_11 [9/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_13: tmp_12_21 [1/1] 0.00ns
:11  %tmp_12_21 = bitcast i64 %a_union_12 to double

ST_13: tmp_11_12 [1/1] 0.00ns
:13  %tmp_11_12 = bitcast i64 %b_elem_12 to double

ST_13: tmp_12_12 [10/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_13: tmp_13_22 [1/1] 0.00ns
:11  %tmp_13_22 = bitcast i64 %a_union_13 to double

ST_13: tmp_11_13 [1/1] 0.00ns
:13  %tmp_11_13 = bitcast i64 %b_elem_13 to double

ST_13: tmp_12_13 [10/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_13: tmp_12_14 [2/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_13: tmpa_1_15 [1/1] 0.00ns
:4  %tmpa_1_15 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_17, i32 %dina_1_load_17)

ST_13: tmpb_15 [1/1] 0.00ns
:9  %tmpb_15 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_17, i32 %dinb_1_load_17)

ST_13: a_union_15 [1/1] 1.45ns
:10  %a_union_15 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_15)

ST_13: b_elem_15 [1/1] 1.45ns
:12  %b_elem_15 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_15)

ST_13: tmpa_1_16 [1/1] 0.00ns
:4  %tmpa_1_16 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_18, i32 %dina_1_load_18)

ST_13: tmpb_16 [1/1] 0.00ns
:9  %tmpb_16 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_18, i32 %dinb_1_load_18)

ST_13: a_union_16 [1/1] 1.45ns
:10  %a_union_16 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_16)

ST_13: b_elem_16 [1/1] 1.45ns
:12  %b_elem_16 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_16)

ST_13: dina_1_load_19 [1/2] 2.05ns
:1  %dina_1_load_19 = load i32* %dina_1_addr_19, align 4

ST_13: dina_0_load_19 [1/2] 2.05ns
:3  %dina_0_load_19 = load i32* %dina_0_addr_19, align 4

ST_13: dinb_1_load_19 [1/2] 2.05ns
:6  %dinb_1_load_19 = load i32* %dinb_1_addr_19, align 4

ST_13: dinb_0_load_19 [1/2] 2.05ns
:8  %dinb_0_load_19 = load i32* %dinb_0_addr_19, align 4

ST_13: dina_1_load_20 [1/2] 2.05ns
:1  %dina_1_load_20 = load i32* %dina_1_addr_20, align 4

ST_13: dina_0_load_20 [1/2] 2.05ns
:3  %dina_0_load_20 = load i32* %dina_0_addr_20, align 4

ST_13: dinb_1_load_20 [1/2] 2.05ns
:6  %dinb_1_load_20 = load i32* %dinb_1_addr_20, align 4

ST_13: dinb_0_load_20 [1/2] 2.05ns
:8  %dinb_0_load_20 = load i32* %dinb_0_addr_20, align 4

ST_13: tmp_27 [1/1] 1.50ns
._crit_edge.19:2  %tmp_27 = icmp ugt i32 %out, 20

ST_13: stg_786 [1/1] 0.00ns
._crit_edge.19:3  br i1 %tmp_27, label %21, label %._crit_edge.20

ST_13: dina_1_addr_21 [1/1] 0.00ns
:0  %dina_1_addr_21 = getelementptr [128 x i32]* %dina_1, i64 0, i64 22

ST_13: dina_1_load_21 [2/2] 2.05ns
:1  %dina_1_load_21 = load i32* %dina_1_addr_21, align 4

ST_13: dina_0_addr_21 [1/1] 0.00ns
:2  %dina_0_addr_21 = getelementptr [128 x i32]* %dina_0, i64 0, i64 23

ST_13: dina_0_load_21 [2/2] 2.05ns
:3  %dina_0_load_21 = load i32* %dina_0_addr_21, align 4

ST_13: dinb_1_addr_21 [1/1] 0.00ns
:5  %dinb_1_addr_21 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 21

ST_13: dinb_1_load_21 [2/2] 2.05ns
:6  %dinb_1_load_21 = load i32* %dinb_1_addr_21, align 4

ST_13: dinb_0_addr_21 [1/1] 0.00ns
:7  %dinb_0_addr_21 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 22

ST_13: dinb_0_load_21 [2/2] 2.05ns
:8  %dinb_0_load_21 = load i32* %dinb_0_addr_21, align 4

ST_13: tmp_28 [1/1] 1.50ns
._crit_edge.20:2  %tmp_28 = icmp ugt i32 %out, 21

ST_13: stg_796 [1/1] 0.00ns
._crit_edge.20:3  br i1 %tmp_28, label %22, label %._crit_edge.21

ST_13: dina_1_addr_22 [1/1] 0.00ns
:0  %dina_1_addr_22 = getelementptr [128 x i32]* %dina_1, i64 0, i64 23

ST_13: dina_1_load_22 [2/2] 2.05ns
:1  %dina_1_load_22 = load i32* %dina_1_addr_22, align 4

ST_13: dina_0_addr_22 [1/1] 0.00ns
:2  %dina_0_addr_22 = getelementptr [128 x i32]* %dina_0, i64 0, i64 24

ST_13: dina_0_load_22 [2/2] 2.05ns
:3  %dina_0_load_22 = load i32* %dina_0_addr_22, align 4

ST_13: dinb_1_addr_22 [1/1] 0.00ns
:5  %dinb_1_addr_22 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 22

ST_13: dinb_1_load_22 [2/2] 2.05ns
:6  %dinb_1_load_22 = load i32* %dinb_1_addr_22, align 4

ST_13: dinb_0_addr_22 [1/1] 0.00ns
:7  %dinb_0_addr_22 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 23

ST_13: dinb_0_load_22 [2/2] 2.05ns
:8  %dinb_0_load_22 = load i32* %dinb_0_addr_22, align 4

ST_13: tmp_12_30 [2/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_13: tmp_12_62 [3/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62


 <State 14>: 3.06ns
ST_14: tmp_7 [2/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_14: tmp_12_1 [3/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_14: tmp_12_2 [3/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_14: tmp_12_3 [4/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_14: tmp_12_4 [4/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_14: tmp_12_5 [5/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_14: tmp_12_6 [5/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_14: tmp_12_7 [6/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_14: tmp_12_8 [6/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_14: tmp_12_9 [7/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_14: tmp_12_s [7/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_14: tmp_12_10 [8/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_14: tmp_12_11 [8/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_14: tmp_12_12 [9/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_14: tmp_12_13 [9/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_14: tmp_12_14 [1/10] 3.06ns
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

ST_14: stg_823 [1/1] 0.00ns
:15  br label %._crit_edge.15

ST_14: tmp_15_24 [1/1] 0.00ns
:11  %tmp_15_24 = bitcast i64 %a_union_15 to double

ST_14: tmp_11_15 [1/1] 0.00ns
:13  %tmp_11_15 = bitcast i64 %b_elem_15 to double

ST_14: tmp_12_15 [10/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_14: tmp_16_25 [1/1] 0.00ns
:11  %tmp_16_25 = bitcast i64 %a_union_16 to double

ST_14: tmp_11_16 [1/1] 0.00ns
:13  %tmp_11_16 = bitcast i64 %b_elem_16 to double

ST_14: tmp_12_16 [10/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_14: tmpa_1_17 [1/1] 0.00ns
:4  %tmpa_1_17 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_19, i32 %dina_1_load_19)

ST_14: tmpb_17 [1/1] 0.00ns
:9  %tmpb_17 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_19, i32 %dinb_1_load_19)

ST_14: a_union_17 [1/1] 1.45ns
:10  %a_union_17 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_17)

ST_14: b_elem_17 [1/1] 1.45ns
:12  %b_elem_17 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_17)

ST_14: tmpa_1_18 [1/1] 0.00ns
:4  %tmpa_1_18 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_20, i32 %dina_1_load_20)

ST_14: tmpb_18 [1/1] 0.00ns
:9  %tmpb_18 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_20, i32 %dinb_1_load_20)

ST_14: a_union_18 [1/1] 1.45ns
:10  %a_union_18 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_18)

ST_14: b_elem_18 [1/1] 1.45ns
:12  %b_elem_18 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_18)

ST_14: dina_1_load_21 [1/2] 2.05ns
:1  %dina_1_load_21 = load i32* %dina_1_addr_21, align 4

ST_14: dina_0_load_21 [1/2] 2.05ns
:3  %dina_0_load_21 = load i32* %dina_0_addr_21, align 4

ST_14: dinb_1_load_21 [1/2] 2.05ns
:6  %dinb_1_load_21 = load i32* %dinb_1_addr_21, align 4

ST_14: dinb_0_load_21 [1/2] 2.05ns
:8  %dinb_0_load_21 = load i32* %dinb_0_addr_21, align 4

ST_14: dina_1_load_22 [1/2] 2.05ns
:1  %dina_1_load_22 = load i32* %dina_1_addr_22, align 4

ST_14: dina_0_load_22 [1/2] 2.05ns
:3  %dina_0_load_22 = load i32* %dina_0_addr_22, align 4

ST_14: dinb_1_load_22 [1/2] 2.05ns
:6  %dinb_1_load_22 = load i32* %dinb_1_addr_22, align 4

ST_14: dinb_0_load_22 [1/2] 2.05ns
:8  %dinb_0_load_22 = load i32* %dinb_0_addr_22, align 4

ST_14: tmp_29 [1/1] 1.50ns
._crit_edge.21:2  %tmp_29 = icmp ugt i32 %out, 22

ST_14: stg_847 [1/1] 0.00ns
._crit_edge.21:3  br i1 %tmp_29, label %23, label %._crit_edge.22

ST_14: dina_1_addr_23 [1/1] 0.00ns
:0  %dina_1_addr_23 = getelementptr [128 x i32]* %dina_1, i64 0, i64 24

ST_14: dina_1_load_23 [2/2] 2.05ns
:1  %dina_1_load_23 = load i32* %dina_1_addr_23, align 4

ST_14: dina_0_addr_23 [1/1] 0.00ns
:2  %dina_0_addr_23 = getelementptr [128 x i32]* %dina_0, i64 0, i64 25

ST_14: dina_0_load_23 [2/2] 2.05ns
:3  %dina_0_load_23 = load i32* %dina_0_addr_23, align 4

ST_14: dinb_1_addr_23 [1/1] 0.00ns
:5  %dinb_1_addr_23 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 23

ST_14: dinb_1_load_23 [2/2] 2.05ns
:6  %dinb_1_load_23 = load i32* %dinb_1_addr_23, align 4

ST_14: dinb_0_addr_23 [1/1] 0.00ns
:7  %dinb_0_addr_23 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 24

ST_14: dinb_0_load_23 [2/2] 2.05ns
:8  %dinb_0_load_23 = load i32* %dinb_0_addr_23, align 4

ST_14: tmp_30 [1/1] 1.50ns
._crit_edge.22:2  %tmp_30 = icmp ugt i32 %out, 23

ST_14: stg_857 [1/1] 0.00ns
._crit_edge.22:3  br i1 %tmp_30, label %24, label %._crit_edge.23

ST_14: dina_1_addr_24 [1/1] 0.00ns
:0  %dina_1_addr_24 = getelementptr [128 x i32]* %dina_1, i64 0, i64 25

ST_14: dina_1_load_24 [2/2] 2.05ns
:1  %dina_1_load_24 = load i32* %dina_1_addr_24, align 4

ST_14: dina_0_addr_24 [1/1] 0.00ns
:2  %dina_0_addr_24 = getelementptr [128 x i32]* %dina_0, i64 0, i64 26

ST_14: dina_0_load_24 [2/2] 2.05ns
:3  %dina_0_load_24 = load i32* %dina_0_addr_24, align 4

ST_14: dinb_1_addr_24 [1/1] 0.00ns
:5  %dinb_1_addr_24 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 24

ST_14: dinb_1_load_24 [2/2] 2.05ns
:6  %dinb_1_load_24 = load i32* %dinb_1_addr_24, align 4

ST_14: dinb_0_addr_24 [1/1] 0.00ns
:7  %dinb_0_addr_24 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 25

ST_14: dinb_0_load_24 [2/2] 2.05ns
:8  %dinb_0_load_24 = load i32* %dinb_0_addr_24, align 4

ST_14: tmp_12_30 [1/10] 3.06ns
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

ST_14: stg_867 [1/1] 0.00ns
:15  br label %._crit_edge.31

ST_14: tmp_12_62 [2/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62


 <State 15>: 3.06ns
ST_15: tmp_7 [1/10] 3.06ns
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

ST_15: stg_870 [1/1] 0.00ns
:15  br label %._crit_edge.0

ST_15: tmp_12_1 [2/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_15: tmp_12_2 [2/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_15: tmp_12_3 [3/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_15: tmp_12_4 [3/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_15: tmp_12_5 [4/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_15: tmp_12_6 [4/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_15: tmp_12_7 [5/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_15: tmp_12_8 [5/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_15: tmp_12_9 [6/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_15: tmp_12_s [6/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_15: tmp_12_10 [7/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_15: tmp_12_11 [7/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_15: tmp_12_12 [8/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_15: tmp_12_13 [8/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_15: gep3175_loc [1/1] 0.00ns
._crit_edge.15:1  %gep3175_loc = phi double [ %tmp_12_14, %16 ], [ undef, %._crit_edge.14 ]

ST_15: tmp_12_15 [9/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_15: tmp_12_16 [9/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_15: tmp_17_26 [1/1] 0.00ns
:11  %tmp_17_26 = bitcast i64 %a_union_17 to double

ST_15: tmp_11_17 [1/1] 0.00ns
:13  %tmp_11_17 = bitcast i64 %b_elem_17 to double

ST_15: tmp_12_17 [10/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_15: tmp_18_27 [1/1] 0.00ns
:11  %tmp_18_27 = bitcast i64 %a_union_18 to double

ST_15: tmp_11_18 [1/1] 0.00ns
:13  %tmp_11_18 = bitcast i64 %b_elem_18 to double

ST_15: tmp_12_18 [10/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_15: tmpa_1_19 [1/1] 0.00ns
:4  %tmpa_1_19 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_21, i32 %dina_1_load_21)

ST_15: tmpb_19 [1/1] 0.00ns
:9  %tmpb_19 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_21, i32 %dinb_1_load_21)

ST_15: a_union_19 [1/1] 1.45ns
:10  %a_union_19 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_19)

ST_15: b_elem_19 [1/1] 1.45ns
:12  %b_elem_19 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_19)

ST_15: tmpa_1_20 [1/1] 0.00ns
:4  %tmpa_1_20 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_22, i32 %dina_1_load_22)

ST_15: tmpb_20 [1/1] 0.00ns
:9  %tmpb_20 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_22, i32 %dinb_1_load_22)

ST_15: a_union_20 [1/1] 1.45ns
:10  %a_union_20 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_20)

ST_15: b_elem_20 [1/1] 1.45ns
:12  %b_elem_20 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_20)

ST_15: dina_1_load_23 [1/2] 2.05ns
:1  %dina_1_load_23 = load i32* %dina_1_addr_23, align 4

ST_15: dina_0_load_23 [1/2] 2.05ns
:3  %dina_0_load_23 = load i32* %dina_0_addr_23, align 4

ST_15: dinb_1_load_23 [1/2] 2.05ns
:6  %dinb_1_load_23 = load i32* %dinb_1_addr_23, align 4

ST_15: dinb_0_load_23 [1/2] 2.05ns
:8  %dinb_0_load_23 = load i32* %dinb_0_addr_23, align 4

ST_15: dina_1_load_24 [1/2] 2.05ns
:1  %dina_1_load_24 = load i32* %dina_1_addr_24, align 4

ST_15: dina_0_load_24 [1/2] 2.05ns
:3  %dina_0_load_24 = load i32* %dina_0_addr_24, align 4

ST_15: dinb_1_load_24 [1/2] 2.05ns
:6  %dinb_1_load_24 = load i32* %dinb_1_addr_24, align 4

ST_15: dinb_0_load_24 [1/2] 2.05ns
:8  %dinb_0_load_24 = load i32* %dinb_0_addr_24, align 4

ST_15: tmp_34 [1/1] 1.50ns
._crit_edge.23:2  %tmp_34 = icmp ugt i32 %out, 24

ST_15: stg_911 [1/1] 0.00ns
._crit_edge.23:3  br i1 %tmp_34, label %25, label %._crit_edge.24

ST_15: dina_1_addr_25 [1/1] 0.00ns
:0  %dina_1_addr_25 = getelementptr [128 x i32]* %dina_1, i64 0, i64 26

ST_15: dina_1_load_25 [2/2] 2.05ns
:1  %dina_1_load_25 = load i32* %dina_1_addr_25, align 4

ST_15: dina_0_addr_25 [1/1] 0.00ns
:2  %dina_0_addr_25 = getelementptr [128 x i32]* %dina_0, i64 0, i64 27

ST_15: dina_0_load_25 [2/2] 2.05ns
:3  %dina_0_load_25 = load i32* %dina_0_addr_25, align 4

ST_15: dinb_1_addr_25 [1/1] 0.00ns
:5  %dinb_1_addr_25 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 25

ST_15: dinb_1_load_25 [2/2] 2.05ns
:6  %dinb_1_load_25 = load i32* %dinb_1_addr_25, align 4

ST_15: dinb_0_addr_25 [1/1] 0.00ns
:7  %dinb_0_addr_25 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 26

ST_15: dinb_0_load_25 [2/2] 2.05ns
:8  %dinb_0_load_25 = load i32* %dinb_0_addr_25, align 4

ST_15: tmp_35 [1/1] 1.50ns
._crit_edge.24:2  %tmp_35 = icmp ugt i32 %out, 25

ST_15: stg_921 [1/1] 0.00ns
._crit_edge.24:3  br i1 %tmp_35, label %26, label %._crit_edge.25

ST_15: dina_1_addr_26 [1/1] 0.00ns
:0  %dina_1_addr_26 = getelementptr [128 x i32]* %dina_1, i64 0, i64 27

ST_15: dina_1_load_26 [2/2] 2.05ns
:1  %dina_1_load_26 = load i32* %dina_1_addr_26, align 4

ST_15: dina_0_addr_26 [1/1] 0.00ns
:2  %dina_0_addr_26 = getelementptr [128 x i32]* %dina_0, i64 0, i64 28

ST_15: dina_0_load_26 [2/2] 2.05ns
:3  %dina_0_load_26 = load i32* %dina_0_addr_26, align 4

ST_15: dinb_1_addr_26 [1/1] 0.00ns
:5  %dinb_1_addr_26 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 26

ST_15: dinb_1_load_26 [2/2] 2.05ns
:6  %dinb_1_load_26 = load i32* %dinb_1_addr_26, align 4

ST_15: dinb_0_addr_26 [1/1] 0.00ns
:7  %dinb_0_addr_26 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 27

ST_15: dinb_0_load_26 [2/2] 2.05ns
:8  %dinb_0_load_26 = load i32* %dinb_0_addr_26, align 4

ST_15: tmp_12_62 [1/10] 3.06ns
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

ST_15: stg_931 [1/1] 0.00ns
:15  br label %._crit_edge.63


 <State 16>: 3.21ns
ST_16: tmp_12_1 [1/10] 3.06ns
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

ST_16: stg_933 [1/1] 0.00ns
:15  br label %._crit_edge.1

ST_16: tmp_12_2 [1/10] 3.06ns
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

ST_16: stg_935 [1/1] 0.00ns
:15  br label %._crit_edge.2

ST_16: tmp_12_3 [2/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_16: tmp_12_4 [2/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_16: tmp_12_5 [3/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_16: tmp_12_6 [3/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_16: tmp_12_7 [4/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_16: tmp_12_8 [4/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_16: tmp_12_9 [5/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_16: tmp_12_s [5/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_16: tmp_12_10 [6/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_16: tmp_12_11 [6/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_16: tmp_12_12 [7/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_16: tmp_12_13 [7/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_16: tmp_12_15 [8/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_16: tmp_12_16 [8/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_16: tmp_12_17 [9/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_16: tmp_12_18 [9/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_16: tmp_19_28 [1/1] 0.00ns
:11  %tmp_19_28 = bitcast i64 %a_union_19 to double

ST_16: tmp_11_19 [1/1] 0.00ns
:13  %tmp_11_19 = bitcast i64 %b_elem_19 to double

ST_16: tmp_12_19 [10/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_16: tmp_20_29 [1/1] 0.00ns
:11  %tmp_20_29 = bitcast i64 %a_union_20 to double

ST_16: tmp_11_20_30 [1/1] 0.00ns
:13  %tmp_11_20_30 = bitcast i64 %b_elem_20 to double

ST_16: tmp_12_20 [10/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_16: tmpa_1_21 [1/1] 0.00ns
:4  %tmpa_1_21 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_23, i32 %dina_1_load_23)

ST_16: tmpb_21 [1/1] 0.00ns
:9  %tmpb_21 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_23, i32 %dinb_1_load_23)

ST_16: a_union_21 [1/1] 1.45ns
:10  %a_union_21 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_21)

ST_16: b_elem_21 [1/1] 1.45ns
:12  %b_elem_21 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_21)

ST_16: tmpa_1_22 [1/1] 0.00ns
:4  %tmpa_1_22 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_24, i32 %dina_1_load_24)

ST_16: tmpb_22 [1/1] 0.00ns
:9  %tmpb_22 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_24, i32 %dinb_1_load_24)

ST_16: a_union_22 [1/1] 1.45ns
:10  %a_union_22 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_22)

ST_16: b_elem_22 [1/1] 1.45ns
:12  %b_elem_22 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_22)

ST_16: dina_1_load_25 [1/2] 2.05ns
:1  %dina_1_load_25 = load i32* %dina_1_addr_25, align 4

ST_16: dina_0_load_25 [1/2] 2.05ns
:3  %dina_0_load_25 = load i32* %dina_0_addr_25, align 4

ST_16: dinb_1_load_25 [1/2] 2.05ns
:6  %dinb_1_load_25 = load i32* %dinb_1_addr_25, align 4

ST_16: dinb_0_load_25 [1/2] 2.05ns
:8  %dinb_0_load_25 = load i32* %dinb_0_addr_25, align 4

ST_16: dina_1_load_26 [1/2] 2.05ns
:1  %dina_1_load_26 = load i32* %dina_1_addr_26, align 4

ST_16: dina_0_load_26 [1/2] 2.05ns
:3  %dina_0_load_26 = load i32* %dina_0_addr_26, align 4

ST_16: dinb_1_load_26 [1/2] 2.05ns
:6  %dinb_1_load_26 = load i32* %dinb_1_addr_26, align 4

ST_16: dinb_0_load_26 [1/2] 2.05ns
:8  %dinb_0_load_26 = load i32* %dinb_0_addr_26, align 4

ST_16: tmp_36 [1/1] 1.50ns
._crit_edge.25:2  %tmp_36 = icmp ugt i32 %out, 26

ST_16: stg_975 [1/1] 0.00ns
._crit_edge.25:3  br i1 %tmp_36, label %27, label %._crit_edge.26

ST_16: dina_1_addr_27 [1/1] 0.00ns
:0  %dina_1_addr_27 = getelementptr [128 x i32]* %dina_1, i64 0, i64 28

ST_16: dina_1_load_27 [2/2] 2.05ns
:1  %dina_1_load_27 = load i32* %dina_1_addr_27, align 4

ST_16: dina_0_addr_27 [1/1] 0.00ns
:2  %dina_0_addr_27 = getelementptr [128 x i32]* %dina_0, i64 0, i64 29

ST_16: dina_0_load_27 [2/2] 2.05ns
:3  %dina_0_load_27 = load i32* %dina_0_addr_27, align 4

ST_16: dinb_1_addr_27 [1/1] 0.00ns
:5  %dinb_1_addr_27 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 27

ST_16: dinb_1_load_27 [2/2] 2.05ns
:6  %dinb_1_load_27 = load i32* %dinb_1_addr_27, align 4

ST_16: dinb_0_addr_27 [1/1] 0.00ns
:7  %dinb_0_addr_27 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 28

ST_16: dinb_0_load_27 [2/2] 2.05ns
:8  %dinb_0_load_27 = load i32* %dinb_0_addr_27, align 4

ST_16: tmp_37 [1/1] 1.50ns
._crit_edge.26:2  %tmp_37 = icmp ugt i32 %out, 27

ST_16: stg_985 [1/1] 0.00ns
._crit_edge.26:3  br i1 %tmp_37, label %28, label %._crit_edge.27

ST_16: dina_1_addr_28 [1/1] 0.00ns
:0  %dina_1_addr_28 = getelementptr [128 x i32]* %dina_1, i64 0, i64 29

ST_16: dina_1_load_28 [2/2] 2.05ns
:1  %dina_1_load_28 = load i32* %dina_1_addr_28, align 4

ST_16: dina_0_addr_28 [1/1] 0.00ns
:2  %dina_0_addr_28 = getelementptr [128 x i32]* %dina_0, i64 0, i64 30

ST_16: dina_0_load_28 [2/2] 2.05ns
:3  %dina_0_load_28 = load i32* %dina_0_addr_28, align 4

ST_16: dinb_1_addr_28 [1/1] 0.00ns
:5  %dinb_1_addr_28 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 28

ST_16: dinb_1_load_28 [2/2] 2.05ns
:6  %dinb_1_load_28 = load i32* %dinb_1_addr_28, align 4

ST_16: dinb_0_addr_28 [1/1] 0.00ns
:7  %dinb_0_addr_28 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 29

ST_16: dinb_0_load_28 [2/2] 2.05ns
:8  %dinb_0_load_28 = load i32* %dinb_0_addr_28, align 4

ST_16: gep3127_loc [1/1] 0.00ns
._crit_edge.31:1  %gep3127_loc = phi double [ %tmp_12_30, %32 ], [ undef, %._crit_edge.30 ]

ST_16: elem_mult_load_1_30 [1/1] 0.00ns
._crit_edge.63:1  %elem_mult_load_1_30 = phi double [ %tmp_12_62, %64 ], [ undef, %._crit_edge.62 ]

ST_16: tmp_17_30 [9/9] 3.21ns
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

ST_16: stg_997 [1/1] 0.00ns
._crit_edge.124_ifconv:126  br i1 %tmp1, label %._crit_edge25.0, label %126


 <State 17>: 3.21ns
ST_17: tmp_12_3 [1/10] 3.06ns
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

ST_17: stg_999 [1/1] 0.00ns
:15  br label %._crit_edge.3

ST_17: tmp_12_4 [1/10] 3.06ns
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

ST_17: stg_1001 [1/1] 0.00ns
:15  br label %._crit_edge.4

ST_17: tmp_12_5 [2/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_17: tmp_12_6 [2/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_17: tmp_12_7 [3/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_17: tmp_12_8 [3/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_17: tmp_12_9 [4/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_17: tmp_12_s [4/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_17: tmp_12_10 [5/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_17: tmp_12_11 [5/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_17: tmp_12_12 [6/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_17: tmp_12_13 [6/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_17: tmp_12_15 [7/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_17: tmp_12_16 [7/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_17: tmp_12_17 [8/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_17: tmp_12_18 [8/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_17: tmp_12_19 [9/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_17: tmp_12_20 [9/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_17: tmp_21_31 [1/1] 0.00ns
:11  %tmp_21_31 = bitcast i64 %a_union_21 to double

ST_17: tmp_11_21 [1/1] 0.00ns
:13  %tmp_11_21 = bitcast i64 %b_elem_21 to double

ST_17: tmp_12_21_32 [10/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_17: tmp_22_33 [1/1] 0.00ns
:11  %tmp_22_33 = bitcast i64 %a_union_22 to double

ST_17: tmp_11_22 [1/1] 0.00ns
:13  %tmp_11_22 = bitcast i64 %b_elem_22 to double

ST_17: tmp_12_22 [10/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_17: tmpa_1_23 [1/1] 0.00ns
:4  %tmpa_1_23 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_25, i32 %dina_1_load_25)

ST_17: tmpb_23 [1/1] 0.00ns
:9  %tmpb_23 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_25, i32 %dinb_1_load_25)

ST_17: a_union_23 [1/1] 1.45ns
:10  %a_union_23 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_23)

ST_17: b_elem_23 [1/1] 1.45ns
:12  %b_elem_23 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_23)

ST_17: tmpa_1_24 [1/1] 0.00ns
:4  %tmpa_1_24 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_26, i32 %dina_1_load_26)

ST_17: tmpb_24 [1/1] 0.00ns
:9  %tmpb_24 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_26, i32 %dinb_1_load_26)

ST_17: a_union_24 [1/1] 1.45ns
:10  %a_union_24 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_24)

ST_17: b_elem_24 [1/1] 1.45ns
:12  %b_elem_24 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_24)

ST_17: dina_1_load_27 [1/2] 2.05ns
:1  %dina_1_load_27 = load i32* %dina_1_addr_27, align 4

ST_17: dina_0_load_27 [1/2] 2.05ns
:3  %dina_0_load_27 = load i32* %dina_0_addr_27, align 4

ST_17: dinb_1_load_27 [1/2] 2.05ns
:6  %dinb_1_load_27 = load i32* %dinb_1_addr_27, align 4

ST_17: dinb_0_load_27 [1/2] 2.05ns
:8  %dinb_0_load_27 = load i32* %dinb_0_addr_27, align 4

ST_17: dina_1_load_28 [1/2] 2.05ns
:1  %dina_1_load_28 = load i32* %dina_1_addr_28, align 4

ST_17: dina_0_load_28 [1/2] 2.05ns
:3  %dina_0_load_28 = load i32* %dina_0_addr_28, align 4

ST_17: dinb_1_load_28 [1/2] 2.05ns
:6  %dinb_1_load_28 = load i32* %dinb_1_addr_28, align 4

ST_17: dinb_0_load_28 [1/2] 2.05ns
:8  %dinb_0_load_28 = load i32* %dinb_0_addr_28, align 4

ST_17: tmp_38 [1/1] 1.50ns
._crit_edge.27:2  %tmp_38 = icmp ugt i32 %out, 28

ST_17: stg_1041 [1/1] 0.00ns
._crit_edge.27:3  br i1 %tmp_38, label %29, label %._crit_edge.28

ST_17: dina_1_addr_29 [1/1] 0.00ns
:0  %dina_1_addr_29 = getelementptr [128 x i32]* %dina_1, i64 0, i64 30

ST_17: dina_1_load_29 [2/2] 2.05ns
:1  %dina_1_load_29 = load i32* %dina_1_addr_29, align 4

ST_17: dina_0_addr_29 [1/1] 0.00ns
:2  %dina_0_addr_29 = getelementptr [128 x i32]* %dina_0, i64 0, i64 31

ST_17: dina_0_load_29 [2/2] 2.05ns
:3  %dina_0_load_29 = load i32* %dina_0_addr_29, align 4

ST_17: dinb_1_addr_29 [1/1] 0.00ns
:5  %dinb_1_addr_29 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 29

ST_17: dinb_1_load_29 [2/2] 2.05ns
:6  %dinb_1_load_29 = load i32* %dinb_1_addr_29, align 4

ST_17: dinb_0_addr_29 [1/1] 0.00ns
:7  %dinb_0_addr_29 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 30

ST_17: dinb_0_load_29 [2/2] 2.05ns
:8  %dinb_0_load_29 = load i32* %dinb_0_addr_29, align 4

ST_17: tmp_39 [1/1] 1.50ns
._crit_edge.28:2  %tmp_39 = icmp ugt i32 %out, 29

ST_17: stg_1051 [1/1] 0.00ns
._crit_edge.28:3  br i1 %tmp_39, label %30, label %._crit_edge.29

ST_17: dina_1_addr_30 [1/1] 0.00ns
:0  %dina_1_addr_30 = getelementptr [128 x i32]* %dina_1, i64 0, i64 31

ST_17: dina_1_load_30 [2/2] 2.05ns
:1  %dina_1_load_30 = load i32* %dina_1_addr_30, align 4

ST_17: dina_0_addr_30 [1/1] 0.00ns
:2  %dina_0_addr_30 = getelementptr [128 x i32]* %dina_0, i64 0, i64 32

ST_17: dina_0_load_30 [2/2] 2.05ns
:3  %dina_0_load_30 = load i32* %dina_0_addr_30, align 4

ST_17: dinb_1_addr_30 [1/1] 0.00ns
:5  %dinb_1_addr_30 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 30

ST_17: dinb_1_load_30 [2/2] 2.05ns
:6  %dinb_1_load_30 = load i32* %dinb_1_addr_30, align 4

ST_17: dinb_0_addr_30 [1/1] 0.00ns
:7  %dinb_0_addr_30 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 31

ST_17: dinb_0_load_30 [2/2] 2.05ns
:8  %dinb_0_load_30 = load i32* %dinb_0_addr_30, align 4

ST_17: tmp_17_30 [8/9] 3.21ns
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30


 <State 18>: 3.21ns
ST_18: tmp_12_5 [1/10] 3.06ns
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

ST_18: stg_1062 [1/1] 0.00ns
:15  br label %._crit_edge.5

ST_18: tmp_12_6 [1/10] 3.06ns
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

ST_18: stg_1064 [1/1] 0.00ns
:15  br label %._crit_edge.6

ST_18: tmp_12_7 [2/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_18: tmp_12_8 [2/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_18: tmp_12_9 [3/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_18: tmp_12_s [3/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_18: tmp_12_10 [4/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_18: tmp_12_11 [4/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_18: tmp_12_12 [5/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_18: tmp_12_13 [5/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_18: tmp_12_15 [6/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_18: tmp_12_16 [6/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_18: tmp_12_17 [7/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_18: tmp_12_18 [7/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_18: tmp_12_19 [8/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_18: tmp_12_20 [8/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_18: tmp_12_21_32 [9/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_18: tmp_12_22 [9/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_18: tmp_23_34 [1/1] 0.00ns
:11  %tmp_23_34 = bitcast i64 %a_union_23 to double

ST_18: tmp_11_23 [1/1] 0.00ns
:13  %tmp_11_23 = bitcast i64 %b_elem_23 to double

ST_18: tmp_12_23 [10/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_18: tmp_24_35 [1/1] 0.00ns
:11  %tmp_24_35 = bitcast i64 %a_union_24 to double

ST_18: tmp_11_24 [1/1] 0.00ns
:13  %tmp_11_24 = bitcast i64 %b_elem_24 to double

ST_18: tmp_12_24 [10/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_18: tmpa_1_25 [1/1] 0.00ns
:4  %tmpa_1_25 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_27, i32 %dina_1_load_27)

ST_18: tmpb_25 [1/1] 0.00ns
:9  %tmpb_25 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_27, i32 %dinb_1_load_27)

ST_18: a_union_25 [1/1] 1.45ns
:10  %a_union_25 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_25)

ST_18: b_elem_25 [1/1] 1.45ns
:12  %b_elem_25 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_25)

ST_18: tmpa_1_26 [1/1] 0.00ns
:4  %tmpa_1_26 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_28, i32 %dina_1_load_28)

ST_18: tmpb_26 [1/1] 0.00ns
:9  %tmpb_26 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_28, i32 %dinb_1_load_28)

ST_18: a_union_26 [1/1] 1.45ns
:10  %a_union_26 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_26)

ST_18: b_elem_26 [1/1] 1.45ns
:12  %b_elem_26 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_26)

ST_18: dina_1_load_29 [1/2] 2.05ns
:1  %dina_1_load_29 = load i32* %dina_1_addr_29, align 4

ST_18: dina_0_load_29 [1/2] 2.05ns
:3  %dina_0_load_29 = load i32* %dina_0_addr_29, align 4

ST_18: dinb_1_load_29 [1/2] 2.05ns
:6  %dinb_1_load_29 = load i32* %dinb_1_addr_29, align 4

ST_18: dinb_0_load_29 [1/2] 2.05ns
:8  %dinb_0_load_29 = load i32* %dinb_0_addr_29, align 4

ST_18: dina_1_load_30 [1/2] 2.05ns
:1  %dina_1_load_30 = load i32* %dina_1_addr_30, align 4

ST_18: dina_0_load_30 [1/2] 2.05ns
:3  %dina_0_load_30 = load i32* %dina_0_addr_30, align 4

ST_18: dinb_1_load_30 [1/2] 2.05ns
:6  %dinb_1_load_30 = load i32* %dinb_1_addr_30, align 4

ST_18: dinb_0_load_30 [1/2] 2.05ns
:8  %dinb_0_load_30 = load i32* %dinb_0_addr_30, align 4

ST_18: tmp_40 [1/1] 1.50ns
._crit_edge.29:2  %tmp_40 = icmp ugt i32 %out, 30

ST_18: stg_1104 [1/1] 0.00ns
._crit_edge.29:3  br i1 %tmp_40, label %31, label %._crit_edge.30

ST_18: dina_1_addr_31 [1/1] 0.00ns
:0  %dina_1_addr_31 = getelementptr [128 x i32]* %dina_1, i64 0, i64 32

ST_18: dina_1_load_31 [2/2] 2.05ns
:1  %dina_1_load_31 = load i32* %dina_1_addr_31, align 4

ST_18: dina_0_addr_31 [1/1] 0.00ns
:2  %dina_0_addr_31 = getelementptr [128 x i32]* %dina_0, i64 0, i64 33

ST_18: dina_0_load_31 [2/2] 2.05ns
:3  %dina_0_load_31 = load i32* %dina_0_addr_31, align 4

ST_18: dinb_1_addr_31 [1/1] 0.00ns
:5  %dinb_1_addr_31 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 31

ST_18: dinb_1_load_31 [2/2] 2.05ns
:6  %dinb_1_load_31 = load i32* %dinb_1_addr_31, align 4

ST_18: dinb_0_addr_31 [1/1] 0.00ns
:7  %dinb_0_addr_31 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 32

ST_18: dinb_0_load_31 [2/2] 2.05ns
:8  %dinb_0_load_31 = load i32* %dinb_0_addr_31, align 4

ST_18: tmp_42 [1/1] 1.50ns
._crit_edge.31:2  %tmp_42 = icmp ugt i32 %out, 32

ST_18: stg_1114 [1/1] 0.00ns
._crit_edge.31:3  br i1 %tmp_42, label %33, label %._crit_edge.32

ST_18: dina_1_addr_33 [1/1] 0.00ns
:0  %dina_1_addr_33 = getelementptr [128 x i32]* %dina_1, i64 0, i64 34

ST_18: dina_1_load_33 [2/2] 2.05ns
:1  %dina_1_load_33 = load i32* %dina_1_addr_33, align 4

ST_18: dina_0_addr_33 [1/1] 0.00ns
:2  %dina_0_addr_33 = getelementptr [128 x i32]* %dina_0, i64 0, i64 35

ST_18: dina_0_load_33 [2/2] 2.05ns
:3  %dina_0_load_33 = load i32* %dina_0_addr_33, align 4

ST_18: dinb_1_addr_33 [1/1] 0.00ns
:5  %dinb_1_addr_33 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 33

ST_18: dinb_1_load_33 [2/2] 2.05ns
:6  %dinb_1_load_33 = load i32* %dinb_1_addr_33, align 4

ST_18: dinb_0_addr_33 [1/1] 0.00ns
:7  %dinb_0_addr_33 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 34

ST_18: dinb_0_load_33 [2/2] 2.05ns
:8  %dinb_0_load_33 = load i32* %dinb_0_addr_33, align 4

ST_18: tmp_17_30 [7/9] 3.21ns
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30


 <State 19>: 3.21ns
ST_19: tmp_12_7 [1/10] 3.06ns
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

ST_19: stg_1125 [1/1] 0.00ns
:15  br label %._crit_edge.7

ST_19: tmp_12_8 [1/10] 3.06ns
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

ST_19: stg_1127 [1/1] 0.00ns
:15  br label %._crit_edge.8

ST_19: tmp_12_9 [2/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_19: tmp_12_s [2/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_19: tmp_12_10 [3/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_19: tmp_12_11 [3/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_19: tmp_12_12 [4/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_19: tmp_12_13 [4/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_19: tmp_12_15 [5/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_19: tmp_12_16 [5/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_19: tmp_12_17 [6/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_19: tmp_12_18 [6/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_19: tmp_12_19 [7/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_19: tmp_12_20 [7/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_19: tmp_12_21_32 [8/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_19: tmp_12_22 [8/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_19: tmp_12_23 [9/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_19: tmp_12_24 [9/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_19: tmp_25_36 [1/1] 0.00ns
:11  %tmp_25_36 = bitcast i64 %a_union_25 to double

ST_19: tmp_11_25 [1/1] 0.00ns
:13  %tmp_11_25 = bitcast i64 %b_elem_25 to double

ST_19: tmp_12_25 [10/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_19: tmp_26_37 [1/1] 0.00ns
:11  %tmp_26_37 = bitcast i64 %a_union_26 to double

ST_19: tmp_11_26 [1/1] 0.00ns
:13  %tmp_11_26 = bitcast i64 %b_elem_26 to double

ST_19: tmp_12_26 [10/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_19: tmpa_1_27 [1/1] 0.00ns
:4  %tmpa_1_27 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_29, i32 %dina_1_load_29)

ST_19: tmpb_27 [1/1] 0.00ns
:9  %tmpb_27 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_29, i32 %dinb_1_load_29)

ST_19: a_union_27 [1/1] 1.45ns
:10  %a_union_27 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_27)

ST_19: b_elem_27 [1/1] 1.45ns
:12  %b_elem_27 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_27)

ST_19: tmpa_1_28 [1/1] 0.00ns
:4  %tmpa_1_28 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_30, i32 %dina_1_load_30)

ST_19: tmpb_28 [1/1] 0.00ns
:9  %tmpb_28 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_30, i32 %dinb_1_load_30)

ST_19: a_union_28 [1/1] 1.45ns
:10  %a_union_28 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_28)

ST_19: b_elem_28 [1/1] 1.45ns
:12  %b_elem_28 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_28)

ST_19: dina_1_load_31 [1/2] 2.05ns
:1  %dina_1_load_31 = load i32* %dina_1_addr_31, align 4

ST_19: dina_0_load_31 [1/2] 2.05ns
:3  %dina_0_load_31 = load i32* %dina_0_addr_31, align 4

ST_19: dinb_1_load_31 [1/2] 2.05ns
:6  %dinb_1_load_31 = load i32* %dinb_1_addr_31, align 4

ST_19: dinb_0_load_31 [1/2] 2.05ns
:8  %dinb_0_load_31 = load i32* %dinb_0_addr_31, align 4

ST_19: dina_1_load_33 [1/2] 2.05ns
:1  %dina_1_load_33 = load i32* %dina_1_addr_33, align 4

ST_19: dina_0_load_33 [1/2] 2.05ns
:3  %dina_0_load_33 = load i32* %dina_0_addr_33, align 4

ST_19: dinb_1_load_33 [1/2] 2.05ns
:6  %dinb_1_load_33 = load i32* %dinb_1_addr_33, align 4

ST_19: dinb_0_load_33 [1/2] 2.05ns
:8  %dinb_0_load_33 = load i32* %dinb_0_addr_33, align 4

ST_19: tmp_43 [1/1] 1.50ns
._crit_edge.32:2  %tmp_43 = icmp ugt i32 %out, 33

ST_19: stg_1167 [1/1] 0.00ns
._crit_edge.32:3  br i1 %tmp_43, label %34, label %._crit_edge.33

ST_19: dina_1_addr_34 [1/1] 0.00ns
:0  %dina_1_addr_34 = getelementptr [128 x i32]* %dina_1, i64 0, i64 35

ST_19: dina_1_load_34 [2/2] 2.05ns
:1  %dina_1_load_34 = load i32* %dina_1_addr_34, align 4

ST_19: dina_0_addr_34 [1/1] 0.00ns
:2  %dina_0_addr_34 = getelementptr [128 x i32]* %dina_0, i64 0, i64 36

ST_19: dina_0_load_34 [2/2] 2.05ns
:3  %dina_0_load_34 = load i32* %dina_0_addr_34, align 4

ST_19: dinb_1_addr_34 [1/1] 0.00ns
:5  %dinb_1_addr_34 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 34

ST_19: dinb_1_load_34 [2/2] 2.05ns
:6  %dinb_1_load_34 = load i32* %dinb_1_addr_34, align 4

ST_19: dinb_0_addr_34 [1/1] 0.00ns
:7  %dinb_0_addr_34 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 35

ST_19: dinb_0_load_34 [2/2] 2.05ns
:8  %dinb_0_load_34 = load i32* %dinb_0_addr_34, align 4

ST_19: tmp_44 [1/1] 1.50ns
._crit_edge.33:2  %tmp_44 = icmp ugt i32 %out, 34

ST_19: stg_1177 [1/1] 0.00ns
._crit_edge.33:3  br i1 %tmp_44, label %35, label %._crit_edge.34

ST_19: dina_1_addr_35 [1/1] 0.00ns
:0  %dina_1_addr_35 = getelementptr [128 x i32]* %dina_1, i64 0, i64 36

ST_19: dina_1_load_35 [2/2] 2.05ns
:1  %dina_1_load_35 = load i32* %dina_1_addr_35, align 4

ST_19: dina_0_addr_35 [1/1] 0.00ns
:2  %dina_0_addr_35 = getelementptr [128 x i32]* %dina_0, i64 0, i64 37

ST_19: dina_0_load_35 [2/2] 2.05ns
:3  %dina_0_load_35 = load i32* %dina_0_addr_35, align 4

ST_19: dinb_1_addr_35 [1/1] 0.00ns
:5  %dinb_1_addr_35 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 35

ST_19: dinb_1_load_35 [2/2] 2.05ns
:6  %dinb_1_load_35 = load i32* %dinb_1_addr_35, align 4

ST_19: dinb_0_addr_35 [1/1] 0.00ns
:7  %dinb_0_addr_35 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 36

ST_19: dinb_0_load_35 [2/2] 2.05ns
:8  %dinb_0_load_35 = load i32* %dinb_0_addr_35, align 4

ST_19: tmp_17_30 [6/9] 3.21ns
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30


 <State 20>: 3.21ns
ST_20: tmp_12_9 [1/10] 3.06ns
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

ST_20: stg_1188 [1/1] 0.00ns
:15  br label %._crit_edge.9

ST_20: tmp_12_s [1/10] 3.06ns
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

ST_20: stg_1190 [1/1] 0.00ns
:15  br label %._crit_edge.10

ST_20: tmp_12_10 [2/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_20: tmp_12_11 [2/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_20: tmp_12_12 [3/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_20: tmp_12_13 [3/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_20: tmp_12_15 [4/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_20: tmp_12_16 [4/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_20: tmp_12_17 [5/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_20: tmp_12_18 [5/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_20: tmp_12_19 [6/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_20: tmp_12_20 [6/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_20: tmp_12_21_32 [7/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_20: tmp_12_22 [7/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_20: tmp_12_23 [8/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_20: tmp_12_24 [8/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_20: tmp_12_25 [9/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_20: tmp_12_26 [9/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_20: tmp_27_38 [1/1] 0.00ns
:11  %tmp_27_38 = bitcast i64 %a_union_27 to double

ST_20: tmp_11_27 [1/1] 0.00ns
:13  %tmp_11_27 = bitcast i64 %b_elem_27 to double

ST_20: tmp_12_27 [10/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_20: tmp_28_39 [1/1] 0.00ns
:11  %tmp_28_39 = bitcast i64 %a_union_28 to double

ST_20: tmp_11_28 [1/1] 0.00ns
:13  %tmp_11_28 = bitcast i64 %b_elem_28 to double

ST_20: tmp_12_28 [10/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_20: tmpa_1_29 [1/1] 0.00ns
:4  %tmpa_1_29 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_31, i32 %dina_1_load_31)

ST_20: tmpb_29 [1/1] 0.00ns
:9  %tmpb_29 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_31, i32 %dinb_1_load_31)

ST_20: a_union_29 [1/1] 1.45ns
:10  %a_union_29 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_29)

ST_20: b_elem_29 [1/1] 1.45ns
:12  %b_elem_29 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_29)

ST_20: tmpa_1_31 [1/1] 0.00ns
:4  %tmpa_1_31 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_33, i32 %dina_1_load_33)

ST_20: tmpb_31 [1/1] 0.00ns
:9  %tmpb_31 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_33, i32 %dinb_1_load_33)

ST_20: a_union_31 [1/1] 1.45ns
:10  %a_union_31 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_31)

ST_20: b_elem_31 [1/1] 1.45ns
:12  %b_elem_31 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_31)

ST_20: dina_1_load_34 [1/2] 2.05ns
:1  %dina_1_load_34 = load i32* %dina_1_addr_34, align 4

ST_20: dina_0_load_34 [1/2] 2.05ns
:3  %dina_0_load_34 = load i32* %dina_0_addr_34, align 4

ST_20: dinb_1_load_34 [1/2] 2.05ns
:6  %dinb_1_load_34 = load i32* %dinb_1_addr_34, align 4

ST_20: dinb_0_load_34 [1/2] 2.05ns
:8  %dinb_0_load_34 = load i32* %dinb_0_addr_34, align 4

ST_20: dina_1_load_35 [1/2] 2.05ns
:1  %dina_1_load_35 = load i32* %dina_1_addr_35, align 4

ST_20: dina_0_load_35 [1/2] 2.05ns
:3  %dina_0_load_35 = load i32* %dina_0_addr_35, align 4

ST_20: dinb_1_load_35 [1/2] 2.05ns
:6  %dinb_1_load_35 = load i32* %dinb_1_addr_35, align 4

ST_20: dinb_0_load_35 [1/2] 2.05ns
:8  %dinb_0_load_35 = load i32* %dinb_0_addr_35, align 4

ST_20: tmp_45 [1/1] 1.50ns
._crit_edge.34:2  %tmp_45 = icmp ugt i32 %out, 35

ST_20: stg_1230 [1/1] 0.00ns
._crit_edge.34:3  br i1 %tmp_45, label %36, label %._crit_edge.35

ST_20: dina_1_addr_36 [1/1] 0.00ns
:0  %dina_1_addr_36 = getelementptr [128 x i32]* %dina_1, i64 0, i64 37

ST_20: dina_1_load_36 [2/2] 2.05ns
:1  %dina_1_load_36 = load i32* %dina_1_addr_36, align 4

ST_20: dina_0_addr_36 [1/1] 0.00ns
:2  %dina_0_addr_36 = getelementptr [128 x i32]* %dina_0, i64 0, i64 38

ST_20: dina_0_load_36 [2/2] 2.05ns
:3  %dina_0_load_36 = load i32* %dina_0_addr_36, align 4

ST_20: dinb_1_addr_36 [1/1] 0.00ns
:5  %dinb_1_addr_36 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 36

ST_20: dinb_1_load_36 [2/2] 2.05ns
:6  %dinb_1_load_36 = load i32* %dinb_1_addr_36, align 4

ST_20: dinb_0_addr_36 [1/1] 0.00ns
:7  %dinb_0_addr_36 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 37

ST_20: dinb_0_load_36 [2/2] 2.05ns
:8  %dinb_0_load_36 = load i32* %dinb_0_addr_36, align 4

ST_20: tmp_46 [1/1] 1.50ns
._crit_edge.35:2  %tmp_46 = icmp ugt i32 %out, 36

ST_20: stg_1240 [1/1] 0.00ns
._crit_edge.35:3  br i1 %tmp_46, label %37, label %._crit_edge.36

ST_20: dina_1_addr_37 [1/1] 0.00ns
:0  %dina_1_addr_37 = getelementptr [128 x i32]* %dina_1, i64 0, i64 38

ST_20: dina_1_load_37 [2/2] 2.05ns
:1  %dina_1_load_37 = load i32* %dina_1_addr_37, align 4

ST_20: dina_0_addr_37 [1/1] 0.00ns
:2  %dina_0_addr_37 = getelementptr [128 x i32]* %dina_0, i64 0, i64 39

ST_20: dina_0_load_37 [2/2] 2.05ns
:3  %dina_0_load_37 = load i32* %dina_0_addr_37, align 4

ST_20: dinb_1_addr_37 [1/1] 0.00ns
:5  %dinb_1_addr_37 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 37

ST_20: dinb_1_load_37 [2/2] 2.05ns
:6  %dinb_1_load_37 = load i32* %dinb_1_addr_37, align 4

ST_20: dinb_0_addr_37 [1/1] 0.00ns
:7  %dinb_0_addr_37 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 38

ST_20: dinb_0_load_37 [2/2] 2.05ns
:8  %dinb_0_load_37 = load i32* %dinb_0_addr_37, align 4

ST_20: tmp_17_30 [5/9] 3.21ns
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30


 <State 21>: 3.21ns
ST_21: tmp_12_10 [1/10] 3.06ns
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

ST_21: stg_1251 [1/1] 0.00ns
:15  br label %._crit_edge.11

ST_21: tmp_12_11 [1/10] 3.06ns
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

ST_21: stg_1253 [1/1] 0.00ns
:15  br label %._crit_edge.12

ST_21: tmp_12_12 [2/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_21: tmp_12_13 [2/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_21: tmp_12_15 [3/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_21: tmp_12_16 [3/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_21: tmp_12_17 [4/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_21: tmp_12_18 [4/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_21: tmp_12_19 [5/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_21: tmp_12_20 [5/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_21: tmp_12_21_32 [6/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_21: tmp_12_22 [6/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_21: tmp_12_23 [7/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_21: tmp_12_24 [7/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_21: tmp_12_25 [8/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_21: tmp_12_26 [8/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_21: tmp_12_27 [9/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_21: tmp_12_28 [9/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_21: tmp_29_40 [1/1] 0.00ns
:11  %tmp_29_40 = bitcast i64 %a_union_29 to double

ST_21: tmp_11_29 [1/1] 0.00ns
:13  %tmp_11_29 = bitcast i64 %b_elem_29 to double

ST_21: tmp_12_29 [10/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_21: tmp_31 [1/1] 0.00ns
:11  %tmp_31 = bitcast i64 %a_union_31 to double

ST_21: tmp_11_31 [1/1] 0.00ns
:13  %tmp_11_31 = bitcast i64 %b_elem_31 to double

ST_21: tmp_12_31 [10/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_21: tmpa_1_32 [1/1] 0.00ns
:4  %tmpa_1_32 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_34, i32 %dina_1_load_34)

ST_21: tmpb_32 [1/1] 0.00ns
:9  %tmpb_32 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_34, i32 %dinb_1_load_34)

ST_21: a_union_32 [1/1] 1.45ns
:10  %a_union_32 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_32)

ST_21: b_elem_32 [1/1] 1.45ns
:12  %b_elem_32 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_32)

ST_21: tmpa_1_33 [1/1] 0.00ns
:4  %tmpa_1_33 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_35, i32 %dina_1_load_35)

ST_21: tmpb_33 [1/1] 0.00ns
:9  %tmpb_33 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_35, i32 %dinb_1_load_35)

ST_21: a_union_33 [1/1] 1.45ns
:10  %a_union_33 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_33)

ST_21: b_elem_33 [1/1] 1.45ns
:12  %b_elem_33 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_33)

ST_21: dina_1_load_36 [1/2] 2.05ns
:1  %dina_1_load_36 = load i32* %dina_1_addr_36, align 4

ST_21: dina_0_load_36 [1/2] 2.05ns
:3  %dina_0_load_36 = load i32* %dina_0_addr_36, align 4

ST_21: dinb_1_load_36 [1/2] 2.05ns
:6  %dinb_1_load_36 = load i32* %dinb_1_addr_36, align 4

ST_21: dinb_0_load_36 [1/2] 2.05ns
:8  %dinb_0_load_36 = load i32* %dinb_0_addr_36, align 4

ST_21: dina_1_load_37 [1/2] 2.05ns
:1  %dina_1_load_37 = load i32* %dina_1_addr_37, align 4

ST_21: dina_0_load_37 [1/2] 2.05ns
:3  %dina_0_load_37 = load i32* %dina_0_addr_37, align 4

ST_21: dinb_1_load_37 [1/2] 2.05ns
:6  %dinb_1_load_37 = load i32* %dinb_1_addr_37, align 4

ST_21: dinb_0_load_37 [1/2] 2.05ns
:8  %dinb_0_load_37 = load i32* %dinb_0_addr_37, align 4

ST_21: tmp_47 [1/1] 1.50ns
._crit_edge.36:2  %tmp_47 = icmp ugt i32 %out, 37

ST_21: stg_1293 [1/1] 0.00ns
._crit_edge.36:3  br i1 %tmp_47, label %38, label %._crit_edge.37

ST_21: dina_1_addr_38 [1/1] 0.00ns
:0  %dina_1_addr_38 = getelementptr [128 x i32]* %dina_1, i64 0, i64 39

ST_21: dina_1_load_38 [2/2] 2.05ns
:1  %dina_1_load_38 = load i32* %dina_1_addr_38, align 4

ST_21: dina_0_addr_38 [1/1] 0.00ns
:2  %dina_0_addr_38 = getelementptr [128 x i32]* %dina_0, i64 0, i64 40

ST_21: dina_0_load_38 [2/2] 2.05ns
:3  %dina_0_load_38 = load i32* %dina_0_addr_38, align 4

ST_21: dinb_1_addr_38 [1/1] 0.00ns
:5  %dinb_1_addr_38 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 38

ST_21: dinb_1_load_38 [2/2] 2.05ns
:6  %dinb_1_load_38 = load i32* %dinb_1_addr_38, align 4

ST_21: dinb_0_addr_38 [1/1] 0.00ns
:7  %dinb_0_addr_38 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 39

ST_21: dinb_0_load_38 [2/2] 2.05ns
:8  %dinb_0_load_38 = load i32* %dinb_0_addr_38, align 4

ST_21: tmp_48 [1/1] 1.50ns
._crit_edge.37:2  %tmp_48 = icmp ugt i32 %out, 38

ST_21: stg_1303 [1/1] 0.00ns
._crit_edge.37:3  br i1 %tmp_48, label %39, label %._crit_edge.38

ST_21: dina_1_addr_39 [1/1] 0.00ns
:0  %dina_1_addr_39 = getelementptr [128 x i32]* %dina_1, i64 0, i64 40

ST_21: dina_1_load_39 [2/2] 2.05ns
:1  %dina_1_load_39 = load i32* %dina_1_addr_39, align 4

ST_21: dina_0_addr_39 [1/1] 0.00ns
:2  %dina_0_addr_39 = getelementptr [128 x i32]* %dina_0, i64 0, i64 41

ST_21: dina_0_load_39 [2/2] 2.05ns
:3  %dina_0_load_39 = load i32* %dina_0_addr_39, align 4

ST_21: dinb_1_addr_39 [1/1] 0.00ns
:5  %dinb_1_addr_39 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 39

ST_21: dinb_1_load_39 [2/2] 2.05ns
:6  %dinb_1_load_39 = load i32* %dinb_1_addr_39, align 4

ST_21: dinb_0_addr_39 [1/1] 0.00ns
:7  %dinb_0_addr_39 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 40

ST_21: dinb_0_load_39 [2/2] 2.05ns
:8  %dinb_0_load_39 = load i32* %dinb_0_addr_39, align 4

ST_21: tmp_17_30 [4/9] 3.21ns
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30


 <State 22>: 3.21ns
ST_22: tmp_12_12 [1/10] 3.06ns
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

ST_22: stg_1314 [1/1] 0.00ns
:15  br label %._crit_edge.13

ST_22: tmp_12_13 [1/10] 3.06ns
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

ST_22: stg_1316 [1/1] 0.00ns
:15  br label %._crit_edge.14

ST_22: tmp_12_15 [2/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_22: tmp_12_16 [2/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_22: tmp_12_17 [3/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_22: tmp_12_18 [3/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_22: tmp_12_19 [4/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_22: tmp_12_20 [4/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_22: tmp_12_21_32 [5/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_22: tmp_12_22 [5/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_22: tmp_12_23 [6/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_22: tmp_12_24 [6/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_22: tmp_12_25 [7/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_22: tmp_12_26 [7/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_22: tmp_12_27 [8/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_22: tmp_12_28 [8/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_22: tmp_12_29 [9/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_22: tmp_12_31 [9/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_22: tmp_32 [1/1] 0.00ns
:11  %tmp_32 = bitcast i64 %a_union_32 to double

ST_22: tmp_11_32 [1/1] 0.00ns
:13  %tmp_11_32 = bitcast i64 %b_elem_32 to double

ST_22: tmp_12_32 [10/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_22: tmp_33 [1/1] 0.00ns
:11  %tmp_33 = bitcast i64 %a_union_33 to double

ST_22: tmp_11_33 [1/1] 0.00ns
:13  %tmp_11_33 = bitcast i64 %b_elem_33 to double

ST_22: tmp_12_33 [10/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_22: tmpa_1_34 [1/1] 0.00ns
:4  %tmpa_1_34 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_36, i32 %dina_1_load_36)

ST_22: tmpb_34 [1/1] 0.00ns
:9  %tmpb_34 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_36, i32 %dinb_1_load_36)

ST_22: a_union_34 [1/1] 1.45ns
:10  %a_union_34 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_34)

ST_22: b_elem_34 [1/1] 1.45ns
:12  %b_elem_34 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_34)

ST_22: tmpa_1_35 [1/1] 0.00ns
:4  %tmpa_1_35 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_37, i32 %dina_1_load_37)

ST_22: tmpb_35 [1/1] 0.00ns
:9  %tmpb_35 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_37, i32 %dinb_1_load_37)

ST_22: a_union_35 [1/1] 1.45ns
:10  %a_union_35 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_35)

ST_22: b_elem_35 [1/1] 1.45ns
:12  %b_elem_35 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_35)

ST_22: dina_1_load_38 [1/2] 2.05ns
:1  %dina_1_load_38 = load i32* %dina_1_addr_38, align 4

ST_22: dina_0_load_38 [1/2] 2.05ns
:3  %dina_0_load_38 = load i32* %dina_0_addr_38, align 4

ST_22: dinb_1_load_38 [1/2] 2.05ns
:6  %dinb_1_load_38 = load i32* %dinb_1_addr_38, align 4

ST_22: dinb_0_load_38 [1/2] 2.05ns
:8  %dinb_0_load_38 = load i32* %dinb_0_addr_38, align 4

ST_22: dina_1_load_39 [1/2] 2.05ns
:1  %dina_1_load_39 = load i32* %dina_1_addr_39, align 4

ST_22: dina_0_load_39 [1/2] 2.05ns
:3  %dina_0_load_39 = load i32* %dina_0_addr_39, align 4

ST_22: dinb_1_load_39 [1/2] 2.05ns
:6  %dinb_1_load_39 = load i32* %dinb_1_addr_39, align 4

ST_22: dinb_0_load_39 [1/2] 2.05ns
:8  %dinb_0_load_39 = load i32* %dinb_0_addr_39, align 4

ST_22: tmp_49 [1/1] 1.50ns
._crit_edge.38:2  %tmp_49 = icmp ugt i32 %out, 39

ST_22: stg_1356 [1/1] 0.00ns
._crit_edge.38:3  br i1 %tmp_49, label %40, label %._crit_edge.39

ST_22: dina_1_addr_40 [1/1] 0.00ns
:0  %dina_1_addr_40 = getelementptr [128 x i32]* %dina_1, i64 0, i64 41

ST_22: dina_1_load_40 [2/2] 2.05ns
:1  %dina_1_load_40 = load i32* %dina_1_addr_40, align 4

ST_22: dina_0_addr_40 [1/1] 0.00ns
:2  %dina_0_addr_40 = getelementptr [128 x i32]* %dina_0, i64 0, i64 42

ST_22: dina_0_load_40 [2/2] 2.05ns
:3  %dina_0_load_40 = load i32* %dina_0_addr_40, align 4

ST_22: dinb_1_addr_40 [1/1] 0.00ns
:5  %dinb_1_addr_40 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 40

ST_22: dinb_1_load_40 [2/2] 2.05ns
:6  %dinb_1_load_40 = load i32* %dinb_1_addr_40, align 4

ST_22: dinb_0_addr_40 [1/1] 0.00ns
:7  %dinb_0_addr_40 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 41

ST_22: dinb_0_load_40 [2/2] 2.05ns
:8  %dinb_0_load_40 = load i32* %dinb_0_addr_40, align 4

ST_22: tmp_50 [1/1] 1.50ns
._crit_edge.39:2  %tmp_50 = icmp ugt i32 %out, 40

ST_22: stg_1366 [1/1] 0.00ns
._crit_edge.39:3  br i1 %tmp_50, label %41, label %._crit_edge.40

ST_22: dina_1_addr_41 [1/1] 0.00ns
:0  %dina_1_addr_41 = getelementptr [128 x i32]* %dina_1, i64 0, i64 42

ST_22: dina_1_load_41 [2/2] 2.05ns
:1  %dina_1_load_41 = load i32* %dina_1_addr_41, align 4

ST_22: dina_0_addr_41 [1/1] 0.00ns
:2  %dina_0_addr_41 = getelementptr [128 x i32]* %dina_0, i64 0, i64 43

ST_22: dina_0_load_41 [2/2] 2.05ns
:3  %dina_0_load_41 = load i32* %dina_0_addr_41, align 4

ST_22: dinb_1_addr_41 [1/1] 0.00ns
:5  %dinb_1_addr_41 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 41

ST_22: dinb_1_load_41 [2/2] 2.05ns
:6  %dinb_1_load_41 = load i32* %dinb_1_addr_41, align 4

ST_22: dinb_0_addr_41 [1/1] 0.00ns
:7  %dinb_0_addr_41 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 42

ST_22: dinb_0_load_41 [2/2] 2.05ns
:8  %dinb_0_load_41 = load i32* %dinb_0_addr_41, align 4

ST_22: tmp_17_30 [3/9] 3.21ns
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30


 <State 23>: 3.21ns
ST_23: tmp_12_15 [1/10] 3.06ns
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

ST_23: stg_1377 [1/1] 0.00ns
:15  br label %._crit_edge.16

ST_23: tmp_12_16 [1/10] 3.06ns
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

ST_23: stg_1379 [1/1] 0.00ns
:15  br label %._crit_edge.17

ST_23: tmp_12_17 [2/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_23: tmp_12_18 [2/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_23: tmp_12_19 [3/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_23: tmp_12_20 [3/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_23: tmp_12_21_32 [4/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_23: tmp_12_22 [4/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_23: tmp_12_23 [5/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_23: tmp_12_24 [5/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_23: tmp_12_25 [6/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_23: tmp_12_26 [6/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_23: tmp_12_27 [7/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_23: tmp_12_28 [7/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_23: tmp_12_29 [8/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_23: tmp_12_31 [8/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_23: tmp_12_32 [9/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_23: tmp_12_33 [9/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_23: tmp_34_42 [1/1] 0.00ns
:11  %tmp_34_42 = bitcast i64 %a_union_34 to double

ST_23: tmp_11_34 [1/1] 0.00ns
:13  %tmp_11_34 = bitcast i64 %b_elem_34 to double

ST_23: tmp_12_34 [10/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_23: tmp_35_43 [1/1] 0.00ns
:11  %tmp_35_43 = bitcast i64 %a_union_35 to double

ST_23: tmp_11_35 [1/1] 0.00ns
:13  %tmp_11_35 = bitcast i64 %b_elem_35 to double

ST_23: tmp_12_35 [10/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_23: tmpa_1_36 [1/1] 0.00ns
:4  %tmpa_1_36 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_38, i32 %dina_1_load_38)

ST_23: tmpb_36 [1/1] 0.00ns
:9  %tmpb_36 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_38, i32 %dinb_1_load_38)

ST_23: a_union_36 [1/1] 1.45ns
:10  %a_union_36 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_36)

ST_23: b_elem_36 [1/1] 1.45ns
:12  %b_elem_36 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_36)

ST_23: tmpa_1_37 [1/1] 0.00ns
:4  %tmpa_1_37 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_39, i32 %dina_1_load_39)

ST_23: tmpb_37 [1/1] 0.00ns
:9  %tmpb_37 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_39, i32 %dinb_1_load_39)

ST_23: a_union_37 [1/1] 1.45ns
:10  %a_union_37 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_37)

ST_23: b_elem_37 [1/1] 1.45ns
:12  %b_elem_37 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_37)

ST_23: dina_1_load_40 [1/2] 2.05ns
:1  %dina_1_load_40 = load i32* %dina_1_addr_40, align 4

ST_23: dina_0_load_40 [1/2] 2.05ns
:3  %dina_0_load_40 = load i32* %dina_0_addr_40, align 4

ST_23: dinb_1_load_40 [1/2] 2.05ns
:6  %dinb_1_load_40 = load i32* %dinb_1_addr_40, align 4

ST_23: dinb_0_load_40 [1/2] 2.05ns
:8  %dinb_0_load_40 = load i32* %dinb_0_addr_40, align 4

ST_23: dina_1_load_41 [1/2] 2.05ns
:1  %dina_1_load_41 = load i32* %dina_1_addr_41, align 4

ST_23: dina_0_load_41 [1/2] 2.05ns
:3  %dina_0_load_41 = load i32* %dina_0_addr_41, align 4

ST_23: dinb_1_load_41 [1/2] 2.05ns
:6  %dinb_1_load_41 = load i32* %dinb_1_addr_41, align 4

ST_23: dinb_0_load_41 [1/2] 2.05ns
:8  %dinb_0_load_41 = load i32* %dinb_0_addr_41, align 4

ST_23: tmp_123 [1/1] 1.50ns
._crit_edge.40:2  %tmp_123 = icmp ugt i32 %out, 41

ST_23: stg_1419 [1/1] 0.00ns
._crit_edge.40:3  br i1 %tmp_123, label %42, label %._crit_edge.41

ST_23: dina_1_addr_42 [1/1] 0.00ns
:0  %dina_1_addr_42 = getelementptr [128 x i32]* %dina_1, i64 0, i64 43

ST_23: dina_1_load_42 [2/2] 2.05ns
:1  %dina_1_load_42 = load i32* %dina_1_addr_42, align 4

ST_23: dina_0_addr_42 [1/1] 0.00ns
:2  %dina_0_addr_42 = getelementptr [128 x i32]* %dina_0, i64 0, i64 44

ST_23: dina_0_load_42 [2/2] 2.05ns
:3  %dina_0_load_42 = load i32* %dina_0_addr_42, align 4

ST_23: dinb_1_addr_42 [1/1] 0.00ns
:5  %dinb_1_addr_42 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 42

ST_23: dinb_1_load_42 [2/2] 2.05ns
:6  %dinb_1_load_42 = load i32* %dinb_1_addr_42, align 4

ST_23: dinb_0_addr_42 [1/1] 0.00ns
:7  %dinb_0_addr_42 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 43

ST_23: dinb_0_load_42 [2/2] 2.05ns
:8  %dinb_0_load_42 = load i32* %dinb_0_addr_42, align 4

ST_23: tmp_125 [1/1] 1.50ns
._crit_edge.41:2  %tmp_125 = icmp ugt i32 %out, 42

ST_23: stg_1429 [1/1] 0.00ns
._crit_edge.41:3  br i1 %tmp_125, label %43, label %._crit_edge.42

ST_23: dina_1_addr_43 [1/1] 0.00ns
:0  %dina_1_addr_43 = getelementptr [128 x i32]* %dina_1, i64 0, i64 44

ST_23: dina_1_load_43 [2/2] 2.05ns
:1  %dina_1_load_43 = load i32* %dina_1_addr_43, align 4

ST_23: dina_0_addr_43 [1/1] 0.00ns
:2  %dina_0_addr_43 = getelementptr [128 x i32]* %dina_0, i64 0, i64 45

ST_23: dina_0_load_43 [2/2] 2.05ns
:3  %dina_0_load_43 = load i32* %dina_0_addr_43, align 4

ST_23: dinb_1_addr_43 [1/1] 0.00ns
:5  %dinb_1_addr_43 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 43

ST_23: dinb_1_load_43 [2/2] 2.05ns
:6  %dinb_1_load_43 = load i32* %dinb_1_addr_43, align 4

ST_23: dinb_0_addr_43 [1/1] 0.00ns
:7  %dinb_0_addr_43 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 44

ST_23: dinb_0_load_43 [2/2] 2.05ns
:8  %dinb_0_load_43 = load i32* %dinb_0_addr_43, align 4

ST_23: tmp_17_30 [2/9] 3.21ns
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30


 <State 24>: 3.21ns
ST_24: gep3172_loc [1/1] 0.00ns
._crit_edge.16:1  %gep3172_loc = phi double [ %tmp_12_15, %17 ], [ undef, %._crit_edge.15 ]

ST_24: gep3169_loc [1/1] 0.00ns
._crit_edge.17:1  %gep3169_loc = phi double [ %tmp_12_16, %18 ], [ undef, %._crit_edge.16 ]

ST_24: tmp_12_17 [1/10] 3.06ns
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

ST_24: stg_1442 [1/1] 0.00ns
:15  br label %._crit_edge.18

ST_24: tmp_12_18 [1/10] 3.06ns
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

ST_24: stg_1444 [1/1] 0.00ns
:15  br label %._crit_edge.19

ST_24: tmp_12_19 [2/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_24: tmp_12_20 [2/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_24: tmp_12_21_32 [3/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_24: tmp_12_22 [3/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_24: tmp_12_23 [4/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_24: tmp_12_24 [4/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_24: tmp_12_25 [5/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_24: tmp_12_26 [5/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_24: tmp_12_27 [6/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_24: tmp_12_28 [6/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_24: tmp_12_29 [7/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_24: tmp_12_31 [7/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_24: tmp_12_32 [8/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_24: tmp_12_33 [8/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_24: tmp_12_34 [9/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_24: tmp_12_35 [9/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_24: tmp_36_44 [1/1] 0.00ns
:11  %tmp_36_44 = bitcast i64 %a_union_36 to double

ST_24: tmp_11_36 [1/1] 0.00ns
:13  %tmp_11_36 = bitcast i64 %b_elem_36 to double

ST_24: tmp_12_36 [10/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_24: tmp_37_45 [1/1] 0.00ns
:11  %tmp_37_45 = bitcast i64 %a_union_37 to double

ST_24: tmp_11_37 [1/1] 0.00ns
:13  %tmp_11_37 = bitcast i64 %b_elem_37 to double

ST_24: tmp_12_37 [10/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_24: tmpa_1_38 [1/1] 0.00ns
:4  %tmpa_1_38 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_40, i32 %dina_1_load_40)

ST_24: tmpb_38 [1/1] 0.00ns
:9  %tmpb_38 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_40, i32 %dinb_1_load_40)

ST_24: a_union_38 [1/1] 1.45ns
:10  %a_union_38 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_38)

ST_24: b_elem_38 [1/1] 1.45ns
:12  %b_elem_38 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_38)

ST_24: tmpa_1_39 [1/1] 0.00ns
:4  %tmpa_1_39 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_41, i32 %dina_1_load_41)

ST_24: tmpb_39 [1/1] 0.00ns
:9  %tmpb_39 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_41, i32 %dinb_1_load_41)

ST_24: a_union_39 [1/1] 1.45ns
:10  %a_union_39 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_39)

ST_24: b_elem_39 [1/1] 1.45ns
:12  %b_elem_39 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_39)

ST_24: dina_1_load_42 [1/2] 2.05ns
:1  %dina_1_load_42 = load i32* %dina_1_addr_42, align 4

ST_24: dina_0_load_42 [1/2] 2.05ns
:3  %dina_0_load_42 = load i32* %dina_0_addr_42, align 4

ST_24: dinb_1_load_42 [1/2] 2.05ns
:6  %dinb_1_load_42 = load i32* %dinb_1_addr_42, align 4

ST_24: dinb_0_load_42 [1/2] 2.05ns
:8  %dinb_0_load_42 = load i32* %dinb_0_addr_42, align 4

ST_24: dina_1_load_43 [1/2] 2.05ns
:1  %dina_1_load_43 = load i32* %dina_1_addr_43, align 4

ST_24: dina_0_load_43 [1/2] 2.05ns
:3  %dina_0_load_43 = load i32* %dina_0_addr_43, align 4

ST_24: dinb_1_load_43 [1/2] 2.05ns
:6  %dinb_1_load_43 = load i32* %dinb_1_addr_43, align 4

ST_24: dinb_0_load_43 [1/2] 2.05ns
:8  %dinb_0_load_43 = load i32* %dinb_0_addr_43, align 4

ST_24: tmp_126 [1/1] 1.50ns
._crit_edge.42:2  %tmp_126 = icmp ugt i32 %out, 43

ST_24: stg_1484 [1/1] 0.00ns
._crit_edge.42:3  br i1 %tmp_126, label %44, label %._crit_edge.43

ST_24: dina_1_addr_44 [1/1] 0.00ns
:0  %dina_1_addr_44 = getelementptr [128 x i32]* %dina_1, i64 0, i64 45

ST_24: dina_1_load_44 [2/2] 2.05ns
:1  %dina_1_load_44 = load i32* %dina_1_addr_44, align 4

ST_24: dina_0_addr_44 [1/1] 0.00ns
:2  %dina_0_addr_44 = getelementptr [128 x i32]* %dina_0, i64 0, i64 46

ST_24: dina_0_load_44 [2/2] 2.05ns
:3  %dina_0_load_44 = load i32* %dina_0_addr_44, align 4

ST_24: dinb_1_addr_44 [1/1] 0.00ns
:5  %dinb_1_addr_44 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 44

ST_24: dinb_1_load_44 [2/2] 2.05ns
:6  %dinb_1_load_44 = load i32* %dinb_1_addr_44, align 4

ST_24: dinb_0_addr_44 [1/1] 0.00ns
:7  %dinb_0_addr_44 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 45

ST_24: dinb_0_load_44 [2/2] 2.05ns
:8  %dinb_0_load_44 = load i32* %dinb_0_addr_44, align 4

ST_24: tmp_127 [1/1] 1.50ns
._crit_edge.43:2  %tmp_127 = icmp ugt i32 %out, 44

ST_24: stg_1494 [1/1] 0.00ns
._crit_edge.43:3  br i1 %tmp_127, label %45, label %._crit_edge.44

ST_24: dina_1_addr_45 [1/1] 0.00ns
:0  %dina_1_addr_45 = getelementptr [128 x i32]* %dina_1, i64 0, i64 46

ST_24: dina_1_load_45 [2/2] 2.05ns
:1  %dina_1_load_45 = load i32* %dina_1_addr_45, align 4

ST_24: dina_0_addr_45 [1/1] 0.00ns
:2  %dina_0_addr_45 = getelementptr [128 x i32]* %dina_0, i64 0, i64 47

ST_24: dina_0_load_45 [2/2] 2.05ns
:3  %dina_0_load_45 = load i32* %dina_0_addr_45, align 4

ST_24: dinb_1_addr_45 [1/1] 0.00ns
:5  %dinb_1_addr_45 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 45

ST_24: dinb_1_load_45 [2/2] 2.05ns
:6  %dinb_1_load_45 = load i32* %dinb_1_addr_45, align 4

ST_24: dinb_0_addr_45 [1/1] 0.00ns
:7  %dinb_0_addr_45 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 46

ST_24: dinb_0_load_45 [2/2] 2.05ns
:8  %dinb_0_load_45 = load i32* %dinb_0_addr_45, align 4

ST_24: tmp_17_30 [1/9] 3.21ns
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30


 <State 25>: 3.06ns
ST_25: gep3166_loc [1/1] 0.00ns
._crit_edge.18:1  %gep3166_loc = phi double [ %tmp_12_17, %19 ], [ undef, %._crit_edge.17 ]

ST_25: gep3163_loc [1/1] 0.00ns
._crit_edge.19:1  %gep3163_loc = phi double [ %tmp_12_18, %20 ], [ undef, %._crit_edge.18 ]

ST_25: tmp_12_19 [1/10] 3.06ns
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

ST_25: stg_1507 [1/1] 0.00ns
:15  br label %._crit_edge.20

ST_25: tmp_12_20 [1/10] 3.06ns
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

ST_25: stg_1509 [1/1] 0.00ns
:15  br label %._crit_edge.21

ST_25: tmp_12_21_32 [2/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_25: tmp_12_22 [2/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_25: tmp_12_23 [3/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_25: tmp_12_24 [3/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_25: tmp_12_25 [4/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_25: tmp_12_26 [4/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_25: tmp_12_27 [5/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_25: tmp_12_28 [5/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_25: tmp_12_29 [6/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_25: tmp_12_31 [6/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_25: tmp_12_32 [7/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_25: tmp_12_33 [7/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_25: tmp_12_34 [8/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_25: tmp_12_35 [8/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_25: tmp_12_36 [9/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_25: tmp_12_37 [9/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_25: tmp_38_46 [1/1] 0.00ns
:11  %tmp_38_46 = bitcast i64 %a_union_38 to double

ST_25: tmp_11_38 [1/1] 0.00ns
:13  %tmp_11_38 = bitcast i64 %b_elem_38 to double

ST_25: tmp_12_38 [10/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_25: tmp_39_47 [1/1] 0.00ns
:11  %tmp_39_47 = bitcast i64 %a_union_39 to double

ST_25: tmp_11_39 [1/1] 0.00ns
:13  %tmp_11_39 = bitcast i64 %b_elem_39 to double

ST_25: tmp_12_39 [10/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_25: tmpa_1_40 [1/1] 0.00ns
:4  %tmpa_1_40 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_42, i32 %dina_1_load_42)

ST_25: tmpb_40 [1/1] 0.00ns
:9  %tmpb_40 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_42, i32 %dinb_1_load_42)

ST_25: a_union_40 [1/1] 1.45ns
:10  %a_union_40 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_40)

ST_25: b_elem_40 [1/1] 1.45ns
:12  %b_elem_40 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_40)

ST_25: tmpa_1_41 [1/1] 0.00ns
:4  %tmpa_1_41 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_43, i32 %dina_1_load_43)

ST_25: tmpb_41 [1/1] 0.00ns
:9  %tmpb_41 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_43, i32 %dinb_1_load_43)

ST_25: a_union_41 [1/1] 1.45ns
:10  %a_union_41 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_41)

ST_25: b_elem_41 [1/1] 1.45ns
:12  %b_elem_41 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_41)

ST_25: dina_1_load_44 [1/2] 2.05ns
:1  %dina_1_load_44 = load i32* %dina_1_addr_44, align 4

ST_25: dina_0_load_44 [1/2] 2.05ns
:3  %dina_0_load_44 = load i32* %dina_0_addr_44, align 4

ST_25: dinb_1_load_44 [1/2] 2.05ns
:6  %dinb_1_load_44 = load i32* %dinb_1_addr_44, align 4

ST_25: dinb_0_load_44 [1/2] 2.05ns
:8  %dinb_0_load_44 = load i32* %dinb_0_addr_44, align 4

ST_25: dina_1_load_45 [1/2] 2.05ns
:1  %dina_1_load_45 = load i32* %dina_1_addr_45, align 4

ST_25: dina_0_load_45 [1/2] 2.05ns
:3  %dina_0_load_45 = load i32* %dina_0_addr_45, align 4

ST_25: dinb_1_load_45 [1/2] 2.05ns
:6  %dinb_1_load_45 = load i32* %dinb_1_addr_45, align 4

ST_25: dinb_0_load_45 [1/2] 2.05ns
:8  %dinb_0_load_45 = load i32* %dinb_0_addr_45, align 4

ST_25: tmp_128 [1/1] 1.50ns
._crit_edge.44:2  %tmp_128 = icmp ugt i32 %out, 45

ST_25: stg_1549 [1/1] 0.00ns
._crit_edge.44:3  br i1 %tmp_128, label %46, label %._crit_edge.45

ST_25: dina_1_addr_46 [1/1] 0.00ns
:0  %dina_1_addr_46 = getelementptr [128 x i32]* %dina_1, i64 0, i64 47

ST_25: dina_1_load_46 [2/2] 2.05ns
:1  %dina_1_load_46 = load i32* %dina_1_addr_46, align 4

ST_25: dina_0_addr_46 [1/1] 0.00ns
:2  %dina_0_addr_46 = getelementptr [128 x i32]* %dina_0, i64 0, i64 48

ST_25: dina_0_load_46 [2/2] 2.05ns
:3  %dina_0_load_46 = load i32* %dina_0_addr_46, align 4

ST_25: dinb_1_addr_46 [1/1] 0.00ns
:5  %dinb_1_addr_46 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 46

ST_25: dinb_1_load_46 [2/2] 2.05ns
:6  %dinb_1_load_46 = load i32* %dinb_1_addr_46, align 4

ST_25: dinb_0_addr_46 [1/1] 0.00ns
:7  %dinb_0_addr_46 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 47

ST_25: dinb_0_load_46 [2/2] 2.05ns
:8  %dinb_0_load_46 = load i32* %dinb_0_addr_46, align 4

ST_25: tmp_129 [1/1] 1.50ns
._crit_edge.45:2  %tmp_129 = icmp ugt i32 %out, 46

ST_25: stg_1559 [1/1] 0.00ns
._crit_edge.45:3  br i1 %tmp_129, label %47, label %._crit_edge.46

ST_25: dina_1_addr_47 [1/1] 0.00ns
:0  %dina_1_addr_47 = getelementptr [128 x i32]* %dina_1, i64 0, i64 48

ST_25: dina_1_load_47 [2/2] 2.05ns
:1  %dina_1_load_47 = load i32* %dina_1_addr_47, align 4

ST_25: dina_0_addr_47 [1/1] 0.00ns
:2  %dina_0_addr_47 = getelementptr [128 x i32]* %dina_0, i64 0, i64 49

ST_25: dina_0_load_47 [2/2] 2.05ns
:3  %dina_0_load_47 = load i32* %dina_0_addr_47, align 4

ST_25: dinb_1_addr_47 [1/1] 0.00ns
:5  %dinb_1_addr_47 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 47

ST_25: dinb_1_load_47 [2/2] 2.05ns
:6  %dinb_1_load_47 = load i32* %dinb_1_addr_47, align 4

ST_25: dinb_0_addr_47 [1/1] 0.00ns
:7  %dinb_0_addr_47 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 48

ST_25: dinb_0_load_47 [2/2] 2.05ns
:8  %dinb_0_load_47 = load i32* %dinb_0_addr_47, align 4

ST_25: elem_mult_load_4_14 [1/1] 0.71ns
._crit_edge.124_ifconv:64  %elem_mult_load_4_14 = select i1 %icmp2, double %tmp_17_30, double %gep3127_loc


 <State 26>: 3.06ns
ST_26: gep3160_loc [1/1] 0.00ns
._crit_edge.20:1  %gep3160_loc = phi double [ %tmp_12_19, %21 ], [ undef, %._crit_edge.19 ]

ST_26: gep3157_loc [1/1] 0.00ns
._crit_edge.21:1  %gep3157_loc = phi double [ %tmp_12_20, %22 ], [ undef, %._crit_edge.20 ]

ST_26: tmp_12_21_32 [1/10] 3.06ns
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

ST_26: stg_1572 [1/1] 0.00ns
:15  br label %._crit_edge.22

ST_26: tmp_12_22 [1/10] 3.06ns
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

ST_26: stg_1574 [1/1] 0.00ns
:15  br label %._crit_edge.23

ST_26: tmp_12_23 [2/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_26: tmp_12_24 [2/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_26: tmp_12_25 [3/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_26: tmp_12_26 [3/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_26: tmp_12_27 [4/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_26: tmp_12_28 [4/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_26: tmp_12_29 [5/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_26: tmp_12_31 [5/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_26: tmp_12_32 [6/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_26: tmp_12_33 [6/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_26: tmp_12_34 [7/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_26: tmp_12_35 [7/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_26: tmp_12_36 [8/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_26: tmp_12_37 [8/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_26: tmp_12_38 [9/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_26: tmp_12_39 [9/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_26: tmp_40_48 [1/1] 0.00ns
:11  %tmp_40_48 = bitcast i64 %a_union_40 to double

ST_26: tmp_11_40 [1/1] 0.00ns
:13  %tmp_11_40 = bitcast i64 %b_elem_40 to double

ST_26: tmp_12_40 [10/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_26: tmp_41_49 [1/1] 0.00ns
:11  %tmp_41_49 = bitcast i64 %a_union_41 to double

ST_26: tmp_11_41 [1/1] 0.00ns
:13  %tmp_11_41 = bitcast i64 %b_elem_41 to double

ST_26: tmp_12_41 [10/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_26: tmpa_1_42 [1/1] 0.00ns
:4  %tmpa_1_42 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_44, i32 %dina_1_load_44)

ST_26: tmpb_42 [1/1] 0.00ns
:9  %tmpb_42 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_44, i32 %dinb_1_load_44)

ST_26: a_union_42 [1/1] 1.45ns
:10  %a_union_42 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_42)

ST_26: b_elem_42 [1/1] 1.45ns
:12  %b_elem_42 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_42)

ST_26: tmpa_1_43 [1/1] 0.00ns
:4  %tmpa_1_43 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_45, i32 %dina_1_load_45)

ST_26: tmpb_43 [1/1] 0.00ns
:9  %tmpb_43 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_45, i32 %dinb_1_load_45)

ST_26: a_union_43 [1/1] 1.45ns
:10  %a_union_43 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_43)

ST_26: b_elem_43 [1/1] 1.45ns
:12  %b_elem_43 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_43)

ST_26: dina_1_load_46 [1/2] 2.05ns
:1  %dina_1_load_46 = load i32* %dina_1_addr_46, align 4

ST_26: dina_0_load_46 [1/2] 2.05ns
:3  %dina_0_load_46 = load i32* %dina_0_addr_46, align 4

ST_26: dinb_1_load_46 [1/2] 2.05ns
:6  %dinb_1_load_46 = load i32* %dinb_1_addr_46, align 4

ST_26: dinb_0_load_46 [1/2] 2.05ns
:8  %dinb_0_load_46 = load i32* %dinb_0_addr_46, align 4

ST_26: dina_1_load_47 [1/2] 2.05ns
:1  %dina_1_load_47 = load i32* %dina_1_addr_47, align 4

ST_26: dina_0_load_47 [1/2] 2.05ns
:3  %dina_0_load_47 = load i32* %dina_0_addr_47, align 4

ST_26: dinb_1_load_47 [1/2] 2.05ns
:6  %dinb_1_load_47 = load i32* %dinb_1_addr_47, align 4

ST_26: dinb_0_load_47 [1/2] 2.05ns
:8  %dinb_0_load_47 = load i32* %dinb_0_addr_47, align 4

ST_26: tmp_130 [1/1] 1.50ns
._crit_edge.46:2  %tmp_130 = icmp ugt i32 %out, 47

ST_26: stg_1614 [1/1] 0.00ns
._crit_edge.46:3  br i1 %tmp_130, label %48, label %._crit_edge.47

ST_26: dina_1_addr_48 [1/1] 0.00ns
:0  %dina_1_addr_48 = getelementptr [128 x i32]* %dina_1, i64 0, i64 49

ST_26: dina_1_load_48 [2/2] 2.05ns
:1  %dina_1_load_48 = load i32* %dina_1_addr_48, align 4

ST_26: dina_0_addr_48 [1/1] 0.00ns
:2  %dina_0_addr_48 = getelementptr [128 x i32]* %dina_0, i64 0, i64 50

ST_26: dina_0_load_48 [2/2] 2.05ns
:3  %dina_0_load_48 = load i32* %dina_0_addr_48, align 4

ST_26: dinb_1_addr_48 [1/1] 0.00ns
:5  %dinb_1_addr_48 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 48

ST_26: dinb_1_load_48 [2/2] 2.05ns
:6  %dinb_1_load_48 = load i32* %dinb_1_addr_48, align 4

ST_26: dinb_0_addr_48 [1/1] 0.00ns
:7  %dinb_0_addr_48 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 49

ST_26: dinb_0_load_48 [2/2] 2.05ns
:8  %dinb_0_load_48 = load i32* %dinb_0_addr_48, align 4

ST_26: tmp_131 [1/1] 1.50ns
._crit_edge.47:2  %tmp_131 = icmp ugt i32 %out, 48

ST_26: stg_1624 [1/1] 0.00ns
._crit_edge.47:3  br i1 %tmp_131, label %49, label %._crit_edge.48

ST_26: dina_1_addr_49 [1/1] 0.00ns
:0  %dina_1_addr_49 = getelementptr [128 x i32]* %dina_1, i64 0, i64 50

ST_26: dina_1_load_49 [2/2] 2.05ns
:1  %dina_1_load_49 = load i32* %dina_1_addr_49, align 4

ST_26: dina_0_addr_49 [1/1] 0.00ns
:2  %dina_0_addr_49 = getelementptr [128 x i32]* %dina_0, i64 0, i64 51

ST_26: dina_0_load_49 [2/2] 2.05ns
:3  %dina_0_load_49 = load i32* %dina_0_addr_49, align 4

ST_26: dinb_1_addr_49 [1/1] 0.00ns
:5  %dinb_1_addr_49 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 49

ST_26: dinb_1_load_49 [2/2] 2.05ns
:6  %dinb_1_load_49 = load i32* %dinb_1_addr_49, align 4

ST_26: dinb_0_addr_49 [1/1] 0.00ns
:7  %dinb_0_addr_49 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 50

ST_26: dinb_0_load_49 [2/2] 2.05ns
:8  %dinb_0_load_49 = load i32* %dinb_0_addr_49, align 4


 <State 27>: 3.06ns
ST_27: gep3154_loc [1/1] 0.00ns
._crit_edge.22:1  %gep3154_loc = phi double [ %tmp_12_21_32, %23 ], [ undef, %._crit_edge.21 ]

ST_27: gep3151_loc [1/1] 0.00ns
._crit_edge.23:1  %gep3151_loc = phi double [ %tmp_12_22, %24 ], [ undef, %._crit_edge.22 ]

ST_27: tmp_12_23 [1/10] 3.06ns
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

ST_27: stg_1636 [1/1] 0.00ns
:15  br label %._crit_edge.24

ST_27: tmp_12_24 [1/10] 3.06ns
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

ST_27: stg_1638 [1/1] 0.00ns
:15  br label %._crit_edge.25

ST_27: tmp_12_25 [2/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_27: tmp_12_26 [2/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_27: tmp_12_27 [3/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_27: tmp_12_28 [3/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_27: tmp_12_29 [4/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_27: tmp_12_31 [4/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_27: tmp_12_32 [5/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_27: tmp_12_33 [5/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_27: tmp_12_34 [6/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_27: tmp_12_35 [6/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_27: tmp_12_36 [7/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_27: tmp_12_37 [7/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_27: tmp_12_38 [8/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_27: tmp_12_39 [8/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_27: tmp_12_40 [9/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_27: tmp_12_41 [9/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_27: tmp_42_50 [1/1] 0.00ns
:11  %tmp_42_50 = bitcast i64 %a_union_42 to double

ST_27: tmp_11_42 [1/1] 0.00ns
:13  %tmp_11_42 = bitcast i64 %b_elem_42 to double

ST_27: tmp_12_42 [10/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_27: tmp_43_51 [1/1] 0.00ns
:11  %tmp_43_51 = bitcast i64 %a_union_43 to double

ST_27: tmp_11_43 [1/1] 0.00ns
:13  %tmp_11_43 = bitcast i64 %b_elem_43 to double

ST_27: tmp_12_43 [10/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_27: tmpa_1_44 [1/1] 0.00ns
:4  %tmpa_1_44 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_46, i32 %dina_1_load_46)

ST_27: tmpb_44 [1/1] 0.00ns
:9  %tmpb_44 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_46, i32 %dinb_1_load_46)

ST_27: a_union_44 [1/1] 1.45ns
:10  %a_union_44 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_44)

ST_27: b_elem_44 [1/1] 1.45ns
:12  %b_elem_44 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_44)

ST_27: tmpa_1_45 [1/1] 0.00ns
:4  %tmpa_1_45 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_47, i32 %dina_1_load_47)

ST_27: tmpb_45 [1/1] 0.00ns
:9  %tmpb_45 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_47, i32 %dinb_1_load_47)

ST_27: a_union_45 [1/1] 1.45ns
:10  %a_union_45 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_45)

ST_27: b_elem_45 [1/1] 1.45ns
:12  %b_elem_45 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_45)

ST_27: dina_1_load_48 [1/2] 2.05ns
:1  %dina_1_load_48 = load i32* %dina_1_addr_48, align 4

ST_27: dina_0_load_48 [1/2] 2.05ns
:3  %dina_0_load_48 = load i32* %dina_0_addr_48, align 4

ST_27: dinb_1_load_48 [1/2] 2.05ns
:6  %dinb_1_load_48 = load i32* %dinb_1_addr_48, align 4

ST_27: dinb_0_load_48 [1/2] 2.05ns
:8  %dinb_0_load_48 = load i32* %dinb_0_addr_48, align 4

ST_27: dina_1_load_49 [1/2] 2.05ns
:1  %dina_1_load_49 = load i32* %dina_1_addr_49, align 4

ST_27: dina_0_load_49 [1/2] 2.05ns
:3  %dina_0_load_49 = load i32* %dina_0_addr_49, align 4

ST_27: dinb_1_load_49 [1/2] 2.05ns
:6  %dinb_1_load_49 = load i32* %dinb_1_addr_49, align 4

ST_27: dinb_0_load_49 [1/2] 2.05ns
:8  %dinb_0_load_49 = load i32* %dinb_0_addr_49, align 4

ST_27: tmp_132 [1/1] 1.50ns
._crit_edge.48:2  %tmp_132 = icmp ugt i32 %out, 49

ST_27: stg_1678 [1/1] 0.00ns
._crit_edge.48:3  br i1 %tmp_132, label %50, label %._crit_edge.49

ST_27: dina_1_addr_50 [1/1] 0.00ns
:0  %dina_1_addr_50 = getelementptr [128 x i32]* %dina_1, i64 0, i64 51

ST_27: dina_1_load_50 [2/2] 2.05ns
:1  %dina_1_load_50 = load i32* %dina_1_addr_50, align 4

ST_27: dina_0_addr_50 [1/1] 0.00ns
:2  %dina_0_addr_50 = getelementptr [128 x i32]* %dina_0, i64 0, i64 52

ST_27: dina_0_load_50 [2/2] 2.05ns
:3  %dina_0_load_50 = load i32* %dina_0_addr_50, align 4

ST_27: dinb_1_addr_50 [1/1] 0.00ns
:5  %dinb_1_addr_50 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 50

ST_27: dinb_1_load_50 [2/2] 2.05ns
:6  %dinb_1_load_50 = load i32* %dinb_1_addr_50, align 4

ST_27: dinb_0_addr_50 [1/1] 0.00ns
:7  %dinb_0_addr_50 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 51

ST_27: dinb_0_load_50 [2/2] 2.05ns
:8  %dinb_0_load_50 = load i32* %dinb_0_addr_50, align 4

ST_27: tmp_133 [1/1] 1.50ns
._crit_edge.49:2  %tmp_133 = icmp ugt i32 %out, 50

ST_27: stg_1688 [1/1] 0.00ns
._crit_edge.49:3  br i1 %tmp_133, label %51, label %._crit_edge.50

ST_27: dina_1_addr_51 [1/1] 0.00ns
:0  %dina_1_addr_51 = getelementptr [128 x i32]* %dina_1, i64 0, i64 52

ST_27: dina_1_load_51 [2/2] 2.05ns
:1  %dina_1_load_51 = load i32* %dina_1_addr_51, align 4

ST_27: dina_0_addr_51 [1/1] 0.00ns
:2  %dina_0_addr_51 = getelementptr [128 x i32]* %dina_0, i64 0, i64 53

ST_27: dina_0_load_51 [2/2] 2.05ns
:3  %dina_0_load_51 = load i32* %dina_0_addr_51, align 4

ST_27: dinb_1_addr_51 [1/1] 0.00ns
:5  %dinb_1_addr_51 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 51

ST_27: dinb_1_load_51 [2/2] 2.05ns
:6  %dinb_1_load_51 = load i32* %dinb_1_addr_51, align 4

ST_27: dinb_0_addr_51 [1/1] 0.00ns
:7  %dinb_0_addr_51 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 52

ST_27: dinb_0_load_51 [2/2] 2.05ns
:8  %dinb_0_load_51 = load i32* %dinb_0_addr_51, align 4


 <State 28>: 3.06ns
ST_28: gep3148_loc [1/1] 0.00ns
._crit_edge.24:1  %gep3148_loc = phi double [ %tmp_12_23, %25 ], [ undef, %._crit_edge.23 ]

ST_28: gep3145_loc [1/1] 0.00ns
._crit_edge.25:1  %gep3145_loc = phi double [ %tmp_12_24, %26 ], [ undef, %._crit_edge.24 ]

ST_28: tmp_12_25 [1/10] 3.06ns
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

ST_28: stg_1700 [1/1] 0.00ns
:15  br label %._crit_edge.26

ST_28: tmp_12_26 [1/10] 3.06ns
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

ST_28: stg_1702 [1/1] 0.00ns
:15  br label %._crit_edge.27

ST_28: tmp_12_27 [2/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_28: tmp_12_28 [2/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_28: tmp_12_29 [3/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_28: tmp_12_31 [3/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_28: tmp_12_32 [4/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_28: tmp_12_33 [4/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_28: tmp_12_34 [5/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_28: tmp_12_35 [5/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_28: tmp_12_36 [6/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_28: tmp_12_37 [6/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_28: tmp_12_38 [7/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_28: tmp_12_39 [7/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_28: tmp_12_40 [8/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_28: tmp_12_41 [8/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_28: tmp_12_42 [9/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_28: tmp_12_43 [9/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_28: tmp_44_52 [1/1] 0.00ns
:11  %tmp_44_52 = bitcast i64 %a_union_44 to double

ST_28: tmp_11_44 [1/1] 0.00ns
:13  %tmp_11_44 = bitcast i64 %b_elem_44 to double

ST_28: tmp_12_44 [10/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_28: tmp_45_53 [1/1] 0.00ns
:11  %tmp_45_53 = bitcast i64 %a_union_45 to double

ST_28: tmp_11_45 [1/1] 0.00ns
:13  %tmp_11_45 = bitcast i64 %b_elem_45 to double

ST_28: tmp_12_45 [10/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_28: tmpa_1_46 [1/1] 0.00ns
:4  %tmpa_1_46 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_48, i32 %dina_1_load_48)

ST_28: tmpb_46 [1/1] 0.00ns
:9  %tmpb_46 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_48, i32 %dinb_1_load_48)

ST_28: a_union_46 [1/1] 1.45ns
:10  %a_union_46 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_46)

ST_28: b_elem_46 [1/1] 1.45ns
:12  %b_elem_46 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_46)

ST_28: tmpa_1_47 [1/1] 0.00ns
:4  %tmpa_1_47 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_49, i32 %dina_1_load_49)

ST_28: tmpb_47 [1/1] 0.00ns
:9  %tmpb_47 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_49, i32 %dinb_1_load_49)

ST_28: a_union_47 [1/1] 1.45ns
:10  %a_union_47 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_47)

ST_28: b_elem_47 [1/1] 1.45ns
:12  %b_elem_47 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_47)

ST_28: dina_1_load_50 [1/2] 2.05ns
:1  %dina_1_load_50 = load i32* %dina_1_addr_50, align 4

ST_28: dina_0_load_50 [1/2] 2.05ns
:3  %dina_0_load_50 = load i32* %dina_0_addr_50, align 4

ST_28: dinb_1_load_50 [1/2] 2.05ns
:6  %dinb_1_load_50 = load i32* %dinb_1_addr_50, align 4

ST_28: dinb_0_load_50 [1/2] 2.05ns
:8  %dinb_0_load_50 = load i32* %dinb_0_addr_50, align 4

ST_28: dina_1_load_51 [1/2] 2.05ns
:1  %dina_1_load_51 = load i32* %dina_1_addr_51, align 4

ST_28: dina_0_load_51 [1/2] 2.05ns
:3  %dina_0_load_51 = load i32* %dina_0_addr_51, align 4

ST_28: dinb_1_load_51 [1/2] 2.05ns
:6  %dinb_1_load_51 = load i32* %dinb_1_addr_51, align 4

ST_28: dinb_0_load_51 [1/2] 2.05ns
:8  %dinb_0_load_51 = load i32* %dinb_0_addr_51, align 4

ST_28: tmp_51 [1/1] 1.50ns
._crit_edge.50:2  %tmp_51 = icmp ugt i32 %out, 51

ST_28: stg_1742 [1/1] 0.00ns
._crit_edge.50:3  br i1 %tmp_51, label %52, label %._crit_edge.51

ST_28: dina_1_addr_52 [1/1] 0.00ns
:0  %dina_1_addr_52 = getelementptr [128 x i32]* %dina_1, i64 0, i64 53

ST_28: dina_1_load_52 [2/2] 2.05ns
:1  %dina_1_load_52 = load i32* %dina_1_addr_52, align 4

ST_28: dina_0_addr_52 [1/1] 0.00ns
:2  %dina_0_addr_52 = getelementptr [128 x i32]* %dina_0, i64 0, i64 54

ST_28: dina_0_load_52 [2/2] 2.05ns
:3  %dina_0_load_52 = load i32* %dina_0_addr_52, align 4

ST_28: dinb_1_addr_52 [1/1] 0.00ns
:5  %dinb_1_addr_52 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 52

ST_28: dinb_1_load_52 [2/2] 2.05ns
:6  %dinb_1_load_52 = load i32* %dinb_1_addr_52, align 4

ST_28: dinb_0_addr_52 [1/1] 0.00ns
:7  %dinb_0_addr_52 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 53

ST_28: dinb_0_load_52 [2/2] 2.05ns
:8  %dinb_0_load_52 = load i32* %dinb_0_addr_52, align 4

ST_28: tmp_52 [1/1] 1.50ns
._crit_edge.51:2  %tmp_52 = icmp ugt i32 %out, 52

ST_28: stg_1752 [1/1] 0.00ns
._crit_edge.51:3  br i1 %tmp_52, label %53, label %._crit_edge.52

ST_28: dina_1_addr_53 [1/1] 0.00ns
:0  %dina_1_addr_53 = getelementptr [128 x i32]* %dina_1, i64 0, i64 54

ST_28: dina_1_load_53 [2/2] 2.05ns
:1  %dina_1_load_53 = load i32* %dina_1_addr_53, align 4

ST_28: dina_0_addr_53 [1/1] 0.00ns
:2  %dina_0_addr_53 = getelementptr [128 x i32]* %dina_0, i64 0, i64 55

ST_28: dina_0_load_53 [2/2] 2.05ns
:3  %dina_0_load_53 = load i32* %dina_0_addr_53, align 4

ST_28: dinb_1_addr_53 [1/1] 0.00ns
:5  %dinb_1_addr_53 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 53

ST_28: dinb_1_load_53 [2/2] 2.05ns
:6  %dinb_1_load_53 = load i32* %dinb_1_addr_53, align 4

ST_28: dinb_0_addr_53 [1/1] 0.00ns
:7  %dinb_0_addr_53 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 54

ST_28: dinb_0_load_53 [2/2] 2.05ns
:8  %dinb_0_load_53 = load i32* %dinb_0_addr_53, align 4


 <State 29>: 3.06ns
ST_29: gep3142_loc [1/1] 0.00ns
._crit_edge.26:1  %gep3142_loc = phi double [ %tmp_12_25, %27 ], [ undef, %._crit_edge.25 ]

ST_29: gep3139_loc [1/1] 0.00ns
._crit_edge.27:1  %gep3139_loc = phi double [ %tmp_12_26, %28 ], [ undef, %._crit_edge.26 ]

ST_29: tmp_12_27 [1/10] 3.06ns
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

ST_29: stg_1764 [1/1] 0.00ns
:15  br label %._crit_edge.28

ST_29: tmp_12_28 [1/10] 3.06ns
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

ST_29: stg_1766 [1/1] 0.00ns
:15  br label %._crit_edge.29

ST_29: tmp_12_29 [2/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_29: tmp_12_31 [2/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_29: tmp_12_32 [3/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_29: tmp_12_33 [3/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_29: tmp_12_34 [4/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_29: tmp_12_35 [4/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_29: tmp_12_36 [5/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_29: tmp_12_37 [5/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_29: tmp_12_38 [6/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_29: tmp_12_39 [6/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_29: tmp_12_40 [7/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_29: tmp_12_41 [7/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_29: tmp_12_42 [8/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_29: tmp_12_43 [8/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_29: tmp_12_44 [9/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_29: tmp_12_45 [9/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_29: tmp_46_54 [1/1] 0.00ns
:11  %tmp_46_54 = bitcast i64 %a_union_46 to double

ST_29: tmp_11_46 [1/1] 0.00ns
:13  %tmp_11_46 = bitcast i64 %b_elem_46 to double

ST_29: tmp_12_46 [10/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_29: tmp_47_55 [1/1] 0.00ns
:11  %tmp_47_55 = bitcast i64 %a_union_47 to double

ST_29: tmp_11_47 [1/1] 0.00ns
:13  %tmp_11_47 = bitcast i64 %b_elem_47 to double

ST_29: tmp_12_47 [10/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_29: tmpa_1_48 [1/1] 0.00ns
:4  %tmpa_1_48 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_50, i32 %dina_1_load_50)

ST_29: tmpb_48 [1/1] 0.00ns
:9  %tmpb_48 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_50, i32 %dinb_1_load_50)

ST_29: a_union_48 [1/1] 1.45ns
:10  %a_union_48 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_48)

ST_29: b_elem_48 [1/1] 1.45ns
:12  %b_elem_48 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_48)

ST_29: tmpa_1_49 [1/1] 0.00ns
:4  %tmpa_1_49 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_51, i32 %dina_1_load_51)

ST_29: tmpb_49 [1/1] 0.00ns
:9  %tmpb_49 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_51, i32 %dinb_1_load_51)

ST_29: a_union_49 [1/1] 1.45ns
:10  %a_union_49 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_49)

ST_29: b_elem_49 [1/1] 1.45ns
:12  %b_elem_49 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_49)

ST_29: dina_1_load_52 [1/2] 2.05ns
:1  %dina_1_load_52 = load i32* %dina_1_addr_52, align 4

ST_29: dina_0_load_52 [1/2] 2.05ns
:3  %dina_0_load_52 = load i32* %dina_0_addr_52, align 4

ST_29: dinb_1_load_52 [1/2] 2.05ns
:6  %dinb_1_load_52 = load i32* %dinb_1_addr_52, align 4

ST_29: dinb_0_load_52 [1/2] 2.05ns
:8  %dinb_0_load_52 = load i32* %dinb_0_addr_52, align 4

ST_29: dina_1_load_53 [1/2] 2.05ns
:1  %dina_1_load_53 = load i32* %dina_1_addr_53, align 4

ST_29: dina_0_load_53 [1/2] 2.05ns
:3  %dina_0_load_53 = load i32* %dina_0_addr_53, align 4

ST_29: dinb_1_load_53 [1/2] 2.05ns
:6  %dinb_1_load_53 = load i32* %dinb_1_addr_53, align 4

ST_29: dinb_0_load_53 [1/2] 2.05ns
:8  %dinb_0_load_53 = load i32* %dinb_0_addr_53, align 4

ST_29: tmp_53 [1/1] 1.50ns
._crit_edge.52:2  %tmp_53 = icmp ugt i32 %out, 53

ST_29: stg_1806 [1/1] 0.00ns
._crit_edge.52:3  br i1 %tmp_53, label %54, label %._crit_edge.53

ST_29: dina_1_addr_54 [1/1] 0.00ns
:0  %dina_1_addr_54 = getelementptr [128 x i32]* %dina_1, i64 0, i64 55

ST_29: dina_1_load_54 [2/2] 2.05ns
:1  %dina_1_load_54 = load i32* %dina_1_addr_54, align 4

ST_29: dina_0_addr_54 [1/1] 0.00ns
:2  %dina_0_addr_54 = getelementptr [128 x i32]* %dina_0, i64 0, i64 56

ST_29: dina_0_load_54 [2/2] 2.05ns
:3  %dina_0_load_54 = load i32* %dina_0_addr_54, align 4

ST_29: dinb_1_addr_54 [1/1] 0.00ns
:5  %dinb_1_addr_54 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 54

ST_29: dinb_1_load_54 [2/2] 2.05ns
:6  %dinb_1_load_54 = load i32* %dinb_1_addr_54, align 4

ST_29: dinb_0_addr_54 [1/1] 0.00ns
:7  %dinb_0_addr_54 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 55

ST_29: dinb_0_load_54 [2/2] 2.05ns
:8  %dinb_0_load_54 = load i32* %dinb_0_addr_54, align 4

ST_29: tmp_54 [1/1] 1.50ns
._crit_edge.53:2  %tmp_54 = icmp ugt i32 %out, 54

ST_29: stg_1816 [1/1] 0.00ns
._crit_edge.53:3  br i1 %tmp_54, label %55, label %._crit_edge.54

ST_29: dina_1_addr_55 [1/1] 0.00ns
:0  %dina_1_addr_55 = getelementptr [128 x i32]* %dina_1, i64 0, i64 56

ST_29: dina_1_load_55 [2/2] 2.05ns
:1  %dina_1_load_55 = load i32* %dina_1_addr_55, align 4

ST_29: dina_0_addr_55 [1/1] 0.00ns
:2  %dina_0_addr_55 = getelementptr [128 x i32]* %dina_0, i64 0, i64 57

ST_29: dina_0_load_55 [2/2] 2.05ns
:3  %dina_0_load_55 = load i32* %dina_0_addr_55, align 4

ST_29: dinb_1_addr_55 [1/1] 0.00ns
:5  %dinb_1_addr_55 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 55

ST_29: dinb_1_load_55 [2/2] 2.05ns
:6  %dinb_1_load_55 = load i32* %dinb_1_addr_55, align 4

ST_29: dinb_0_addr_55 [1/1] 0.00ns
:7  %dinb_0_addr_55 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 56

ST_29: dinb_0_load_55 [2/2] 2.05ns
:8  %dinb_0_load_55 = load i32* %dinb_0_addr_55, align 4


 <State 30>: 3.06ns
ST_30: gep3136_loc [1/1] 0.00ns
._crit_edge.28:1  %gep3136_loc = phi double [ %tmp_12_27, %29 ], [ undef, %._crit_edge.27 ]

ST_30: gep3133_loc [1/1] 0.00ns
._crit_edge.29:1  %gep3133_loc = phi double [ %tmp_12_28, %30 ], [ undef, %._crit_edge.28 ]

ST_30: tmp_12_29 [1/10] 3.06ns
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

ST_30: stg_1828 [1/1] 0.00ns
:15  br label %._crit_edge.30

ST_30: tmp_12_31 [1/10] 3.06ns
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

ST_30: stg_1830 [1/1] 0.00ns
:15  br label %._crit_edge.32

ST_30: tmp_12_32 [2/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_30: tmp_12_33 [2/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_30: tmp_12_34 [3/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_30: tmp_12_35 [3/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_30: tmp_12_36 [4/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_30: tmp_12_37 [4/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_30: tmp_12_38 [5/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_30: tmp_12_39 [5/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_30: tmp_12_40 [6/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_30: tmp_12_41 [6/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_30: tmp_12_42 [7/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_30: tmp_12_43 [7/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_30: tmp_12_44 [8/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_30: tmp_12_45 [8/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_30: tmp_12_46 [9/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_30: tmp_12_47 [9/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_30: tmp_48_56 [1/1] 0.00ns
:11  %tmp_48_56 = bitcast i64 %a_union_48 to double

ST_30: tmp_11_48 [1/1] 0.00ns
:13  %tmp_11_48 = bitcast i64 %b_elem_48 to double

ST_30: tmp_12_48 [10/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_30: tmp_49_57 [1/1] 0.00ns
:11  %tmp_49_57 = bitcast i64 %a_union_49 to double

ST_30: tmp_11_49 [1/1] 0.00ns
:13  %tmp_11_49 = bitcast i64 %b_elem_49 to double

ST_30: tmp_12_49 [10/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_30: tmpa_1_50 [1/1] 0.00ns
:4  %tmpa_1_50 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_52, i32 %dina_1_load_52)

ST_30: tmpb_50 [1/1] 0.00ns
:9  %tmpb_50 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_52, i32 %dinb_1_load_52)

ST_30: a_union_50 [1/1] 1.45ns
:10  %a_union_50 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_50)

ST_30: b_elem_50 [1/1] 1.45ns
:12  %b_elem_50 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_50)

ST_30: tmpa_1_51 [1/1] 0.00ns
:4  %tmpa_1_51 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_53, i32 %dina_1_load_53)

ST_30: tmpb_51 [1/1] 0.00ns
:9  %tmpb_51 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_53, i32 %dinb_1_load_53)

ST_30: a_union_51 [1/1] 1.45ns
:10  %a_union_51 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_51)

ST_30: b_elem_51 [1/1] 1.45ns
:12  %b_elem_51 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_51)

ST_30: dina_1_load_54 [1/2] 2.05ns
:1  %dina_1_load_54 = load i32* %dina_1_addr_54, align 4

ST_30: dina_0_load_54 [1/2] 2.05ns
:3  %dina_0_load_54 = load i32* %dina_0_addr_54, align 4

ST_30: dinb_1_load_54 [1/2] 2.05ns
:6  %dinb_1_load_54 = load i32* %dinb_1_addr_54, align 4

ST_30: dinb_0_load_54 [1/2] 2.05ns
:8  %dinb_0_load_54 = load i32* %dinb_0_addr_54, align 4

ST_30: dina_1_load_55 [1/2] 2.05ns
:1  %dina_1_load_55 = load i32* %dina_1_addr_55, align 4

ST_30: dina_0_load_55 [1/2] 2.05ns
:3  %dina_0_load_55 = load i32* %dina_0_addr_55, align 4

ST_30: dinb_1_load_55 [1/2] 2.05ns
:6  %dinb_1_load_55 = load i32* %dinb_1_addr_55, align 4

ST_30: dinb_0_load_55 [1/2] 2.05ns
:8  %dinb_0_load_55 = load i32* %dinb_0_addr_55, align 4

ST_30: tmp_55 [1/1] 1.50ns
._crit_edge.54:2  %tmp_55 = icmp ugt i32 %out, 55

ST_30: stg_1870 [1/1] 0.00ns
._crit_edge.54:3  br i1 %tmp_55, label %56, label %._crit_edge.55

ST_30: dina_1_addr_56 [1/1] 0.00ns
:0  %dina_1_addr_56 = getelementptr [128 x i32]* %dina_1, i64 0, i64 57

ST_30: dina_1_load_56 [2/2] 2.05ns
:1  %dina_1_load_56 = load i32* %dina_1_addr_56, align 4

ST_30: dina_0_addr_56 [1/1] 0.00ns
:2  %dina_0_addr_56 = getelementptr [128 x i32]* %dina_0, i64 0, i64 58

ST_30: dina_0_load_56 [2/2] 2.05ns
:3  %dina_0_load_56 = load i32* %dina_0_addr_56, align 4

ST_30: dinb_1_addr_56 [1/1] 0.00ns
:5  %dinb_1_addr_56 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 56

ST_30: dinb_1_load_56 [2/2] 2.05ns
:6  %dinb_1_load_56 = load i32* %dinb_1_addr_56, align 4

ST_30: dinb_0_addr_56 [1/1] 0.00ns
:7  %dinb_0_addr_56 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 57

ST_30: dinb_0_load_56 [2/2] 2.05ns
:8  %dinb_0_load_56 = load i32* %dinb_0_addr_56, align 4

ST_30: tmp_56 [1/1] 1.50ns
._crit_edge.55:2  %tmp_56 = icmp ugt i32 %out, 56

ST_30: stg_1880 [1/1] 0.00ns
._crit_edge.55:3  br i1 %tmp_56, label %57, label %._crit_edge.56

ST_30: dina_1_addr_57 [1/1] 0.00ns
:0  %dina_1_addr_57 = getelementptr [128 x i32]* %dina_1, i64 0, i64 58

ST_30: dina_1_load_57 [2/2] 2.05ns
:1  %dina_1_load_57 = load i32* %dina_1_addr_57, align 4

ST_30: dina_0_addr_57 [1/1] 0.00ns
:2  %dina_0_addr_57 = getelementptr [128 x i32]* %dina_0, i64 0, i64 59

ST_30: dina_0_load_57 [2/2] 2.05ns
:3  %dina_0_load_57 = load i32* %dina_0_addr_57, align 4

ST_30: dinb_1_addr_57 [1/1] 0.00ns
:5  %dinb_1_addr_57 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 57

ST_30: dinb_1_load_57 [2/2] 2.05ns
:6  %dinb_1_load_57 = load i32* %dinb_1_addr_57, align 4

ST_30: dinb_0_addr_57 [1/1] 0.00ns
:7  %dinb_0_addr_57 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 58

ST_30: dinb_0_load_57 [2/2] 2.05ns
:8  %dinb_0_load_57 = load i32* %dinb_0_addr_57, align 4


 <State 31>: 3.21ns
ST_31: gep3220_loc [1/1] 0.00ns
._crit_edge.0:1  %gep3220_loc = phi double [ undef, %0 ], [ %tmp_7, %1 ]

ST_31: gep3130_loc [1/1] 0.00ns
._crit_edge.30:1  %gep3130_loc = phi double [ %tmp_12_29, %31 ], [ undef, %._crit_edge.29 ]

ST_31: elem_mult_load_1 [1/1] 0.00ns
._crit_edge.32:1  %elem_mult_load_1 = phi double [ %tmp_12_31, %33 ], [ undef, %._crit_edge.31 ]

ST_31: tmp_12_32 [1/10] 3.06ns
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

ST_31: stg_1893 [1/1] 0.00ns
:15  br label %._crit_edge.33

ST_31: tmp_12_33 [1/10] 3.06ns
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

ST_31: stg_1895 [1/1] 0.00ns
:15  br label %._crit_edge.34

ST_31: tmp_12_34 [2/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_31: tmp_12_35 [2/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_31: tmp_12_36 [3/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_31: tmp_12_37 [3/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_31: tmp_12_38 [4/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_31: tmp_12_39 [4/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_31: tmp_12_40 [5/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_31: tmp_12_41 [5/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_31: tmp_12_42 [6/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_31: tmp_12_43 [6/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_31: tmp_12_44 [7/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_31: tmp_12_45 [7/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_31: tmp_12_46 [8/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_31: tmp_12_47 [8/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_31: tmp_12_48 [9/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_31: tmp_12_49 [9/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_31: tmp_50_58 [1/1] 0.00ns
:11  %tmp_50_58 = bitcast i64 %a_union_50 to double

ST_31: tmp_11_50 [1/1] 0.00ns
:13  %tmp_11_50 = bitcast i64 %b_elem_50 to double

ST_31: tmp_12_50 [10/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_31: tmp_51_59 [1/1] 0.00ns
:11  %tmp_51_59 = bitcast i64 %a_union_51 to double

ST_31: tmp_11_51 [1/1] 0.00ns
:13  %tmp_11_51 = bitcast i64 %b_elem_51 to double

ST_31: tmp_12_51 [10/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_31: tmpa_1_52 [1/1] 0.00ns
:4  %tmpa_1_52 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_54, i32 %dina_1_load_54)

ST_31: tmpb_52 [1/1] 0.00ns
:9  %tmpb_52 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_54, i32 %dinb_1_load_54)

ST_31: a_union_52 [1/1] 1.45ns
:10  %a_union_52 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_52)

ST_31: b_elem_52 [1/1] 1.45ns
:12  %b_elem_52 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_52)

ST_31: tmpa_1_53 [1/1] 0.00ns
:4  %tmpa_1_53 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_55, i32 %dina_1_load_55)

ST_31: tmpb_53 [1/1] 0.00ns
:9  %tmpb_53 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_55, i32 %dinb_1_load_55)

ST_31: a_union_53 [1/1] 1.45ns
:10  %a_union_53 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_53)

ST_31: b_elem_53 [1/1] 1.45ns
:12  %b_elem_53 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_53)

ST_31: dina_1_load_56 [1/2] 2.05ns
:1  %dina_1_load_56 = load i32* %dina_1_addr_56, align 4

ST_31: dina_0_load_56 [1/2] 2.05ns
:3  %dina_0_load_56 = load i32* %dina_0_addr_56, align 4

ST_31: dinb_1_load_56 [1/2] 2.05ns
:6  %dinb_1_load_56 = load i32* %dinb_1_addr_56, align 4

ST_31: dinb_0_load_56 [1/2] 2.05ns
:8  %dinb_0_load_56 = load i32* %dinb_0_addr_56, align 4

ST_31: dina_1_load_57 [1/2] 2.05ns
:1  %dina_1_load_57 = load i32* %dina_1_addr_57, align 4

ST_31: dina_0_load_57 [1/2] 2.05ns
:3  %dina_0_load_57 = load i32* %dina_0_addr_57, align 4

ST_31: dinb_1_load_57 [1/2] 2.05ns
:6  %dinb_1_load_57 = load i32* %dinb_1_addr_57, align 4

ST_31: dinb_0_load_57 [1/2] 2.05ns
:8  %dinb_0_load_57 = load i32* %dinb_0_addr_57, align 4

ST_31: tmp_57 [1/1] 1.50ns
._crit_edge.56:2  %tmp_57 = icmp ugt i32 %out, 57

ST_31: stg_1935 [1/1] 0.00ns
._crit_edge.56:3  br i1 %tmp_57, label %58, label %._crit_edge.57

ST_31: dina_1_addr_58 [1/1] 0.00ns
:0  %dina_1_addr_58 = getelementptr [128 x i32]* %dina_1, i64 0, i64 59

ST_31: dina_1_load_58 [2/2] 2.05ns
:1  %dina_1_load_58 = load i32* %dina_1_addr_58, align 4

ST_31: dina_0_addr_58 [1/1] 0.00ns
:2  %dina_0_addr_58 = getelementptr [128 x i32]* %dina_0, i64 0, i64 60

ST_31: dina_0_load_58 [2/2] 2.05ns
:3  %dina_0_load_58 = load i32* %dina_0_addr_58, align 4

ST_31: dinb_1_addr_58 [1/1] 0.00ns
:5  %dinb_1_addr_58 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 58

ST_31: dinb_1_load_58 [2/2] 2.05ns
:6  %dinb_1_load_58 = load i32* %dinb_1_addr_58, align 4

ST_31: dinb_0_addr_58 [1/1] 0.00ns
:7  %dinb_0_addr_58 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 59

ST_31: dinb_0_load_58 [2/2] 2.05ns
:8  %dinb_0_load_58 = load i32* %dinb_0_addr_58, align 4

ST_31: tmp_58 [1/1] 1.50ns
._crit_edge.57:2  %tmp_58 = icmp ugt i32 %out, 58

ST_31: stg_1945 [1/1] 0.00ns
._crit_edge.57:3  br i1 %tmp_58, label %59, label %._crit_edge.58

ST_31: dina_1_addr_59 [1/1] 0.00ns
:0  %dina_1_addr_59 = getelementptr [128 x i32]* %dina_1, i64 0, i64 60

ST_31: dina_1_load_59 [2/2] 2.05ns
:1  %dina_1_load_59 = load i32* %dina_1_addr_59, align 4

ST_31: dina_0_addr_59 [1/1] 0.00ns
:2  %dina_0_addr_59 = getelementptr [128 x i32]* %dina_0, i64 0, i64 61

ST_31: dina_0_load_59 [2/2] 2.05ns
:3  %dina_0_load_59 = load i32* %dina_0_addr_59, align 4

ST_31: dinb_1_addr_59 [1/1] 0.00ns
:5  %dinb_1_addr_59 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 59

ST_31: dinb_1_load_59 [2/2] 2.05ns
:6  %dinb_1_load_59 = load i32* %dinb_1_addr_59, align 4

ST_31: dinb_0_addr_59 [1/1] 0.00ns
:7  %dinb_0_addr_59 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 60

ST_31: dinb_0_load_59 [2/2] 2.05ns
:8  %dinb_0_load_59 = load i32* %dinb_0_addr_59, align 4

ST_31: tmp_135 [9/9] 3.21ns
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1


 <State 32>: 3.21ns
ST_32: gep3217_loc [1/1] 0.00ns
._crit_edge.1:1  %gep3217_loc = phi double [ %tmp_12_1, %2 ], [ undef, %._crit_edge.0 ]

ST_32: elem_mult_load_1_1 [1/1] 0.00ns
._crit_edge.33:1  %elem_mult_load_1_1 = phi double [ %tmp_12_32, %34 ], [ undef, %._crit_edge.32 ]

ST_32: tmp_12_34 [1/10] 3.06ns
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

ST_32: stg_1958 [1/1] 0.00ns
:15  br label %._crit_edge.35

ST_32: tmp_12_35 [1/10] 3.06ns
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

ST_32: stg_1960 [1/1] 0.00ns
:15  br label %._crit_edge.36

ST_32: tmp_12_36 [2/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_32: tmp_12_37 [2/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_32: tmp_12_38 [3/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_32: tmp_12_39 [3/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_32: tmp_12_40 [4/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_32: tmp_12_41 [4/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_32: tmp_12_42 [5/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_32: tmp_12_43 [5/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_32: tmp_12_44 [6/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_32: tmp_12_45 [6/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_32: tmp_12_46 [7/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_32: tmp_12_47 [7/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_32: tmp_12_48 [8/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_32: tmp_12_49 [8/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_32: tmp_12_50 [9/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_32: tmp_12_51 [9/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_32: tmp_52_60 [1/1] 0.00ns
:11  %tmp_52_60 = bitcast i64 %a_union_52 to double

ST_32: tmp_11_52 [1/1] 0.00ns
:13  %tmp_11_52 = bitcast i64 %b_elem_52 to double

ST_32: tmp_12_52 [10/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_32: tmp_53_61 [1/1] 0.00ns
:11  %tmp_53_61 = bitcast i64 %a_union_53 to double

ST_32: tmp_11_53 [1/1] 0.00ns
:13  %tmp_11_53 = bitcast i64 %b_elem_53 to double

ST_32: tmp_12_53 [10/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_32: tmpa_1_54 [1/1] 0.00ns
:4  %tmpa_1_54 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_56, i32 %dina_1_load_56)

ST_32: tmpb_54 [1/1] 0.00ns
:9  %tmpb_54 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_56, i32 %dinb_1_load_56)

ST_32: a_union_54 [1/1] 1.45ns
:10  %a_union_54 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_54)

ST_32: b_elem_54 [1/1] 1.45ns
:12  %b_elem_54 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_54)

ST_32: tmpa_1_55 [1/1] 0.00ns
:4  %tmpa_1_55 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_57, i32 %dina_1_load_57)

ST_32: tmpb_55 [1/1] 0.00ns
:9  %tmpb_55 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_57, i32 %dinb_1_load_57)

ST_32: a_union_55 [1/1] 1.45ns
:10  %a_union_55 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_55)

ST_32: b_elem_55 [1/1] 1.45ns
:12  %b_elem_55 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_55)

ST_32: dina_1_load_58 [1/2] 2.05ns
:1  %dina_1_load_58 = load i32* %dina_1_addr_58, align 4

ST_32: dina_0_load_58 [1/2] 2.05ns
:3  %dina_0_load_58 = load i32* %dina_0_addr_58, align 4

ST_32: dinb_1_load_58 [1/2] 2.05ns
:6  %dinb_1_load_58 = load i32* %dinb_1_addr_58, align 4

ST_32: dinb_0_load_58 [1/2] 2.05ns
:8  %dinb_0_load_58 = load i32* %dinb_0_addr_58, align 4

ST_32: dina_1_load_59 [1/2] 2.05ns
:1  %dina_1_load_59 = load i32* %dina_1_addr_59, align 4

ST_32: dina_0_load_59 [1/2] 2.05ns
:3  %dina_0_load_59 = load i32* %dina_0_addr_59, align 4

ST_32: dinb_1_load_59 [1/2] 2.05ns
:6  %dinb_1_load_59 = load i32* %dinb_1_addr_59, align 4

ST_32: dinb_0_load_59 [1/2] 2.05ns
:8  %dinb_0_load_59 = load i32* %dinb_0_addr_59, align 4

ST_32: tmp_59 [1/1] 1.50ns
._crit_edge.58:2  %tmp_59 = icmp ugt i32 %out, 59

ST_32: stg_2000 [1/1] 0.00ns
._crit_edge.58:3  br i1 %tmp_59, label %60, label %._crit_edge.59

ST_32: dina_1_addr_60 [1/1] 0.00ns
:0  %dina_1_addr_60 = getelementptr [128 x i32]* %dina_1, i64 0, i64 61

ST_32: dina_1_load_60 [2/2] 2.05ns
:1  %dina_1_load_60 = load i32* %dina_1_addr_60, align 4

ST_32: dina_0_addr_60 [1/1] 0.00ns
:2  %dina_0_addr_60 = getelementptr [128 x i32]* %dina_0, i64 0, i64 62

ST_32: dina_0_load_60 [2/2] 2.05ns
:3  %dina_0_load_60 = load i32* %dina_0_addr_60, align 4

ST_32: dinb_1_addr_60 [1/1] 0.00ns
:5  %dinb_1_addr_60 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 60

ST_32: dinb_1_load_60 [2/2] 2.05ns
:6  %dinb_1_load_60 = load i32* %dinb_1_addr_60, align 4

ST_32: dinb_0_addr_60 [1/1] 0.00ns
:7  %dinb_0_addr_60 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 61

ST_32: dinb_0_load_60 [2/2] 2.05ns
:8  %dinb_0_load_60 = load i32* %dinb_0_addr_60, align 4

ST_32: tmp_60 [1/1] 1.50ns
._crit_edge.59:2  %tmp_60 = icmp ugt i32 %out, 60

ST_32: stg_2010 [1/1] 0.00ns
._crit_edge.59:3  br i1 %tmp_60, label %61, label %._crit_edge.60

ST_32: dina_1_addr_61 [1/1] 0.00ns
:0  %dina_1_addr_61 = getelementptr [128 x i32]* %dina_1, i64 0, i64 62

ST_32: dina_1_load_61 [2/2] 2.05ns
:1  %dina_1_load_61 = load i32* %dina_1_addr_61, align 4

ST_32: dina_0_addr_61 [1/1] 0.00ns
:2  %dina_0_addr_61 = getelementptr [128 x i32]* %dina_0, i64 0, i64 63

ST_32: dina_0_load_61 [2/2] 2.05ns
:3  %dina_0_load_61 = load i32* %dina_0_addr_61, align 4

ST_32: dinb_1_addr_61 [1/1] 0.00ns
:5  %dinb_1_addr_61 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 61

ST_32: dinb_1_load_61 [2/2] 2.05ns
:6  %dinb_1_load_61 = load i32* %dinb_1_addr_61, align 4

ST_32: dinb_0_addr_61 [1/1] 0.00ns
:7  %dinb_0_addr_61 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 62

ST_32: dinb_0_load_61 [2/2] 2.05ns
:8  %dinb_0_load_61 = load i32* %dinb_0_addr_61, align 4

ST_32: tmp_135 [8/9] 3.21ns
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

ST_32: tmp_17_1 [9/9] 3.21ns
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1


 <State 33>: 3.21ns
ST_33: gep3214_loc [1/1] 0.00ns
._crit_edge.2:1  %gep3214_loc = phi double [ %tmp_12_2, %3 ], [ undef, %._crit_edge.1 ]

ST_33: elem_mult_load_1_2 [1/1] 0.00ns
._crit_edge.34:1  %elem_mult_load_1_2 = phi double [ %tmp_12_33, %35 ], [ undef, %._crit_edge.33 ]

ST_33: tmp_12_36 [1/10] 3.06ns
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

ST_33: stg_2024 [1/1] 0.00ns
:15  br label %._crit_edge.37

ST_33: tmp_12_37 [1/10] 3.06ns
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

ST_33: stg_2026 [1/1] 0.00ns
:15  br label %._crit_edge.38

ST_33: tmp_12_38 [2/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_33: tmp_12_39 [2/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_33: tmp_12_40 [3/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_33: tmp_12_41 [3/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_33: tmp_12_42 [4/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_33: tmp_12_43 [4/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_33: tmp_12_44 [5/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_33: tmp_12_45 [5/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_33: tmp_12_46 [6/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_33: tmp_12_47 [6/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_33: tmp_12_48 [7/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_33: tmp_12_49 [7/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_33: tmp_12_50 [8/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_33: tmp_12_51 [8/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_33: tmp_12_52 [9/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_33: tmp_12_53 [9/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_33: tmp_54_62 [1/1] 0.00ns
:11  %tmp_54_62 = bitcast i64 %a_union_54 to double

ST_33: tmp_11_54 [1/1] 0.00ns
:13  %tmp_11_54 = bitcast i64 %b_elem_54 to double

ST_33: tmp_12_54 [10/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_33: tmp_55_63 [1/1] 0.00ns
:11  %tmp_55_63 = bitcast i64 %a_union_55 to double

ST_33: tmp_11_55 [1/1] 0.00ns
:13  %tmp_11_55 = bitcast i64 %b_elem_55 to double

ST_33: tmp_12_55 [10/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_33: tmpa_1_56 [1/1] 0.00ns
:4  %tmpa_1_56 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_58, i32 %dina_1_load_58)

ST_33: tmpb_56 [1/1] 0.00ns
:9  %tmpb_56 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_58, i32 %dinb_1_load_58)

ST_33: a_union_56 [1/1] 1.45ns
:10  %a_union_56 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_56)

ST_33: b_elem_56 [1/1] 1.45ns
:12  %b_elem_56 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_56)

ST_33: tmpa_1_57 [1/1] 0.00ns
:4  %tmpa_1_57 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_59, i32 %dina_1_load_59)

ST_33: tmpb_57 [1/1] 0.00ns
:9  %tmpb_57 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_59, i32 %dinb_1_load_59)

ST_33: a_union_57 [1/1] 1.45ns
:10  %a_union_57 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_57)

ST_33: b_elem_57 [1/1] 1.45ns
:12  %b_elem_57 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_57)

ST_33: dina_1_load_60 [1/2] 2.05ns
:1  %dina_1_load_60 = load i32* %dina_1_addr_60, align 4

ST_33: dina_0_load_60 [1/2] 2.05ns
:3  %dina_0_load_60 = load i32* %dina_0_addr_60, align 4

ST_33: dinb_1_load_60 [1/2] 2.05ns
:6  %dinb_1_load_60 = load i32* %dinb_1_addr_60, align 4

ST_33: dinb_0_load_60 [1/2] 2.05ns
:8  %dinb_0_load_60 = load i32* %dinb_0_addr_60, align 4

ST_33: dina_1_load_61 [1/2] 2.05ns
:1  %dina_1_load_61 = load i32* %dina_1_addr_61, align 4

ST_33: dina_0_load_61 [1/2] 2.05ns
:3  %dina_0_load_61 = load i32* %dina_0_addr_61, align 4

ST_33: dinb_1_load_61 [1/2] 2.05ns
:6  %dinb_1_load_61 = load i32* %dinb_1_addr_61, align 4

ST_33: dinb_0_load_61 [1/2] 2.05ns
:8  %dinb_0_load_61 = load i32* %dinb_0_addr_61, align 4

ST_33: tmp_61 [1/1] 1.50ns
._crit_edge.60:2  %tmp_61 = icmp ugt i32 %out, 61

ST_33: stg_2066 [1/1] 0.00ns
._crit_edge.60:3  br i1 %tmp_61, label %62, label %._crit_edge.61

ST_33: dina_1_addr_62 [1/1] 0.00ns
:0  %dina_1_addr_62 = getelementptr [128 x i32]* %dina_1, i64 0, i64 63

ST_33: dina_1_load_62 [2/2] 2.05ns
:1  %dina_1_load_62 = load i32* %dina_1_addr_62, align 4

ST_33: dina_0_addr_62 [1/1] 0.00ns
:2  %dina_0_addr_62 = getelementptr [128 x i32]* %dina_0, i64 0, i64 64

ST_33: dina_0_load_62 [2/2] 2.05ns
:3  %dina_0_load_62 = load i32* %dina_0_addr_62, align 4

ST_33: dinb_1_addr_62 [1/1] 0.00ns
:5  %dinb_1_addr_62 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 62

ST_33: dinb_1_load_62 [2/2] 2.05ns
:6  %dinb_1_load_62 = load i32* %dinb_1_addr_62, align 4

ST_33: dinb_0_addr_62 [1/1] 0.00ns
:7  %dinb_0_addr_62 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 63

ST_33: dinb_0_load_62 [2/2] 2.05ns
:8  %dinb_0_load_62 = load i32* %dinb_0_addr_62, align 4

ST_33: tmp_62 [1/1] 1.50ns
._crit_edge.61:2  %tmp_62 = icmp ugt i32 %out, 62

ST_33: stg_2076 [1/1] 0.00ns
._crit_edge.61:3  br i1 %tmp_62, label %63, label %._crit_edge.62

ST_33: dina_1_addr_63 [1/1] 0.00ns
:0  %dina_1_addr_63 = getelementptr [128 x i32]* %dina_1, i64 0, i64 64

ST_33: dina_1_load_63 [2/2] 2.05ns
:1  %dina_1_load_63 = load i32* %dina_1_addr_63, align 4

ST_33: dina_0_addr_63 [1/1] 0.00ns
:2  %dina_0_addr_63 = getelementptr [128 x i32]* %dina_0, i64 0, i64 65

ST_33: dina_0_load_63 [2/2] 2.05ns
:3  %dina_0_load_63 = load i32* %dina_0_addr_63, align 4

ST_33: dinb_1_addr_63 [1/1] 0.00ns
:5  %dinb_1_addr_63 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 63

ST_33: dinb_1_load_63 [2/2] 2.05ns
:6  %dinb_1_load_63 = load i32* %dinb_1_addr_63, align 4

ST_33: dinb_0_addr_63 [1/1] 0.00ns
:7  %dinb_0_addr_63 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 64

ST_33: dinb_0_load_63 [2/2] 2.05ns
:8  %dinb_0_load_63 = load i32* %dinb_0_addr_63, align 4

ST_33: tmp_135 [7/9] 3.21ns
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

ST_33: tmp_17_1 [8/9] 3.21ns
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

ST_33: tmp_17_2 [9/9] 3.21ns
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2


 <State 34>: 3.21ns
ST_34: gep3211_loc [1/1] 0.00ns
._crit_edge.3:1  %gep3211_loc = phi double [ %tmp_12_3, %4 ], [ undef, %._crit_edge.2 ]

ST_34: elem_mult_load_1_3 [1/1] 0.00ns
._crit_edge.35:1  %elem_mult_load_1_3 = phi double [ %tmp_12_34, %36 ], [ undef, %._crit_edge.34 ]

ST_34: tmp_12_38 [1/10] 3.06ns
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

ST_34: stg_2091 [1/1] 0.00ns
:15  br label %._crit_edge.39

ST_34: tmp_12_39 [1/10] 3.06ns
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

ST_34: stg_2093 [1/1] 0.00ns
:15  br label %._crit_edge.40

ST_34: tmp_12_40 [2/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_34: tmp_12_41 [2/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_34: tmp_12_42 [3/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_34: tmp_12_43 [3/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_34: tmp_12_44 [4/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_34: tmp_12_45 [4/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_34: tmp_12_46 [5/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_34: tmp_12_47 [5/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_34: tmp_12_48 [6/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_34: tmp_12_49 [6/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_34: tmp_12_50 [7/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_34: tmp_12_51 [7/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_34: tmp_12_52 [8/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_34: tmp_12_53 [8/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_34: tmp_12_54 [9/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_34: tmp_12_55 [9/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_34: tmp_56_64 [1/1] 0.00ns
:11  %tmp_56_64 = bitcast i64 %a_union_56 to double

ST_34: tmp_11_56 [1/1] 0.00ns
:13  %tmp_11_56 = bitcast i64 %b_elem_56 to double

ST_34: tmp_12_56 [10/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_34: tmp_57_65 [1/1] 0.00ns
:11  %tmp_57_65 = bitcast i64 %a_union_57 to double

ST_34: tmp_11_57 [1/1] 0.00ns
:13  %tmp_11_57 = bitcast i64 %b_elem_57 to double

ST_34: tmp_12_57 [10/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_34: tmpa_1_58 [1/1] 0.00ns
:4  %tmpa_1_58 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_60, i32 %dina_1_load_60)

ST_34: tmpb_58 [1/1] 0.00ns
:9  %tmpb_58 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_60, i32 %dinb_1_load_60)

ST_34: a_union_58 [1/1] 1.45ns
:10  %a_union_58 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_58)

ST_34: b_elem_58 [1/1] 1.45ns
:12  %b_elem_58 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_58)

ST_34: tmpa_1_59 [1/1] 0.00ns
:4  %tmpa_1_59 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_61, i32 %dina_1_load_61)

ST_34: tmpb_59 [1/1] 0.00ns
:9  %tmpb_59 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_61, i32 %dinb_1_load_61)

ST_34: a_union_59 [1/1] 1.45ns
:10  %a_union_59 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_59)

ST_34: b_elem_59 [1/1] 1.45ns
:12  %b_elem_59 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_59)

ST_34: dina_1_load_62 [1/2] 2.05ns
:1  %dina_1_load_62 = load i32* %dina_1_addr_62, align 4

ST_34: dina_0_load_62 [1/2] 2.05ns
:3  %dina_0_load_62 = load i32* %dina_0_addr_62, align 4

ST_34: dinb_1_load_62 [1/2] 2.05ns
:6  %dinb_1_load_62 = load i32* %dinb_1_addr_62, align 4

ST_34: dinb_0_load_62 [1/2] 2.05ns
:8  %dinb_0_load_62 = load i32* %dinb_0_addr_62, align 4

ST_34: dina_1_load_63 [1/2] 2.05ns
:1  %dina_1_load_63 = load i32* %dina_1_addr_63, align 4

ST_34: dina_0_load_63 [1/2] 2.05ns
:3  %dina_0_load_63 = load i32* %dina_0_addr_63, align 4

ST_34: dinb_1_load_63 [1/2] 2.05ns
:6  %dinb_1_load_63 = load i32* %dinb_1_addr_63, align 4

ST_34: dinb_0_load_63 [1/2] 2.05ns
:8  %dinb_0_load_63 = load i32* %dinb_0_addr_63, align 4

ST_34: tmp_64 [1/1] 1.50ns
._crit_edge.63:2  %tmp_64 = icmp ugt i32 %out, 64

ST_34: stg_2133 [1/1] 0.00ns
._crit_edge.63:3  br i1 %tmp_64, label %65, label %._crit_edge.64

ST_34: dina_1_addr_65 [1/1] 0.00ns
:0  %dina_1_addr_65 = getelementptr [128 x i32]* %dina_1, i64 0, i64 66

ST_34: dina_1_load_65 [2/2] 2.05ns
:1  %dina_1_load_65 = load i32* %dina_1_addr_65, align 4

ST_34: dina_0_addr_65 [1/1] 0.00ns
:2  %dina_0_addr_65 = getelementptr [128 x i32]* %dina_0, i64 0, i64 67

ST_34: dina_0_load_65 [2/2] 2.05ns
:3  %dina_0_load_65 = load i32* %dina_0_addr_65, align 4

ST_34: tmp_65 [1/1] 1.50ns
._crit_edge.64:1  %tmp_65 = icmp ugt i32 %out, 65

ST_34: stg_2139 [1/1] 0.00ns
._crit_edge.64:2  br i1 %tmp_65, label %66, label %._crit_edge.65

ST_34: dina_1_addr_66 [1/1] 0.00ns
:0  %dina_1_addr_66 = getelementptr [128 x i32]* %dina_1, i64 0, i64 67

ST_34: dina_1_load_66 [2/2] 2.05ns
:1  %dina_1_load_66 = load i32* %dina_1_addr_66, align 4

ST_34: dina_0_addr_66 [1/1] 0.00ns
:2  %dina_0_addr_66 = getelementptr [128 x i32]* %dina_0, i64 0, i64 68

ST_34: dina_0_load_66 [2/2] 2.05ns
:3  %dina_0_load_66 = load i32* %dina_0_addr_66, align 4

ST_34: tmp_135 [6/9] 3.21ns
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

ST_34: tmp_17_1 [7/9] 3.21ns
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

ST_34: tmp_17_2 [8/9] 3.21ns
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

ST_34: tmp_17_3 [9/9] 3.21ns
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3


 <State 35>: 3.21ns
ST_35: gep3208_loc [1/1] 0.00ns
._crit_edge.4:1  %gep3208_loc = phi double [ %tmp_12_4, %5 ], [ undef, %._crit_edge.3 ]

ST_35: elem_mult_load_1_4 [1/1] 0.00ns
._crit_edge.36:1  %elem_mult_load_1_4 = phi double [ %tmp_12_35, %37 ], [ undef, %._crit_edge.35 ]

ST_35: tmp_12_40 [1/10] 3.06ns
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

ST_35: stg_2151 [1/1] 0.00ns
:15  br label %._crit_edge.41

ST_35: tmp_12_41 [1/10] 3.06ns
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

ST_35: stg_2153 [1/1] 0.00ns
:15  br label %._crit_edge.42

ST_35: tmp_12_42 [2/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_35: tmp_12_43 [2/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_35: tmp_12_44 [3/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_35: tmp_12_45 [3/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_35: tmp_12_46 [4/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_35: tmp_12_47 [4/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_35: tmp_12_48 [5/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_35: tmp_12_49 [5/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_35: tmp_12_50 [6/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_35: tmp_12_51 [6/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_35: tmp_12_52 [7/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_35: tmp_12_53 [7/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_35: tmp_12_54 [8/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_35: tmp_12_55 [8/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_35: tmp_12_56 [9/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_35: tmp_12_57 [9/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_35: tmp_58_66 [1/1] 0.00ns
:11  %tmp_58_66 = bitcast i64 %a_union_58 to double

ST_35: tmp_11_58 [1/1] 0.00ns
:13  %tmp_11_58 = bitcast i64 %b_elem_58 to double

ST_35: tmp_12_58 [10/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_35: tmp_59_67 [1/1] 0.00ns
:11  %tmp_59_67 = bitcast i64 %a_union_59 to double

ST_35: tmp_11_59 [1/1] 0.00ns
:13  %tmp_11_59 = bitcast i64 %b_elem_59 to double

ST_35: tmp_12_59 [10/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_35: tmpa_1_60 [1/1] 0.00ns
:4  %tmpa_1_60 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_62, i32 %dina_1_load_62)

ST_35: tmpb_60 [1/1] 0.00ns
:9  %tmpb_60 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_62, i32 %dinb_1_load_62)

ST_35: a_union_60 [1/1] 1.45ns
:10  %a_union_60 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_60)

ST_35: b_elem_60 [1/1] 1.45ns
:12  %b_elem_60 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_60)

ST_35: tmpa_1_61 [1/1] 0.00ns
:4  %tmpa_1_61 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_63, i32 %dina_1_load_63)

ST_35: tmpb_61 [1/1] 0.00ns
:9  %tmpb_61 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_63, i32 %dinb_1_load_63)

ST_35: a_union_61 [1/1] 1.45ns
:10  %a_union_61 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_61)

ST_35: b_elem_61 [1/1] 1.45ns
:12  %b_elem_61 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_61)

ST_35: dina_1_load_65 [1/2] 2.05ns
:1  %dina_1_load_65 = load i32* %dina_1_addr_65, align 4

ST_35: dina_0_load_65 [1/2] 2.05ns
:3  %dina_0_load_65 = load i32* %dina_0_addr_65, align 4

ST_35: dina_1_load_66 [1/2] 2.05ns
:1  %dina_1_load_66 = load i32* %dina_1_addr_66, align 4

ST_35: dina_0_load_66 [1/2] 2.05ns
:3  %dina_0_load_66 = load i32* %dina_0_addr_66, align 4

ST_35: tmp_66 [1/1] 1.50ns
._crit_edge.65:1  %tmp_66 = icmp ugt i32 %out, 66

ST_35: stg_2189 [1/1] 0.00ns
._crit_edge.65:2  br i1 %tmp_66, label %67, label %._crit_edge.66

ST_35: dina_1_addr_67 [1/1] 0.00ns
:0  %dina_1_addr_67 = getelementptr [128 x i32]* %dina_1, i64 0, i64 68

ST_35: dina_1_load_67 [2/2] 2.05ns
:1  %dina_1_load_67 = load i32* %dina_1_addr_67, align 4

ST_35: dina_0_addr_67 [1/1] 0.00ns
:2  %dina_0_addr_67 = getelementptr [128 x i32]* %dina_0, i64 0, i64 69

ST_35: dina_0_load_67 [2/2] 2.05ns
:3  %dina_0_load_67 = load i32* %dina_0_addr_67, align 4

ST_35: tmp_67 [1/1] 1.50ns
._crit_edge.66:1  %tmp_67 = icmp ugt i32 %out, 67

ST_35: stg_2195 [1/1] 0.00ns
._crit_edge.66:2  br i1 %tmp_67, label %68, label %._crit_edge.67

ST_35: dina_1_addr_68 [1/1] 0.00ns
:0  %dina_1_addr_68 = getelementptr [128 x i32]* %dina_1, i64 0, i64 69

ST_35: dina_1_load_68 [2/2] 2.05ns
:1  %dina_1_load_68 = load i32* %dina_1_addr_68, align 4

ST_35: dina_0_addr_68 [1/1] 0.00ns
:2  %dina_0_addr_68 = getelementptr [128 x i32]* %dina_0, i64 0, i64 70

ST_35: dina_0_load_68 [2/2] 2.05ns
:3  %dina_0_load_68 = load i32* %dina_0_addr_68, align 4

ST_35: tmp_135 [5/9] 3.21ns
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

ST_35: tmp_17_1 [6/9] 3.21ns
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

ST_35: tmp_17_2 [7/9] 3.21ns
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

ST_35: tmp_17_3 [8/9] 3.21ns
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

ST_35: tmp_17_4 [9/9] 3.21ns
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4


 <State 36>: 3.21ns
ST_36: gep3205_loc [1/1] 0.00ns
._crit_edge.5:1  %gep3205_loc = phi double [ %tmp_12_5, %6 ], [ undef, %._crit_edge.4 ]

ST_36: elem_mult_load_1_5 [1/1] 0.00ns
._crit_edge.37:1  %elem_mult_load_1_5 = phi double [ %tmp_12_36, %38 ], [ undef, %._crit_edge.36 ]

ST_36: tmp_12_42 [1/10] 3.06ns
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

ST_36: stg_2208 [1/1] 0.00ns
:15  br label %._crit_edge.43

ST_36: tmp_12_43 [1/10] 3.06ns
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

ST_36: stg_2210 [1/1] 0.00ns
:15  br label %._crit_edge.44

ST_36: tmp_12_44 [2/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_36: tmp_12_45 [2/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_36: tmp_12_46 [3/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_36: tmp_12_47 [3/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_36: tmp_12_48 [4/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_36: tmp_12_49 [4/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_36: tmp_12_50 [5/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_36: tmp_12_51 [5/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_36: tmp_12_52 [6/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_36: tmp_12_53 [6/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_36: tmp_12_54 [7/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_36: tmp_12_55 [7/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_36: tmp_12_56 [8/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_36: tmp_12_57 [8/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_36: tmp_12_58 [9/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_36: tmp_12_59 [9/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_36: tmp_60_68 [1/1] 0.00ns
:11  %tmp_60_68 = bitcast i64 %a_union_60 to double

ST_36: tmp_11_60 [1/1] 0.00ns
:13  %tmp_11_60 = bitcast i64 %b_elem_60 to double

ST_36: tmp_12_60 [10/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_36: tmp_61_69 [1/1] 0.00ns
:11  %tmp_61_69 = bitcast i64 %a_union_61 to double

ST_36: tmp_11_61 [1/1] 0.00ns
:13  %tmp_11_61 = bitcast i64 %b_elem_61 to double

ST_36: tmp_12_61 [10/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_36: tmpa_1_63 [1/1] 0.00ns
:4  %tmpa_1_63 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_65, i32 %dina_1_load_65)

ST_36: a_union_63 [1/1] 1.45ns
:5  %a_union_63 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_63)

ST_36: tmp_63_71 [1/1] 0.00ns
:6  %tmp_63_71 = bitcast i64 %a_union_63 to double

ST_36: stg_2236 [1/1] 0.00ns
:7  br label %._crit_edge.64

ST_36: tmpa_1_64 [1/1] 0.00ns
:4  %tmpa_1_64 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_66, i32 %dina_1_load_66)

ST_36: a_union_64 [1/1] 1.45ns
:5  %a_union_64 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_64)

ST_36: tmp_64_72 [1/1] 0.00ns
:6  %tmp_64_72 = bitcast i64 %a_union_64 to double

ST_36: stg_2240 [1/1] 0.00ns
:7  br label %._crit_edge.65

ST_36: dina_1_load_67 [1/2] 2.05ns
:1  %dina_1_load_67 = load i32* %dina_1_addr_67, align 4

ST_36: dina_0_load_67 [1/2] 2.05ns
:3  %dina_0_load_67 = load i32* %dina_0_addr_67, align 4

ST_36: dina_1_load_68 [1/2] 2.05ns
:1  %dina_1_load_68 = load i32* %dina_1_addr_68, align 4

ST_36: dina_0_load_68 [1/2] 2.05ns
:3  %dina_0_load_68 = load i32* %dina_0_addr_68, align 4

ST_36: tmp_68 [1/1] 1.50ns
._crit_edge.67:1  %tmp_68 = icmp ugt i32 %out, 68

ST_36: stg_2246 [1/1] 0.00ns
._crit_edge.67:2  br i1 %tmp_68, label %69, label %._crit_edge.68

ST_36: dina_1_addr_69 [1/1] 0.00ns
:0  %dina_1_addr_69 = getelementptr [128 x i32]* %dina_1, i64 0, i64 70

ST_36: dina_1_load_69 [2/2] 2.05ns
:1  %dina_1_load_69 = load i32* %dina_1_addr_69, align 4

ST_36: dina_0_addr_69 [1/1] 0.00ns
:2  %dina_0_addr_69 = getelementptr [128 x i32]* %dina_0, i64 0, i64 71

ST_36: dina_0_load_69 [2/2] 2.05ns
:3  %dina_0_load_69 = load i32* %dina_0_addr_69, align 4

ST_36: tmp_69 [1/1] 1.50ns
._crit_edge.68:1  %tmp_69 = icmp ugt i32 %out, 69

ST_36: stg_2252 [1/1] 0.00ns
._crit_edge.68:2  br i1 %tmp_69, label %70, label %._crit_edge.69

ST_36: dina_1_addr_70 [1/1] 0.00ns
:0  %dina_1_addr_70 = getelementptr [128 x i32]* %dina_1, i64 0, i64 71

ST_36: dina_1_load_70 [2/2] 2.05ns
:1  %dina_1_load_70 = load i32* %dina_1_addr_70, align 4

ST_36: dina_0_addr_70 [1/1] 0.00ns
:2  %dina_0_addr_70 = getelementptr [128 x i32]* %dina_0, i64 0, i64 72

ST_36: dina_0_load_70 [2/2] 2.05ns
:3  %dina_0_load_70 = load i32* %dina_0_addr_70, align 4

ST_36: tmp_135 [4/9] 3.21ns
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

ST_36: tmp_17_1 [5/9] 3.21ns
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

ST_36: tmp_17_2 [6/9] 3.21ns
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

ST_36: tmp_17_3 [7/9] 3.21ns
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

ST_36: tmp_17_4 [8/9] 3.21ns
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

ST_36: tmp_17_5 [9/9] 3.21ns
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5


 <State 37>: 3.21ns
ST_37: gep3202_loc [1/1] 0.00ns
._crit_edge.6:1  %gep3202_loc = phi double [ %tmp_12_6, %7 ], [ undef, %._crit_edge.5 ]

ST_37: elem_mult_load_1_6 [1/1] 0.00ns
._crit_edge.38:1  %elem_mult_load_1_6 = phi double [ %tmp_12_37, %39 ], [ undef, %._crit_edge.37 ]

ST_37: tmp_12_44 [1/10] 3.06ns
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

ST_37: stg_2266 [1/1] 0.00ns
:15  br label %._crit_edge.45

ST_37: tmp_12_45 [1/10] 3.06ns
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

ST_37: stg_2268 [1/1] 0.00ns
:15  br label %._crit_edge.46

ST_37: tmp_12_46 [2/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_37: tmp_12_47 [2/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_37: tmp_12_48 [3/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_37: tmp_12_49 [3/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_37: tmp_12_50 [4/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_37: tmp_12_51 [4/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_37: tmp_12_52 [5/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_37: tmp_12_53 [5/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_37: tmp_12_54 [6/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_37: tmp_12_55 [6/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_37: tmp_12_56 [7/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_37: tmp_12_57 [7/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_37: tmp_12_58 [8/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_37: tmp_12_59 [8/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_37: tmp_12_60 [9/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_37: tmp_12_61 [9/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_37: tmpa_1_65 [1/1] 0.00ns
:4  %tmpa_1_65 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_67, i32 %dina_1_load_67)

ST_37: a_union_65 [1/1] 1.45ns
:5  %a_union_65 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_65)

ST_37: tmp_65_73 [1/1] 0.00ns
:6  %tmp_65_73 = bitcast i64 %a_union_65 to double

ST_37: stg_2288 [1/1] 0.00ns
:7  br label %._crit_edge.66

ST_37: tmpa_1_66 [1/1] 0.00ns
:4  %tmpa_1_66 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_68, i32 %dina_1_load_68)

ST_37: a_union_66 [1/1] 1.45ns
:5  %a_union_66 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_66)

ST_37: tmp_66_74 [1/1] 0.00ns
:6  %tmp_66_74 = bitcast i64 %a_union_66 to double

ST_37: stg_2292 [1/1] 0.00ns
:7  br label %._crit_edge.67

ST_37: dina_1_load_69 [1/2] 2.05ns
:1  %dina_1_load_69 = load i32* %dina_1_addr_69, align 4

ST_37: dina_0_load_69 [1/2] 2.05ns
:3  %dina_0_load_69 = load i32* %dina_0_addr_69, align 4

ST_37: dina_1_load_70 [1/2] 2.05ns
:1  %dina_1_load_70 = load i32* %dina_1_addr_70, align 4

ST_37: dina_0_load_70 [1/2] 2.05ns
:3  %dina_0_load_70 = load i32* %dina_0_addr_70, align 4

ST_37: tmp_70 [1/1] 1.50ns
._crit_edge.69:1  %tmp_70 = icmp ugt i32 %out, 70

ST_37: stg_2298 [1/1] 0.00ns
._crit_edge.69:2  br i1 %tmp_70, label %71, label %._crit_edge.70

ST_37: dina_1_addr_71 [1/1] 0.00ns
:0  %dina_1_addr_71 = getelementptr [128 x i32]* %dina_1, i64 0, i64 72

ST_37: dina_1_load_71 [2/2] 2.05ns
:1  %dina_1_load_71 = load i32* %dina_1_addr_71, align 4

ST_37: dina_0_addr_71 [1/1] 0.00ns
:2  %dina_0_addr_71 = getelementptr [128 x i32]* %dina_0, i64 0, i64 73

ST_37: dina_0_load_71 [2/2] 2.05ns
:3  %dina_0_load_71 = load i32* %dina_0_addr_71, align 4

ST_37: tmp_71 [1/1] 1.50ns
._crit_edge.70:1  %tmp_71 = icmp ugt i32 %out, 71

ST_37: stg_2304 [1/1] 0.00ns
._crit_edge.70:2  br i1 %tmp_71, label %72, label %._crit_edge.71

ST_37: dina_1_addr_72 [1/1] 0.00ns
:0  %dina_1_addr_72 = getelementptr [128 x i32]* %dina_1, i64 0, i64 73

ST_37: dina_1_load_72 [2/2] 2.05ns
:1  %dina_1_load_72 = load i32* %dina_1_addr_72, align 4

ST_37: dina_0_addr_72 [1/1] 0.00ns
:2  %dina_0_addr_72 = getelementptr [128 x i32]* %dina_0, i64 0, i64 74

ST_37: dina_0_load_72 [2/2] 2.05ns
:3  %dina_0_load_72 = load i32* %dina_0_addr_72, align 4

ST_37: tmp_135 [3/9] 3.21ns
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

ST_37: tmp_17_1 [4/9] 3.21ns
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

ST_37: tmp_17_2 [5/9] 3.21ns
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

ST_37: tmp_17_3 [6/9] 3.21ns
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

ST_37: tmp_17_4 [7/9] 3.21ns
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

ST_37: tmp_17_5 [8/9] 3.21ns
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

ST_37: tmp_17_6 [9/9] 3.21ns
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6


 <State 38>: 3.21ns
ST_38: gep3199_loc [1/1] 0.00ns
._crit_edge.7:1  %gep3199_loc = phi double [ %tmp_12_7, %8 ], [ undef, %._crit_edge.6 ]

ST_38: elem_mult_load_1_7 [1/1] 0.00ns
._crit_edge.39:1  %elem_mult_load_1_7 = phi double [ %tmp_12_38, %40 ], [ undef, %._crit_edge.38 ]

ST_38: tmp_12_46 [1/10] 3.06ns
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

ST_38: stg_2319 [1/1] 0.00ns
:15  br label %._crit_edge.47

ST_38: tmp_12_47 [1/10] 3.06ns
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

ST_38: stg_2321 [1/1] 0.00ns
:15  br label %._crit_edge.48

ST_38: tmp_12_48 [2/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_38: tmp_12_49 [2/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_38: tmp_12_50 [3/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_38: tmp_12_51 [3/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_38: tmp_12_52 [4/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_38: tmp_12_53 [4/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_38: tmp_12_54 [5/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_38: tmp_12_55 [5/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_38: tmp_12_56 [6/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_38: tmp_12_57 [6/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_38: tmp_12_58 [7/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_38: tmp_12_59 [7/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_38: tmp_12_60 [8/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_38: tmp_12_61 [8/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_38: tmpa_1_67 [1/1] 0.00ns
:4  %tmpa_1_67 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_69, i32 %dina_1_load_69)

ST_38: a_union_67 [1/1] 1.45ns
:5  %a_union_67 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_67)

ST_38: tmpa_1_68 [1/1] 0.00ns
:4  %tmpa_1_68 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_70, i32 %dina_1_load_70)

ST_38: a_union_68 [1/1] 1.45ns
:5  %a_union_68 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_68)

ST_38: dina_1_load_71 [1/2] 2.05ns
:1  %dina_1_load_71 = load i32* %dina_1_addr_71, align 4

ST_38: dina_0_load_71 [1/2] 2.05ns
:3  %dina_0_load_71 = load i32* %dina_0_addr_71, align 4

ST_38: dina_1_load_72 [1/2] 2.05ns
:1  %dina_1_load_72 = load i32* %dina_1_addr_72, align 4

ST_38: dina_0_load_72 [1/2] 2.05ns
:3  %dina_0_load_72 = load i32* %dina_0_addr_72, align 4

ST_38: tmp_72 [1/1] 1.50ns
._crit_edge.71:1  %tmp_72 = icmp ugt i32 %out, 72

ST_38: stg_2345 [1/1] 0.00ns
._crit_edge.71:2  br i1 %tmp_72, label %73, label %._crit_edge.72

ST_38: dina_1_addr_73 [1/1] 0.00ns
:0  %dina_1_addr_73 = getelementptr [128 x i32]* %dina_1, i64 0, i64 74

ST_38: dina_1_load_73 [2/2] 2.05ns
:1  %dina_1_load_73 = load i32* %dina_1_addr_73, align 4

ST_38: dina_0_addr_73 [1/1] 0.00ns
:2  %dina_0_addr_73 = getelementptr [128 x i32]* %dina_0, i64 0, i64 75

ST_38: dina_0_load_73 [2/2] 2.05ns
:3  %dina_0_load_73 = load i32* %dina_0_addr_73, align 4

ST_38: tmp_73 [1/1] 1.50ns
._crit_edge.72:1  %tmp_73 = icmp ugt i32 %out, 73

ST_38: stg_2351 [1/1] 0.00ns
._crit_edge.72:2  br i1 %tmp_73, label %74, label %._crit_edge.73

ST_38: dina_1_addr_74 [1/1] 0.00ns
:0  %dina_1_addr_74 = getelementptr [128 x i32]* %dina_1, i64 0, i64 75

ST_38: dina_1_load_74 [2/2] 2.05ns
:1  %dina_1_load_74 = load i32* %dina_1_addr_74, align 4

ST_38: dina_0_addr_74 [1/1] 0.00ns
:2  %dina_0_addr_74 = getelementptr [128 x i32]* %dina_0, i64 0, i64 76

ST_38: dina_0_load_74 [2/2] 2.05ns
:3  %dina_0_load_74 = load i32* %dina_0_addr_74, align 4

ST_38: tmp_135 [2/9] 3.21ns
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

ST_38: tmp_17_1 [3/9] 3.21ns
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

ST_38: tmp_17_2 [4/9] 3.21ns
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

ST_38: tmp_17_3 [5/9] 3.21ns
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

ST_38: tmp_17_4 [6/9] 3.21ns
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

ST_38: tmp_17_5 [7/9] 3.21ns
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

ST_38: tmp_17_6 [8/9] 3.21ns
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

ST_38: tmp_17_7 [9/9] 3.21ns
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7


 <State 39>: 3.21ns
ST_39: gep3196_loc [1/1] 0.00ns
._crit_edge.8:1  %gep3196_loc = phi double [ %tmp_12_8, %9 ], [ undef, %._crit_edge.7 ]

ST_39: elem_mult_load_1_8 [1/1] 0.00ns
._crit_edge.40:1  %elem_mult_load_1_8 = phi double [ %tmp_12_39, %41 ], [ undef, %._crit_edge.39 ]

ST_39: tmp_12_48 [1/10] 3.06ns
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

ST_39: stg_2367 [1/1] 0.00ns
:15  br label %._crit_edge.49

ST_39: tmp_12_49 [1/10] 3.06ns
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

ST_39: stg_2369 [1/1] 0.00ns
:15  br label %._crit_edge.50

ST_39: tmp_12_50 [2/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_39: tmp_12_51 [2/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_39: tmp_12_52 [3/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_39: tmp_12_53 [3/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_39: tmp_12_54 [4/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_39: tmp_12_55 [4/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_39: tmp_12_56 [5/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_39: tmp_12_57 [5/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_39: tmp_12_58 [6/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_39: tmp_12_59 [6/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_39: tmp_12_60 [7/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_39: tmp_12_61 [7/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_39: tmpa_1_69 [1/1] 0.00ns
:4  %tmpa_1_69 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_71, i32 %dina_1_load_71)

ST_39: a_union_69 [1/1] 1.45ns
:5  %a_union_69 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_69)

ST_39: tmpa_1_70 [1/1] 0.00ns
:4  %tmpa_1_70 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_72, i32 %dina_1_load_72)

ST_39: a_union_70 [1/1] 1.45ns
:5  %a_union_70 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_70)

ST_39: dina_1_load_73 [1/2] 2.05ns
:1  %dina_1_load_73 = load i32* %dina_1_addr_73, align 4

ST_39: dina_0_load_73 [1/2] 2.05ns
:3  %dina_0_load_73 = load i32* %dina_0_addr_73, align 4

ST_39: dina_1_load_74 [1/2] 2.05ns
:1  %dina_1_load_74 = load i32* %dina_1_addr_74, align 4

ST_39: dina_0_load_74 [1/2] 2.05ns
:3  %dina_0_load_74 = load i32* %dina_0_addr_74, align 4

ST_39: tmp_74 [1/1] 1.50ns
._crit_edge.73:1  %tmp_74 = icmp ugt i32 %out, 74

ST_39: stg_2391 [1/1] 0.00ns
._crit_edge.73:2  br i1 %tmp_74, label %75, label %._crit_edge.74

ST_39: dina_1_addr_75 [1/1] 0.00ns
:0  %dina_1_addr_75 = getelementptr [128 x i32]* %dina_1, i64 0, i64 76

ST_39: dina_1_load_75 [2/2] 2.05ns
:1  %dina_1_load_75 = load i32* %dina_1_addr_75, align 4

ST_39: dina_0_addr_75 [1/1] 0.00ns
:2  %dina_0_addr_75 = getelementptr [128 x i32]* %dina_0, i64 0, i64 77

ST_39: dina_0_load_75 [2/2] 2.05ns
:3  %dina_0_load_75 = load i32* %dina_0_addr_75, align 4

ST_39: tmp_75 [1/1] 1.50ns
._crit_edge.74:1  %tmp_75 = icmp ugt i32 %out, 75

ST_39: stg_2397 [1/1] 0.00ns
._crit_edge.74:2  br i1 %tmp_75, label %76, label %._crit_edge.75

ST_39: dina_1_addr_76 [1/1] 0.00ns
:0  %dina_1_addr_76 = getelementptr [128 x i32]* %dina_1, i64 0, i64 77

ST_39: dina_1_load_76 [2/2] 2.05ns
:1  %dina_1_load_76 = load i32* %dina_1_addr_76, align 4

ST_39: dina_0_addr_76 [1/1] 0.00ns
:2  %dina_0_addr_76 = getelementptr [128 x i32]* %dina_0, i64 0, i64 78

ST_39: dina_0_load_76 [2/2] 2.05ns
:3  %dina_0_load_76 = load i32* %dina_0_addr_76, align 4

ST_39: tmp_135 [1/9] 3.21ns
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

ST_39: tmp_17_1 [2/9] 3.21ns
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

ST_39: tmp_17_2 [3/9] 3.21ns
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

ST_39: tmp_17_3 [4/9] 3.21ns
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

ST_39: tmp_17_4 [5/9] 3.21ns
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

ST_39: tmp_17_5 [6/9] 3.21ns
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

ST_39: tmp_17_6 [7/9] 3.21ns
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

ST_39: tmp_17_7 [8/9] 3.21ns
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

ST_39: tmp_17_8 [9/9] 3.21ns
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8


 <State 40>: 3.21ns
ST_40: gep3193_loc [1/1] 0.00ns
._crit_edge.9:1  %gep3193_loc = phi double [ %tmp_12_9, %10 ], [ undef, %._crit_edge.8 ]

ST_40: elem_mult_load_1_9 [1/1] 0.00ns
._crit_edge.41:1  %elem_mult_load_1_9 = phi double [ %tmp_12_40, %42 ], [ undef, %._crit_edge.40 ]

ST_40: tmp_12_50 [1/10] 3.06ns
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

ST_40: stg_2414 [1/1] 0.00ns
:15  br label %._crit_edge.51

ST_40: tmp_12_51 [1/10] 3.06ns
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

ST_40: stg_2416 [1/1] 0.00ns
:15  br label %._crit_edge.52

ST_40: tmp_12_52 [2/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_40: tmp_12_53 [2/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_40: tmp_12_54 [3/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_40: tmp_12_55 [3/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_40: tmp_12_56 [4/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_40: tmp_12_57 [4/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_40: tmp_12_58 [5/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_40: tmp_12_59 [5/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_40: tmp_12_60 [6/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_40: tmp_12_61 [6/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_40: tmpa_1_71 [1/1] 0.00ns
:4  %tmpa_1_71 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_73, i32 %dina_1_load_73)

ST_40: a_union_71 [1/1] 1.45ns
:5  %a_union_71 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_71)

ST_40: tmpa_1_72 [1/1] 0.00ns
:4  %tmpa_1_72 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_74, i32 %dina_1_load_74)

ST_40: a_union_72 [1/1] 1.45ns
:5  %a_union_72 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_72)

ST_40: dina_1_load_75 [1/2] 2.05ns
:1  %dina_1_load_75 = load i32* %dina_1_addr_75, align 4

ST_40: dina_0_load_75 [1/2] 2.05ns
:3  %dina_0_load_75 = load i32* %dina_0_addr_75, align 4

ST_40: dina_1_load_76 [1/2] 2.05ns
:1  %dina_1_load_76 = load i32* %dina_1_addr_76, align 4

ST_40: dina_0_load_76 [1/2] 2.05ns
:3  %dina_0_load_76 = load i32* %dina_0_addr_76, align 4

ST_40: tmp_76 [1/1] 1.50ns
._crit_edge.75:1  %tmp_76 = icmp ugt i32 %out, 76

ST_40: stg_2436 [1/1] 0.00ns
._crit_edge.75:2  br i1 %tmp_76, label %77, label %._crit_edge.76

ST_40: dina_1_addr_77 [1/1] 0.00ns
:0  %dina_1_addr_77 = getelementptr [128 x i32]* %dina_1, i64 0, i64 78

ST_40: dina_1_load_77 [2/2] 2.05ns
:1  %dina_1_load_77 = load i32* %dina_1_addr_77, align 4

ST_40: dina_0_addr_77 [1/1] 0.00ns
:2  %dina_0_addr_77 = getelementptr [128 x i32]* %dina_0, i64 0, i64 79

ST_40: dina_0_load_77 [2/2] 2.05ns
:3  %dina_0_load_77 = load i32* %dina_0_addr_77, align 4

ST_40: tmp_77 [1/1] 1.50ns
._crit_edge.76:1  %tmp_77 = icmp ugt i32 %out, 77

ST_40: stg_2442 [1/1] 0.00ns
._crit_edge.76:2  br i1 %tmp_77, label %78, label %._crit_edge.77

ST_40: dina_1_addr_78 [1/1] 0.00ns
:0  %dina_1_addr_78 = getelementptr [128 x i32]* %dina_1, i64 0, i64 79

ST_40: dina_1_load_78 [2/2] 2.05ns
:1  %dina_1_load_78 = load i32* %dina_1_addr_78, align 4

ST_40: dina_0_addr_78 [1/1] 0.00ns
:2  %dina_0_addr_78 = getelementptr [128 x i32]* %dina_0, i64 0, i64 80

ST_40: dina_0_load_78 [2/2] 2.05ns
:3  %dina_0_load_78 = load i32* %dina_0_addr_78, align 4

ST_40: elem_mult_load_5 [1/1] 0.71ns
._crit_edge.124_ifconv:2  %elem_mult_load_5 = select i1 %tmp_42, double %tmp_135, double %gep3220_loc

ST_40: tmp_17_1 [1/9] 3.21ns
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

ST_40: tmp_17_2 [2/9] 3.21ns
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

ST_40: tmp_17_3 [3/9] 3.21ns
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

ST_40: tmp_17_4 [4/9] 3.21ns
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

ST_40: tmp_17_5 [5/9] 3.21ns
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

ST_40: tmp_17_6 [6/9] 3.21ns
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

ST_40: tmp_17_7 [7/9] 3.21ns
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

ST_40: tmp_17_8 [8/9] 3.21ns
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

ST_40: tmp_17_9 [9/9] 3.21ns
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9


 <State 41>: 3.21ns
ST_41: gep3190_loc [1/1] 0.00ns
._crit_edge.10:1  %gep3190_loc = phi double [ %tmp_12_s, %11 ], [ undef, %._crit_edge.9 ]

ST_41: elem_mult_load_1_s [1/1] 0.00ns
._crit_edge.42:1  %elem_mult_load_1_s = phi double [ %tmp_12_41, %43 ], [ undef, %._crit_edge.41 ]

ST_41: tmp_12_52 [1/10] 3.06ns
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

ST_41: stg_2460 [1/1] 0.00ns
:15  br label %._crit_edge.53

ST_41: tmp_12_53 [1/10] 3.06ns
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

ST_41: stg_2462 [1/1] 0.00ns
:15  br label %._crit_edge.54

ST_41: tmp_12_54 [2/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_41: tmp_12_55 [2/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_41: tmp_12_56 [3/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_41: tmp_12_57 [3/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_41: tmp_12_58 [4/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_41: tmp_12_59 [4/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_41: tmp_12_60 [5/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_41: tmp_12_61 [5/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_41: tmpa_1_73 [1/1] 0.00ns
:4  %tmpa_1_73 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_75, i32 %dina_1_load_75)

ST_41: a_union_73 [1/1] 1.45ns
:5  %a_union_73 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_73)

ST_41: tmpa_1_74 [1/1] 0.00ns
:4  %tmpa_1_74 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_76, i32 %dina_1_load_76)

ST_41: a_union_74 [1/1] 1.45ns
:5  %a_union_74 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_74)

ST_41: dina_1_load_77 [1/2] 2.05ns
:1  %dina_1_load_77 = load i32* %dina_1_addr_77, align 4

ST_41: dina_0_load_77 [1/2] 2.05ns
:3  %dina_0_load_77 = load i32* %dina_0_addr_77, align 4

ST_41: dina_1_load_78 [1/2] 2.05ns
:1  %dina_1_load_78 = load i32* %dina_1_addr_78, align 4

ST_41: dina_0_load_78 [1/2] 2.05ns
:3  %dina_0_load_78 = load i32* %dina_0_addr_78, align 4

ST_41: tmp_78 [1/1] 1.50ns
._crit_edge.77:1  %tmp_78 = icmp ugt i32 %out, 78

ST_41: stg_2480 [1/1] 0.00ns
._crit_edge.77:2  br i1 %tmp_78, label %79, label %._crit_edge.78

ST_41: dina_1_addr_79 [1/1] 0.00ns
:0  %dina_1_addr_79 = getelementptr [128 x i32]* %dina_1, i64 0, i64 80

ST_41: dina_1_load_79 [2/2] 2.05ns
:1  %dina_1_load_79 = load i32* %dina_1_addr_79, align 4

ST_41: dina_0_addr_79 [1/1] 0.00ns
:2  %dina_0_addr_79 = getelementptr [128 x i32]* %dina_0, i64 0, i64 81

ST_41: dina_0_load_79 [2/2] 2.05ns
:3  %dina_0_load_79 = load i32* %dina_0_addr_79, align 4

ST_41: tmp_79 [1/1] 1.50ns
._crit_edge.78:1  %tmp_79 = icmp ugt i32 %out, 79

ST_41: stg_2486 [1/1] 0.00ns
._crit_edge.78:2  br i1 %tmp_79, label %80, label %._crit_edge.79

ST_41: dina_1_addr_80 [1/1] 0.00ns
:0  %dina_1_addr_80 = getelementptr [128 x i32]* %dina_1, i64 0, i64 81

ST_41: dina_1_load_80 [2/2] 2.05ns
:1  %dina_1_load_80 = load i32* %dina_1_addr_80, align 4

ST_41: dina_0_addr_80 [1/1] 0.00ns
:2  %dina_0_addr_80 = getelementptr [128 x i32]* %dina_0, i64 0, i64 82

ST_41: dina_0_load_80 [2/2] 2.05ns
:3  %dina_0_load_80 = load i32* %dina_0_addr_80, align 4

ST_41: elem_mult_load_5_1 [1/1] 0.71ns
._crit_edge.124_ifconv:4  %elem_mult_load_5_1 = select i1 %tmp_43, double %tmp_17_1, double %gep3217_loc

ST_41: tmp_17_2 [1/9] 3.21ns
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

ST_41: tmp_17_3 [2/9] 3.21ns
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

ST_41: tmp_17_4 [3/9] 3.21ns
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

ST_41: tmp_17_5 [4/9] 3.21ns
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

ST_41: tmp_17_6 [5/9] 3.21ns
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

ST_41: tmp_17_7 [6/9] 3.21ns
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

ST_41: tmp_17_8 [7/9] 3.21ns
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

ST_41: tmp_17_9 [8/9] 3.21ns
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

ST_41: tmp_17_s [9/9] 3.21ns
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s


 <State 42>: 3.21ns
ST_42: gep3187_loc [1/1] 0.00ns
._crit_edge.11:1  %gep3187_loc = phi double [ %tmp_12_10, %12 ], [ undef, %._crit_edge.10 ]

ST_42: elem_mult_load_1_10 [1/1] 0.00ns
._crit_edge.43:1  %elem_mult_load_1_10 = phi double [ %tmp_12_42, %44 ], [ undef, %._crit_edge.42 ]

ST_42: tmp_12_54 [1/10] 3.06ns
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

ST_42: stg_2504 [1/1] 0.00ns
:15  br label %._crit_edge.55

ST_42: tmp_12_55 [1/10] 3.06ns
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

ST_42: stg_2506 [1/1] 0.00ns
:15  br label %._crit_edge.56

ST_42: tmp_12_56 [2/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_42: tmp_12_57 [2/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_42: tmp_12_58 [3/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_42: tmp_12_59 [3/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_42: tmp_12_60 [4/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_42: tmp_12_61 [4/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_42: tmpa_1_75 [1/1] 0.00ns
:4  %tmpa_1_75 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_77, i32 %dina_1_load_77)

ST_42: a_union_75 [1/1] 1.45ns
:5  %a_union_75 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_75)

ST_42: tmpa_1_76 [1/1] 0.00ns
:4  %tmpa_1_76 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_78, i32 %dina_1_load_78)

ST_42: a_union_76 [1/1] 1.45ns
:5  %a_union_76 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_76)

ST_42: dina_1_load_79 [1/2] 2.05ns
:1  %dina_1_load_79 = load i32* %dina_1_addr_79, align 4

ST_42: dina_0_load_79 [1/2] 2.05ns
:3  %dina_0_load_79 = load i32* %dina_0_addr_79, align 4

ST_42: dina_1_load_80 [1/2] 2.05ns
:1  %dina_1_load_80 = load i32* %dina_1_addr_80, align 4

ST_42: dina_0_load_80 [1/2] 2.05ns
:3  %dina_0_load_80 = load i32* %dina_0_addr_80, align 4

ST_42: tmp_80 [1/1] 1.50ns
._crit_edge.79:1  %tmp_80 = icmp ugt i32 %out, 80

ST_42: stg_2522 [1/1] 0.00ns
._crit_edge.79:2  br i1 %tmp_80, label %81, label %._crit_edge.80

ST_42: dina_1_addr_81 [1/1] 0.00ns
:0  %dina_1_addr_81 = getelementptr [128 x i32]* %dina_1, i64 0, i64 82

ST_42: dina_1_load_81 [2/2] 2.05ns
:1  %dina_1_load_81 = load i32* %dina_1_addr_81, align 4

ST_42: dina_0_addr_81 [1/1] 0.00ns
:2  %dina_0_addr_81 = getelementptr [128 x i32]* %dina_0, i64 0, i64 83

ST_42: dina_0_load_81 [2/2] 2.05ns
:3  %dina_0_load_81 = load i32* %dina_0_addr_81, align 4

ST_42: tmp_81 [1/1] 1.50ns
._crit_edge.80:1  %tmp_81 = icmp ugt i32 %out, 81

ST_42: stg_2528 [1/1] 0.00ns
._crit_edge.80:2  br i1 %tmp_81, label %82, label %._crit_edge.81

ST_42: dina_1_addr_82 [1/1] 0.00ns
:0  %dina_1_addr_82 = getelementptr [128 x i32]* %dina_1, i64 0, i64 83

ST_42: dina_1_load_82 [2/2] 2.05ns
:1  %dina_1_load_82 = load i32* %dina_1_addr_82, align 4

ST_42: dina_0_addr_82 [1/1] 0.00ns
:2  %dina_0_addr_82 = getelementptr [128 x i32]* %dina_0, i64 0, i64 84

ST_42: dina_0_load_82 [2/2] 2.05ns
:3  %dina_0_load_82 = load i32* %dina_0_addr_82, align 4

ST_42: elem_mult_load_5_2 [1/1] 0.71ns
._crit_edge.124_ifconv:6  %elem_mult_load_5_2 = select i1 %tmp_44, double %tmp_17_2, double %gep3214_loc

ST_42: tmp_17_3 [1/9] 3.21ns
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

ST_42: tmp_17_4 [2/9] 3.21ns
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

ST_42: tmp_17_5 [3/9] 3.21ns
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

ST_42: tmp_17_6 [4/9] 3.21ns
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

ST_42: tmp_17_7 [5/9] 3.21ns
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

ST_42: tmp_17_8 [6/9] 3.21ns
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

ST_42: tmp_17_9 [7/9] 3.21ns
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

ST_42: tmp_17_s [8/9] 3.21ns
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

ST_42: tmp_17_10 [9/9] 3.21ns
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10


 <State 43>: 3.21ns
ST_43: gep3184_loc [1/1] 0.00ns
._crit_edge.12:1  %gep3184_loc = phi double [ %tmp_12_11, %13 ], [ undef, %._crit_edge.11 ]

ST_43: elem_mult_load_1_11 [1/1] 0.00ns
._crit_edge.44:1  %elem_mult_load_1_11 = phi double [ %tmp_12_43, %45 ], [ undef, %._crit_edge.43 ]

ST_43: tmp_12_56 [1/10] 3.06ns
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

ST_43: stg_2546 [1/1] 0.00ns
:15  br label %._crit_edge.57

ST_43: tmp_12_57 [1/10] 3.06ns
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

ST_43: stg_2548 [1/1] 0.00ns
:15  br label %._crit_edge.58

ST_43: tmp_12_58 [2/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_43: tmp_12_59 [2/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_43: tmp_12_60 [3/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_43: tmp_12_61 [3/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_43: tmpa_1_77 [1/1] 0.00ns
:4  %tmpa_1_77 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_79, i32 %dina_1_load_79)

ST_43: a_union_77 [1/1] 1.45ns
:5  %a_union_77 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_77)

ST_43: tmpa_1_78 [1/1] 0.00ns
:4  %tmpa_1_78 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_80, i32 %dina_1_load_80)

ST_43: a_union_78 [1/1] 1.45ns
:5  %a_union_78 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_78)

ST_43: dina_1_load_81 [1/2] 2.05ns
:1  %dina_1_load_81 = load i32* %dina_1_addr_81, align 4

ST_43: dina_0_load_81 [1/2] 2.05ns
:3  %dina_0_load_81 = load i32* %dina_0_addr_81, align 4

ST_43: dina_1_load_82 [1/2] 2.05ns
:1  %dina_1_load_82 = load i32* %dina_1_addr_82, align 4

ST_43: dina_0_load_82 [1/2] 2.05ns
:3  %dina_0_load_82 = load i32* %dina_0_addr_82, align 4

ST_43: tmp_82 [1/1] 1.50ns
._crit_edge.81:1  %tmp_82 = icmp ugt i32 %out, 82

ST_43: stg_2562 [1/1] 0.00ns
._crit_edge.81:2  br i1 %tmp_82, label %83, label %._crit_edge.82

ST_43: dina_1_addr_83 [1/1] 0.00ns
:0  %dina_1_addr_83 = getelementptr [128 x i32]* %dina_1, i64 0, i64 84

ST_43: dina_1_load_83 [2/2] 2.05ns
:1  %dina_1_load_83 = load i32* %dina_1_addr_83, align 4

ST_43: dina_0_addr_83 [1/1] 0.00ns
:2  %dina_0_addr_83 = getelementptr [128 x i32]* %dina_0, i64 0, i64 85

ST_43: dina_0_load_83 [2/2] 2.05ns
:3  %dina_0_load_83 = load i32* %dina_0_addr_83, align 4

ST_43: tmp_83 [1/1] 1.50ns
._crit_edge.82:1  %tmp_83 = icmp ugt i32 %out, 83

ST_43: stg_2568 [1/1] 0.00ns
._crit_edge.82:2  br i1 %tmp_83, label %84, label %._crit_edge.83

ST_43: dina_1_addr_84 [1/1] 0.00ns
:0  %dina_1_addr_84 = getelementptr [128 x i32]* %dina_1, i64 0, i64 85

ST_43: dina_1_load_84 [2/2] 2.05ns
:1  %dina_1_load_84 = load i32* %dina_1_addr_84, align 4

ST_43: dina_0_addr_84 [1/1] 0.00ns
:2  %dina_0_addr_84 = getelementptr [128 x i32]* %dina_0, i64 0, i64 86

ST_43: dina_0_load_84 [2/2] 2.05ns
:3  %dina_0_load_84 = load i32* %dina_0_addr_84, align 4

ST_43: elem_mult_load_5_3 [1/1] 0.71ns
._crit_edge.124_ifconv:8  %elem_mult_load_5_3 = select i1 %tmp_45, double %tmp_17_3, double %gep3211_loc

ST_43: tmp_17_4 [1/9] 3.21ns
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

ST_43: tmp_17_5 [2/9] 3.21ns
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

ST_43: tmp_17_6 [3/9] 3.21ns
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

ST_43: tmp_17_7 [4/9] 3.21ns
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

ST_43: tmp_17_8 [5/9] 3.21ns
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

ST_43: tmp_17_9 [6/9] 3.21ns
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

ST_43: tmp_17_s [7/9] 3.21ns
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

ST_43: tmp_17_10 [8/9] 3.21ns
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

ST_43: tmp_17_11 [9/9] 3.21ns
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11


 <State 44>: 3.21ns
ST_44: gep3181_loc [1/1] 0.00ns
._crit_edge.13:1  %gep3181_loc = phi double [ %tmp_12_12, %14 ], [ undef, %._crit_edge.12 ]

ST_44: elem_mult_load_1_12 [1/1] 0.00ns
._crit_edge.45:1  %elem_mult_load_1_12 = phi double [ %tmp_12_44, %46 ], [ undef, %._crit_edge.44 ]

ST_44: tmp_12_58 [1/10] 3.06ns
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

ST_44: stg_2586 [1/1] 0.00ns
:15  br label %._crit_edge.59

ST_44: tmp_12_59 [1/10] 3.06ns
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

ST_44: stg_2588 [1/1] 0.00ns
:15  br label %._crit_edge.60

ST_44: tmp_12_60 [2/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_44: tmp_12_61 [2/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_44: tmpa_1_79 [1/1] 0.00ns
:4  %tmpa_1_79 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_81, i32 %dina_1_load_81)

ST_44: a_union_79 [1/1] 1.45ns
:5  %a_union_79 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_79)

ST_44: tmpa_1_80 [1/1] 0.00ns
:4  %tmpa_1_80 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_82, i32 %dina_1_load_82)

ST_44: a_union_80 [1/1] 1.45ns
:5  %a_union_80 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_80)

ST_44: dina_1_load_83 [1/2] 2.05ns
:1  %dina_1_load_83 = load i32* %dina_1_addr_83, align 4

ST_44: dina_0_load_83 [1/2] 2.05ns
:3  %dina_0_load_83 = load i32* %dina_0_addr_83, align 4

ST_44: dina_1_load_84 [1/2] 2.05ns
:1  %dina_1_load_84 = load i32* %dina_1_addr_84, align 4

ST_44: dina_0_load_84 [1/2] 2.05ns
:3  %dina_0_load_84 = load i32* %dina_0_addr_84, align 4

ST_44: tmp_84 [1/1] 1.50ns
._crit_edge.83:1  %tmp_84 = icmp ugt i32 %out, 84

ST_44: stg_2600 [1/1] 0.00ns
._crit_edge.83:2  br i1 %tmp_84, label %85, label %._crit_edge.84

ST_44: dina_1_addr_85 [1/1] 0.00ns
:0  %dina_1_addr_85 = getelementptr [128 x i32]* %dina_1, i64 0, i64 86

ST_44: dina_1_load_85 [2/2] 2.05ns
:1  %dina_1_load_85 = load i32* %dina_1_addr_85, align 4

ST_44: dina_0_addr_85 [1/1] 0.00ns
:2  %dina_0_addr_85 = getelementptr [128 x i32]* %dina_0, i64 0, i64 87

ST_44: dina_0_load_85 [2/2] 2.05ns
:3  %dina_0_load_85 = load i32* %dina_0_addr_85, align 4

ST_44: tmp_85 [1/1] 1.50ns
._crit_edge.84:1  %tmp_85 = icmp ugt i32 %out, 85

ST_44: stg_2606 [1/1] 0.00ns
._crit_edge.84:2  br i1 %tmp_85, label %86, label %._crit_edge.85

ST_44: dina_1_addr_86 [1/1] 0.00ns
:0  %dina_1_addr_86 = getelementptr [128 x i32]* %dina_1, i64 0, i64 87

ST_44: dina_1_load_86 [2/2] 2.05ns
:1  %dina_1_load_86 = load i32* %dina_1_addr_86, align 4

ST_44: dina_0_addr_86 [1/1] 0.00ns
:2  %dina_0_addr_86 = getelementptr [128 x i32]* %dina_0, i64 0, i64 88

ST_44: dina_0_load_86 [2/2] 2.05ns
:3  %dina_0_load_86 = load i32* %dina_0_addr_86, align 4

ST_44: elem_mult_load_5_4 [1/1] 0.71ns
._crit_edge.124_ifconv:10  %elem_mult_load_5_4 = select i1 %tmp_46, double %tmp_17_4, double %gep3208_loc

ST_44: tmp_17_5 [1/9] 3.21ns
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

ST_44: tmp_17_6 [2/9] 3.21ns
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

ST_44: tmp_17_7 [3/9] 3.21ns
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

ST_44: tmp_17_8 [4/9] 3.21ns
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

ST_44: tmp_17_9 [5/9] 3.21ns
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

ST_44: tmp_17_s [6/9] 3.21ns
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

ST_44: tmp_17_10 [7/9] 3.21ns
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

ST_44: tmp_17_11 [8/9] 3.21ns
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

ST_44: tmp_17_12 [9/9] 3.21ns
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12


 <State 45>: 3.21ns
ST_45: gep3178_loc [1/1] 0.00ns
._crit_edge.14:1  %gep3178_loc = phi double [ %tmp_12_13, %15 ], [ undef, %._crit_edge.13 ]

ST_45: elem_mult_load_1_13 [1/1] 0.00ns
._crit_edge.46:1  %elem_mult_load_1_13 = phi double [ %tmp_12_45, %47 ], [ undef, %._crit_edge.45 ]

ST_45: tmp_12_60 [1/10] 3.06ns
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

ST_45: stg_2624 [1/1] 0.00ns
:15  br label %._crit_edge.61

ST_45: tmp_12_61 [1/10] 3.06ns
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

ST_45: stg_2626 [1/1] 0.00ns
:15  br label %._crit_edge.62

ST_45: tmpa_1_81 [1/1] 0.00ns
:4  %tmpa_1_81 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_83, i32 %dina_1_load_83)

ST_45: a_union_81 [1/1] 1.45ns
:5  %a_union_81 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_81)

ST_45: tmpa_1_82 [1/1] 0.00ns
:4  %tmpa_1_82 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_84, i32 %dina_1_load_84)

ST_45: a_union_82 [1/1] 1.45ns
:5  %a_union_82 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_82)

ST_45: dina_1_load_85 [1/2] 2.05ns
:1  %dina_1_load_85 = load i32* %dina_1_addr_85, align 4

ST_45: dina_0_load_85 [1/2] 2.05ns
:3  %dina_0_load_85 = load i32* %dina_0_addr_85, align 4

ST_45: dina_1_load_86 [1/2] 2.05ns
:1  %dina_1_load_86 = load i32* %dina_1_addr_86, align 4

ST_45: dina_0_load_86 [1/2] 2.05ns
:3  %dina_0_load_86 = load i32* %dina_0_addr_86, align 4

ST_45: tmp_86 [1/1] 1.50ns
._crit_edge.85:1  %tmp_86 = icmp ugt i32 %out, 86

ST_45: stg_2636 [1/1] 0.00ns
._crit_edge.85:2  br i1 %tmp_86, label %87, label %._crit_edge.86

ST_45: dina_1_addr_87 [1/1] 0.00ns
:0  %dina_1_addr_87 = getelementptr [128 x i32]* %dina_1, i64 0, i64 88

ST_45: dina_1_load_87 [2/2] 2.05ns
:1  %dina_1_load_87 = load i32* %dina_1_addr_87, align 4

ST_45: dina_0_addr_87 [1/1] 0.00ns
:2  %dina_0_addr_87 = getelementptr [128 x i32]* %dina_0, i64 0, i64 89

ST_45: dina_0_load_87 [2/2] 2.05ns
:3  %dina_0_load_87 = load i32* %dina_0_addr_87, align 4

ST_45: tmp_87 [1/1] 1.50ns
._crit_edge.86:1  %tmp_87 = icmp ugt i32 %out, 87

ST_45: stg_2642 [1/1] 0.00ns
._crit_edge.86:2  br i1 %tmp_87, label %88, label %._crit_edge.87

ST_45: dina_1_addr_88 [1/1] 0.00ns
:0  %dina_1_addr_88 = getelementptr [128 x i32]* %dina_1, i64 0, i64 89

ST_45: dina_1_load_88 [2/2] 2.05ns
:1  %dina_1_load_88 = load i32* %dina_1_addr_88, align 4

ST_45: dina_0_addr_88 [1/1] 0.00ns
:2  %dina_0_addr_88 = getelementptr [128 x i32]* %dina_0, i64 0, i64 90

ST_45: dina_0_load_88 [2/2] 2.05ns
:3  %dina_0_load_88 = load i32* %dina_0_addr_88, align 4

ST_45: elem_mult_load_5_5 [1/1] 0.71ns
._crit_edge.124_ifconv:12  %elem_mult_load_5_5 = select i1 %tmp_47, double %tmp_17_5, double %gep3205_loc

ST_45: tmp_17_6 [1/9] 3.21ns
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

ST_45: tmp_17_7 [2/9] 3.21ns
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

ST_45: tmp_17_8 [3/9] 3.21ns
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

ST_45: tmp_17_9 [4/9] 3.21ns
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

ST_45: tmp_17_s [5/9] 3.21ns
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

ST_45: tmp_17_10 [6/9] 3.21ns
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

ST_45: tmp_17_11 [7/9] 3.21ns
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

ST_45: tmp_17_12 [8/9] 3.21ns
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

ST_45: tmp_17_13 [9/9] 3.21ns
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13


 <State 46>: 3.21ns
ST_46: elem_mult_load_1_14 [1/1] 0.00ns
._crit_edge.47:1  %elem_mult_load_1_14 = phi double [ %tmp_12_46, %48 ], [ undef, %._crit_edge.46 ]

ST_46: tmpa_1_83 [1/1] 0.00ns
:4  %tmpa_1_83 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_85, i32 %dina_1_load_85)

ST_46: a_union_83 [1/1] 1.45ns
:5  %a_union_83 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_83)

ST_46: tmpa_1_84 [1/1] 0.00ns
:4  %tmpa_1_84 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_86, i32 %dina_1_load_86)

ST_46: a_union_84 [1/1] 1.45ns
:5  %a_union_84 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_84)

ST_46: dina_1_load_87 [1/2] 2.05ns
:1  %dina_1_load_87 = load i32* %dina_1_addr_87, align 4

ST_46: dina_0_load_87 [1/2] 2.05ns
:3  %dina_0_load_87 = load i32* %dina_0_addr_87, align 4

ST_46: dina_1_load_88 [1/2] 2.05ns
:1  %dina_1_load_88 = load i32* %dina_1_addr_88, align 4

ST_46: dina_0_load_88 [1/2] 2.05ns
:3  %dina_0_load_88 = load i32* %dina_0_addr_88, align 4

ST_46: tmp_88 [1/1] 1.50ns
._crit_edge.87:1  %tmp_88 = icmp ugt i32 %out, 88

ST_46: stg_2667 [1/1] 0.00ns
._crit_edge.87:2  br i1 %tmp_88, label %89, label %._crit_edge.88

ST_46: dina_1_addr_89 [1/1] 0.00ns
:0  %dina_1_addr_89 = getelementptr [128 x i32]* %dina_1, i64 0, i64 90

ST_46: dina_1_load_89 [2/2] 2.05ns
:1  %dina_1_load_89 = load i32* %dina_1_addr_89, align 4

ST_46: dina_0_addr_89 [1/1] 0.00ns
:2  %dina_0_addr_89 = getelementptr [128 x i32]* %dina_0, i64 0, i64 91

ST_46: dina_0_load_89 [2/2] 2.05ns
:3  %dina_0_load_89 = load i32* %dina_0_addr_89, align 4

ST_46: tmp_89 [1/1] 1.50ns
._crit_edge.88:1  %tmp_89 = icmp ugt i32 %out, 89

ST_46: stg_2673 [1/1] 0.00ns
._crit_edge.88:2  br i1 %tmp_89, label %90, label %._crit_edge.89

ST_46: dina_1_addr_90 [1/1] 0.00ns
:0  %dina_1_addr_90 = getelementptr [128 x i32]* %dina_1, i64 0, i64 91

ST_46: dina_1_load_90 [2/2] 2.05ns
:1  %dina_1_load_90 = load i32* %dina_1_addr_90, align 4

ST_46: dina_0_addr_90 [1/1] 0.00ns
:2  %dina_0_addr_90 = getelementptr [128 x i32]* %dina_0, i64 0, i64 92

ST_46: dina_0_load_90 [2/2] 2.05ns
:3  %dina_0_load_90 = load i32* %dina_0_addr_90, align 4

ST_46: elem_mult_load_5_6 [1/1] 0.71ns
._crit_edge.124_ifconv:14  %elem_mult_load_5_6 = select i1 %tmp_48, double %tmp_17_6, double %gep3202_loc

ST_46: tmp_17_7 [1/9] 3.21ns
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

ST_46: tmp_17_8 [2/9] 3.21ns
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

ST_46: tmp_17_9 [3/9] 3.21ns
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

ST_46: tmp_17_s [4/9] 3.21ns
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

ST_46: tmp_17_10 [5/9] 3.21ns
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

ST_46: tmp_17_11 [6/9] 3.21ns
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

ST_46: tmp_17_12 [7/9] 3.21ns
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

ST_46: tmp_17_13 [8/9] 3.21ns
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

ST_46: tmp_17_14 [9/9] 3.21ns
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14


 <State 47>: 3.21ns
ST_47: elem_mult_load_1_15 [1/1] 0.00ns
._crit_edge.48:1  %elem_mult_load_1_15 = phi double [ %tmp_12_47, %49 ], [ undef, %._crit_edge.47 ]

ST_47: tmpa_1_85 [1/1] 0.00ns
:4  %tmpa_1_85 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_87, i32 %dina_1_load_87)

ST_47: a_union_85 [1/1] 1.45ns
:5  %a_union_85 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_85)

ST_47: tmpa_1_86 [1/1] 0.00ns
:4  %tmpa_1_86 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_88, i32 %dina_1_load_88)

ST_47: a_union_86 [1/1] 1.45ns
:5  %a_union_86 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_86)

ST_47: dina_1_load_89 [1/2] 2.05ns
:1  %dina_1_load_89 = load i32* %dina_1_addr_89, align 4

ST_47: dina_0_load_89 [1/2] 2.05ns
:3  %dina_0_load_89 = load i32* %dina_0_addr_89, align 4

ST_47: dina_1_load_90 [1/2] 2.05ns
:1  %dina_1_load_90 = load i32* %dina_1_addr_90, align 4

ST_47: dina_0_load_90 [1/2] 2.05ns
:3  %dina_0_load_90 = load i32* %dina_0_addr_90, align 4

ST_47: tmp_90 [1/1] 1.50ns
._crit_edge.89:1  %tmp_90 = icmp ugt i32 %out, 90

ST_47: stg_2698 [1/1] 0.00ns
._crit_edge.89:2  br i1 %tmp_90, label %91, label %._crit_edge.90

ST_47: dina_1_addr_91 [1/1] 0.00ns
:0  %dina_1_addr_91 = getelementptr [128 x i32]* %dina_1, i64 0, i64 92

ST_47: dina_1_load_91 [2/2] 2.05ns
:1  %dina_1_load_91 = load i32* %dina_1_addr_91, align 4

ST_47: dina_0_addr_91 [1/1] 0.00ns
:2  %dina_0_addr_91 = getelementptr [128 x i32]* %dina_0, i64 0, i64 93

ST_47: dina_0_load_91 [2/2] 2.05ns
:3  %dina_0_load_91 = load i32* %dina_0_addr_91, align 4

ST_47: tmp_91 [1/1] 1.50ns
._crit_edge.90:1  %tmp_91 = icmp ugt i32 %out, 91

ST_47: stg_2704 [1/1] 0.00ns
._crit_edge.90:2  br i1 %tmp_91, label %92, label %._crit_edge.91

ST_47: dina_1_addr_92 [1/1] 0.00ns
:0  %dina_1_addr_92 = getelementptr [128 x i32]* %dina_1, i64 0, i64 93

ST_47: dina_1_load_92 [2/2] 2.05ns
:1  %dina_1_load_92 = load i32* %dina_1_addr_92, align 4

ST_47: dina_0_addr_92 [1/1] 0.00ns
:2  %dina_0_addr_92 = getelementptr [128 x i32]* %dina_0, i64 0, i64 94

ST_47: dina_0_load_92 [2/2] 2.05ns
:3  %dina_0_load_92 = load i32* %dina_0_addr_92, align 4

ST_47: elem_mult_load_5_7 [1/1] 0.71ns
._crit_edge.124_ifconv:16  %elem_mult_load_5_7 = select i1 %tmp_49, double %tmp_17_7, double %gep3199_loc

ST_47: tmp_17_8 [1/9] 3.21ns
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

ST_47: tmp_17_9 [2/9] 3.21ns
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

ST_47: tmp_17_s [3/9] 3.21ns
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

ST_47: tmp_17_10 [4/9] 3.21ns
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

ST_47: tmp_17_11 [5/9] 3.21ns
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

ST_47: tmp_17_12 [6/9] 3.21ns
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

ST_47: tmp_17_13 [7/9] 3.21ns
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

ST_47: tmp_17_14 [8/9] 3.21ns
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

ST_47: tmp_17_15 [9/9] 3.21ns
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15


 <State 48>: 3.21ns
ST_48: elem_mult_load_1_16 [1/1] 0.00ns
._crit_edge.49:1  %elem_mult_load_1_16 = phi double [ %tmp_12_48, %50 ], [ undef, %._crit_edge.48 ]

ST_48: tmpa_1_87 [1/1] 0.00ns
:4  %tmpa_1_87 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_89, i32 %dina_1_load_89)

ST_48: a_union_87 [1/1] 1.45ns
:5  %a_union_87 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_87)

ST_48: tmpa_1_88 [1/1] 0.00ns
:4  %tmpa_1_88 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_90, i32 %dina_1_load_90)

ST_48: a_union_88 [1/1] 1.45ns
:5  %a_union_88 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_88)

ST_48: dina_1_load_91 [1/2] 2.05ns
:1  %dina_1_load_91 = load i32* %dina_1_addr_91, align 4

ST_48: dina_0_load_91 [1/2] 2.05ns
:3  %dina_0_load_91 = load i32* %dina_0_addr_91, align 4

ST_48: dina_1_load_92 [1/2] 2.05ns
:1  %dina_1_load_92 = load i32* %dina_1_addr_92, align 4

ST_48: dina_0_load_92 [1/2] 2.05ns
:3  %dina_0_load_92 = load i32* %dina_0_addr_92, align 4

ST_48: tmp_92 [1/1] 1.50ns
._crit_edge.91:1  %tmp_92 = icmp ugt i32 %out, 92

ST_48: stg_2729 [1/1] 0.00ns
._crit_edge.91:2  br i1 %tmp_92, label %93, label %._crit_edge.92

ST_48: dina_1_addr_93 [1/1] 0.00ns
:0  %dina_1_addr_93 = getelementptr [128 x i32]* %dina_1, i64 0, i64 94

ST_48: dina_1_load_93 [2/2] 2.05ns
:1  %dina_1_load_93 = load i32* %dina_1_addr_93, align 4

ST_48: dina_0_addr_93 [1/1] 0.00ns
:2  %dina_0_addr_93 = getelementptr [128 x i32]* %dina_0, i64 0, i64 95

ST_48: dina_0_load_93 [2/2] 2.05ns
:3  %dina_0_load_93 = load i32* %dina_0_addr_93, align 4

ST_48: tmp_93 [1/1] 1.50ns
._crit_edge.92:1  %tmp_93 = icmp ugt i32 %out, 93

ST_48: stg_2735 [1/1] 0.00ns
._crit_edge.92:2  br i1 %tmp_93, label %94, label %._crit_edge.93

ST_48: dina_1_addr_94 [1/1] 0.00ns
:0  %dina_1_addr_94 = getelementptr [128 x i32]* %dina_1, i64 0, i64 95

ST_48: dina_1_load_94 [2/2] 2.05ns
:1  %dina_1_load_94 = load i32* %dina_1_addr_94, align 4

ST_48: dina_0_addr_94 [1/1] 0.00ns
:2  %dina_0_addr_94 = getelementptr [128 x i32]* %dina_0, i64 0, i64 96

ST_48: dina_0_load_94 [2/2] 2.05ns
:3  %dina_0_load_94 = load i32* %dina_0_addr_94, align 4

ST_48: elem_mult_load_5_8 [1/1] 0.71ns
._crit_edge.124_ifconv:18  %elem_mult_load_5_8 = select i1 %tmp_50, double %tmp_17_8, double %gep3196_loc

ST_48: tmp_17_9 [1/9] 3.21ns
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

ST_48: tmp_17_s [2/9] 3.21ns
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

ST_48: tmp_17_10 [3/9] 3.21ns
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

ST_48: tmp_17_11 [4/9] 3.21ns
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

ST_48: tmp_17_12 [5/9] 3.21ns
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

ST_48: tmp_17_13 [6/9] 3.21ns
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

ST_48: tmp_17_14 [7/9] 3.21ns
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

ST_48: tmp_17_15 [8/9] 3.21ns
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

ST_48: tmp_17_16 [9/9] 3.21ns
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16


 <State 49>: 3.21ns
ST_49: elem_mult_load_1_17 [1/1] 0.00ns
._crit_edge.50:1  %elem_mult_load_1_17 = phi double [ %tmp_12_49, %51 ], [ undef, %._crit_edge.49 ]

ST_49: tmpa_1_89 [1/1] 0.00ns
:4  %tmpa_1_89 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_91, i32 %dina_1_load_91)

ST_49: a_union_89 [1/1] 1.45ns
:5  %a_union_89 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_89)

ST_49: tmpa_1_90 [1/1] 0.00ns
:4  %tmpa_1_90 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_92, i32 %dina_1_load_92)

ST_49: a_union_90 [1/1] 1.45ns
:5  %a_union_90 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_90)

ST_49: dina_1_load_93 [1/2] 2.05ns
:1  %dina_1_load_93 = load i32* %dina_1_addr_93, align 4

ST_49: dina_0_load_93 [1/2] 2.05ns
:3  %dina_0_load_93 = load i32* %dina_0_addr_93, align 4

ST_49: dina_1_load_94 [1/2] 2.05ns
:1  %dina_1_load_94 = load i32* %dina_1_addr_94, align 4

ST_49: dina_0_load_94 [1/2] 2.05ns
:3  %dina_0_load_94 = load i32* %dina_0_addr_94, align 4

ST_49: tmp_94 [1/1] 1.50ns
._crit_edge.93:1  %tmp_94 = icmp ugt i32 %out, 94

ST_49: stg_2760 [1/1] 0.00ns
._crit_edge.93:2  br i1 %tmp_94, label %95, label %._crit_edge.94

ST_49: dina_1_addr_95 [1/1] 0.00ns
:0  %dina_1_addr_95 = getelementptr [128 x i32]* %dina_1, i64 0, i64 96

ST_49: dina_1_load_95 [2/2] 2.05ns
:1  %dina_1_load_95 = load i32* %dina_1_addr_95, align 4

ST_49: dina_0_addr_95 [1/1] 0.00ns
:2  %dina_0_addr_95 = getelementptr [128 x i32]* %dina_0, i64 0, i64 97

ST_49: dina_0_load_95 [2/2] 2.05ns
:3  %dina_0_load_95 = load i32* %dina_0_addr_95, align 4

ST_49: tmp_95 [1/1] 1.50ns
._crit_edge.94:1  %tmp_95 = icmp ugt i32 %out, 95

ST_49: stg_2766 [1/1] 0.00ns
._crit_edge.94:2  br i1 %tmp_95, label %96, label %._crit_edge.95

ST_49: dina_1_addr_96 [1/1] 0.00ns
:0  %dina_1_addr_96 = getelementptr [128 x i32]* %dina_1, i64 0, i64 97

ST_49: dina_1_load_96 [2/2] 2.05ns
:1  %dina_1_load_96 = load i32* %dina_1_addr_96, align 4

ST_49: dina_0_addr_96 [1/1] 0.00ns
:2  %dina_0_addr_96 = getelementptr [128 x i32]* %dina_0, i64 0, i64 98

ST_49: dina_0_load_96 [2/2] 2.05ns
:3  %dina_0_load_96 = load i32* %dina_0_addr_96, align 4

ST_49: elem_mult_load_5_9 [1/1] 0.71ns
._crit_edge.124_ifconv:20  %elem_mult_load_5_9 = select i1 %tmp_123, double %tmp_17_9, double %gep3193_loc

ST_49: tmp_17_s [1/9] 3.21ns
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

ST_49: tmp_17_10 [2/9] 3.21ns
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

ST_49: tmp_17_11 [3/9] 3.21ns
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

ST_49: tmp_17_12 [4/9] 3.21ns
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

ST_49: tmp_17_13 [5/9] 3.21ns
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

ST_49: tmp_17_14 [6/9] 3.21ns
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

ST_49: tmp_17_15 [7/9] 3.21ns
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

ST_49: tmp_17_16 [8/9] 3.21ns
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

ST_49: tmp_17_17 [9/9] 3.21ns
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17


 <State 50>: 3.21ns
ST_50: elem_mult_load_1_18 [1/1] 0.00ns
._crit_edge.51:1  %elem_mult_load_1_18 = phi double [ %tmp_12_50, %52 ], [ undef, %._crit_edge.50 ]

ST_50: tmpa_1_91 [1/1] 0.00ns
:4  %tmpa_1_91 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_93, i32 %dina_1_load_93)

ST_50: a_union_91 [1/1] 1.45ns
:5  %a_union_91 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_91)

ST_50: tmpa_1_92 [1/1] 0.00ns
:4  %tmpa_1_92 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_94, i32 %dina_1_load_94)

ST_50: a_union_92 [1/1] 1.45ns
:5  %a_union_92 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_92)

ST_50: dina_1_load_95 [1/2] 2.05ns
:1  %dina_1_load_95 = load i32* %dina_1_addr_95, align 4

ST_50: dina_0_load_95 [1/2] 2.05ns
:3  %dina_0_load_95 = load i32* %dina_0_addr_95, align 4

ST_50: dina_1_load_96 [1/2] 2.05ns
:1  %dina_1_load_96 = load i32* %dina_1_addr_96, align 4

ST_50: dina_0_load_96 [1/2] 2.05ns
:3  %dina_0_load_96 = load i32* %dina_0_addr_96, align 4

ST_50: tmp_96 [1/1] 1.50ns
._crit_edge.95:1  %tmp_96 = icmp ugt i32 %out, 96

ST_50: stg_2791 [1/1] 0.00ns
._crit_edge.95:2  br i1 %tmp_96, label %97, label %._crit_edge.96

ST_50: dina_1_addr_97 [1/1] 0.00ns
:0  %dina_1_addr_97 = getelementptr [128 x i32]* %dina_1, i64 0, i64 98

ST_50: dina_1_load_97 [2/2] 2.05ns
:1  %dina_1_load_97 = load i32* %dina_1_addr_97, align 4

ST_50: dina_0_addr_97 [1/1] 0.00ns
:2  %dina_0_addr_97 = getelementptr [128 x i32]* %dina_0, i64 0, i64 99

ST_50: dina_0_load_97 [2/2] 2.05ns
:3  %dina_0_load_97 = load i32* %dina_0_addr_97, align 4

ST_50: tmp_97 [1/1] 1.50ns
._crit_edge.96:1  %tmp_97 = icmp ugt i32 %out, 97

ST_50: stg_2797 [1/1] 0.00ns
._crit_edge.96:2  br i1 %tmp_97, label %98, label %._crit_edge.97

ST_50: dina_1_addr_98 [1/1] 0.00ns
:0  %dina_1_addr_98 = getelementptr [128 x i32]* %dina_1, i64 0, i64 99

ST_50: dina_1_load_98 [2/2] 2.05ns
:1  %dina_1_load_98 = load i32* %dina_1_addr_98, align 4

ST_50: dina_0_addr_98 [1/1] 0.00ns
:2  %dina_0_addr_98 = getelementptr [128 x i32]* %dina_0, i64 0, i64 100

ST_50: dina_0_load_98 [2/2] 2.05ns
:3  %dina_0_load_98 = load i32* %dina_0_addr_98, align 4

ST_50: elem_mult_load_5_s [1/1] 0.71ns
._crit_edge.124_ifconv:22  %elem_mult_load_5_s = select i1 %tmp_125, double %tmp_17_s, double %gep3190_loc

ST_50: tmp_17_10 [1/9] 3.21ns
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

ST_50: tmp_17_11 [2/9] 3.21ns
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

ST_50: tmp_17_12 [3/9] 3.21ns
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

ST_50: tmp_17_13 [4/9] 3.21ns
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

ST_50: tmp_17_14 [5/9] 3.21ns
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

ST_50: tmp_17_15 [6/9] 3.21ns
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

ST_50: tmp_17_16 [7/9] 3.21ns
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

ST_50: tmp_17_17 [8/9] 3.21ns
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

ST_50: tmp_17_18 [9/9] 3.21ns
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18


 <State 51>: 3.21ns
ST_51: elem_mult_load_1_19 [1/1] 0.00ns
._crit_edge.52:1  %elem_mult_load_1_19 = phi double [ %tmp_12_51, %53 ], [ undef, %._crit_edge.51 ]

ST_51: tmpa_1_93 [1/1] 0.00ns
:4  %tmpa_1_93 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_95, i32 %dina_1_load_95)

ST_51: a_union_93 [1/1] 1.45ns
:5  %a_union_93 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_93)

ST_51: tmpa_1_94 [1/1] 0.00ns
:4  %tmpa_1_94 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_96, i32 %dina_1_load_96)

ST_51: a_union_94 [1/1] 1.45ns
:5  %a_union_94 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_94)

ST_51: dina_1_load_97 [1/2] 2.05ns
:1  %dina_1_load_97 = load i32* %dina_1_addr_97, align 4

ST_51: dina_0_load_97 [1/2] 2.05ns
:3  %dina_0_load_97 = load i32* %dina_0_addr_97, align 4

ST_51: dina_1_load_98 [1/2] 2.05ns
:1  %dina_1_load_98 = load i32* %dina_1_addr_98, align 4

ST_51: dina_0_load_98 [1/2] 2.05ns
:3  %dina_0_load_98 = load i32* %dina_0_addr_98, align 4

ST_51: tmp_98 [1/1] 1.50ns
._crit_edge.97:1  %tmp_98 = icmp ugt i32 %out, 98

ST_51: stg_2822 [1/1] 0.00ns
._crit_edge.97:2  br i1 %tmp_98, label %99, label %._crit_edge.98

ST_51: dina_1_addr_99 [1/1] 0.00ns
:0  %dina_1_addr_99 = getelementptr [128 x i32]* %dina_1, i64 0, i64 100

ST_51: dina_1_load_99 [2/2] 2.05ns
:1  %dina_1_load_99 = load i32* %dina_1_addr_99, align 4

ST_51: dina_0_addr_99 [1/1] 0.00ns
:2  %dina_0_addr_99 = getelementptr [128 x i32]* %dina_0, i64 0, i64 101

ST_51: dina_0_load_99 [2/2] 2.05ns
:3  %dina_0_load_99 = load i32* %dina_0_addr_99, align 4

ST_51: tmp_99 [1/1] 1.50ns
._crit_edge.98:1  %tmp_99 = icmp ugt i32 %out, 99

ST_51: stg_2828 [1/1] 0.00ns
._crit_edge.98:2  br i1 %tmp_99, label %100, label %._crit_edge.99

ST_51: dina_1_addr_100 [1/1] 0.00ns
:0  %dina_1_addr_100 = getelementptr [128 x i32]* %dina_1, i64 0, i64 101

ST_51: dina_1_load_100 [2/2] 2.05ns
:1  %dina_1_load_100 = load i32* %dina_1_addr_100, align 4

ST_51: dina_0_addr_100 [1/1] 0.00ns
:2  %dina_0_addr_100 = getelementptr [128 x i32]* %dina_0, i64 0, i64 102

ST_51: dina_0_load_100 [2/2] 2.05ns
:3  %dina_0_load_100 = load i32* %dina_0_addr_100, align 4

ST_51: elem_mult_load_5_10 [1/1] 0.71ns
._crit_edge.124_ifconv:24  %elem_mult_load_5_10 = select i1 %tmp_126, double %tmp_17_10, double %gep3187_loc

ST_51: tmp_17_11 [1/9] 3.21ns
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

ST_51: tmp_17_12 [2/9] 3.21ns
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

ST_51: tmp_17_13 [3/9] 3.21ns
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

ST_51: tmp_17_14 [4/9] 3.21ns
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

ST_51: tmp_17_15 [5/9] 3.21ns
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

ST_51: tmp_17_16 [6/9] 3.21ns
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

ST_51: tmp_17_17 [7/9] 3.21ns
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

ST_51: tmp_17_18 [8/9] 3.21ns
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

ST_51: tmp_17_19 [9/9] 3.21ns
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19


 <State 52>: 3.21ns
ST_52: elem_mult_load_1_20 [1/1] 0.00ns
._crit_edge.53:1  %elem_mult_load_1_20 = phi double [ %tmp_12_52, %54 ], [ undef, %._crit_edge.52 ]

ST_52: tmpa_1_95 [1/1] 0.00ns
:4  %tmpa_1_95 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_97, i32 %dina_1_load_97)

ST_52: a_union_95 [1/1] 1.45ns
:5  %a_union_95 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_95)

ST_52: tmpa_1_96 [1/1] 0.00ns
:4  %tmpa_1_96 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_98, i32 %dina_1_load_98)

ST_52: a_union_96 [1/1] 1.45ns
:5  %a_union_96 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_96)

ST_52: dina_1_load_99 [1/2] 2.05ns
:1  %dina_1_load_99 = load i32* %dina_1_addr_99, align 4

ST_52: dina_0_load_99 [1/2] 2.05ns
:3  %dina_0_load_99 = load i32* %dina_0_addr_99, align 4

ST_52: dina_1_load_100 [1/2] 2.05ns
:1  %dina_1_load_100 = load i32* %dina_1_addr_100, align 4

ST_52: dina_0_load_100 [1/2] 2.05ns
:3  %dina_0_load_100 = load i32* %dina_0_addr_100, align 4

ST_52: tmp_100 [1/1] 1.50ns
._crit_edge.99:1  %tmp_100 = icmp ugt i32 %out, 100

ST_52: stg_2853 [1/1] 0.00ns
._crit_edge.99:2  br i1 %tmp_100, label %101, label %._crit_edge.100

ST_52: dina_1_addr_101 [1/1] 0.00ns
:0  %dina_1_addr_101 = getelementptr [128 x i32]* %dina_1, i64 0, i64 102

ST_52: dina_1_load_101 [2/2] 2.05ns
:1  %dina_1_load_101 = load i32* %dina_1_addr_101, align 4

ST_52: dina_0_addr_101 [1/1] 0.00ns
:2  %dina_0_addr_101 = getelementptr [128 x i32]* %dina_0, i64 0, i64 103

ST_52: dina_0_load_101 [2/2] 2.05ns
:3  %dina_0_load_101 = load i32* %dina_0_addr_101, align 4

ST_52: tmp_101 [1/1] 1.50ns
._crit_edge.100:1  %tmp_101 = icmp ugt i32 %out, 101

ST_52: stg_2859 [1/1] 0.00ns
._crit_edge.100:2  br i1 %tmp_101, label %102, label %._crit_edge.101

ST_52: dina_1_addr_102 [1/1] 0.00ns
:0  %dina_1_addr_102 = getelementptr [128 x i32]* %dina_1, i64 0, i64 103

ST_52: dina_1_load_102 [2/2] 2.05ns
:1  %dina_1_load_102 = load i32* %dina_1_addr_102, align 4

ST_52: dina_0_addr_102 [1/1] 0.00ns
:2  %dina_0_addr_102 = getelementptr [128 x i32]* %dina_0, i64 0, i64 104

ST_52: dina_0_load_102 [2/2] 2.05ns
:3  %dina_0_load_102 = load i32* %dina_0_addr_102, align 4

ST_52: elem_mult_load_5_11 [1/1] 0.71ns
._crit_edge.124_ifconv:26  %elem_mult_load_5_11 = select i1 %tmp_127, double %tmp_17_11, double %gep3184_loc

ST_52: tmp_17_12 [1/9] 3.21ns
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

ST_52: tmp_17_13 [2/9] 3.21ns
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

ST_52: tmp_17_14 [3/9] 3.21ns
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

ST_52: tmp_17_15 [4/9] 3.21ns
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

ST_52: tmp_17_16 [5/9] 3.21ns
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

ST_52: tmp_17_17 [6/9] 3.21ns
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

ST_52: tmp_17_18 [7/9] 3.21ns
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

ST_52: tmp_17_19 [8/9] 3.21ns
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

ST_52: tmp_17_20 [9/9] 3.21ns
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20


 <State 53>: 3.21ns
ST_53: elem_mult_load_1_21 [1/1] 0.00ns
._crit_edge.54:1  %elem_mult_load_1_21 = phi double [ %tmp_12_53, %55 ], [ undef, %._crit_edge.53 ]

ST_53: tmpa_1_97 [1/1] 0.00ns
:4  %tmpa_1_97 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_99, i32 %dina_1_load_99)

ST_53: a_union_97 [1/1] 1.45ns
:5  %a_union_97 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_97)

ST_53: tmpa_1_98 [1/1] 0.00ns
:4  %tmpa_1_98 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_100, i32 %dina_1_load_100)

ST_53: a_union_98 [1/1] 1.45ns
:5  %a_union_98 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_98)

ST_53: dina_1_load_101 [1/2] 2.05ns
:1  %dina_1_load_101 = load i32* %dina_1_addr_101, align 4

ST_53: dina_0_load_101 [1/2] 2.05ns
:3  %dina_0_load_101 = load i32* %dina_0_addr_101, align 4

ST_53: dina_1_load_102 [1/2] 2.05ns
:1  %dina_1_load_102 = load i32* %dina_1_addr_102, align 4

ST_53: dina_0_load_102 [1/2] 2.05ns
:3  %dina_0_load_102 = load i32* %dina_0_addr_102, align 4

ST_53: tmp_102 [1/1] 1.50ns
._crit_edge.101:1  %tmp_102 = icmp ugt i32 %out, 102

ST_53: stg_2884 [1/1] 0.00ns
._crit_edge.101:2  br i1 %tmp_102, label %103, label %._crit_edge.102

ST_53: dina_1_addr_103 [1/1] 0.00ns
:0  %dina_1_addr_103 = getelementptr [128 x i32]* %dina_1, i64 0, i64 104

ST_53: dina_1_load_103 [2/2] 2.05ns
:1  %dina_1_load_103 = load i32* %dina_1_addr_103, align 4

ST_53: dina_0_addr_103 [1/1] 0.00ns
:2  %dina_0_addr_103 = getelementptr [128 x i32]* %dina_0, i64 0, i64 105

ST_53: dina_0_load_103 [2/2] 2.05ns
:3  %dina_0_load_103 = load i32* %dina_0_addr_103, align 4

ST_53: tmp_103 [1/1] 1.50ns
._crit_edge.102:1  %tmp_103 = icmp ugt i32 %out, 103

ST_53: stg_2890 [1/1] 0.00ns
._crit_edge.102:2  br i1 %tmp_103, label %104, label %._crit_edge.103

ST_53: dina_1_addr_104 [1/1] 0.00ns
:0  %dina_1_addr_104 = getelementptr [128 x i32]* %dina_1, i64 0, i64 105

ST_53: dina_1_load_104 [2/2] 2.05ns
:1  %dina_1_load_104 = load i32* %dina_1_addr_104, align 4

ST_53: dina_0_addr_104 [1/1] 0.00ns
:2  %dina_0_addr_104 = getelementptr [128 x i32]* %dina_0, i64 0, i64 106

ST_53: dina_0_load_104 [2/2] 2.05ns
:3  %dina_0_load_104 = load i32* %dina_0_addr_104, align 4

ST_53: elem_mult_load_5_12 [1/1] 0.71ns
._crit_edge.124_ifconv:28  %elem_mult_load_5_12 = select i1 %tmp_128, double %tmp_17_12, double %gep3181_loc

ST_53: tmp_17_13 [1/9] 3.21ns
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

ST_53: tmp_17_14 [2/9] 3.21ns
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

ST_53: tmp_17_15 [3/9] 3.21ns
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

ST_53: tmp_17_16 [4/9] 3.21ns
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

ST_53: tmp_17_17 [5/9] 3.21ns
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

ST_53: tmp_17_18 [6/9] 3.21ns
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

ST_53: tmp_17_19 [7/9] 3.21ns
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

ST_53: tmp_17_20 [8/9] 3.21ns
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

ST_53: tmp_17_21 [9/9] 3.21ns
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21


 <State 54>: 3.21ns
ST_54: elem_mult_load_1_22 [1/1] 0.00ns
._crit_edge.55:1  %elem_mult_load_1_22 = phi double [ %tmp_12_54, %56 ], [ undef, %._crit_edge.54 ]

ST_54: tmpa_1_99 [1/1] 0.00ns
:4  %tmpa_1_99 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_101, i32 %dina_1_load_101)

ST_54: a_union_99 [1/1] 1.45ns
:5  %a_union_99 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_99)

ST_54: tmpa_1_100 [1/1] 0.00ns
:4  %tmpa_1_100 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_102, i32 %dina_1_load_102)

ST_54: a_union_100 [1/1] 1.45ns
:5  %a_union_100 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_100)

ST_54: dina_1_load_103 [1/2] 2.05ns
:1  %dina_1_load_103 = load i32* %dina_1_addr_103, align 4

ST_54: dina_0_load_103 [1/2] 2.05ns
:3  %dina_0_load_103 = load i32* %dina_0_addr_103, align 4

ST_54: dina_1_load_104 [1/2] 2.05ns
:1  %dina_1_load_104 = load i32* %dina_1_addr_104, align 4

ST_54: dina_0_load_104 [1/2] 2.05ns
:3  %dina_0_load_104 = load i32* %dina_0_addr_104, align 4

ST_54: tmp_104 [1/1] 1.50ns
._crit_edge.103:1  %tmp_104 = icmp ugt i32 %out, 104

ST_54: stg_2915 [1/1] 0.00ns
._crit_edge.103:2  br i1 %tmp_104, label %105, label %._crit_edge.104

ST_54: dina_1_addr_105 [1/1] 0.00ns
:0  %dina_1_addr_105 = getelementptr [128 x i32]* %dina_1, i64 0, i64 106

ST_54: dina_1_load_105 [2/2] 2.05ns
:1  %dina_1_load_105 = load i32* %dina_1_addr_105, align 4

ST_54: dina_0_addr_105 [1/1] 0.00ns
:2  %dina_0_addr_105 = getelementptr [128 x i32]* %dina_0, i64 0, i64 107

ST_54: dina_0_load_105 [2/2] 2.05ns
:3  %dina_0_load_105 = load i32* %dina_0_addr_105, align 4

ST_54: tmp_105 [1/1] 1.50ns
._crit_edge.104:1  %tmp_105 = icmp ugt i32 %out, 105

ST_54: stg_2921 [1/1] 0.00ns
._crit_edge.104:2  br i1 %tmp_105, label %106, label %._crit_edge.105

ST_54: dina_1_addr_106 [1/1] 0.00ns
:0  %dina_1_addr_106 = getelementptr [128 x i32]* %dina_1, i64 0, i64 107

ST_54: dina_1_load_106 [2/2] 2.05ns
:1  %dina_1_load_106 = load i32* %dina_1_addr_106, align 4

ST_54: dina_0_addr_106 [1/1] 0.00ns
:2  %dina_0_addr_106 = getelementptr [128 x i32]* %dina_0, i64 0, i64 108

ST_54: dina_0_load_106 [2/2] 2.05ns
:3  %dina_0_load_106 = load i32* %dina_0_addr_106, align 4

ST_54: elem_mult_load_5_13 [1/1] 0.71ns
._crit_edge.124_ifconv:30  %elem_mult_load_5_13 = select i1 %tmp_129, double %tmp_17_13, double %gep3178_loc

ST_54: tmp_17_14 [1/9] 3.21ns
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

ST_54: tmp_17_15 [2/9] 3.21ns
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

ST_54: tmp_17_16 [3/9] 3.21ns
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

ST_54: tmp_17_17 [4/9] 3.21ns
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

ST_54: tmp_17_18 [5/9] 3.21ns
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

ST_54: tmp_17_19 [6/9] 3.21ns
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

ST_54: tmp_17_20 [7/9] 3.21ns
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

ST_54: tmp_17_21 [8/9] 3.21ns
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

ST_54: tmp_17_22 [9/9] 3.21ns
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22


 <State 55>: 3.21ns
ST_55: elem_mult_load_1_23 [1/1] 0.00ns
._crit_edge.56:1  %elem_mult_load_1_23 = phi double [ %tmp_12_55, %57 ], [ undef, %._crit_edge.55 ]

ST_55: tmpa_1_101 [1/1] 0.00ns
:4  %tmpa_1_101 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_103, i32 %dina_1_load_103)

ST_55: a_union_101 [1/1] 1.45ns
:5  %a_union_101 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_101)

ST_55: tmpa_1_102 [1/1] 0.00ns
:4  %tmpa_1_102 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_104, i32 %dina_1_load_104)

ST_55: a_union_102 [1/1] 1.45ns
:5  %a_union_102 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_102)

ST_55: dina_1_load_105 [1/2] 2.05ns
:1  %dina_1_load_105 = load i32* %dina_1_addr_105, align 4

ST_55: dina_0_load_105 [1/2] 2.05ns
:3  %dina_0_load_105 = load i32* %dina_0_addr_105, align 4

ST_55: dina_1_load_106 [1/2] 2.05ns
:1  %dina_1_load_106 = load i32* %dina_1_addr_106, align 4

ST_55: dina_0_load_106 [1/2] 2.05ns
:3  %dina_0_load_106 = load i32* %dina_0_addr_106, align 4

ST_55: tmp_106 [1/1] 1.50ns
._crit_edge.105:1  %tmp_106 = icmp ugt i32 %out, 106

ST_55: stg_2946 [1/1] 0.00ns
._crit_edge.105:2  br i1 %tmp_106, label %107, label %._crit_edge.106

ST_55: dina_1_addr_107 [1/1] 0.00ns
:0  %dina_1_addr_107 = getelementptr [128 x i32]* %dina_1, i64 0, i64 108

ST_55: dina_1_load_107 [2/2] 2.05ns
:1  %dina_1_load_107 = load i32* %dina_1_addr_107, align 4

ST_55: dina_0_addr_107 [1/1] 0.00ns
:2  %dina_0_addr_107 = getelementptr [128 x i32]* %dina_0, i64 0, i64 109

ST_55: dina_0_load_107 [2/2] 2.05ns
:3  %dina_0_load_107 = load i32* %dina_0_addr_107, align 4

ST_55: tmp_107 [1/1] 1.50ns
._crit_edge.106:1  %tmp_107 = icmp ugt i32 %out, 107

ST_55: stg_2952 [1/1] 0.00ns
._crit_edge.106:2  br i1 %tmp_107, label %108, label %._crit_edge.107

ST_55: dina_1_addr_108 [1/1] 0.00ns
:0  %dina_1_addr_108 = getelementptr [128 x i32]* %dina_1, i64 0, i64 109

ST_55: dina_1_load_108 [2/2] 2.05ns
:1  %dina_1_load_108 = load i32* %dina_1_addr_108, align 4

ST_55: dina_0_addr_108 [1/1] 0.00ns
:2  %dina_0_addr_108 = getelementptr [128 x i32]* %dina_0, i64 0, i64 110

ST_55: dina_0_load_108 [2/2] 2.05ns
:3  %dina_0_load_108 = load i32* %dina_0_addr_108, align 4

ST_55: elem_mult_load_5_14 [1/1] 0.71ns
._crit_edge.124_ifconv:32  %elem_mult_load_5_14 = select i1 %tmp_130, double %tmp_17_14, double %gep3175_loc

ST_55: tmp_17_15 [1/9] 3.21ns
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

ST_55: tmp_17_16 [2/9] 3.21ns
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

ST_55: tmp_17_17 [3/9] 3.21ns
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

ST_55: tmp_17_18 [4/9] 3.21ns
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

ST_55: tmp_17_19 [5/9] 3.21ns
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

ST_55: tmp_17_20 [6/9] 3.21ns
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

ST_55: tmp_17_21 [7/9] 3.21ns
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

ST_55: tmp_17_22 [8/9] 3.21ns
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

ST_55: tmp_17_23 [9/9] 3.21ns
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23


 <State 56>: 3.21ns
ST_56: elem_mult_load_1_24 [1/1] 0.00ns
._crit_edge.57:1  %elem_mult_load_1_24 = phi double [ %tmp_12_56, %58 ], [ undef, %._crit_edge.56 ]

ST_56: tmpa_1_103 [1/1] 0.00ns
:4  %tmpa_1_103 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_105, i32 %dina_1_load_105)

ST_56: a_union_103 [1/1] 1.45ns
:5  %a_union_103 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_103)

ST_56: tmpa_1_104 [1/1] 0.00ns
:4  %tmpa_1_104 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_106, i32 %dina_1_load_106)

ST_56: a_union_104 [1/1] 1.45ns
:5  %a_union_104 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_104)

ST_56: dina_1_load_107 [1/2] 2.05ns
:1  %dina_1_load_107 = load i32* %dina_1_addr_107, align 4

ST_56: dina_0_load_107 [1/2] 2.05ns
:3  %dina_0_load_107 = load i32* %dina_0_addr_107, align 4

ST_56: dina_1_load_108 [1/2] 2.05ns
:1  %dina_1_load_108 = load i32* %dina_1_addr_108, align 4

ST_56: dina_0_load_108 [1/2] 2.05ns
:3  %dina_0_load_108 = load i32* %dina_0_addr_108, align 4

ST_56: tmp_108 [1/1] 1.50ns
._crit_edge.107:1  %tmp_108 = icmp ugt i32 %out, 108

ST_56: stg_2977 [1/1] 0.00ns
._crit_edge.107:2  br i1 %tmp_108, label %109, label %._crit_edge.108

ST_56: dina_1_addr_109 [1/1] 0.00ns
:0  %dina_1_addr_109 = getelementptr [128 x i32]* %dina_1, i64 0, i64 110

ST_56: dina_1_load_109 [2/2] 2.05ns
:1  %dina_1_load_109 = load i32* %dina_1_addr_109, align 4

ST_56: dina_0_addr_109 [1/1] 0.00ns
:2  %dina_0_addr_109 = getelementptr [128 x i32]* %dina_0, i64 0, i64 111

ST_56: dina_0_load_109 [2/2] 2.05ns
:3  %dina_0_load_109 = load i32* %dina_0_addr_109, align 4

ST_56: tmp_109 [1/1] 1.50ns
._crit_edge.108:1  %tmp_109 = icmp ugt i32 %out, 109

ST_56: stg_2983 [1/1] 0.00ns
._crit_edge.108:2  br i1 %tmp_109, label %110, label %._crit_edge.109

ST_56: dina_1_addr_110 [1/1] 0.00ns
:0  %dina_1_addr_110 = getelementptr [128 x i32]* %dina_1, i64 0, i64 111

ST_56: dina_1_load_110 [2/2] 2.05ns
:1  %dina_1_load_110 = load i32* %dina_1_addr_110, align 4

ST_56: dina_0_addr_110 [1/1] 0.00ns
:2  %dina_0_addr_110 = getelementptr [128 x i32]* %dina_0, i64 0, i64 112

ST_56: dina_0_load_110 [2/2] 2.05ns
:3  %dina_0_load_110 = load i32* %dina_0_addr_110, align 4

ST_56: elem_mult_load_4 [1/1] 0.71ns
._crit_edge.124_ifconv:34  %elem_mult_load_4 = select i1 %tmp_131, double %tmp_17_15, double %gep3172_loc

ST_56: tmp_17_16 [1/9] 3.21ns
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

ST_56: tmp_17_17 [2/9] 3.21ns
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

ST_56: tmp_17_18 [3/9] 3.21ns
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

ST_56: tmp_17_19 [4/9] 3.21ns
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

ST_56: tmp_17_20 [5/9] 3.21ns
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

ST_56: tmp_17_21 [6/9] 3.21ns
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

ST_56: tmp_17_22 [7/9] 3.21ns
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

ST_56: tmp_17_23 [8/9] 3.21ns
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

ST_56: tmp_17_24 [9/9] 3.21ns
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24


 <State 57>: 3.21ns
ST_57: elem_mult_load_1_25 [1/1] 0.00ns
._crit_edge.58:1  %elem_mult_load_1_25 = phi double [ %tmp_12_57, %59 ], [ undef, %._crit_edge.57 ]

ST_57: tmpa_1_105 [1/1] 0.00ns
:4  %tmpa_1_105 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_107, i32 %dina_1_load_107)

ST_57: a_union_105 [1/1] 1.45ns
:5  %a_union_105 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_105)

ST_57: tmpa_1_106 [1/1] 0.00ns
:4  %tmpa_1_106 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_108, i32 %dina_1_load_108)

ST_57: a_union_106 [1/1] 1.45ns
:5  %a_union_106 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_106)

ST_57: dina_1_load_109 [1/2] 2.05ns
:1  %dina_1_load_109 = load i32* %dina_1_addr_109, align 4

ST_57: dina_0_load_109 [1/2] 2.05ns
:3  %dina_0_load_109 = load i32* %dina_0_addr_109, align 4

ST_57: dina_1_load_110 [1/2] 2.05ns
:1  %dina_1_load_110 = load i32* %dina_1_addr_110, align 4

ST_57: dina_0_load_110 [1/2] 2.05ns
:3  %dina_0_load_110 = load i32* %dina_0_addr_110, align 4

ST_57: tmp_110 [1/1] 1.50ns
._crit_edge.109:1  %tmp_110 = icmp ugt i32 %out, 110

ST_57: stg_3008 [1/1] 0.00ns
._crit_edge.109:2  br i1 %tmp_110, label %111, label %._crit_edge.110

ST_57: dina_1_addr_111 [1/1] 0.00ns
:0  %dina_1_addr_111 = getelementptr [128 x i32]* %dina_1, i64 0, i64 112

ST_57: dina_1_load_111 [2/2] 2.05ns
:1  %dina_1_load_111 = load i32* %dina_1_addr_111, align 4

ST_57: dina_0_addr_111 [1/1] 0.00ns
:2  %dina_0_addr_111 = getelementptr [128 x i32]* %dina_0, i64 0, i64 113

ST_57: dina_0_load_111 [2/2] 2.05ns
:3  %dina_0_load_111 = load i32* %dina_0_addr_111, align 4

ST_57: tmp_111 [1/1] 1.50ns
._crit_edge.110:1  %tmp_111 = icmp ugt i32 %out, 111

ST_57: stg_3014 [1/1] 0.00ns
._crit_edge.110:2  br i1 %tmp_111, label %112, label %._crit_edge.111

ST_57: dina_1_addr_112 [1/1] 0.00ns
:0  %dina_1_addr_112 = getelementptr [128 x i32]* %dina_1, i64 0, i64 113

ST_57: dina_1_load_112 [2/2] 2.05ns
:1  %dina_1_load_112 = load i32* %dina_1_addr_112, align 4

ST_57: dina_0_addr_112 [1/1] 0.00ns
:2  %dina_0_addr_112 = getelementptr [128 x i32]* %dina_0, i64 0, i64 114

ST_57: dina_0_load_112 [2/2] 2.05ns
:3  %dina_0_load_112 = load i32* %dina_0_addr_112, align 4

ST_57: elem_mult_load_4_1 [1/1] 0.71ns
._crit_edge.124_ifconv:36  %elem_mult_load_4_1 = select i1 %tmp_132, double %tmp_17_16, double %gep3169_loc

ST_57: tmp_17_17 [1/9] 3.21ns
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

ST_57: tmp_17_18 [2/9] 3.21ns
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

ST_57: tmp_17_19 [3/9] 3.21ns
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

ST_57: tmp_17_20 [4/9] 3.21ns
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

ST_57: tmp_17_21 [5/9] 3.21ns
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

ST_57: tmp_17_22 [6/9] 3.21ns
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

ST_57: tmp_17_23 [7/9] 3.21ns
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

ST_57: tmp_17_24 [8/9] 3.21ns
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

ST_57: tmp_17_25 [9/9] 3.21ns
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25


 <State 58>: 3.21ns
ST_58: elem_mult_load_1_26 [1/1] 0.00ns
._crit_edge.59:1  %elem_mult_load_1_26 = phi double [ %tmp_12_58, %60 ], [ undef, %._crit_edge.58 ]

ST_58: tmpa_1_107 [1/1] 0.00ns
:4  %tmpa_1_107 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_109, i32 %dina_1_load_109)

ST_58: a_union_107 [1/1] 1.45ns
:5  %a_union_107 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_107)

ST_58: tmpa_1_108 [1/1] 0.00ns
:4  %tmpa_1_108 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_110, i32 %dina_1_load_110)

ST_58: a_union_108 [1/1] 1.45ns
:5  %a_union_108 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_108)

ST_58: dina_1_load_111 [1/2] 2.05ns
:1  %dina_1_load_111 = load i32* %dina_1_addr_111, align 4

ST_58: dina_0_load_111 [1/2] 2.05ns
:3  %dina_0_load_111 = load i32* %dina_0_addr_111, align 4

ST_58: dina_1_load_112 [1/2] 2.05ns
:1  %dina_1_load_112 = load i32* %dina_1_addr_112, align 4

ST_58: dina_0_load_112 [1/2] 2.05ns
:3  %dina_0_load_112 = load i32* %dina_0_addr_112, align 4

ST_58: tmp_112 [1/1] 1.50ns
._crit_edge.111:1  %tmp_112 = icmp ugt i32 %out, 112

ST_58: stg_3039 [1/1] 0.00ns
._crit_edge.111:2  br i1 %tmp_112, label %113, label %._crit_edge.112

ST_58: dina_1_addr_113 [1/1] 0.00ns
:0  %dina_1_addr_113 = getelementptr [128 x i32]* %dina_1, i64 0, i64 114

ST_58: dina_1_load_113 [2/2] 2.05ns
:1  %dina_1_load_113 = load i32* %dina_1_addr_113, align 4

ST_58: dina_0_addr_113 [1/1] 0.00ns
:2  %dina_0_addr_113 = getelementptr [128 x i32]* %dina_0, i64 0, i64 115

ST_58: dina_0_load_113 [2/2] 2.05ns
:3  %dina_0_load_113 = load i32* %dina_0_addr_113, align 4

ST_58: tmp_113 [1/1] 1.50ns
._crit_edge.112:1  %tmp_113 = icmp ugt i32 %out, 113

ST_58: stg_3045 [1/1] 0.00ns
._crit_edge.112:2  br i1 %tmp_113, label %114, label %._crit_edge.113

ST_58: dina_1_addr_114 [1/1] 0.00ns
:0  %dina_1_addr_114 = getelementptr [128 x i32]* %dina_1, i64 0, i64 115

ST_58: dina_1_load_114 [2/2] 2.05ns
:1  %dina_1_load_114 = load i32* %dina_1_addr_114, align 4

ST_58: dina_0_addr_114 [1/1] 0.00ns
:2  %dina_0_addr_114 = getelementptr [128 x i32]* %dina_0, i64 0, i64 116

ST_58: dina_0_load_114 [2/2] 2.05ns
:3  %dina_0_load_114 = load i32* %dina_0_addr_114, align 4

ST_58: elem_mult_load_4_2 [1/1] 0.71ns
._crit_edge.124_ifconv:38  %elem_mult_load_4_2 = select i1 %tmp_133, double %tmp_17_17, double %gep3166_loc

ST_58: tmp_17_18 [1/9] 3.21ns
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

ST_58: tmp_17_19 [2/9] 3.21ns
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

ST_58: tmp_17_20 [3/9] 3.21ns
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

ST_58: tmp_17_21 [4/9] 3.21ns
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

ST_58: tmp_17_22 [5/9] 3.21ns
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

ST_58: tmp_17_23 [6/9] 3.21ns
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

ST_58: tmp_17_24 [7/9] 3.21ns
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

ST_58: tmp_17_25 [8/9] 3.21ns
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

ST_58: tmp_17_26_131 [9/9] 3.21ns
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26


 <State 59>: 3.21ns
ST_59: elem_mult_load_1_27 [1/1] 0.00ns
._crit_edge.60:1  %elem_mult_load_1_27 = phi double [ %tmp_12_59, %61 ], [ undef, %._crit_edge.59 ]

ST_59: tmpa_1_109 [1/1] 0.00ns
:4  %tmpa_1_109 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_111, i32 %dina_1_load_111)

ST_59: a_union_109 [1/1] 1.45ns
:5  %a_union_109 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_109)

ST_59: tmpa_1_110 [1/1] 0.00ns
:4  %tmpa_1_110 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_112, i32 %dina_1_load_112)

ST_59: a_union_110 [1/1] 1.45ns
:5  %a_union_110 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_110)

ST_59: dina_1_load_113 [1/2] 2.05ns
:1  %dina_1_load_113 = load i32* %dina_1_addr_113, align 4

ST_59: dina_0_load_113 [1/2] 2.05ns
:3  %dina_0_load_113 = load i32* %dina_0_addr_113, align 4

ST_59: dina_1_load_114 [1/2] 2.05ns
:1  %dina_1_load_114 = load i32* %dina_1_addr_114, align 4

ST_59: dina_0_load_114 [1/2] 2.05ns
:3  %dina_0_load_114 = load i32* %dina_0_addr_114, align 4

ST_59: tmp_114 [1/1] 1.50ns
._crit_edge.113:1  %tmp_114 = icmp ugt i32 %out, 114

ST_59: stg_3070 [1/1] 0.00ns
._crit_edge.113:2  br i1 %tmp_114, label %115, label %._crit_edge.114

ST_59: dina_1_addr_115 [1/1] 0.00ns
:0  %dina_1_addr_115 = getelementptr [128 x i32]* %dina_1, i64 0, i64 116

ST_59: dina_1_load_115 [2/2] 2.05ns
:1  %dina_1_load_115 = load i32* %dina_1_addr_115, align 4

ST_59: dina_0_addr_115 [1/1] 0.00ns
:2  %dina_0_addr_115 = getelementptr [128 x i32]* %dina_0, i64 0, i64 117

ST_59: dina_0_load_115 [2/2] 2.05ns
:3  %dina_0_load_115 = load i32* %dina_0_addr_115, align 4

ST_59: tmp_115 [1/1] 1.50ns
._crit_edge.114:1  %tmp_115 = icmp ugt i32 %out, 115

ST_59: stg_3076 [1/1] 0.00ns
._crit_edge.114:2  br i1 %tmp_115, label %116, label %._crit_edge.115

ST_59: dina_1_addr_116 [1/1] 0.00ns
:0  %dina_1_addr_116 = getelementptr [128 x i32]* %dina_1, i64 0, i64 117

ST_59: dina_1_load_116 [2/2] 2.05ns
:1  %dina_1_load_116 = load i32* %dina_1_addr_116, align 4

ST_59: dina_0_addr_116 [1/1] 0.00ns
:2  %dina_0_addr_116 = getelementptr [128 x i32]* %dina_0, i64 0, i64 118

ST_59: dina_0_load_116 [2/2] 2.05ns
:3  %dina_0_load_116 = load i32* %dina_0_addr_116, align 4

ST_59: elem_mult_load_4_3 [1/1] 0.71ns
._crit_edge.124_ifconv:40  %elem_mult_load_4_3 = select i1 %tmp_51, double %tmp_17_18, double %gep3163_loc

ST_59: tmp_17_19 [1/9] 3.21ns
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

ST_59: tmp_17_20 [2/9] 3.21ns
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

ST_59: tmp_17_21 [3/9] 3.21ns
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

ST_59: tmp_17_22 [4/9] 3.21ns
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

ST_59: tmp_17_23 [5/9] 3.21ns
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

ST_59: tmp_17_24 [6/9] 3.21ns
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

ST_59: tmp_17_25 [7/9] 3.21ns
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

ST_59: tmp_17_26_131 [8/9] 3.21ns
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

ST_59: tmp_17_27 [9/9] 3.21ns
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27


 <State 60>: 3.21ns
ST_60: elem_mult_load_1_28 [1/1] 0.00ns
._crit_edge.61:1  %elem_mult_load_1_28 = phi double [ %tmp_12_60, %62 ], [ undef, %._crit_edge.60 ]

ST_60: tmpa_1_111 [1/1] 0.00ns
:4  %tmpa_1_111 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_113, i32 %dina_1_load_113)

ST_60: a_union_111 [1/1] 1.45ns
:5  %a_union_111 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_111)

ST_60: tmpa_1_112 [1/1] 0.00ns
:4  %tmpa_1_112 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_114, i32 %dina_1_load_114)

ST_60: a_union_112 [1/1] 1.45ns
:5  %a_union_112 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_112)

ST_60: dina_1_load_115 [1/2] 2.05ns
:1  %dina_1_load_115 = load i32* %dina_1_addr_115, align 4

ST_60: dina_0_load_115 [1/2] 2.05ns
:3  %dina_0_load_115 = load i32* %dina_0_addr_115, align 4

ST_60: dina_1_load_116 [1/2] 2.05ns
:1  %dina_1_load_116 = load i32* %dina_1_addr_116, align 4

ST_60: dina_0_load_116 [1/2] 2.05ns
:3  %dina_0_load_116 = load i32* %dina_0_addr_116, align 4

ST_60: tmp_116 [1/1] 1.50ns
._crit_edge.115:1  %tmp_116 = icmp ugt i32 %out, 116

ST_60: stg_3101 [1/1] 0.00ns
._crit_edge.115:2  br i1 %tmp_116, label %117, label %._crit_edge.116

ST_60: dina_1_addr_117 [1/1] 0.00ns
:0  %dina_1_addr_117 = getelementptr [128 x i32]* %dina_1, i64 0, i64 118

ST_60: dina_1_load_117 [2/2] 2.05ns
:1  %dina_1_load_117 = load i32* %dina_1_addr_117, align 4

ST_60: dina_0_addr_117 [1/1] 0.00ns
:2  %dina_0_addr_117 = getelementptr [128 x i32]* %dina_0, i64 0, i64 119

ST_60: dina_0_load_117 [2/2] 2.05ns
:3  %dina_0_load_117 = load i32* %dina_0_addr_117, align 4

ST_60: tmp_117 [1/1] 1.50ns
._crit_edge.116:1  %tmp_117 = icmp ugt i32 %out, 117

ST_60: stg_3107 [1/1] 0.00ns
._crit_edge.116:2  br i1 %tmp_117, label %118, label %._crit_edge.117

ST_60: dina_1_addr_118 [1/1] 0.00ns
:0  %dina_1_addr_118 = getelementptr [128 x i32]* %dina_1, i64 0, i64 119

ST_60: dina_1_load_118 [2/2] 2.05ns
:1  %dina_1_load_118 = load i32* %dina_1_addr_118, align 4

ST_60: dina_0_addr_118 [1/1] 0.00ns
:2  %dina_0_addr_118 = getelementptr [128 x i32]* %dina_0, i64 0, i64 120

ST_60: dina_0_load_118 [2/2] 2.05ns
:3  %dina_0_load_118 = load i32* %dina_0_addr_118, align 4

ST_60: elem_mult_load_4_4 [1/1] 0.71ns
._crit_edge.124_ifconv:42  %elem_mult_load_4_4 = select i1 %tmp_52, double %tmp_17_19, double %gep3160_loc

ST_60: tmp_17_20 [1/9] 3.21ns
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

ST_60: tmp_17_21 [2/9] 3.21ns
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

ST_60: tmp_17_22 [3/9] 3.21ns
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

ST_60: tmp_17_23 [4/9] 3.21ns
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

ST_60: tmp_17_24 [5/9] 3.21ns
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

ST_60: tmp_17_25 [6/9] 3.21ns
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

ST_60: tmp_17_26_131 [7/9] 3.21ns
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

ST_60: tmp_17_27 [8/9] 3.21ns
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

ST_60: tmp_17_28 [9/9] 3.21ns
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28


 <State 61>: 3.21ns
ST_61: elem_mult_load_1_29 [1/1] 0.00ns
._crit_edge.62:1  %elem_mult_load_1_29 = phi double [ %tmp_12_61, %63 ], [ undef, %._crit_edge.61 ]

ST_61: tmpa_1_113 [1/1] 0.00ns
:4  %tmpa_1_113 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_115, i32 %dina_1_load_115)

ST_61: a_union_113 [1/1] 1.45ns
:5  %a_union_113 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_113)

ST_61: tmpa_1_114 [1/1] 0.00ns
:4  %tmpa_1_114 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_116, i32 %dina_1_load_116)

ST_61: a_union_114 [1/1] 1.45ns
:5  %a_union_114 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_114)

ST_61: dina_1_load_117 [1/2] 2.05ns
:1  %dina_1_load_117 = load i32* %dina_1_addr_117, align 4

ST_61: dina_0_load_117 [1/2] 2.05ns
:3  %dina_0_load_117 = load i32* %dina_0_addr_117, align 4

ST_61: dina_1_load_118 [1/2] 2.05ns
:1  %dina_1_load_118 = load i32* %dina_1_addr_118, align 4

ST_61: dina_0_load_118 [1/2] 2.05ns
:3  %dina_0_load_118 = load i32* %dina_0_addr_118, align 4

ST_61: tmp_118 [1/1] 1.50ns
._crit_edge.117:1  %tmp_118 = icmp ugt i32 %out, 118

ST_61: stg_3132 [1/1] 0.00ns
._crit_edge.117:2  br i1 %tmp_118, label %119, label %._crit_edge.118

ST_61: dina_1_addr_119 [1/1] 0.00ns
:0  %dina_1_addr_119 = getelementptr [128 x i32]* %dina_1, i64 0, i64 120

ST_61: dina_1_load_119 [2/2] 2.05ns
:1  %dina_1_load_119 = load i32* %dina_1_addr_119, align 4

ST_61: dina_0_addr_119 [1/1] 0.00ns
:2  %dina_0_addr_119 = getelementptr [128 x i32]* %dina_0, i64 0, i64 121

ST_61: dina_0_load_119 [2/2] 2.05ns
:3  %dina_0_load_119 = load i32* %dina_0_addr_119, align 4

ST_61: tmp_119 [1/1] 1.50ns
._crit_edge.118:1  %tmp_119 = icmp ugt i32 %out, 119

ST_61: stg_3138 [1/1] 0.00ns
._crit_edge.118:2  br i1 %tmp_119, label %120, label %._crit_edge.119

ST_61: dina_1_addr_120 [1/1] 0.00ns
:0  %dina_1_addr_120 = getelementptr [128 x i32]* %dina_1, i64 0, i64 121

ST_61: dina_1_load_120 [2/2] 2.05ns
:1  %dina_1_load_120 = load i32* %dina_1_addr_120, align 4

ST_61: dina_0_addr_120 [1/1] 0.00ns
:2  %dina_0_addr_120 = getelementptr [128 x i32]* %dina_0, i64 0, i64 122

ST_61: dina_0_load_120 [2/2] 2.05ns
:3  %dina_0_load_120 = load i32* %dina_0_addr_120, align 4

ST_61: elem_mult_load_4_5 [1/1] 0.71ns
._crit_edge.124_ifconv:44  %elem_mult_load_4_5 = select i1 %tmp_53, double %tmp_17_20, double %gep3157_loc

ST_61: tmp_17_21 [1/9] 3.21ns
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

ST_61: tmp_17_22 [2/9] 3.21ns
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

ST_61: tmp_17_23 [3/9] 3.21ns
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

ST_61: tmp_17_24 [4/9] 3.21ns
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

ST_61: tmp_17_25 [5/9] 3.21ns
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

ST_61: tmp_17_26_131 [6/9] 3.21ns
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

ST_61: tmp_17_27 [7/9] 3.21ns
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

ST_61: tmp_17_28 [8/9] 3.21ns
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

ST_61: tmp_17_29 [9/9] 3.21ns
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29


 <State 62>: 3.21ns
ST_62: tmpa_1_115 [1/1] 0.00ns
:4  %tmpa_1_115 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_117, i32 %dina_1_load_117)

ST_62: a_union_115 [1/1] 1.45ns
:5  %a_union_115 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_115)

ST_62: tmpa_1_116 [1/1] 0.00ns
:4  %tmpa_1_116 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_118, i32 %dina_1_load_118)

ST_62: a_union_116 [1/1] 1.45ns
:5  %a_union_116 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_116)

ST_62: dina_1_load_119 [1/2] 2.05ns
:1  %dina_1_load_119 = load i32* %dina_1_addr_119, align 4

ST_62: dina_0_load_119 [1/2] 2.05ns
:3  %dina_0_load_119 = load i32* %dina_0_addr_119, align 4

ST_62: dina_1_load_120 [1/2] 2.05ns
:1  %dina_1_load_120 = load i32* %dina_1_addr_120, align 4

ST_62: dina_0_load_120 [1/2] 2.05ns
:3  %dina_0_load_120 = load i32* %dina_0_addr_120, align 4

ST_62: tmp_120 [1/1] 1.50ns
._crit_edge.119:1  %tmp_120 = icmp ugt i32 %out, 120

ST_62: stg_3162 [1/1] 0.00ns
._crit_edge.119:2  br i1 %tmp_120, label %121, label %._crit_edge.120

ST_62: dina_1_addr_121 [1/1] 0.00ns
:0  %dina_1_addr_121 = getelementptr [128 x i32]* %dina_1, i64 0, i64 122

ST_62: dina_1_load_121 [2/2] 2.05ns
:1  %dina_1_load_121 = load i32* %dina_1_addr_121, align 4

ST_62: dina_0_addr_121 [1/1] 0.00ns
:2  %dina_0_addr_121 = getelementptr [128 x i32]* %dina_0, i64 0, i64 123

ST_62: dina_0_load_121 [2/2] 2.05ns
:3  %dina_0_load_121 = load i32* %dina_0_addr_121, align 4

ST_62: tmp_121 [1/1] 1.50ns
._crit_edge.120:1  %tmp_121 = icmp ugt i32 %out, 121

ST_62: stg_3168 [1/1] 0.00ns
._crit_edge.120:2  br i1 %tmp_121, label %122, label %._crit_edge.121

ST_62: dina_1_addr_122 [1/1] 0.00ns
:0  %dina_1_addr_122 = getelementptr [128 x i32]* %dina_1, i64 0, i64 123

ST_62: dina_1_load_122 [2/2] 2.05ns
:1  %dina_1_load_122 = load i32* %dina_1_addr_122, align 4

ST_62: dina_0_addr_122 [1/1] 0.00ns
:2  %dina_0_addr_122 = getelementptr [128 x i32]* %dina_0, i64 0, i64 124

ST_62: dina_0_load_122 [2/2] 2.05ns
:3  %dina_0_load_122 = load i32* %dina_0_addr_122, align 4

ST_62: elem_mult_load_4_6 [1/1] 0.71ns
._crit_edge.124_ifconv:46  %elem_mult_load_4_6 = select i1 %tmp_54, double %tmp_17_21, double %gep3154_loc

ST_62: tmp_17_22 [1/9] 3.21ns
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

ST_62: tmp_17_23 [2/9] 3.21ns
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

ST_62: tmp_17_24 [3/9] 3.21ns
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

ST_62: tmp_17_25 [4/9] 3.21ns
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

ST_62: tmp_17_26_131 [5/9] 3.21ns
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

ST_62: tmp_17_27 [6/9] 3.21ns
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

ST_62: tmp_17_28 [7/9] 3.21ns
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

ST_62: tmp_17_29 [8/9] 3.21ns
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

ST_62: tmp_136 [9/9] 3.21ns
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4


 <State 63>: 3.21ns
ST_63: tmpa_1_117 [1/1] 0.00ns
:4  %tmpa_1_117 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_119, i32 %dina_1_load_119)

ST_63: a_union_117 [1/1] 1.45ns
:5  %a_union_117 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_117)

ST_63: tmpa_1_118 [1/1] 0.00ns
:4  %tmpa_1_118 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_120, i32 %dina_1_load_120)

ST_63: a_union_118 [1/1] 1.45ns
:5  %a_union_118 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_118)

ST_63: dina_1_load_121 [1/2] 2.05ns
:1  %dina_1_load_121 = load i32* %dina_1_addr_121, align 4

ST_63: dina_0_load_121 [1/2] 2.05ns
:3  %dina_0_load_121 = load i32* %dina_0_addr_121, align 4

ST_63: dina_1_load_122 [1/2] 2.05ns
:1  %dina_1_load_122 = load i32* %dina_1_addr_122, align 4

ST_63: dina_0_load_122 [1/2] 2.05ns
:3  %dina_0_load_122 = load i32* %dina_0_addr_122, align 4

ST_63: tmp_122 [1/1] 1.50ns
._crit_edge.121:1  %tmp_122 = icmp ugt i32 %out, 122

ST_63: stg_3192 [1/1] 0.00ns
._crit_edge.121:2  br i1 %tmp_122, label %123, label %._crit_edge.122

ST_63: dina_1_addr_123 [1/1] 0.00ns
:0  %dina_1_addr_123 = getelementptr [128 x i32]* %dina_1, i64 0, i64 124

ST_63: dina_1_load_123 [2/2] 2.05ns
:1  %dina_1_load_123 = load i32* %dina_1_addr_123, align 4

ST_63: dina_0_addr_123 [1/1] 0.00ns
:2  %dina_0_addr_123 = getelementptr [128 x i32]* %dina_0, i64 0, i64 125

ST_63: dina_0_load_123 [2/2] 2.05ns
:3  %dina_0_load_123 = load i32* %dina_0_addr_123, align 4

ST_63: tmp_134 [1/1] 1.50ns
._crit_edge.122:1  %tmp_134 = icmp ugt i32 %out, 123

ST_63: stg_3198 [1/1] 0.00ns
._crit_edge.122:2  br i1 %tmp_134, label %124, label %._crit_edge.123

ST_63: dina_1_addr_124 [1/1] 0.00ns
:0  %dina_1_addr_124 = getelementptr [128 x i32]* %dina_1, i64 0, i64 125

ST_63: dina_1_load_124 [2/2] 2.05ns
:1  %dina_1_load_124 = load i32* %dina_1_addr_124, align 4

ST_63: dina_0_addr_124 [1/1] 0.00ns
:2  %dina_0_addr_124 = getelementptr [128 x i32]* %dina_0, i64 0, i64 126

ST_63: dina_0_load_124 [2/2] 2.05ns
:3  %dina_0_load_124 = load i32* %dina_0_addr_124, align 4

ST_63: tmp_124 [1/1] 1.50ns
._crit_edge.123:1  %tmp_124 = icmp ugt i32 %out, 124

ST_63: stg_3204 [1/1] 0.00ns
._crit_edge.123:2  br i1 %tmp_124, label %125, label %._crit_edge.124_ifconv

ST_63: elem_mult_load_4_7 [1/1] 0.71ns
._crit_edge.124_ifconv:48  %elem_mult_load_4_7 = select i1 %tmp_55, double %tmp_17_22, double %gep3151_loc

ST_63: tmp_17_23 [1/9] 3.21ns
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

ST_63: tmp_17_24 [2/9] 3.21ns
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

ST_63: tmp_17_25 [3/9] 3.21ns
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

ST_63: tmp_17_26_131 [4/9] 3.21ns
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

ST_63: tmp_17_27 [5/9] 3.21ns
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

ST_63: tmp_17_28 [6/9] 3.21ns
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

ST_63: tmp_17_29 [7/9] 3.21ns
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

ST_63: tmp_136 [8/9] 3.21ns
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

ST_63: tmp_23_1 [9/9] 3.21ns
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1


 <State 64>: 3.21ns
ST_64: tmpa_1_119 [1/1] 0.00ns
:4  %tmpa_1_119 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_121, i32 %dina_1_load_121)

ST_64: a_union_119 [1/1] 1.45ns
:5  %a_union_119 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_119)

ST_64: tmpa_1_120 [1/1] 0.00ns
:4  %tmpa_1_120 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_122, i32 %dina_1_load_122)

ST_64: a_union_120 [1/1] 1.45ns
:5  %a_union_120 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_120)

ST_64: dina_1_load_123 [1/2] 2.05ns
:1  %dina_1_load_123 = load i32* %dina_1_addr_123, align 4

ST_64: dina_0_load_123 [1/2] 2.05ns
:3  %dina_0_load_123 = load i32* %dina_0_addr_123, align 4

ST_64: dina_1_load_124 [1/2] 2.05ns
:1  %dina_1_load_124 = load i32* %dina_1_addr_124, align 4

ST_64: dina_0_load_124 [1/2] 2.05ns
:3  %dina_0_load_124 = load i32* %dina_0_addr_124, align 4

ST_64: dina_1_addr_125 [1/1] 0.00ns
:0  %dina_1_addr_125 = getelementptr [128 x i32]* %dina_1, i64 0, i64 126

ST_64: dina_1_load_125 [2/2] 2.05ns
:1  %dina_1_load_125 = load i32* %dina_1_addr_125, align 4

ST_64: dina_0_addr_125 [1/1] 0.00ns
:2  %dina_0_addr_125 = getelementptr [128 x i32]* %dina_0, i64 0, i64 127

ST_64: dina_0_load_125 [2/2] 2.05ns
:3  %dina_0_load_125 = load i32* %dina_0_addr_125, align 4

ST_64: elem_mult_load_4_8 [1/1] 0.71ns
._crit_edge.124_ifconv:50  %elem_mult_load_4_8 = select i1 %tmp_56, double %tmp_17_23, double %gep3148_loc

ST_64: tmp_17_24 [1/9] 3.21ns
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

ST_64: tmp_17_25 [2/9] 3.21ns
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

ST_64: tmp_17_26_131 [3/9] 3.21ns
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

ST_64: tmp_17_27 [4/9] 3.21ns
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

ST_64: tmp_17_28 [5/9] 3.21ns
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

ST_64: tmp_17_29 [6/9] 3.21ns
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

ST_64: tmp_136 [7/9] 3.21ns
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

ST_64: tmp_23_1 [8/9] 3.21ns
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

ST_64: tmp_23_2 [9/9] 3.21ns
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2


 <State 65>: 3.21ns
ST_65: tmpa_1_121 [1/1] 0.00ns
:4  %tmpa_1_121 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_123, i32 %dina_1_load_123)

ST_65: a_union_121 [1/1] 1.45ns
:5  %a_union_121 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_121)

ST_65: tmpa_1_122 [1/1] 0.00ns
:4  %tmpa_1_122 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_124, i32 %dina_1_load_124)

ST_65: a_union_122 [1/1] 1.45ns
:5  %a_union_122 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_122)

ST_65: dina_1_load_125 [1/2] 2.05ns
:1  %dina_1_load_125 = load i32* %dina_1_addr_125, align 4

ST_65: dina_0_load_125 [1/2] 2.05ns
:3  %dina_0_load_125 = load i32* %dina_0_addr_125, align 4

ST_65: elem_mult_load_4_9 [1/1] 0.71ns
._crit_edge.124_ifconv:52  %elem_mult_load_4_9 = select i1 %tmp_57, double %tmp_17_24, double %gep3145_loc

ST_65: tmp_17_25 [1/9] 3.21ns
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

ST_65: tmp_17_26_131 [2/9] 3.21ns
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

ST_65: tmp_17_27 [3/9] 3.21ns
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

ST_65: tmp_17_28 [4/9] 3.21ns
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

ST_65: tmp_17_29 [5/9] 3.21ns
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

ST_65: tmp_136 [6/9] 3.21ns
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

ST_65: tmp_23_1 [7/9] 3.21ns
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

ST_65: tmp_23_2 [8/9] 3.21ns
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

ST_65: tmp_23_3 [9/9] 3.21ns
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3


 <State 66>: 3.21ns
ST_66: tmpa_1_123 [1/1] 0.00ns
:4  %tmpa_1_123 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_125, i32 %dina_1_load_125)

ST_66: a_union_123 [1/1] 1.45ns
:5  %a_union_123 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_123)

ST_66: elem_mult_load_4_s [1/1] 0.71ns
._crit_edge.124_ifconv:54  %elem_mult_load_4_s = select i1 %tmp_58, double %tmp_17_25, double %gep3142_loc

ST_66: tmp_17_26_131 [1/9] 3.21ns
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

ST_66: tmp_17_27 [2/9] 3.21ns
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

ST_66: tmp_17_28 [3/9] 3.21ns
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

ST_66: tmp_17_29 [4/9] 3.21ns
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

ST_66: tmp_136 [5/9] 3.21ns
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

ST_66: tmp_23_1 [6/9] 3.21ns
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

ST_66: tmp_23_2 [7/9] 3.21ns
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

ST_66: tmp_23_3 [8/9] 3.21ns
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

ST_66: tmp_23_4 [9/9] 3.21ns
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4


 <State 67>: 3.21ns
ST_67: elem_mult_load_4_10 [1/1] 0.71ns
._crit_edge.124_ifconv:56  %elem_mult_load_4_10 = select i1 %tmp_59, double %tmp_17_26_131, double %gep3139_loc

ST_67: tmp_17_27 [1/9] 3.21ns
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

ST_67: tmp_17_28 [2/9] 3.21ns
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

ST_67: tmp_17_29 [3/9] 3.21ns
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

ST_67: tmp_136 [4/9] 3.21ns
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

ST_67: tmp_23_1 [5/9] 3.21ns
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

ST_67: tmp_23_2 [6/9] 3.21ns
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

ST_67: tmp_23_3 [7/9] 3.21ns
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

ST_67: tmp_23_4 [8/9] 3.21ns
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

ST_67: tmp_23_5 [9/9] 3.21ns
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5


 <State 68>: 3.21ns
ST_68: elem_mult_load_4_11 [1/1] 0.71ns
._crit_edge.124_ifconv:58  %elem_mult_load_4_11 = select i1 %tmp_60, double %tmp_17_27, double %gep3136_loc

ST_68: tmp_17_28 [1/9] 3.21ns
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

ST_68: tmp_17_29 [2/9] 3.21ns
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

ST_68: tmp_136 [3/9] 3.21ns
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

ST_68: tmp_23_1 [4/9] 3.21ns
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

ST_68: tmp_23_2 [5/9] 3.21ns
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

ST_68: tmp_23_3 [6/9] 3.21ns
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

ST_68: tmp_23_4 [7/9] 3.21ns
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

ST_68: tmp_23_5 [8/9] 3.21ns
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

ST_68: tmp_23_6 [9/9] 3.21ns
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6


 <State 69>: 3.21ns
ST_69: elem_mult_load_4_12 [1/1] 0.71ns
._crit_edge.124_ifconv:60  %elem_mult_load_4_12 = select i1 %tmp_61, double %tmp_17_28, double %gep3133_loc

ST_69: tmp_17_29 [1/9] 3.21ns
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

ST_69: tmp_136 [2/9] 3.21ns
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

ST_69: tmp_23_1 [3/9] 3.21ns
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

ST_69: tmp_23_2 [4/9] 3.21ns
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

ST_69: tmp_23_3 [5/9] 3.21ns
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

ST_69: tmp_23_4 [6/9] 3.21ns
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

ST_69: tmp_23_5 [7/9] 3.21ns
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

ST_69: tmp_23_6 [8/9] 3.21ns
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

ST_69: tmp_23_7 [9/9] 3.21ns
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7


 <State 70>: 3.21ns
ST_70: elem_mult_load_4_13 [1/1] 0.71ns
._crit_edge.124_ifconv:62  %elem_mult_load_4_13 = select i1 %tmp_62, double %tmp_17_29, double %gep3130_loc

ST_70: tmp_136 [1/9] 3.21ns
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

ST_70: tmp_23_1 [2/9] 3.21ns
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

ST_70: tmp_23_2 [3/9] 3.21ns
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

ST_70: tmp_23_3 [4/9] 3.21ns
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

ST_70: tmp_23_4 [5/9] 3.21ns
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

ST_70: tmp_23_5 [6/9] 3.21ns
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

ST_70: tmp_23_6 [7/9] 3.21ns
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

ST_70: tmp_23_7 [8/9] 3.21ns
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

ST_70: tmp_23_8 [9/9] 3.21ns
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8


 <State 71>: 3.21ns
ST_71: elem_mult_load_8 [1/1] 0.71ns
._crit_edge.124_ifconv:66  %elem_mult_load_8 = select i1 %tmp_23, double %tmp_136, double %elem_mult_load_5

ST_71: tmp_23_1 [1/9] 3.21ns
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

ST_71: tmp_23_2 [2/9] 3.21ns
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

ST_71: tmp_23_3 [3/9] 3.21ns
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

ST_71: tmp_23_4 [4/9] 3.21ns
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

ST_71: tmp_23_5 [5/9] 3.21ns
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

ST_71: tmp_23_6 [6/9] 3.21ns
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

ST_71: tmp_23_7 [7/9] 3.21ns
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

ST_71: tmp_23_8 [8/9] 3.21ns
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

ST_71: tmp_23_9 [9/9] 3.21ns
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9


 <State 72>: 3.21ns
ST_72: elem_mult_load_8_1 [1/1] 0.71ns
._crit_edge.124_ifconv:68  %elem_mult_load_8_1 = select i1 %tmp_24, double %tmp_23_1, double %elem_mult_load_5_1

ST_72: tmp_23_2 [1/9] 3.21ns
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

ST_72: tmp_23_3 [2/9] 3.21ns
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

ST_72: tmp_23_4 [3/9] 3.21ns
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

ST_72: tmp_23_5 [4/9] 3.21ns
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

ST_72: tmp_23_6 [5/9] 3.21ns
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

ST_72: tmp_23_7 [6/9] 3.21ns
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

ST_72: tmp_23_8 [7/9] 3.21ns
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

ST_72: tmp_23_9 [8/9] 3.21ns
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

ST_72: tmp_23_s [9/9] 3.21ns
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s


 <State 73>: 3.21ns
ST_73: elem_mult_load_8_2 [1/1] 0.71ns
._crit_edge.124_ifconv:70  %elem_mult_load_8_2 = select i1 %tmp_25, double %tmp_23_2, double %elem_mult_load_5_2

ST_73: tmp_23_3 [1/9] 3.21ns
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

ST_73: tmp_23_4 [2/9] 3.21ns
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

ST_73: tmp_23_5 [3/9] 3.21ns
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

ST_73: tmp_23_6 [4/9] 3.21ns
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

ST_73: tmp_23_7 [5/9] 3.21ns
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

ST_73: tmp_23_8 [6/9] 3.21ns
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

ST_73: tmp_23_9 [7/9] 3.21ns
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

ST_73: tmp_23_s [8/9] 3.21ns
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

ST_73: tmp_23_10 [9/9] 3.21ns
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10


 <State 74>: 3.21ns
ST_74: elem_mult_load_8_3 [1/1] 0.71ns
._crit_edge.124_ifconv:72  %elem_mult_load_8_3 = select i1 %tmp_26, double %tmp_23_3, double %elem_mult_load_5_3

ST_74: tmp_23_4 [1/9] 3.21ns
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

ST_74: tmp_23_5 [2/9] 3.21ns
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

ST_74: tmp_23_6 [3/9] 3.21ns
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

ST_74: tmp_23_7 [4/9] 3.21ns
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

ST_74: tmp_23_8 [5/9] 3.21ns
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

ST_74: tmp_23_9 [6/9] 3.21ns
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

ST_74: tmp_23_s [7/9] 3.21ns
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

ST_74: tmp_23_10 [8/9] 3.21ns
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

ST_74: tmp_23_11 [9/9] 3.21ns
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11


 <State 75>: 3.21ns
ST_75: elem_mult_load_8_4 [1/1] 0.71ns
._crit_edge.124_ifconv:74  %elem_mult_load_8_4 = select i1 %tmp_27, double %tmp_23_4, double %elem_mult_load_5_4

ST_75: tmp_23_5 [1/9] 3.21ns
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

ST_75: tmp_23_6 [2/9] 3.21ns
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

ST_75: tmp_23_7 [3/9] 3.21ns
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

ST_75: tmp_23_8 [4/9] 3.21ns
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

ST_75: tmp_23_9 [5/9] 3.21ns
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

ST_75: tmp_23_s [6/9] 3.21ns
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

ST_75: tmp_23_10 [7/9] 3.21ns
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

ST_75: tmp_23_11 [8/9] 3.21ns
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

ST_75: tmp_23_12 [9/9] 3.21ns
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12


 <State 76>: 3.21ns
ST_76: elem_mult_load_8_5 [1/1] 0.71ns
._crit_edge.124_ifconv:76  %elem_mult_load_8_5 = select i1 %tmp_28, double %tmp_23_5, double %elem_mult_load_5_5

ST_76: tmp_23_6 [1/9] 3.21ns
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

ST_76: tmp_23_7 [2/9] 3.21ns
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

ST_76: tmp_23_8 [3/9] 3.21ns
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

ST_76: tmp_23_9 [4/9] 3.21ns
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

ST_76: tmp_23_s [5/9] 3.21ns
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

ST_76: tmp_23_10 [6/9] 3.21ns
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

ST_76: tmp_23_11 [7/9] 3.21ns
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

ST_76: tmp_23_12 [8/9] 3.21ns
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

ST_76: tmp_23_13 [9/9] 3.21ns
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13


 <State 77>: 3.21ns
ST_77: elem_mult_load_8_6 [1/1] 0.71ns
._crit_edge.124_ifconv:78  %elem_mult_load_8_6 = select i1 %tmp_29, double %tmp_23_6, double %elem_mult_load_5_6

ST_77: tmp_23_7 [1/9] 3.21ns
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

ST_77: tmp_23_8 [2/9] 3.21ns
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

ST_77: tmp_23_9 [3/9] 3.21ns
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

ST_77: tmp_23_s [4/9] 3.21ns
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

ST_77: tmp_23_10 [5/9] 3.21ns
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

ST_77: tmp_23_11 [6/9] 3.21ns
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

ST_77: tmp_23_12 [7/9] 3.21ns
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

ST_77: tmp_23_13 [8/9] 3.21ns
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

ST_77: tmp_23_14 [9/9] 3.21ns
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14


 <State 78>: 3.21ns
ST_78: elem_mult_load_8_7 [1/1] 0.71ns
._crit_edge.124_ifconv:80  %elem_mult_load_8_7 = select i1 %tmp_30, double %tmp_23_7, double %elem_mult_load_5_7

ST_78: tmp_23_8 [1/9] 3.21ns
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

ST_78: tmp_23_9 [2/9] 3.21ns
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

ST_78: tmp_23_s [3/9] 3.21ns
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

ST_78: tmp_23_10 [4/9] 3.21ns
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

ST_78: tmp_23_11 [5/9] 3.21ns
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

ST_78: tmp_23_12 [6/9] 3.21ns
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

ST_78: tmp_23_13 [7/9] 3.21ns
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

ST_78: tmp_23_14 [8/9] 3.21ns
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14


 <State 79>: 3.21ns
ST_79: elem_mult_load_7 [1/1] 0.71ns
._crit_edge.124_ifconv:82  %elem_mult_load_7 = select i1 %tmp_34, double %tmp_23_8, double %elem_mult_load_5_8

ST_79: tmp_23_9 [1/9] 3.21ns
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

ST_79: tmp_23_s [2/9] 3.21ns
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

ST_79: tmp_23_10 [3/9] 3.21ns
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

ST_79: tmp_23_11 [4/9] 3.21ns
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

ST_79: tmp_23_12 [5/9] 3.21ns
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

ST_79: tmp_23_13 [6/9] 3.21ns
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

ST_79: tmp_23_14 [7/9] 3.21ns
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14


 <State 80>: 3.21ns
ST_80: elem_mult_load_7_1 [1/1] 0.71ns
._crit_edge.124_ifconv:84  %elem_mult_load_7_1 = select i1 %tmp_35, double %tmp_23_9, double %elem_mult_load_5_9

ST_80: tmp_23_s [1/9] 3.21ns
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

ST_80: tmp_23_10 [2/9] 3.21ns
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

ST_80: tmp_23_11 [3/9] 3.21ns
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

ST_80: tmp_23_12 [4/9] 3.21ns
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

ST_80: tmp_23_13 [5/9] 3.21ns
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

ST_80: tmp_23_14 [6/9] 3.21ns
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

ST_80: tmp_137 [9/9] 3.21ns
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7


 <State 81>: 3.21ns
ST_81: elem_mult_load_7_2 [1/1] 0.71ns
._crit_edge.124_ifconv:86  %elem_mult_load_7_2 = select i1 %tmp_36, double %tmp_23_s, double %elem_mult_load_5_s

ST_81: tmp_23_10 [1/9] 3.21ns
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

ST_81: tmp_23_11 [2/9] 3.21ns
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

ST_81: tmp_23_12 [3/9] 3.21ns
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

ST_81: tmp_23_13 [4/9] 3.21ns
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

ST_81: tmp_23_14 [5/9] 3.21ns
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

ST_81: tmp_137 [8/9] 3.21ns
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

ST_81: tmp_29_1 [9/9] 3.21ns
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1


 <State 82>: 3.21ns
ST_82: elem_mult_load_7_3 [1/1] 0.71ns
._crit_edge.124_ifconv:88  %elem_mult_load_7_3 = select i1 %tmp_37, double %tmp_23_10, double %elem_mult_load_5_10

ST_82: tmp_23_11 [1/9] 3.21ns
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

ST_82: tmp_23_12 [2/9] 3.21ns
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

ST_82: tmp_23_13 [3/9] 3.21ns
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

ST_82: tmp_23_14 [4/9] 3.21ns
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

ST_82: tmp_137 [7/9] 3.21ns
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

ST_82: tmp_29_1 [8/9] 3.21ns
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

ST_82: tmp_29_2 [9/9] 3.21ns
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2


 <State 83>: 3.21ns
ST_83: elem_mult_load_7_4 [1/1] 0.71ns
._crit_edge.124_ifconv:90  %elem_mult_load_7_4 = select i1 %tmp_38, double %tmp_23_11, double %elem_mult_load_5_11

ST_83: tmp_23_12 [1/9] 3.21ns
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

ST_83: tmp_23_13 [2/9] 3.21ns
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

ST_83: tmp_23_14 [3/9] 3.21ns
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

ST_83: tmp_137 [6/9] 3.21ns
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

ST_83: tmp_29_1 [7/9] 3.21ns
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

ST_83: tmp_29_2 [8/9] 3.21ns
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

ST_83: tmp_29_3 [9/9] 3.21ns
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3


 <State 84>: 3.21ns
ST_84: elem_mult_load_7_5 [1/1] 0.71ns
._crit_edge.124_ifconv:92  %elem_mult_load_7_5 = select i1 %tmp_39, double %tmp_23_12, double %elem_mult_load_5_12

ST_84: tmp_23_13 [1/9] 3.21ns
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

ST_84: tmp_23_14 [2/9] 3.21ns
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

ST_84: tmp_137 [5/9] 3.21ns
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

ST_84: tmp_29_1 [6/9] 3.21ns
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

ST_84: tmp_29_2 [7/9] 3.21ns
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

ST_84: tmp_29_3 [8/9] 3.21ns
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

ST_84: tmp_29_4 [9/9] 3.21ns
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4


 <State 85>: 3.21ns
ST_85: elem_mult_load_7_6 [1/1] 0.71ns
._crit_edge.124_ifconv:94  %elem_mult_load_7_6 = select i1 %tmp_40, double %tmp_23_13, double %elem_mult_load_5_13

ST_85: tmp_23_14 [1/9] 3.21ns
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

ST_85: tmp_137 [4/9] 3.21ns
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

ST_85: tmp_29_1 [5/9] 3.21ns
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

ST_85: tmp_29_2 [6/9] 3.21ns
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

ST_85: tmp_29_3 [7/9] 3.21ns
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

ST_85: tmp_29_4 [8/9] 3.21ns
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

ST_85: tmp_29_5 [9/9] 3.21ns
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5


 <State 86>: 3.21ns
ST_86: elem_mult_load_7_7 [1/1] 0.71ns
._crit_edge.124_ifconv:96  %elem_mult_load_7_7 = select i1 %icmp1, double %tmp_23_14, double %elem_mult_load_5_14

ST_86: tmp_137 [3/9] 3.21ns
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

ST_86: tmp_29_1 [4/9] 3.21ns
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

ST_86: tmp_29_2 [5/9] 3.21ns
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

ST_86: tmp_29_3 [6/9] 3.21ns
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

ST_86: tmp_29_4 [7/9] 3.21ns
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

ST_86: tmp_29_5 [8/9] 3.21ns
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

ST_86: tmp_29_6 [9/9] 3.21ns
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6


 <State 87>: 3.21ns
ST_87: tmp_137 [2/9] 3.21ns
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

ST_87: tmp_29_1 [3/9] 3.21ns
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

ST_87: tmp_29_2 [4/9] 3.21ns
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

ST_87: tmp_29_3 [5/9] 3.21ns
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

ST_87: tmp_29_4 [6/9] 3.21ns
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

ST_87: tmp_29_5 [7/9] 3.21ns
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

ST_87: tmp_29_6 [8/9] 3.21ns
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

ST_87: tmp_29_7 [9/9] 3.21ns
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7


 <State 88>: 3.21ns
ST_88: tmp_137 [1/9] 3.21ns
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

ST_88: tmp_29_1 [2/9] 3.21ns
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

ST_88: tmp_29_2 [3/9] 3.21ns
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

ST_88: tmp_29_3 [4/9] 3.21ns
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

ST_88: tmp_29_4 [5/9] 3.21ns
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

ST_88: tmp_29_5 [6/9] 3.21ns
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

ST_88: tmp_29_6 [7/9] 3.21ns
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

ST_88: tmp_29_7 [8/9] 3.21ns
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7


 <State 89>: 3.21ns
ST_89: elem_mult_load_6 [1/1] 0.71ns
._crit_edge.124_ifconv:98  %elem_mult_load_6 = select i1 %tmp_14, double %tmp_137, double %elem_mult_load_8

ST_89: tmp_29_1 [1/9] 3.21ns
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

ST_89: tmp_29_2 [2/9] 3.21ns
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

ST_89: tmp_29_3 [3/9] 3.21ns
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

ST_89: tmp_29_4 [4/9] 3.21ns
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

ST_89: tmp_29_5 [5/9] 3.21ns
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

ST_89: tmp_29_6 [6/9] 3.21ns
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

ST_89: tmp_29_7 [7/9] 3.21ns
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7


 <State 90>: 3.21ns
ST_90: elem_mult_load_15_1 [1/1] 0.71ns
._crit_edge.124_ifconv:100  %elem_mult_load_15_1 = select i1 %tmp_15, double %tmp_29_1, double %elem_mult_load_8_1

ST_90: tmp_29_2 [1/9] 3.21ns
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

ST_90: tmp_29_3 [2/9] 3.21ns
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

ST_90: tmp_29_4 [3/9] 3.21ns
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

ST_90: tmp_29_5 [4/9] 3.21ns
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

ST_90: tmp_29_6 [5/9] 3.21ns
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

ST_90: tmp_29_7 [6/9] 3.21ns
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7


 <State 91>: 3.21ns
ST_91: elem_mult_load_15_2 [1/1] 0.71ns
._crit_edge.124_ifconv:102  %elem_mult_load_15_2 = select i1 %tmp_16, double %tmp_29_2, double %elem_mult_load_8_2

ST_91: tmp_29_3 [1/9] 3.21ns
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

ST_91: tmp_29_4 [2/9] 3.21ns
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

ST_91: tmp_29_5 [3/9] 3.21ns
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

ST_91: tmp_29_6 [4/9] 3.21ns
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

ST_91: tmp_29_7 [5/9] 3.21ns
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7


 <State 92>: 3.21ns
ST_92: elem_mult_load_15_3 [1/1] 0.71ns
._crit_edge.124_ifconv:104  %elem_mult_load_15_3 = select i1 %tmp_17, double %tmp_29_3, double %elem_mult_load_8_3

ST_92: tmp_29_4 [1/9] 3.21ns
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

ST_92: tmp_29_5 [2/9] 3.21ns
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

ST_92: tmp_29_6 [3/9] 3.21ns
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

ST_92: tmp_29_7 [4/9] 3.21ns
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7


 <State 93>: 3.21ns
ST_93: elem_mult_load_10 [1/1] 0.71ns
._crit_edge.124_ifconv:106  %elem_mult_load_10 = select i1 %tmp_18, double %tmp_29_4, double %elem_mult_load_8_4

ST_93: tmp_29_5 [1/9] 3.21ns
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

ST_93: tmp_29_6 [2/9] 3.21ns
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

ST_93: tmp_29_7 [3/9] 3.21ns
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7


 <State 94>: 3.21ns
ST_94: elem_mult_load_14_1 [1/1] 0.71ns
._crit_edge.124_ifconv:108  %elem_mult_load_14_1 = select i1 %tmp_19, double %tmp_29_5, double %elem_mult_load_8_5

ST_94: tmp_29_6 [1/9] 3.21ns
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

ST_94: tmp_29_7 [2/9] 3.21ns
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

ST_94: tmp_138 [9/9] 3.21ns
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10


 <State 95>: 3.21ns
ST_95: elem_mult_load_14_2 [1/1] 0.71ns
._crit_edge.124_ifconv:110  %elem_mult_load_14_2 = select i1 %tmp_20, double %tmp_29_6, double %elem_mult_load_8_6

ST_95: tmp_29_7 [1/9] 3.21ns
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

ST_95: tmp_138 [8/9] 3.21ns
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

ST_95: tmp_38_1 [9/9] 3.21ns
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1


 <State 96>: 3.21ns
ST_96: elem_mult_load_14_3 [1/1] 0.71ns
._crit_edge.124_ifconv:112  %elem_mult_load_14_3 = select i1 %icmp9, double %tmp_29_7, double %elem_mult_load_8_7

ST_96: tmp_138 [7/9] 3.21ns
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

ST_96: tmp_38_1 [8/9] 3.21ns
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

ST_96: tmp_38_2 [9/9] 3.21ns
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2


 <State 97>: 3.21ns
ST_97: tmp_138 [6/9] 3.21ns
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

ST_97: tmp_38_1 [7/9] 3.21ns
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

ST_97: tmp_38_2 [8/9] 3.21ns
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

ST_97: tmp_38_3 [9/9] 3.21ns
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3


 <State 98>: 3.21ns
ST_98: tmp_138 [5/9] 3.21ns
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

ST_98: tmp_38_1 [6/9] 3.21ns
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

ST_98: tmp_38_2 [7/9] 3.21ns
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

ST_98: tmp_38_3 [8/9] 3.21ns
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3


 <State 99>: 3.21ns
ST_99: tmp_138 [4/9] 3.21ns
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

ST_99: tmp_38_1 [5/9] 3.21ns
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

ST_99: tmp_38_2 [6/9] 3.21ns
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

ST_99: tmp_38_3 [7/9] 3.21ns
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3


 <State 100>: 3.21ns
ST_100: tmp_138 [3/9] 3.21ns
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

ST_100: tmp_38_1 [4/9] 3.21ns
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

ST_100: tmp_38_2 [5/9] 3.21ns
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

ST_100: tmp_38_3 [6/9] 3.21ns
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3


 <State 101>: 3.21ns
ST_101: tmp_138 [2/9] 3.21ns
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

ST_101: tmp_38_1 [3/9] 3.21ns
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

ST_101: tmp_38_2 [4/9] 3.21ns
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

ST_101: tmp_38_3 [5/9] 3.21ns
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3


 <State 102>: 3.21ns
ST_102: tmp_138 [1/9] 3.21ns
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

ST_102: tmp_38_1 [2/9] 3.21ns
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

ST_102: tmp_38_2 [3/9] 3.21ns
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

ST_102: tmp_38_3 [4/9] 3.21ns
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3


 <State 103>: 3.21ns
ST_103: elem_mult_load_9 [1/1] 0.71ns
._crit_edge.124_ifconv:114  %elem_mult_load_9 = select i1 %tmp_8, double %tmp_138, double %elem_mult_load_6

ST_103: tmp_38_1 [1/9] 3.21ns
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

ST_103: tmp_38_2 [2/9] 3.21ns
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

ST_103: tmp_38_3 [3/9] 3.21ns
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3


 <State 104>: 3.21ns
ST_104: elem_mult_load_s [1/1] 0.71ns
._crit_edge.124_ifconv:116  %elem_mult_load_s = select i1 %tmp_10, double %tmp_38_1, double %elem_mult_load_15_1

ST_104: tmp_38_2 [1/9] 3.21ns
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

ST_104: tmp_38_3 [2/9] 3.21ns
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3


 <State 105>: 3.21ns
ST_105: elem_mult_load_2 [1/1] 0.71ns
._crit_edge.124_ifconv:118  %elem_mult_load_2 = select i1 %tmp_11, double %tmp_38_2, double %elem_mult_load_15_2

ST_105: tmp_38_3 [1/9] 3.21ns
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3


 <State 106>: 3.21ns
ST_106: elem_mult_load_3 [1/1] 0.71ns
._crit_edge.124_ifconv:120  %elem_mult_load_3 = select i1 %icmp6, double %tmp_38_3, double %elem_mult_load_15_3

ST_106: tmp_31_132 [9/9] 3.21ns
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2


 <State 107>: 3.21ns
ST_107: tmp_31_132 [8/9] 3.21ns
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

ST_107: tmp_32_133 [9/9] 3.21ns
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3


 <State 108>: 3.21ns
ST_108: tmp_31_132 [7/9] 3.21ns
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

ST_108: tmp_32_133 [8/9] 3.21ns
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3


 <State 109>: 3.21ns
ST_109: tmp_31_132 [6/9] 3.21ns
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

ST_109: tmp_32_133 [7/9] 3.21ns
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3


 <State 110>: 3.21ns
ST_110: tmp_31_132 [5/9] 3.21ns
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

ST_110: tmp_32_133 [6/9] 3.21ns
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3


 <State 111>: 3.21ns
ST_111: doutc_0_addr_126 [1/1] 0.00ns
:7  %doutc_0_addr_126 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 0

ST_111: stg_3550 [1/1] 2.05ns
:26  store i32 %dinb_0_load, i32* %doutc_0_addr_126, align 4

ST_111: doutc_1_addr [1/1] 0.00ns
:27  %doutc_1_addr = getelementptr [128 x i32]* %doutc_1, i64 0, i64 0

ST_111: stg_3552 [1/1] 2.05ns
:28  store i32 %dinb_1_load, i32* %doutc_1_addr, align 4

ST_111: doutc_0_addr [1/1] 0.00ns
:29  %doutc_0_addr = getelementptr [128 x i32]* %doutc_0, i64 0, i64 1

ST_111: stg_3554 [1/1] 2.05ns
:30  store i32 %temp, i32* %doutc_0_addr, align 4

ST_111: tmp_31_132 [4/9] 3.21ns
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

ST_111: tmp_32_133 [5/9] 3.21ns
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3


 <State 112>: 3.21ns
ST_112: tmp_31_132 [3/9] 3.21ns
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

ST_112: tmp_32_133 [4/9] 3.21ns
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3


 <State 113>: 3.21ns
ST_113: tmp_31_132 [2/9] 3.21ns
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

ST_113: tmp_32_133 [3/9] 3.21ns
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3


 <State 114>: 3.21ns
ST_114: tmp_31_132 [1/9] 3.21ns
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

ST_114: tmp_32_133 [2/9] 3.21ns
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3


 <State 115>: 3.21ns
ST_115: tmp_32_133 [1/9] 3.21ns
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3


 <State 116>: 3.21ns
ST_116: dot_prod [9/9] 3.21ns
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133


 <State 117>: 3.21ns
ST_117: dot_prod [8/9] 3.21ns
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133


 <State 118>: 3.21ns
ST_118: dot_prod [7/9] 3.21ns
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133


 <State 119>: 3.21ns
ST_119: dot_prod [6/9] 3.21ns
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133


 <State 120>: 3.21ns
ST_120: dot_prod [5/9] 3.21ns
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133


 <State 121>: 3.21ns
ST_121: dot_prod [4/9] 3.21ns
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133


 <State 122>: 3.21ns
ST_122: dot_prod [3/9] 3.21ns
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133


 <State 123>: 3.21ns
ST_123: dot_prod [2/9] 3.21ns
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133


 <State 124>: 3.21ns
ST_124: dot_prod [1/9] 3.21ns
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133


 <State 125>: 3.21ns
ST_125: tmp_33_134 [1/1] 0.00ns
._crit_edge.124_ifconv:124  %tmp_33_134 = bitcast i64 %a_label to double

ST_125: omega [9/9] 3.21ns
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134


 <State 126>: 3.21ns
ST_126: omega [8/9] 3.21ns
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134


 <State 127>: 3.21ns
ST_127: omega [7/9] 3.21ns
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134


 <State 128>: 3.21ns
ST_128: omega [6/9] 3.21ns
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134


 <State 129>: 3.21ns
ST_129: omega [5/9] 3.21ns
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134


 <State 130>: 3.21ns
ST_130: omega [4/9] 3.21ns
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134


 <State 131>: 3.21ns
ST_131: omega [3/9] 3.21ns
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134


 <State 132>: 3.21ns
ST_132: omega [2/9] 3.21ns
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134


 <State 133>: 3.21ns
ST_133: omega [1/9] 3.21ns
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134


 <State 134>: 0.00ns

 <State 135>: 0.00ns

 <State 136>: 0.00ns

 <State 137>: 0.00ns

 <State 138>: 0.00ns

 <State 139>: 0.00ns

 <State 140>: 0.00ns

 <State 141>: 0.00ns

 <State 142>: 0.00ns

 <State 143>: 0.00ns

 <State 144>: 0.00ns

 <State 145>: 0.00ns

 <State 146>: 0.00ns

 <State 147>: 0.00ns

 <State 148>: 0.00ns

 <State 149>: 0.00ns

 <State 150>: 0.00ns

 <State 151>: 0.00ns

 <State 152>: 0.00ns

 <State 153>: 0.00ns

 <State 154>: 0.00ns

 <State 155>: 0.00ns

 <State 156>: 0.00ns

 <State 157>: 0.00ns

 <State 158>: 0.00ns

 <State 159>: 0.00ns

 <State 160>: 0.00ns

 <State 161>: 0.00ns

 <State 162>: 0.00ns

 <State 163>: 0.00ns

 <State 164>: 0.00ns

 <State 165>: 3.06ns
ST_165: a_elem_load [1/1] 0.00ns
._crit_edge.0:0  %a_elem_load = phi double [ undef, %0 ], [ %tmp_s, %1 ]

ST_165: a_elem_load_1 [1/1] 0.00ns
._crit_edge.1:0  %a_elem_load_1 = phi double [ %tmp_1_9, %2 ], [ undef, %._crit_edge.0 ]

ST_165: tmp_139 [10/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_165: tmp_42_1 [10/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1


 <State 166>: 3.06ns
ST_166: a_elem_load_2 [1/1] 0.00ns
._crit_edge.2:0  %a_elem_load_2 = phi double [ %tmp_2_10, %3 ], [ undef, %._crit_edge.1 ]

ST_166: a_elem_load_3 [1/1] 0.00ns
._crit_edge.3:0  %a_elem_load_3 = phi double [ %tmp_3_11, %4 ], [ undef, %._crit_edge.2 ]

ST_166: tmp_139 [9/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_166: tmp_42_1 [9/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

ST_166: tmp_42_2 [10/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_166: tmp_42_3 [10/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3


 <State 167>: 3.06ns
ST_167: a_elem_load_4 [1/1] 0.00ns
._crit_edge.4:0  %a_elem_load_4 = phi double [ %tmp_4_12, %5 ], [ undef, %._crit_edge.3 ]

ST_167: a_elem_load_5 [1/1] 0.00ns
._crit_edge.5:0  %a_elem_load_5 = phi double [ %tmp_5_13, %6 ], [ undef, %._crit_edge.4 ]

ST_167: tmp_139 [8/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_167: tmp_42_1 [8/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

ST_167: tmp_42_2 [9/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_167: tmp_42_3 [9/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

ST_167: tmp_42_4 [10/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_167: tmp_42_5 [10/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5


 <State 168>: 3.06ns
ST_168: a_elem_load_6 [1/1] 0.00ns
._crit_edge.6:0  %a_elem_load_6 = phi double [ %tmp_6_14, %7 ], [ undef, %._crit_edge.5 ]

ST_168: a_elem_load_7 [1/1] 0.00ns
._crit_edge.7:0  %a_elem_load_7 = phi double [ %tmp_7_15, %8 ], [ undef, %._crit_edge.6 ]

ST_168: tmp_139 [7/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_168: tmp_42_1 [7/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

ST_168: tmp_42_2 [8/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_168: tmp_42_3 [8/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

ST_168: tmp_42_4 [9/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_168: tmp_42_5 [9/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

ST_168: tmp_42_6 [10/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_168: tmp_42_7 [10/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7


 <State 169>: 3.06ns
ST_169: a_elem_load_8 [1/1] 0.00ns
._crit_edge.8:0  %a_elem_load_8 = phi double [ %tmp_8_16, %9 ], [ undef, %._crit_edge.7 ]

ST_169: a_elem_load_9 [1/1] 0.00ns
._crit_edge.9:0  %a_elem_load_9 = phi double [ %tmp_9_17, %10 ], [ undef, %._crit_edge.8 ]

ST_169: tmp_139 [6/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_169: tmp_42_1 [6/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

ST_169: tmp_42_2 [7/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_169: tmp_42_3 [7/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

ST_169: tmp_42_4 [8/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_169: tmp_42_5 [8/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

ST_169: tmp_42_6 [9/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_169: tmp_42_7 [9/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

ST_169: tmp_42_8 [10/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_169: tmp_42_9 [10/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9


 <State 170>: 3.06ns
ST_170: a_elem_load_s [1/1] 0.00ns
._crit_edge.10:0  %a_elem_load_s = phi double [ %tmp_s_18, %11 ], [ undef, %._crit_edge.9 ]

ST_170: a_elem_load_10 [1/1] 0.00ns
._crit_edge.11:0  %a_elem_load_10 = phi double [ %tmp_10_19, %12 ], [ undef, %._crit_edge.10 ]

ST_170: tmp_139 [5/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_170: tmp_42_1 [5/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

ST_170: tmp_42_2 [6/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_170: tmp_42_3 [6/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

ST_170: tmp_42_4 [7/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_170: tmp_42_5 [7/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

ST_170: tmp_42_6 [8/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_170: tmp_42_7 [8/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

ST_170: tmp_42_8 [9/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_170: tmp_42_9 [9/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

ST_170: tmp_42_s [10/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_170: tmp_42_10 [10/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10


 <State 171>: 3.06ns
ST_171: a_elem_load_11 [1/1] 0.00ns
._crit_edge.12:0  %a_elem_load_11 = phi double [ %tmp_11_20, %13 ], [ undef, %._crit_edge.11 ]

ST_171: a_elem_load_12 [1/1] 0.00ns
._crit_edge.13:0  %a_elem_load_12 = phi double [ %tmp_12_21, %14 ], [ undef, %._crit_edge.12 ]

ST_171: tmp_139 [4/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_171: tmp_42_1 [4/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

ST_171: tmp_42_2 [5/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_171: tmp_42_3 [5/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

ST_171: tmp_42_4 [6/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_171: tmp_42_5 [6/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

ST_171: tmp_42_6 [7/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_171: tmp_42_7 [7/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

ST_171: tmp_42_8 [8/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_171: tmp_42_9 [8/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

ST_171: tmp_42_s [9/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_171: tmp_42_10 [9/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

ST_171: tmp_42_11 [10/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_171: tmp_42_12 [10/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12


 <State 172>: 3.06ns
ST_172: a_elem_load_13 [1/1] 0.00ns
._crit_edge.14:0  %a_elem_load_13 = phi double [ %tmp_13_22, %15 ], [ undef, %._crit_edge.13 ]

ST_172: a_elem_load_14 [1/1] 0.00ns
._crit_edge.15:0  %a_elem_load_14 = phi double [ %tmp_14_23, %16 ], [ undef, %._crit_edge.14 ]

ST_172: tmp_139 [3/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_172: tmp_42_1 [3/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

ST_172: tmp_42_2 [4/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_172: tmp_42_3 [4/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

ST_172: tmp_42_4 [5/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_172: tmp_42_5 [5/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

ST_172: tmp_42_6 [6/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_172: tmp_42_7 [6/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

ST_172: tmp_42_8 [7/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_172: tmp_42_9 [7/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

ST_172: tmp_42_s [8/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_172: tmp_42_10 [8/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

ST_172: tmp_42_11 [9/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_172: tmp_42_12 [9/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

ST_172: tmp_42_13 [10/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_172: tmp_42_14 [10/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14


 <State 173>: 3.06ns
ST_173: a_elem_load_15 [1/1] 0.00ns
._crit_edge.16:0  %a_elem_load_15 = phi double [ %tmp_15_24, %17 ], [ undef, %._crit_edge.15 ]

ST_173: a_elem_load_16 [1/1] 0.00ns
._crit_edge.17:0  %a_elem_load_16 = phi double [ %tmp_16_25, %18 ], [ undef, %._crit_edge.16 ]

ST_173: tmp_139 [2/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_173: tmp_42_1 [2/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

ST_173: tmp_42_2 [3/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_173: tmp_42_3 [3/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

ST_173: tmp_42_4 [4/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_173: tmp_42_5 [4/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

ST_173: tmp_42_6 [5/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_173: tmp_42_7 [5/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

ST_173: tmp_42_8 [6/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_173: tmp_42_9 [6/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

ST_173: tmp_42_s [7/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_173: tmp_42_10 [7/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

ST_173: tmp_42_11 [8/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_173: tmp_42_12 [8/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

ST_173: tmp_42_13 [9/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_173: tmp_42_14 [9/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

ST_173: tmp_42_15 [10/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_173: tmp_42_16 [10/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16


 <State 174>: 3.06ns
ST_174: a_elem_load_17 [1/1] 0.00ns
._crit_edge.18:0  %a_elem_load_17 = phi double [ %tmp_17_26, %19 ], [ undef, %._crit_edge.17 ]

ST_174: a_elem_load_18 [1/1] 0.00ns
._crit_edge.19:0  %a_elem_load_18 = phi double [ %tmp_18_27, %20 ], [ undef, %._crit_edge.18 ]

ST_174: tmp_139 [1/10] 3.06ns
:0  %tmp_139 = fmul double %omega, %a_elem_load

ST_174: tmp_42_1 [1/10] 3.06ns
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

ST_174: tmp_42_2 [2/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_174: tmp_42_3 [2/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

ST_174: tmp_42_4 [3/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_174: tmp_42_5 [3/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

ST_174: tmp_42_6 [4/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_174: tmp_42_7 [4/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

ST_174: tmp_42_8 [5/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_174: tmp_42_9 [5/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

ST_174: tmp_42_s [6/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_174: tmp_42_10 [6/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

ST_174: tmp_42_11 [7/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_174: tmp_42_12 [7/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

ST_174: tmp_42_13 [8/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_174: tmp_42_14 [8/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

ST_174: tmp_42_15 [9/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_174: tmp_42_16 [9/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

ST_174: tmp_42_17 [10/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_174: tmp_42_18 [10/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18


 <State 175>: 3.06ns
ST_175: a_elem_load_19 [1/1] 0.00ns
._crit_edge.20:0  %a_elem_load_19 = phi double [ %tmp_19_28, %21 ], [ undef, %._crit_edge.19 ]

ST_175: a_elem_load_20 [1/1] 0.00ns
._crit_edge.21:0  %a_elem_load_20 = phi double [ %tmp_20_29, %22 ], [ undef, %._crit_edge.20 ]

ST_175: tmpc [1/1] 0.00ns
:1  %tmpc = bitcast double %tmp_139 to i64

ST_175: c_elem [1/1] 1.45ns
:2  %c_elem = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc)

ST_175: tmp_143 [1/1] 0.00ns
:3  %tmp_143 = trunc i64 %c_elem to i32

ST_175: tmp_141 [1/1] 0.00ns
:6  %tmp_141 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem, i32 32, i32 63)

ST_175: tmpc_1 [1/1] 0.00ns
:1  %tmpc_1 = bitcast double %tmp_42_1 to i64

ST_175: c_elem_1 [1/1] 1.45ns
:2  %c_elem_1 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_1)

ST_175: tmp_144 [1/1] 0.00ns
:3  %tmp_144 = trunc i64 %c_elem_1 to i32

ST_175: tmp_48_1 [1/1] 0.00ns
:6  %tmp_48_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_1, i32 32, i32 63)

ST_175: tmp_42_2 [1/10] 3.06ns
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

ST_175: tmp_42_3 [1/10] 3.06ns
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

ST_175: tmp_42_4 [2/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_175: tmp_42_5 [2/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

ST_175: tmp_42_6 [3/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_175: tmp_42_7 [3/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

ST_175: tmp_42_8 [4/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_175: tmp_42_9 [4/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

ST_175: tmp_42_s [5/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_175: tmp_42_10 [5/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

ST_175: tmp_42_11 [6/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_175: tmp_42_12 [6/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

ST_175: tmp_42_13 [7/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_175: tmp_42_14 [7/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

ST_175: tmp_42_15 [8/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_175: tmp_42_16 [8/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

ST_175: tmp_42_17 [9/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_175: tmp_42_18 [9/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

ST_175: tmp_42_19 [10/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_175: tmp_42_20 [10/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20


 <State 176>: 3.06ns
ST_176: a_elem_load_21 [1/1] 0.00ns
._crit_edge.22:0  %a_elem_load_21 = phi double [ %tmp_21_31, %23 ], [ undef, %._crit_edge.21 ]

ST_176: a_elem_load_22 [1/1] 0.00ns
._crit_edge.23:0  %a_elem_load_22 = phi double [ %tmp_22_33, %24 ], [ undef, %._crit_edge.22 ]

ST_176: doutc_1_addr_1 [1/1] 0.00ns
:4  %doutc_1_addr_1 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 1

ST_176: stg_3746 [1/1] 2.05ns
:5  store i32 %tmp_143, i32* %doutc_1_addr_1, align 4

ST_176: doutc_0_addr_1 [1/1] 0.00ns
:7  %doutc_0_addr_1 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 2

ST_176: stg_3748 [1/1] 2.05ns
:8  store i32 %tmp_141, i32* %doutc_0_addr_1, align 4

ST_176: stg_3749 [1/1] 0.00ns
:9  br label %._crit_edge25.0

ST_176: doutc_1_addr_2 [1/1] 0.00ns
:4  %doutc_1_addr_2 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 2

ST_176: stg_3751 [1/1] 2.05ns
:5  store i32 %tmp_144, i32* %doutc_1_addr_2, align 4

ST_176: doutc_0_addr_2 [1/1] 0.00ns
:7  %doutc_0_addr_2 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 3

ST_176: stg_3753 [1/1] 2.05ns
:8  store i32 %tmp_48_1, i32* %doutc_0_addr_2, align 4

ST_176: stg_3754 [1/1] 0.00ns
:9  br label %._crit_edge25.1

ST_176: tmpc_2 [1/1] 0.00ns
:1  %tmpc_2 = bitcast double %tmp_42_2 to i64

ST_176: c_elem_2 [1/1] 1.45ns
:2  %c_elem_2 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_2)

ST_176: tmp_145 [1/1] 0.00ns
:3  %tmp_145 = trunc i64 %c_elem_2 to i32

ST_176: tmp_48_2 [1/1] 0.00ns
:6  %tmp_48_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_2, i32 32, i32 63)

ST_176: tmpc_3 [1/1] 0.00ns
:1  %tmpc_3 = bitcast double %tmp_42_3 to i64

ST_176: c_elem_3 [1/1] 1.45ns
:2  %c_elem_3 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_3)

ST_176: tmp_146 [1/1] 0.00ns
:3  %tmp_146 = trunc i64 %c_elem_3 to i32

ST_176: tmp_48_3 [1/1] 0.00ns
:6  %tmp_48_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_3, i32 32, i32 63)

ST_176: tmp_42_4 [1/10] 3.06ns
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

ST_176: tmp_42_5 [1/10] 3.06ns
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

ST_176: tmp_42_6 [2/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_176: tmp_42_7 [2/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

ST_176: tmp_42_8 [3/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_176: tmp_42_9 [3/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

ST_176: tmp_42_s [4/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_176: tmp_42_10 [4/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

ST_176: tmp_42_11 [5/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_176: tmp_42_12 [5/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

ST_176: tmp_42_13 [6/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_176: tmp_42_14 [6/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

ST_176: tmp_42_15 [7/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_176: tmp_42_16 [7/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

ST_176: tmp_42_17 [8/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_176: tmp_42_18 [8/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

ST_176: tmp_42_19 [9/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_176: tmp_42_20 [9/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

ST_176: tmp_42_21 [10/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_176: tmp_42_22 [10/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22


 <State 177>: 3.06ns
ST_177: a_elem_load_23 [1/1] 0.00ns
._crit_edge.24:0  %a_elem_load_23 = phi double [ %tmp_23_34, %25 ], [ undef, %._crit_edge.23 ]

ST_177: a_elem_load_24 [1/1] 0.00ns
._crit_edge.25:0  %a_elem_load_24 = phi double [ %tmp_24_35, %26 ], [ undef, %._crit_edge.24 ]

ST_177: doutc_1_addr_3 [1/1] 0.00ns
:4  %doutc_1_addr_3 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 3

ST_177: stg_3786 [1/1] 2.05ns
:5  store i32 %tmp_145, i32* %doutc_1_addr_3, align 4

ST_177: doutc_0_addr_3 [1/1] 0.00ns
:7  %doutc_0_addr_3 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 4

ST_177: stg_3788 [1/1] 2.05ns
:8  store i32 %tmp_48_2, i32* %doutc_0_addr_3, align 4

ST_177: stg_3789 [1/1] 0.00ns
:9  br label %._crit_edge25.2

ST_177: doutc_1_addr_4 [1/1] 0.00ns
:4  %doutc_1_addr_4 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 4

ST_177: stg_3791 [1/1] 2.05ns
:5  store i32 %tmp_146, i32* %doutc_1_addr_4, align 4

ST_177: doutc_0_addr_4 [1/1] 0.00ns
:7  %doutc_0_addr_4 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 5

ST_177: stg_3793 [1/1] 2.05ns
:8  store i32 %tmp_48_3, i32* %doutc_0_addr_4, align 4

ST_177: stg_3794 [1/1] 0.00ns
:9  br label %._crit_edge25.3

ST_177: tmpc_4 [1/1] 0.00ns
:1  %tmpc_4 = bitcast double %tmp_42_4 to i64

ST_177: c_elem_4 [1/1] 1.45ns
:2  %c_elem_4 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_4)

ST_177: tmp_147 [1/1] 0.00ns
:3  %tmp_147 = trunc i64 %c_elem_4 to i32

ST_177: tmp_48_4 [1/1] 0.00ns
:6  %tmp_48_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_4, i32 32, i32 63)

ST_177: tmpc_5 [1/1] 0.00ns
:1  %tmpc_5 = bitcast double %tmp_42_5 to i64

ST_177: c_elem_5 [1/1] 1.45ns
:2  %c_elem_5 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_5)

ST_177: tmp_148 [1/1] 0.00ns
:3  %tmp_148 = trunc i64 %c_elem_5 to i32

ST_177: tmp_48_5 [1/1] 0.00ns
:6  %tmp_48_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_5, i32 32, i32 63)

ST_177: tmp_42_6 [1/10] 3.06ns
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

ST_177: tmp_42_7 [1/10] 3.06ns
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

ST_177: tmp_42_8 [2/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_177: tmp_42_9 [2/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

ST_177: tmp_42_s [3/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_177: tmp_42_10 [3/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

ST_177: tmp_42_11 [4/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_177: tmp_42_12 [4/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

ST_177: tmp_42_13 [5/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_177: tmp_42_14 [5/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

ST_177: tmp_42_15 [6/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_177: tmp_42_16 [6/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

ST_177: tmp_42_17 [7/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_177: tmp_42_18 [7/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

ST_177: tmp_42_19 [8/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_177: tmp_42_20 [8/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

ST_177: tmp_42_21 [9/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_177: tmp_42_22 [9/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

ST_177: tmp_42_23 [10/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_177: tmp_42_24 [10/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24


 <State 178>: 3.06ns
ST_178: a_elem_load_25 [1/1] 0.00ns
._crit_edge.26:0  %a_elem_load_25 = phi double [ %tmp_25_36, %27 ], [ undef, %._crit_edge.25 ]

ST_178: a_elem_load_26 [1/1] 0.00ns
._crit_edge.27:0  %a_elem_load_26 = phi double [ %tmp_26_37, %28 ], [ undef, %._crit_edge.26 ]

ST_178: doutc_1_addr_5 [1/1] 0.00ns
:4  %doutc_1_addr_5 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 5

ST_178: stg_3826 [1/1] 2.05ns
:5  store i32 %tmp_147, i32* %doutc_1_addr_5, align 4

ST_178: doutc_0_addr_5 [1/1] 0.00ns
:7  %doutc_0_addr_5 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 6

ST_178: stg_3828 [1/1] 2.05ns
:8  store i32 %tmp_48_4, i32* %doutc_0_addr_5, align 4

ST_178: stg_3829 [1/1] 0.00ns
:9  br label %._crit_edge25.4

ST_178: doutc_1_addr_6 [1/1] 0.00ns
:4  %doutc_1_addr_6 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 6

ST_178: stg_3831 [1/1] 2.05ns
:5  store i32 %tmp_148, i32* %doutc_1_addr_6, align 4

ST_178: doutc_0_addr_6 [1/1] 0.00ns
:7  %doutc_0_addr_6 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 7

ST_178: stg_3833 [1/1] 2.05ns
:8  store i32 %tmp_48_5, i32* %doutc_0_addr_6, align 4

ST_178: stg_3834 [1/1] 0.00ns
:9  br label %._crit_edge25.5

ST_178: tmpc_6 [1/1] 0.00ns
:1  %tmpc_6 = bitcast double %tmp_42_6 to i64

ST_178: c_elem_6 [1/1] 1.45ns
:2  %c_elem_6 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_6)

ST_178: tmp_149 [1/1] 0.00ns
:3  %tmp_149 = trunc i64 %c_elem_6 to i32

ST_178: tmp_48_6 [1/1] 0.00ns
:6  %tmp_48_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_6, i32 32, i32 63)

ST_178: tmpc_7 [1/1] 0.00ns
:1  %tmpc_7 = bitcast double %tmp_42_7 to i64

ST_178: c_elem_7 [1/1] 1.45ns
:2  %c_elem_7 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_7)

ST_178: tmp_150 [1/1] 0.00ns
:3  %tmp_150 = trunc i64 %c_elem_7 to i32

ST_178: tmp_48_7 [1/1] 0.00ns
:6  %tmp_48_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_7, i32 32, i32 63)

ST_178: tmp_42_8 [1/10] 3.06ns
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

ST_178: tmp_42_9 [1/10] 3.06ns
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

ST_178: tmp_42_s [2/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_178: tmp_42_10 [2/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

ST_178: tmp_42_11 [3/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_178: tmp_42_12 [3/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

ST_178: tmp_42_13 [4/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_178: tmp_42_14 [4/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

ST_178: tmp_42_15 [5/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_178: tmp_42_16 [5/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

ST_178: tmp_42_17 [6/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_178: tmp_42_18 [6/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

ST_178: tmp_42_19 [7/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_178: tmp_42_20 [7/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

ST_178: tmp_42_21 [8/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_178: tmp_42_22 [8/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

ST_178: tmp_42_23 [9/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_178: tmp_42_24 [9/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

ST_178: tmp_42_25 [10/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_178: tmp_42_26 [10/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26


 <State 179>: 3.06ns
ST_179: a_elem_load_27 [1/1] 0.00ns
._crit_edge.28:0  %a_elem_load_27 = phi double [ %tmp_27_38, %29 ], [ undef, %._crit_edge.27 ]

ST_179: a_elem_load_28 [1/1] 0.00ns
._crit_edge.29:0  %a_elem_load_28 = phi double [ %tmp_28_39, %30 ], [ undef, %._crit_edge.28 ]

ST_179: doutc_1_addr_7 [1/1] 0.00ns
:4  %doutc_1_addr_7 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 7

ST_179: stg_3866 [1/1] 2.05ns
:5  store i32 %tmp_149, i32* %doutc_1_addr_7, align 4

ST_179: doutc_0_addr_7 [1/1] 0.00ns
:7  %doutc_0_addr_7 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 8

ST_179: stg_3868 [1/1] 2.05ns
:8  store i32 %tmp_48_6, i32* %doutc_0_addr_7, align 4

ST_179: stg_3869 [1/1] 0.00ns
:9  br label %._crit_edge25.6

ST_179: doutc_1_addr_8 [1/1] 0.00ns
:4  %doutc_1_addr_8 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 8

ST_179: stg_3871 [1/1] 2.05ns
:5  store i32 %tmp_150, i32* %doutc_1_addr_8, align 4

ST_179: doutc_0_addr_8 [1/1] 0.00ns
:7  %doutc_0_addr_8 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 9

ST_179: stg_3873 [1/1] 2.05ns
:8  store i32 %tmp_48_7, i32* %doutc_0_addr_8, align 4

ST_179: stg_3874 [1/1] 0.00ns
:9  br label %._crit_edge25.7

ST_179: tmpc_8 [1/1] 0.00ns
:1  %tmpc_8 = bitcast double %tmp_42_8 to i64

ST_179: c_elem_8 [1/1] 1.45ns
:2  %c_elem_8 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_8)

ST_179: tmp_151 [1/1] 0.00ns
:3  %tmp_151 = trunc i64 %c_elem_8 to i32

ST_179: tmp_48_8 [1/1] 0.00ns
:6  %tmp_48_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_8, i32 32, i32 63)

ST_179: tmpc_9 [1/1] 0.00ns
:1  %tmpc_9 = bitcast double %tmp_42_9 to i64

ST_179: c_elem_9 [1/1] 1.45ns
:2  %c_elem_9 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_9)

ST_179: tmp_152 [1/1] 0.00ns
:3  %tmp_152 = trunc i64 %c_elem_9 to i32

ST_179: tmp_48_9 [1/1] 0.00ns
:6  %tmp_48_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_9, i32 32, i32 63)

ST_179: tmp_42_s [1/10] 3.06ns
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

ST_179: tmp_42_10 [1/10] 3.06ns
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

ST_179: tmp_42_11 [2/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_179: tmp_42_12 [2/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

ST_179: tmp_42_13 [3/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_179: tmp_42_14 [3/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

ST_179: tmp_42_15 [4/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_179: tmp_42_16 [4/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

ST_179: tmp_42_17 [5/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_179: tmp_42_18 [5/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

ST_179: tmp_42_19 [6/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_179: tmp_42_20 [6/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

ST_179: tmp_42_21 [7/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_179: tmp_42_22 [7/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

ST_179: tmp_42_23 [8/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_179: tmp_42_24 [8/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

ST_179: tmp_42_25 [9/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_179: tmp_42_26 [9/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

ST_179: tmp_42_27 [10/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_179: tmp_42_28 [10/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28


 <State 180>: 3.06ns
ST_180: a_elem_load_29 [1/1] 0.00ns
._crit_edge.30:0  %a_elem_load_29 = phi double [ %tmp_29_40, %31 ], [ undef, %._crit_edge.29 ]

ST_180: a_elem_load_30 [1/1] 0.00ns
._crit_edge.31:0  %a_elem_load_30 = phi double [ %tmp_30_41, %32 ], [ undef, %._crit_edge.30 ]

ST_180: doutc_1_addr_9 [1/1] 0.00ns
:4  %doutc_1_addr_9 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 9

ST_180: stg_3906 [1/1] 2.05ns
:5  store i32 %tmp_151, i32* %doutc_1_addr_9, align 4

ST_180: doutc_0_addr_9 [1/1] 0.00ns
:7  %doutc_0_addr_9 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 10

ST_180: stg_3908 [1/1] 2.05ns
:8  store i32 %tmp_48_8, i32* %doutc_0_addr_9, align 4

ST_180: stg_3909 [1/1] 0.00ns
:9  br label %._crit_edge25.8

ST_180: doutc_1_addr_10 [1/1] 0.00ns
:4  %doutc_1_addr_10 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 10

ST_180: stg_3911 [1/1] 2.05ns
:5  store i32 %tmp_152, i32* %doutc_1_addr_10, align 4

ST_180: doutc_0_addr_10 [1/1] 0.00ns
:7  %doutc_0_addr_10 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 11

ST_180: stg_3913 [1/1] 2.05ns
:8  store i32 %tmp_48_9, i32* %doutc_0_addr_10, align 4

ST_180: stg_3914 [1/1] 0.00ns
:9  br label %._crit_edge25.9

ST_180: tmpc_s [1/1] 0.00ns
:1  %tmpc_s = bitcast double %tmp_42_s to i64

ST_180: c_elem_s [1/1] 1.45ns
:2  %c_elem_s = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_s)

ST_180: tmp_153 [1/1] 0.00ns
:3  %tmp_153 = trunc i64 %c_elem_s to i32

ST_180: tmp_48_s [1/1] 0.00ns
:6  %tmp_48_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_s, i32 32, i32 63)

ST_180: tmpc_10 [1/1] 0.00ns
:1  %tmpc_10 = bitcast double %tmp_42_10 to i64

ST_180: c_elem_10 [1/1] 1.45ns
:2  %c_elem_10 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_10)

ST_180: tmp_154 [1/1] 0.00ns
:3  %tmp_154 = trunc i64 %c_elem_10 to i32

ST_180: tmp_48_10 [1/1] 0.00ns
:6  %tmp_48_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_10, i32 32, i32 63)

ST_180: tmp_42_11 [1/10] 3.06ns
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

ST_180: tmp_42_12 [1/10] 3.06ns
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

ST_180: tmp_42_13 [2/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_180: tmp_42_14 [2/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

ST_180: tmp_42_15 [3/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_180: tmp_42_16 [3/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

ST_180: tmp_42_17 [4/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_180: tmp_42_18 [4/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

ST_180: tmp_42_19 [5/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_180: tmp_42_20 [5/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

ST_180: tmp_42_21 [6/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_180: tmp_42_22 [6/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

ST_180: tmp_42_23 [7/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_180: tmp_42_24 [7/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

ST_180: tmp_42_25 [8/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_180: tmp_42_26 [8/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

ST_180: tmp_42_27 [9/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_180: tmp_42_28 [9/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

ST_180: tmp_42_29 [10/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_180: tmp_42_30 [10/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30


 <State 181>: 3.06ns
ST_181: a_elem_load_31 [1/1] 0.00ns
._crit_edge.32:0  %a_elem_load_31 = phi double [ %tmp_31, %33 ], [ undef, %._crit_edge.31 ]

ST_181: a_elem_load_32 [1/1] 0.00ns
._crit_edge.33:0  %a_elem_load_32 = phi double [ %tmp_32, %34 ], [ undef, %._crit_edge.32 ]

ST_181: doutc_1_addr_11 [1/1] 0.00ns
:4  %doutc_1_addr_11 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 11

ST_181: stg_3946 [1/1] 2.05ns
:5  store i32 %tmp_153, i32* %doutc_1_addr_11, align 4

ST_181: doutc_0_addr_11 [1/1] 0.00ns
:7  %doutc_0_addr_11 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 12

ST_181: stg_3948 [1/1] 2.05ns
:8  store i32 %tmp_48_s, i32* %doutc_0_addr_11, align 4

ST_181: stg_3949 [1/1] 0.00ns
:9  br label %._crit_edge25.10

ST_181: doutc_1_addr_12 [1/1] 0.00ns
:4  %doutc_1_addr_12 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 12

ST_181: stg_3951 [1/1] 2.05ns
:5  store i32 %tmp_154, i32* %doutc_1_addr_12, align 4

ST_181: doutc_0_addr_12 [1/1] 0.00ns
:7  %doutc_0_addr_12 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 13

ST_181: stg_3953 [1/1] 2.05ns
:8  store i32 %tmp_48_10, i32* %doutc_0_addr_12, align 4

ST_181: stg_3954 [1/1] 0.00ns
:9  br label %._crit_edge25.11

ST_181: tmpc_11 [1/1] 0.00ns
:1  %tmpc_11 = bitcast double %tmp_42_11 to i64

ST_181: c_elem_11 [1/1] 1.45ns
:2  %c_elem_11 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_11)

ST_181: tmp_155 [1/1] 0.00ns
:3  %tmp_155 = trunc i64 %c_elem_11 to i32

ST_181: tmp_48_11 [1/1] 0.00ns
:6  %tmp_48_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_11, i32 32, i32 63)

ST_181: tmpc_12 [1/1] 0.00ns
:1  %tmpc_12 = bitcast double %tmp_42_12 to i64

ST_181: c_elem_12 [1/1] 1.45ns
:2  %c_elem_12 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_12)

ST_181: tmp_156 [1/1] 0.00ns
:3  %tmp_156 = trunc i64 %c_elem_12 to i32

ST_181: tmp_48_12 [1/1] 0.00ns
:6  %tmp_48_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_12, i32 32, i32 63)

ST_181: tmp_42_13 [1/10] 3.06ns
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

ST_181: tmp_42_14 [1/10] 3.06ns
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

ST_181: tmp_42_15 [2/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_181: tmp_42_16 [2/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

ST_181: tmp_42_17 [3/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_181: tmp_42_18 [3/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

ST_181: tmp_42_19 [4/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_181: tmp_42_20 [4/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

ST_181: tmp_42_21 [5/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_181: tmp_42_22 [5/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

ST_181: tmp_42_23 [6/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_181: tmp_42_24 [6/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

ST_181: tmp_42_25 [7/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_181: tmp_42_26 [7/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

ST_181: tmp_42_27 [8/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_181: tmp_42_28 [8/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

ST_181: tmp_42_29 [9/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_181: tmp_42_30 [9/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

ST_181: tmp_42_31 [10/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_181: tmp_42_32 [10/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32


 <State 182>: 3.06ns
ST_182: a_elem_load_33 [1/1] 0.00ns
._crit_edge.34:0  %a_elem_load_33 = phi double [ %tmp_33, %35 ], [ undef, %._crit_edge.33 ]

ST_182: a_elem_load_34 [1/1] 0.00ns
._crit_edge.35:0  %a_elem_load_34 = phi double [ %tmp_34_42, %36 ], [ undef, %._crit_edge.34 ]

ST_182: doutc_1_addr_13 [1/1] 0.00ns
:4  %doutc_1_addr_13 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 13

ST_182: stg_3986 [1/1] 2.05ns
:5  store i32 %tmp_155, i32* %doutc_1_addr_13, align 4

ST_182: doutc_0_addr_13 [1/1] 0.00ns
:7  %doutc_0_addr_13 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 14

ST_182: stg_3988 [1/1] 2.05ns
:8  store i32 %tmp_48_11, i32* %doutc_0_addr_13, align 4

ST_182: stg_3989 [1/1] 0.00ns
:9  br label %._crit_edge25.12

ST_182: doutc_1_addr_14 [1/1] 0.00ns
:4  %doutc_1_addr_14 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 14

ST_182: stg_3991 [1/1] 2.05ns
:5  store i32 %tmp_156, i32* %doutc_1_addr_14, align 4

ST_182: doutc_0_addr_14 [1/1] 0.00ns
:7  %doutc_0_addr_14 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 15

ST_182: stg_3993 [1/1] 2.05ns
:8  store i32 %tmp_48_12, i32* %doutc_0_addr_14, align 4

ST_182: stg_3994 [1/1] 0.00ns
:9  br label %._crit_edge25.13

ST_182: tmpc_13 [1/1] 0.00ns
:1  %tmpc_13 = bitcast double %tmp_42_13 to i64

ST_182: c_elem_13 [1/1] 1.45ns
:2  %c_elem_13 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_13)

ST_182: tmp_157 [1/1] 0.00ns
:3  %tmp_157 = trunc i64 %c_elem_13 to i32

ST_182: tmp_48_13 [1/1] 0.00ns
:6  %tmp_48_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_13, i32 32, i32 63)

ST_182: tmpc_14 [1/1] 0.00ns
:1  %tmpc_14 = bitcast double %tmp_42_14 to i64

ST_182: c_elem_14 [1/1] 1.45ns
:2  %c_elem_14 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_14)

ST_182: tmp_158 [1/1] 0.00ns
:3  %tmp_158 = trunc i64 %c_elem_14 to i32

ST_182: tmp_48_14 [1/1] 0.00ns
:6  %tmp_48_14 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_14, i32 32, i32 63)

ST_182: tmp_42_15 [1/10] 3.06ns
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

ST_182: tmp_42_16 [1/10] 3.06ns
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

ST_182: tmp_42_17 [2/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_182: tmp_42_18 [2/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

ST_182: tmp_42_19 [3/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_182: tmp_42_20 [3/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

ST_182: tmp_42_21 [4/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_182: tmp_42_22 [4/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

ST_182: tmp_42_23 [5/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_182: tmp_42_24 [5/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

ST_182: tmp_42_25 [6/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_182: tmp_42_26 [6/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

ST_182: tmp_42_27 [7/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_182: tmp_42_28 [7/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

ST_182: tmp_42_29 [8/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_182: tmp_42_30 [8/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

ST_182: tmp_42_31 [9/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_182: tmp_42_32 [9/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

ST_182: tmp_42_33 [10/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_182: tmp_42_34 [10/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34


 <State 183>: 3.06ns
ST_183: a_elem_load_35 [1/1] 0.00ns
._crit_edge.36:0  %a_elem_load_35 = phi double [ %tmp_35_43, %37 ], [ undef, %._crit_edge.35 ]

ST_183: a_elem_load_36 [1/1] 0.00ns
._crit_edge.37:0  %a_elem_load_36 = phi double [ %tmp_36_44, %38 ], [ undef, %._crit_edge.36 ]

ST_183: doutc_1_addr_15 [1/1] 0.00ns
:4  %doutc_1_addr_15 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 15

ST_183: stg_4026 [1/1] 2.05ns
:5  store i32 %tmp_157, i32* %doutc_1_addr_15, align 4

ST_183: doutc_0_addr_15 [1/1] 0.00ns
:7  %doutc_0_addr_15 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 16

ST_183: stg_4028 [1/1] 2.05ns
:8  store i32 %tmp_48_13, i32* %doutc_0_addr_15, align 4

ST_183: stg_4029 [1/1] 0.00ns
:9  br label %._crit_edge25.14

ST_183: doutc_1_addr_16 [1/1] 0.00ns
:4  %doutc_1_addr_16 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 16

ST_183: stg_4031 [1/1] 2.05ns
:5  store i32 %tmp_158, i32* %doutc_1_addr_16, align 4

ST_183: doutc_0_addr_16 [1/1] 0.00ns
:7  %doutc_0_addr_16 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 17

ST_183: stg_4033 [1/1] 2.05ns
:8  store i32 %tmp_48_14, i32* %doutc_0_addr_16, align 4

ST_183: stg_4034 [1/1] 0.00ns
:9  br label %._crit_edge25.15

ST_183: tmpc_15 [1/1] 0.00ns
:1  %tmpc_15 = bitcast double %tmp_42_15 to i64

ST_183: c_elem_15 [1/1] 1.45ns
:2  %c_elem_15 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_15)

ST_183: tmp_159 [1/1] 0.00ns
:3  %tmp_159 = trunc i64 %c_elem_15 to i32

ST_183: tmp_48_15 [1/1] 0.00ns
:6  %tmp_48_15 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_15, i32 32, i32 63)

ST_183: tmpc_16 [1/1] 0.00ns
:1  %tmpc_16 = bitcast double %tmp_42_16 to i64

ST_183: c_elem_16 [1/1] 1.45ns
:2  %c_elem_16 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_16)

ST_183: tmp_160 [1/1] 0.00ns
:3  %tmp_160 = trunc i64 %c_elem_16 to i32

ST_183: tmp_48_16 [1/1] 0.00ns
:6  %tmp_48_16 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_16, i32 32, i32 63)

ST_183: tmp_42_17 [1/10] 3.06ns
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

ST_183: tmp_42_18 [1/10] 3.06ns
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

ST_183: tmp_42_19 [2/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_183: tmp_42_20 [2/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

ST_183: tmp_42_21 [3/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_183: tmp_42_22 [3/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

ST_183: tmp_42_23 [4/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_183: tmp_42_24 [4/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

ST_183: tmp_42_25 [5/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_183: tmp_42_26 [5/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

ST_183: tmp_42_27 [6/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_183: tmp_42_28 [6/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

ST_183: tmp_42_29 [7/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_183: tmp_42_30 [7/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

ST_183: tmp_42_31 [8/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_183: tmp_42_32 [8/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

ST_183: tmp_42_33 [9/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_183: tmp_42_34 [9/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

ST_183: tmp_42_35 [10/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_183: tmp_42_36 [10/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36


 <State 184>: 3.06ns
ST_184: a_elem_load_37 [1/1] 0.00ns
._crit_edge.38:0  %a_elem_load_37 = phi double [ %tmp_37_45, %39 ], [ undef, %._crit_edge.37 ]

ST_184: a_elem_load_38 [1/1] 0.00ns
._crit_edge.39:0  %a_elem_load_38 = phi double [ %tmp_38_46, %40 ], [ undef, %._crit_edge.38 ]

ST_184: doutc_1_addr_17 [1/1] 0.00ns
:4  %doutc_1_addr_17 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 17

ST_184: stg_4066 [1/1] 2.05ns
:5  store i32 %tmp_159, i32* %doutc_1_addr_17, align 4

ST_184: doutc_0_addr_17 [1/1] 0.00ns
:7  %doutc_0_addr_17 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 18

ST_184: stg_4068 [1/1] 2.05ns
:8  store i32 %tmp_48_15, i32* %doutc_0_addr_17, align 4

ST_184: stg_4069 [1/1] 0.00ns
:9  br label %._crit_edge25.16

ST_184: doutc_1_addr_18 [1/1] 0.00ns
:4  %doutc_1_addr_18 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 18

ST_184: stg_4071 [1/1] 2.05ns
:5  store i32 %tmp_160, i32* %doutc_1_addr_18, align 4

ST_184: doutc_0_addr_18 [1/1] 0.00ns
:7  %doutc_0_addr_18 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 19

ST_184: stg_4073 [1/1] 2.05ns
:8  store i32 %tmp_48_16, i32* %doutc_0_addr_18, align 4

ST_184: stg_4074 [1/1] 0.00ns
:9  br label %._crit_edge25.17

ST_184: tmpc_17 [1/1] 0.00ns
:1  %tmpc_17 = bitcast double %tmp_42_17 to i64

ST_184: c_elem_17 [1/1] 1.45ns
:2  %c_elem_17 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_17)

ST_184: tmp_161 [1/1] 0.00ns
:3  %tmp_161 = trunc i64 %c_elem_17 to i32

ST_184: tmp_48_17 [1/1] 0.00ns
:6  %tmp_48_17 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_17, i32 32, i32 63)

ST_184: tmpc_18 [1/1] 0.00ns
:1  %tmpc_18 = bitcast double %tmp_42_18 to i64

ST_184: c_elem_18 [1/1] 1.45ns
:2  %c_elem_18 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_18)

ST_184: tmp_162 [1/1] 0.00ns
:3  %tmp_162 = trunc i64 %c_elem_18 to i32

ST_184: tmp_48_18 [1/1] 0.00ns
:6  %tmp_48_18 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_18, i32 32, i32 63)

ST_184: tmp_42_19 [1/10] 3.06ns
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

ST_184: tmp_42_20 [1/10] 3.06ns
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

ST_184: tmp_42_21 [2/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_184: tmp_42_22 [2/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

ST_184: tmp_42_23 [3/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_184: tmp_42_24 [3/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

ST_184: tmp_42_25 [4/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_184: tmp_42_26 [4/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

ST_184: tmp_42_27 [5/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_184: tmp_42_28 [5/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

ST_184: tmp_42_29 [6/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_184: tmp_42_30 [6/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

ST_184: tmp_42_31 [7/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_184: tmp_42_32 [7/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

ST_184: tmp_42_33 [8/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_184: tmp_42_34 [8/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

ST_184: tmp_42_35 [9/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_184: tmp_42_36 [9/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

ST_184: tmp_42_37 [10/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_184: tmp_42_38 [10/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38


 <State 185>: 3.06ns
ST_185: a_elem_load_39 [1/1] 0.00ns
._crit_edge.40:0  %a_elem_load_39 = phi double [ %tmp_39_47, %41 ], [ undef, %._crit_edge.39 ]

ST_185: a_elem_load_40 [1/1] 0.00ns
._crit_edge.41:0  %a_elem_load_40 = phi double [ %tmp_40_48, %42 ], [ undef, %._crit_edge.40 ]

ST_185: doutc_1_addr_19 [1/1] 0.00ns
:4  %doutc_1_addr_19 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 19

ST_185: stg_4106 [1/1] 2.05ns
:5  store i32 %tmp_161, i32* %doutc_1_addr_19, align 4

ST_185: doutc_0_addr_19 [1/1] 0.00ns
:7  %doutc_0_addr_19 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 20

ST_185: stg_4108 [1/1] 2.05ns
:8  store i32 %tmp_48_17, i32* %doutc_0_addr_19, align 4

ST_185: stg_4109 [1/1] 0.00ns
:9  br label %._crit_edge25.18

ST_185: doutc_1_addr_20 [1/1] 0.00ns
:4  %doutc_1_addr_20 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 20

ST_185: stg_4111 [1/1] 2.05ns
:5  store i32 %tmp_162, i32* %doutc_1_addr_20, align 4

ST_185: doutc_0_addr_20 [1/1] 0.00ns
:7  %doutc_0_addr_20 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 21

ST_185: stg_4113 [1/1] 2.05ns
:8  store i32 %tmp_48_18, i32* %doutc_0_addr_20, align 4

ST_185: stg_4114 [1/1] 0.00ns
:9  br label %._crit_edge25.19

ST_185: tmpc_19 [1/1] 0.00ns
:1  %tmpc_19 = bitcast double %tmp_42_19 to i64

ST_185: c_elem_19 [1/1] 1.45ns
:2  %c_elem_19 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_19)

ST_185: tmp_163 [1/1] 0.00ns
:3  %tmp_163 = trunc i64 %c_elem_19 to i32

ST_185: tmp_48_19 [1/1] 0.00ns
:6  %tmp_48_19 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_19, i32 32, i32 63)

ST_185: tmpc_20 [1/1] 0.00ns
:1  %tmpc_20 = bitcast double %tmp_42_20 to i64

ST_185: c_elem_20 [1/1] 1.45ns
:2  %c_elem_20 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_20)

ST_185: tmp_164 [1/1] 0.00ns
:3  %tmp_164 = trunc i64 %c_elem_20 to i32

ST_185: tmp_48_20 [1/1] 0.00ns
:6  %tmp_48_20 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_20, i32 32, i32 63)

ST_185: tmp_42_21 [1/10] 3.06ns
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

ST_185: tmp_42_22 [1/10] 3.06ns
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

ST_185: tmp_42_23 [2/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_185: tmp_42_24 [2/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

ST_185: tmp_42_25 [3/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_185: tmp_42_26 [3/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

ST_185: tmp_42_27 [4/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_185: tmp_42_28 [4/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

ST_185: tmp_42_29 [5/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_185: tmp_42_30 [5/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

ST_185: tmp_42_31 [6/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_185: tmp_42_32 [6/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

ST_185: tmp_42_33 [7/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_185: tmp_42_34 [7/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

ST_185: tmp_42_35 [8/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_185: tmp_42_36 [8/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

ST_185: tmp_42_37 [9/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_185: tmp_42_38 [9/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

ST_185: tmp_42_39 [10/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_185: tmp_42_40 [10/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40


 <State 186>: 3.06ns
ST_186: a_elem_load_41 [1/1] 0.00ns
._crit_edge.42:0  %a_elem_load_41 = phi double [ %tmp_41_49, %43 ], [ undef, %._crit_edge.41 ]

ST_186: a_elem_load_42 [1/1] 0.00ns
._crit_edge.43:0  %a_elem_load_42 = phi double [ %tmp_42_50, %44 ], [ undef, %._crit_edge.42 ]

ST_186: doutc_1_addr_21 [1/1] 0.00ns
:4  %doutc_1_addr_21 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 21

ST_186: stg_4146 [1/1] 2.05ns
:5  store i32 %tmp_163, i32* %doutc_1_addr_21, align 4

ST_186: doutc_0_addr_21 [1/1] 0.00ns
:7  %doutc_0_addr_21 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 22

ST_186: stg_4148 [1/1] 2.05ns
:8  store i32 %tmp_48_19, i32* %doutc_0_addr_21, align 4

ST_186: stg_4149 [1/1] 0.00ns
:9  br label %._crit_edge25.20

ST_186: doutc_1_addr_22 [1/1] 0.00ns
:4  %doutc_1_addr_22 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 22

ST_186: stg_4151 [1/1] 2.05ns
:5  store i32 %tmp_164, i32* %doutc_1_addr_22, align 4

ST_186: doutc_0_addr_22 [1/1] 0.00ns
:7  %doutc_0_addr_22 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 23

ST_186: stg_4153 [1/1] 2.05ns
:8  store i32 %tmp_48_20, i32* %doutc_0_addr_22, align 4

ST_186: stg_4154 [1/1] 0.00ns
:9  br label %._crit_edge25.21

ST_186: tmpc_21 [1/1] 0.00ns
:1  %tmpc_21 = bitcast double %tmp_42_21 to i64

ST_186: c_elem_21 [1/1] 1.45ns
:2  %c_elem_21 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_21)

ST_186: tmp_165 [1/1] 0.00ns
:3  %tmp_165 = trunc i64 %c_elem_21 to i32

ST_186: tmp_48_21 [1/1] 0.00ns
:6  %tmp_48_21 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_21, i32 32, i32 63)

ST_186: tmpc_22 [1/1] 0.00ns
:1  %tmpc_22 = bitcast double %tmp_42_22 to i64

ST_186: c_elem_22 [1/1] 1.45ns
:2  %c_elem_22 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_22)

ST_186: tmp_166 [1/1] 0.00ns
:3  %tmp_166 = trunc i64 %c_elem_22 to i32

ST_186: tmp_48_22 [1/1] 0.00ns
:6  %tmp_48_22 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_22, i32 32, i32 63)

ST_186: tmp_42_23 [1/10] 3.06ns
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

ST_186: tmp_42_24 [1/10] 3.06ns
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

ST_186: tmp_42_25 [2/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_186: tmp_42_26 [2/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

ST_186: tmp_42_27 [3/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_186: tmp_42_28 [3/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

ST_186: tmp_42_29 [4/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_186: tmp_42_30 [4/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

ST_186: tmp_42_31 [5/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_186: tmp_42_32 [5/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

ST_186: tmp_42_33 [6/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_186: tmp_42_34 [6/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

ST_186: tmp_42_35 [7/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_186: tmp_42_36 [7/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

ST_186: tmp_42_37 [8/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_186: tmp_42_38 [8/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

ST_186: tmp_42_39 [9/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_186: tmp_42_40 [9/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

ST_186: tmp_42_41 [10/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_186: tmp_42_42 [10/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42


 <State 187>: 3.06ns
ST_187: a_elem_load_43 [1/1] 0.00ns
._crit_edge.44:0  %a_elem_load_43 = phi double [ %tmp_43_51, %45 ], [ undef, %._crit_edge.43 ]

ST_187: a_elem_load_44 [1/1] 0.00ns
._crit_edge.45:0  %a_elem_load_44 = phi double [ %tmp_44_52, %46 ], [ undef, %._crit_edge.44 ]

ST_187: doutc_1_addr_23 [1/1] 0.00ns
:4  %doutc_1_addr_23 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 23

ST_187: stg_4186 [1/1] 2.05ns
:5  store i32 %tmp_165, i32* %doutc_1_addr_23, align 4

ST_187: doutc_0_addr_23 [1/1] 0.00ns
:7  %doutc_0_addr_23 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 24

ST_187: stg_4188 [1/1] 2.05ns
:8  store i32 %tmp_48_21, i32* %doutc_0_addr_23, align 4

ST_187: stg_4189 [1/1] 0.00ns
:9  br label %._crit_edge25.22

ST_187: doutc_1_addr_24 [1/1] 0.00ns
:4  %doutc_1_addr_24 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 24

ST_187: stg_4191 [1/1] 2.05ns
:5  store i32 %tmp_166, i32* %doutc_1_addr_24, align 4

ST_187: doutc_0_addr_24 [1/1] 0.00ns
:7  %doutc_0_addr_24 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 25

ST_187: stg_4193 [1/1] 2.05ns
:8  store i32 %tmp_48_22, i32* %doutc_0_addr_24, align 4

ST_187: stg_4194 [1/1] 0.00ns
:9  br label %._crit_edge25.23

ST_187: tmpc_23 [1/1] 0.00ns
:1  %tmpc_23 = bitcast double %tmp_42_23 to i64

ST_187: c_elem_23 [1/1] 1.45ns
:2  %c_elem_23 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_23)

ST_187: tmp_167 [1/1] 0.00ns
:3  %tmp_167 = trunc i64 %c_elem_23 to i32

ST_187: tmp_48_23 [1/1] 0.00ns
:6  %tmp_48_23 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_23, i32 32, i32 63)

ST_187: tmpc_24 [1/1] 0.00ns
:1  %tmpc_24 = bitcast double %tmp_42_24 to i64

ST_187: c_elem_24 [1/1] 1.45ns
:2  %c_elem_24 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_24)

ST_187: tmp_168 [1/1] 0.00ns
:3  %tmp_168 = trunc i64 %c_elem_24 to i32

ST_187: tmp_48_24 [1/1] 0.00ns
:6  %tmp_48_24 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_24, i32 32, i32 63)

ST_187: tmp_42_25 [1/10] 3.06ns
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

ST_187: tmp_42_26 [1/10] 3.06ns
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

ST_187: tmp_42_27 [2/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_187: tmp_42_28 [2/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

ST_187: tmp_42_29 [3/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_187: tmp_42_30 [3/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

ST_187: tmp_42_31 [4/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_187: tmp_42_32 [4/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

ST_187: tmp_42_33 [5/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_187: tmp_42_34 [5/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

ST_187: tmp_42_35 [6/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_187: tmp_42_36 [6/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

ST_187: tmp_42_37 [7/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_187: tmp_42_38 [7/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

ST_187: tmp_42_39 [8/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_187: tmp_42_40 [8/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

ST_187: tmp_42_41 [9/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_187: tmp_42_42 [9/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

ST_187: tmp_42_43 [10/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_187: tmp_42_44 [10/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44


 <State 188>: 3.06ns
ST_188: a_elem_load_45 [1/1] 0.00ns
._crit_edge.46:0  %a_elem_load_45 = phi double [ %tmp_45_53, %47 ], [ undef, %._crit_edge.45 ]

ST_188: a_elem_load_46 [1/1] 0.00ns
._crit_edge.47:0  %a_elem_load_46 = phi double [ %tmp_46_54, %48 ], [ undef, %._crit_edge.46 ]

ST_188: doutc_1_addr_25 [1/1] 0.00ns
:4  %doutc_1_addr_25 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 25

ST_188: stg_4226 [1/1] 2.05ns
:5  store i32 %tmp_167, i32* %doutc_1_addr_25, align 4

ST_188: doutc_0_addr_25 [1/1] 0.00ns
:7  %doutc_0_addr_25 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 26

ST_188: stg_4228 [1/1] 2.05ns
:8  store i32 %tmp_48_23, i32* %doutc_0_addr_25, align 4

ST_188: stg_4229 [1/1] 0.00ns
:9  br label %._crit_edge25.24

ST_188: doutc_1_addr_26 [1/1] 0.00ns
:4  %doutc_1_addr_26 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 26

ST_188: stg_4231 [1/1] 2.05ns
:5  store i32 %tmp_168, i32* %doutc_1_addr_26, align 4

ST_188: doutc_0_addr_26 [1/1] 0.00ns
:7  %doutc_0_addr_26 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 27

ST_188: stg_4233 [1/1] 2.05ns
:8  store i32 %tmp_48_24, i32* %doutc_0_addr_26, align 4

ST_188: stg_4234 [1/1] 0.00ns
:9  br label %._crit_edge25.25

ST_188: tmpc_25 [1/1] 0.00ns
:1  %tmpc_25 = bitcast double %tmp_42_25 to i64

ST_188: c_elem_25 [1/1] 1.45ns
:2  %c_elem_25 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_25)

ST_188: tmp_169 [1/1] 0.00ns
:3  %tmp_169 = trunc i64 %c_elem_25 to i32

ST_188: tmp_48_25 [1/1] 0.00ns
:6  %tmp_48_25 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_25, i32 32, i32 63)

ST_188: tmpc_26 [1/1] 0.00ns
:1  %tmpc_26 = bitcast double %tmp_42_26 to i64

ST_188: c_elem_26 [1/1] 1.45ns
:2  %c_elem_26 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_26)

ST_188: tmp_170 [1/1] 0.00ns
:3  %tmp_170 = trunc i64 %c_elem_26 to i32

ST_188: tmp_48_26 [1/1] 0.00ns
:6  %tmp_48_26 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_26, i32 32, i32 63)

ST_188: tmp_42_27 [1/10] 3.06ns
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

ST_188: tmp_42_28 [1/10] 3.06ns
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

ST_188: tmp_42_29 [2/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_188: tmp_42_30 [2/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

ST_188: tmp_42_31 [3/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_188: tmp_42_32 [3/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

ST_188: tmp_42_33 [4/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_188: tmp_42_34 [4/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

ST_188: tmp_42_35 [5/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_188: tmp_42_36 [5/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

ST_188: tmp_42_37 [6/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_188: tmp_42_38 [6/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

ST_188: tmp_42_39 [7/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_188: tmp_42_40 [7/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

ST_188: tmp_42_41 [8/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_188: tmp_42_42 [8/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

ST_188: tmp_42_43 [9/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_188: tmp_42_44 [9/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

ST_188: tmp_42_45 [10/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_188: tmp_42_46 [10/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46


 <State 189>: 3.06ns
ST_189: a_elem_load_47 [1/1] 0.00ns
._crit_edge.48:0  %a_elem_load_47 = phi double [ %tmp_47_55, %49 ], [ undef, %._crit_edge.47 ]

ST_189: a_elem_load_48 [1/1] 0.00ns
._crit_edge.49:0  %a_elem_load_48 = phi double [ %tmp_48_56, %50 ], [ undef, %._crit_edge.48 ]

ST_189: doutc_1_addr_27 [1/1] 0.00ns
:4  %doutc_1_addr_27 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 27

ST_189: stg_4266 [1/1] 2.05ns
:5  store i32 %tmp_169, i32* %doutc_1_addr_27, align 4

ST_189: doutc_0_addr_27 [1/1] 0.00ns
:7  %doutc_0_addr_27 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 28

ST_189: stg_4268 [1/1] 2.05ns
:8  store i32 %tmp_48_25, i32* %doutc_0_addr_27, align 4

ST_189: stg_4269 [1/1] 0.00ns
:9  br label %._crit_edge25.26

ST_189: doutc_1_addr_28 [1/1] 0.00ns
:4  %doutc_1_addr_28 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 28

ST_189: stg_4271 [1/1] 2.05ns
:5  store i32 %tmp_170, i32* %doutc_1_addr_28, align 4

ST_189: doutc_0_addr_28 [1/1] 0.00ns
:7  %doutc_0_addr_28 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 29

ST_189: stg_4273 [1/1] 2.05ns
:8  store i32 %tmp_48_26, i32* %doutc_0_addr_28, align 4

ST_189: stg_4274 [1/1] 0.00ns
:9  br label %._crit_edge25.27

ST_189: tmpc_27 [1/1] 0.00ns
:1  %tmpc_27 = bitcast double %tmp_42_27 to i64

ST_189: c_elem_27 [1/1] 1.45ns
:2  %c_elem_27 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_27)

ST_189: tmp_171 [1/1] 0.00ns
:3  %tmp_171 = trunc i64 %c_elem_27 to i32

ST_189: tmp_48_27 [1/1] 0.00ns
:6  %tmp_48_27 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_27, i32 32, i32 63)

ST_189: tmpc_28 [1/1] 0.00ns
:1  %tmpc_28 = bitcast double %tmp_42_28 to i64

ST_189: c_elem_28 [1/1] 1.45ns
:2  %c_elem_28 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_28)

ST_189: tmp_172 [1/1] 0.00ns
:3  %tmp_172 = trunc i64 %c_elem_28 to i32

ST_189: tmp_48_28 [1/1] 0.00ns
:6  %tmp_48_28 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_28, i32 32, i32 63)

ST_189: tmp_42_29 [1/10] 3.06ns
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

ST_189: tmp_42_30 [1/10] 3.06ns
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

ST_189: tmp_42_31 [2/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_189: tmp_42_32 [2/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

ST_189: tmp_42_33 [3/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_189: tmp_42_34 [3/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

ST_189: tmp_42_35 [4/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_189: tmp_42_36 [4/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

ST_189: tmp_42_37 [5/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_189: tmp_42_38 [5/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

ST_189: tmp_42_39 [6/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_189: tmp_42_40 [6/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

ST_189: tmp_42_41 [7/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_189: tmp_42_42 [7/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

ST_189: tmp_42_43 [8/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_189: tmp_42_44 [8/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

ST_189: tmp_42_45 [9/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_189: tmp_42_46 [9/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

ST_189: tmp_42_47 [10/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_189: tmp_42_48 [10/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48


 <State 190>: 3.06ns
ST_190: a_elem_load_49 [1/1] 0.00ns
._crit_edge.50:0  %a_elem_load_49 = phi double [ %tmp_49_57, %51 ], [ undef, %._crit_edge.49 ]

ST_190: a_elem_load_50 [1/1] 0.00ns
._crit_edge.51:0  %a_elem_load_50 = phi double [ %tmp_50_58, %52 ], [ undef, %._crit_edge.50 ]

ST_190: doutc_1_addr_29 [1/1] 0.00ns
:4  %doutc_1_addr_29 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 29

ST_190: stg_4306 [1/1] 2.05ns
:5  store i32 %tmp_171, i32* %doutc_1_addr_29, align 4

ST_190: doutc_0_addr_29 [1/1] 0.00ns
:7  %doutc_0_addr_29 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 30

ST_190: stg_4308 [1/1] 2.05ns
:8  store i32 %tmp_48_27, i32* %doutc_0_addr_29, align 4

ST_190: stg_4309 [1/1] 0.00ns
:9  br label %._crit_edge25.28

ST_190: doutc_1_addr_30 [1/1] 0.00ns
:4  %doutc_1_addr_30 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 30

ST_190: stg_4311 [1/1] 2.05ns
:5  store i32 %tmp_172, i32* %doutc_1_addr_30, align 4

ST_190: doutc_0_addr_30 [1/1] 0.00ns
:7  %doutc_0_addr_30 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 31

ST_190: stg_4313 [1/1] 2.05ns
:8  store i32 %tmp_48_28, i32* %doutc_0_addr_30, align 4

ST_190: stg_4314 [1/1] 0.00ns
:9  br label %._crit_edge25.29

ST_190: tmpc_29 [1/1] 0.00ns
:1  %tmpc_29 = bitcast double %tmp_42_29 to i64

ST_190: c_elem_29 [1/1] 1.45ns
:2  %c_elem_29 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_29)

ST_190: tmp_173 [1/1] 0.00ns
:3  %tmp_173 = trunc i64 %c_elem_29 to i32

ST_190: tmp_48_29 [1/1] 0.00ns
:6  %tmp_48_29 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_29, i32 32, i32 63)

ST_190: tmpc_30 [1/1] 0.00ns
:1  %tmpc_30 = bitcast double %tmp_42_30 to i64

ST_190: c_elem_30 [1/1] 1.45ns
:2  %c_elem_30 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_30)

ST_190: tmp_174 [1/1] 0.00ns
:3  %tmp_174 = trunc i64 %c_elem_30 to i32

ST_190: tmp_48_30 [1/1] 0.00ns
:6  %tmp_48_30 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_30, i32 32, i32 63)

ST_190: tmp_42_31 [1/10] 3.06ns
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

ST_190: tmp_42_32 [1/10] 3.06ns
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

ST_190: tmp_42_33 [2/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_190: tmp_42_34 [2/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

ST_190: tmp_42_35 [3/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_190: tmp_42_36 [3/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

ST_190: tmp_42_37 [4/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_190: tmp_42_38 [4/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

ST_190: tmp_42_39 [5/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_190: tmp_42_40 [5/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

ST_190: tmp_42_41 [6/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_190: tmp_42_42 [6/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

ST_190: tmp_42_43 [7/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_190: tmp_42_44 [7/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

ST_190: tmp_42_45 [8/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_190: tmp_42_46 [8/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

ST_190: tmp_42_47 [9/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_190: tmp_42_48 [9/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

ST_190: tmp_42_49 [10/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_190: tmp_42_50_136 [10/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50


 <State 191>: 3.06ns
ST_191: a_elem_load_51 [1/1] 0.00ns
._crit_edge.52:0  %a_elem_load_51 = phi double [ %tmp_51_59, %53 ], [ undef, %._crit_edge.51 ]

ST_191: a_elem_load_52 [1/1] 0.00ns
._crit_edge.53:0  %a_elem_load_52 = phi double [ %tmp_52_60, %54 ], [ undef, %._crit_edge.52 ]

ST_191: doutc_1_addr_31 [1/1] 0.00ns
:4  %doutc_1_addr_31 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 31

ST_191: stg_4346 [1/1] 2.05ns
:5  store i32 %tmp_173, i32* %doutc_1_addr_31, align 4

ST_191: doutc_0_addr_31 [1/1] 0.00ns
:7  %doutc_0_addr_31 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 32

ST_191: stg_4348 [1/1] 2.05ns
:8  store i32 %tmp_48_29, i32* %doutc_0_addr_31, align 4

ST_191: stg_4349 [1/1] 0.00ns
:9  br label %._crit_edge25.30

ST_191: doutc_1_addr_32 [1/1] 0.00ns
:4  %doutc_1_addr_32 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 32

ST_191: stg_4351 [1/1] 2.05ns
:5  store i32 %tmp_174, i32* %doutc_1_addr_32, align 4

ST_191: doutc_0_addr_32 [1/1] 0.00ns
:7  %doutc_0_addr_32 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 33

ST_191: stg_4353 [1/1] 2.05ns
:8  store i32 %tmp_48_30, i32* %doutc_0_addr_32, align 4

ST_191: stg_4354 [1/1] 0.00ns
:9  br label %._crit_edge25.31

ST_191: tmpc_31 [1/1] 0.00ns
:1  %tmpc_31 = bitcast double %tmp_42_31 to i64

ST_191: c_elem_31 [1/1] 1.45ns
:2  %c_elem_31 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_31)

ST_191: tmp_175 [1/1] 0.00ns
:3  %tmp_175 = trunc i64 %c_elem_31 to i32

ST_191: tmp_48_31 [1/1] 0.00ns
:6  %tmp_48_31 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_31, i32 32, i32 63)

ST_191: tmpc_32 [1/1] 0.00ns
:1  %tmpc_32 = bitcast double %tmp_42_32 to i64

ST_191: c_elem_32 [1/1] 1.45ns
:2  %c_elem_32 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_32)

ST_191: tmp_176 [1/1] 0.00ns
:3  %tmp_176 = trunc i64 %c_elem_32 to i32

ST_191: tmp_48_32 [1/1] 0.00ns
:6  %tmp_48_32 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_32, i32 32, i32 63)

ST_191: tmp_42_33 [1/10] 3.06ns
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

ST_191: tmp_42_34 [1/10] 3.06ns
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

ST_191: tmp_42_35 [2/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_191: tmp_42_36 [2/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

ST_191: tmp_42_37 [3/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_191: tmp_42_38 [3/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

ST_191: tmp_42_39 [4/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_191: tmp_42_40 [4/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

ST_191: tmp_42_41 [5/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_191: tmp_42_42 [5/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

ST_191: tmp_42_43 [6/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_191: tmp_42_44 [6/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

ST_191: tmp_42_45 [7/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_191: tmp_42_46 [7/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

ST_191: tmp_42_47 [8/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_191: tmp_42_48 [8/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

ST_191: tmp_42_49 [9/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_191: tmp_42_50_136 [9/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

ST_191: tmp_42_51 [10/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_191: tmp_42_52 [10/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52


 <State 192>: 3.06ns
ST_192: a_elem_load_53 [1/1] 0.00ns
._crit_edge.54:0  %a_elem_load_53 = phi double [ %tmp_53_61, %55 ], [ undef, %._crit_edge.53 ]

ST_192: a_elem_load_54 [1/1] 0.00ns
._crit_edge.55:0  %a_elem_load_54 = phi double [ %tmp_54_62, %56 ], [ undef, %._crit_edge.54 ]

ST_192: doutc_1_addr_33 [1/1] 0.00ns
:4  %doutc_1_addr_33 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 33

ST_192: stg_4386 [1/1] 2.05ns
:5  store i32 %tmp_175, i32* %doutc_1_addr_33, align 4

ST_192: doutc_0_addr_33 [1/1] 0.00ns
:7  %doutc_0_addr_33 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 34

ST_192: stg_4388 [1/1] 2.05ns
:8  store i32 %tmp_48_31, i32* %doutc_0_addr_33, align 4

ST_192: stg_4389 [1/1] 0.00ns
:9  br label %._crit_edge25.32

ST_192: doutc_1_addr_34 [1/1] 0.00ns
:4  %doutc_1_addr_34 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 34

ST_192: stg_4391 [1/1] 2.05ns
:5  store i32 %tmp_176, i32* %doutc_1_addr_34, align 4

ST_192: doutc_0_addr_34 [1/1] 0.00ns
:7  %doutc_0_addr_34 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 35

ST_192: stg_4393 [1/1] 2.05ns
:8  store i32 %tmp_48_32, i32* %doutc_0_addr_34, align 4

ST_192: stg_4394 [1/1] 0.00ns
:9  br label %._crit_edge25.33

ST_192: tmpc_33 [1/1] 0.00ns
:1  %tmpc_33 = bitcast double %tmp_42_33 to i64

ST_192: c_elem_33 [1/1] 1.45ns
:2  %c_elem_33 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_33)

ST_192: tmp_177 [1/1] 0.00ns
:3  %tmp_177 = trunc i64 %c_elem_33 to i32

ST_192: tmp_48_33 [1/1] 0.00ns
:6  %tmp_48_33 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_33, i32 32, i32 63)

ST_192: tmpc_34 [1/1] 0.00ns
:1  %tmpc_34 = bitcast double %tmp_42_34 to i64

ST_192: c_elem_34 [1/1] 1.45ns
:2  %c_elem_34 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_34)

ST_192: tmp_178 [1/1] 0.00ns
:3  %tmp_178 = trunc i64 %c_elem_34 to i32

ST_192: tmp_48_34 [1/1] 0.00ns
:6  %tmp_48_34 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_34, i32 32, i32 63)

ST_192: tmp_42_35 [1/10] 3.06ns
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

ST_192: tmp_42_36 [1/10] 3.06ns
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

ST_192: tmp_42_37 [2/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_192: tmp_42_38 [2/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

ST_192: tmp_42_39 [3/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_192: tmp_42_40 [3/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

ST_192: tmp_42_41 [4/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_192: tmp_42_42 [4/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

ST_192: tmp_42_43 [5/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_192: tmp_42_44 [5/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

ST_192: tmp_42_45 [6/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_192: tmp_42_46 [6/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

ST_192: tmp_42_47 [7/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_192: tmp_42_48 [7/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

ST_192: tmp_42_49 [8/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_192: tmp_42_50_136 [8/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

ST_192: tmp_42_51 [9/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_192: tmp_42_52 [9/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

ST_192: tmp_42_53 [10/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_192: tmp_42_54 [10/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54


 <State 193>: 3.06ns
ST_193: a_elem_load_55 [1/1] 0.00ns
._crit_edge.56:0  %a_elem_load_55 = phi double [ %tmp_55_63, %57 ], [ undef, %._crit_edge.55 ]

ST_193: a_elem_load_56 [1/1] 0.00ns
._crit_edge.57:0  %a_elem_load_56 = phi double [ %tmp_56_64, %58 ], [ undef, %._crit_edge.56 ]

ST_193: doutc_1_addr_35 [1/1] 0.00ns
:4  %doutc_1_addr_35 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 35

ST_193: stg_4426 [1/1] 2.05ns
:5  store i32 %tmp_177, i32* %doutc_1_addr_35, align 4

ST_193: doutc_0_addr_35 [1/1] 0.00ns
:7  %doutc_0_addr_35 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 36

ST_193: stg_4428 [1/1] 2.05ns
:8  store i32 %tmp_48_33, i32* %doutc_0_addr_35, align 4

ST_193: stg_4429 [1/1] 0.00ns
:9  br label %._crit_edge25.34

ST_193: doutc_1_addr_36 [1/1] 0.00ns
:4  %doutc_1_addr_36 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 36

ST_193: stg_4431 [1/1] 2.05ns
:5  store i32 %tmp_178, i32* %doutc_1_addr_36, align 4

ST_193: doutc_0_addr_36 [1/1] 0.00ns
:7  %doutc_0_addr_36 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 37

ST_193: stg_4433 [1/1] 2.05ns
:8  store i32 %tmp_48_34, i32* %doutc_0_addr_36, align 4

ST_193: stg_4434 [1/1] 0.00ns
:9  br label %._crit_edge25.35

ST_193: tmpc_35 [1/1] 0.00ns
:1  %tmpc_35 = bitcast double %tmp_42_35 to i64

ST_193: c_elem_35 [1/1] 1.45ns
:2  %c_elem_35 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_35)

ST_193: tmp_179 [1/1] 0.00ns
:3  %tmp_179 = trunc i64 %c_elem_35 to i32

ST_193: tmp_48_35 [1/1] 0.00ns
:6  %tmp_48_35 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_35, i32 32, i32 63)

ST_193: tmpc_36 [1/1] 0.00ns
:1  %tmpc_36 = bitcast double %tmp_42_36 to i64

ST_193: c_elem_36 [1/1] 1.45ns
:2  %c_elem_36 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_36)

ST_193: tmp_180 [1/1] 0.00ns
:3  %tmp_180 = trunc i64 %c_elem_36 to i32

ST_193: tmp_48_36 [1/1] 0.00ns
:6  %tmp_48_36 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_36, i32 32, i32 63)

ST_193: tmp_42_37 [1/10] 3.06ns
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

ST_193: tmp_42_38 [1/10] 3.06ns
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

ST_193: tmp_42_39 [2/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_193: tmp_42_40 [2/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

ST_193: tmp_42_41 [3/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_193: tmp_42_42 [3/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

ST_193: tmp_42_43 [4/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_193: tmp_42_44 [4/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

ST_193: tmp_42_45 [5/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_193: tmp_42_46 [5/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

ST_193: tmp_42_47 [6/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_193: tmp_42_48 [6/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

ST_193: tmp_42_49 [7/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_193: tmp_42_50_136 [7/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

ST_193: tmp_42_51 [8/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_193: tmp_42_52 [8/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

ST_193: tmp_42_53 [9/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_193: tmp_42_54 [9/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

ST_193: tmp_42_55 [10/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_193: tmp_42_56 [10/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56


 <State 194>: 3.06ns
ST_194: a_elem_load_57 [1/1] 0.00ns
._crit_edge.58:0  %a_elem_load_57 = phi double [ %tmp_57_65, %59 ], [ undef, %._crit_edge.57 ]

ST_194: a_elem_load_58 [1/1] 0.00ns
._crit_edge.59:0  %a_elem_load_58 = phi double [ %tmp_58_66, %60 ], [ undef, %._crit_edge.58 ]

ST_194: doutc_1_addr_37 [1/1] 0.00ns
:4  %doutc_1_addr_37 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 37

ST_194: stg_4466 [1/1] 2.05ns
:5  store i32 %tmp_179, i32* %doutc_1_addr_37, align 4

ST_194: doutc_0_addr_37 [1/1] 0.00ns
:7  %doutc_0_addr_37 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 38

ST_194: stg_4468 [1/1] 2.05ns
:8  store i32 %tmp_48_35, i32* %doutc_0_addr_37, align 4

ST_194: stg_4469 [1/1] 0.00ns
:9  br label %._crit_edge25.36

ST_194: doutc_1_addr_38 [1/1] 0.00ns
:4  %doutc_1_addr_38 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 38

ST_194: stg_4471 [1/1] 2.05ns
:5  store i32 %tmp_180, i32* %doutc_1_addr_38, align 4

ST_194: doutc_0_addr_38 [1/1] 0.00ns
:7  %doutc_0_addr_38 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 39

ST_194: stg_4473 [1/1] 2.05ns
:8  store i32 %tmp_48_36, i32* %doutc_0_addr_38, align 4

ST_194: stg_4474 [1/1] 0.00ns
:9  br label %._crit_edge25.37

ST_194: tmpc_37 [1/1] 0.00ns
:1  %tmpc_37 = bitcast double %tmp_42_37 to i64

ST_194: c_elem_37 [1/1] 1.45ns
:2  %c_elem_37 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_37)

ST_194: tmp_181 [1/1] 0.00ns
:3  %tmp_181 = trunc i64 %c_elem_37 to i32

ST_194: tmp_48_37 [1/1] 0.00ns
:6  %tmp_48_37 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_37, i32 32, i32 63)

ST_194: tmpc_38 [1/1] 0.00ns
:1  %tmpc_38 = bitcast double %tmp_42_38 to i64

ST_194: c_elem_38 [1/1] 1.45ns
:2  %c_elem_38 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_38)

ST_194: tmp_182 [1/1] 0.00ns
:3  %tmp_182 = trunc i64 %c_elem_38 to i32

ST_194: tmp_48_38 [1/1] 0.00ns
:6  %tmp_48_38 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_38, i32 32, i32 63)

ST_194: tmp_42_39 [1/10] 3.06ns
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

ST_194: tmp_42_40 [1/10] 3.06ns
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

ST_194: tmp_42_41 [2/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_194: tmp_42_42 [2/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

ST_194: tmp_42_43 [3/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_194: tmp_42_44 [3/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

ST_194: tmp_42_45 [4/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_194: tmp_42_46 [4/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

ST_194: tmp_42_47 [5/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_194: tmp_42_48 [5/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

ST_194: tmp_42_49 [6/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_194: tmp_42_50_136 [6/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

ST_194: tmp_42_51 [7/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_194: tmp_42_52 [7/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

ST_194: tmp_42_53 [8/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_194: tmp_42_54 [8/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

ST_194: tmp_42_55 [9/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_194: tmp_42_56 [9/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

ST_194: tmp_42_57 [10/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_194: tmp_42_58 [10/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58


 <State 195>: 3.06ns
ST_195: a_elem_load_59 [1/1] 0.00ns
._crit_edge.60:0  %a_elem_load_59 = phi double [ %tmp_59_67, %61 ], [ undef, %._crit_edge.59 ]

ST_195: a_elem_load_60 [1/1] 0.00ns
._crit_edge.61:0  %a_elem_load_60 = phi double [ %tmp_60_68, %62 ], [ undef, %._crit_edge.60 ]

ST_195: doutc_1_addr_39 [1/1] 0.00ns
:4  %doutc_1_addr_39 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 39

ST_195: stg_4506 [1/1] 2.05ns
:5  store i32 %tmp_181, i32* %doutc_1_addr_39, align 4

ST_195: doutc_0_addr_39 [1/1] 0.00ns
:7  %doutc_0_addr_39 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 40

ST_195: stg_4508 [1/1] 2.05ns
:8  store i32 %tmp_48_37, i32* %doutc_0_addr_39, align 4

ST_195: stg_4509 [1/1] 0.00ns
:9  br label %._crit_edge25.38

ST_195: doutc_1_addr_40 [1/1] 0.00ns
:4  %doutc_1_addr_40 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 40

ST_195: stg_4511 [1/1] 2.05ns
:5  store i32 %tmp_182, i32* %doutc_1_addr_40, align 4

ST_195: doutc_0_addr_40 [1/1] 0.00ns
:7  %doutc_0_addr_40 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 41

ST_195: stg_4513 [1/1] 2.05ns
:8  store i32 %tmp_48_38, i32* %doutc_0_addr_40, align 4

ST_195: stg_4514 [1/1] 0.00ns
:9  br label %._crit_edge25.39

ST_195: tmpc_39 [1/1] 0.00ns
:1  %tmpc_39 = bitcast double %tmp_42_39 to i64

ST_195: c_elem_39 [1/1] 1.45ns
:2  %c_elem_39 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_39)

ST_195: tmp_183 [1/1] 0.00ns
:3  %tmp_183 = trunc i64 %c_elem_39 to i32

ST_195: tmp_48_39 [1/1] 0.00ns
:6  %tmp_48_39 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_39, i32 32, i32 63)

ST_195: tmpc_40 [1/1] 0.00ns
:1  %tmpc_40 = bitcast double %tmp_42_40 to i64

ST_195: c_elem_40 [1/1] 1.45ns
:2  %c_elem_40 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_40)

ST_195: tmp_184 [1/1] 0.00ns
:3  %tmp_184 = trunc i64 %c_elem_40 to i32

ST_195: tmp_48_40 [1/1] 0.00ns
:6  %tmp_48_40 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_40, i32 32, i32 63)

ST_195: tmp_42_41 [1/10] 3.06ns
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

ST_195: tmp_42_42 [1/10] 3.06ns
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

ST_195: tmp_42_43 [2/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_195: tmp_42_44 [2/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

ST_195: tmp_42_45 [3/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_195: tmp_42_46 [3/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

ST_195: tmp_42_47 [4/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_195: tmp_42_48 [4/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

ST_195: tmp_42_49 [5/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_195: tmp_42_50_136 [5/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

ST_195: tmp_42_51 [6/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_195: tmp_42_52 [6/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

ST_195: tmp_42_53 [7/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_195: tmp_42_54 [7/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

ST_195: tmp_42_55 [8/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_195: tmp_42_56 [8/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

ST_195: tmp_42_57 [9/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_195: tmp_42_58 [9/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

ST_195: tmp_42_59 [10/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_195: tmp_42_60 [10/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60


 <State 196>: 3.06ns
ST_196: a_elem_load_61 [1/1] 0.00ns
._crit_edge.62:0  %a_elem_load_61 = phi double [ %tmp_61_69, %63 ], [ undef, %._crit_edge.61 ]

ST_196: a_elem_load_62 [1/1] 0.00ns
._crit_edge.63:0  %a_elem_load_62 = phi double [ %tmp_62_70, %64 ], [ undef, %._crit_edge.62 ]

ST_196: doutc_1_addr_41 [1/1] 0.00ns
:4  %doutc_1_addr_41 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 41

ST_196: stg_4546 [1/1] 2.05ns
:5  store i32 %tmp_183, i32* %doutc_1_addr_41, align 4

ST_196: doutc_0_addr_41 [1/1] 0.00ns
:7  %doutc_0_addr_41 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 42

ST_196: stg_4548 [1/1] 2.05ns
:8  store i32 %tmp_48_39, i32* %doutc_0_addr_41, align 4

ST_196: stg_4549 [1/1] 0.00ns
:9  br label %._crit_edge25.40

ST_196: doutc_1_addr_42 [1/1] 0.00ns
:4  %doutc_1_addr_42 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 42

ST_196: stg_4551 [1/1] 2.05ns
:5  store i32 %tmp_184, i32* %doutc_1_addr_42, align 4

ST_196: doutc_0_addr_42 [1/1] 0.00ns
:7  %doutc_0_addr_42 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 43

ST_196: stg_4553 [1/1] 2.05ns
:8  store i32 %tmp_48_40, i32* %doutc_0_addr_42, align 4

ST_196: stg_4554 [1/1] 0.00ns
:9  br label %._crit_edge25.41

ST_196: tmpc_41 [1/1] 0.00ns
:1  %tmpc_41 = bitcast double %tmp_42_41 to i64

ST_196: c_elem_41 [1/1] 1.45ns
:2  %c_elem_41 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_41)

ST_196: tmp_185 [1/1] 0.00ns
:3  %tmp_185 = trunc i64 %c_elem_41 to i32

ST_196: tmp_48_41 [1/1] 0.00ns
:6  %tmp_48_41 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_41, i32 32, i32 63)

ST_196: tmpc_42 [1/1] 0.00ns
:1  %tmpc_42 = bitcast double %tmp_42_42 to i64

ST_196: c_elem_42 [1/1] 1.45ns
:2  %c_elem_42 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_42)

ST_196: tmp_186 [1/1] 0.00ns
:3  %tmp_186 = trunc i64 %c_elem_42 to i32

ST_196: tmp_48_42 [1/1] 0.00ns
:6  %tmp_48_42 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_42, i32 32, i32 63)

ST_196: tmp_42_43 [1/10] 3.06ns
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

ST_196: tmp_42_44 [1/10] 3.06ns
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

ST_196: tmp_42_45 [2/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_196: tmp_42_46 [2/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

ST_196: tmp_42_47 [3/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_196: tmp_42_48 [3/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

ST_196: tmp_42_49 [4/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_196: tmp_42_50_136 [4/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

ST_196: tmp_42_51 [5/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_196: tmp_42_52 [5/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

ST_196: tmp_42_53 [6/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_196: tmp_42_54 [6/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

ST_196: tmp_42_55 [7/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_196: tmp_42_56 [7/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

ST_196: tmp_42_57 [8/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_196: tmp_42_58 [8/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

ST_196: tmp_42_59 [9/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_196: tmp_42_60 [9/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

ST_196: tmp_42_61 [10/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_196: tmp_42_62 [10/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62


 <State 197>: 3.06ns
ST_197: a_elem_load_63 [1/1] 0.00ns
._crit_edge.64:0  %a_elem_load_63 = phi double [ %tmp_63_71, %65 ], [ undef, %._crit_edge.63 ]

ST_197: a_elem_load_64 [1/1] 0.00ns
._crit_edge.65:0  %a_elem_load_64 = phi double [ %tmp_64_72, %66 ], [ undef, %._crit_edge.64 ]

ST_197: doutc_1_addr_43 [1/1] 0.00ns
:4  %doutc_1_addr_43 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 43

ST_197: stg_4586 [1/1] 2.05ns
:5  store i32 %tmp_185, i32* %doutc_1_addr_43, align 4

ST_197: doutc_0_addr_43 [1/1] 0.00ns
:7  %doutc_0_addr_43 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 44

ST_197: stg_4588 [1/1] 2.05ns
:8  store i32 %tmp_48_41, i32* %doutc_0_addr_43, align 4

ST_197: stg_4589 [1/1] 0.00ns
:9  br label %._crit_edge25.42

ST_197: doutc_1_addr_44 [1/1] 0.00ns
:4  %doutc_1_addr_44 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 44

ST_197: stg_4591 [1/1] 2.05ns
:5  store i32 %tmp_186, i32* %doutc_1_addr_44, align 4

ST_197: doutc_0_addr_44 [1/1] 0.00ns
:7  %doutc_0_addr_44 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 45

ST_197: stg_4593 [1/1] 2.05ns
:8  store i32 %tmp_48_42, i32* %doutc_0_addr_44, align 4

ST_197: stg_4594 [1/1] 0.00ns
:9  br label %._crit_edge25.43

ST_197: tmpc_43 [1/1] 0.00ns
:1  %tmpc_43 = bitcast double %tmp_42_43 to i64

ST_197: c_elem_43 [1/1] 1.45ns
:2  %c_elem_43 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_43)

ST_197: tmp_187 [1/1] 0.00ns
:3  %tmp_187 = trunc i64 %c_elem_43 to i32

ST_197: tmp_48_43 [1/1] 0.00ns
:6  %tmp_48_43 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_43, i32 32, i32 63)

ST_197: tmpc_44 [1/1] 0.00ns
:1  %tmpc_44 = bitcast double %tmp_42_44 to i64

ST_197: c_elem_44 [1/1] 1.45ns
:2  %c_elem_44 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_44)

ST_197: tmp_188 [1/1] 0.00ns
:3  %tmp_188 = trunc i64 %c_elem_44 to i32

ST_197: tmp_48_44 [1/1] 0.00ns
:6  %tmp_48_44 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_44, i32 32, i32 63)

ST_197: tmp_42_45 [1/10] 3.06ns
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

ST_197: tmp_42_46 [1/10] 3.06ns
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

ST_197: tmp_42_47 [2/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_197: tmp_42_48 [2/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

ST_197: tmp_42_49 [3/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_197: tmp_42_50_136 [3/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

ST_197: tmp_42_51 [4/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_197: tmp_42_52 [4/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

ST_197: tmp_42_53 [5/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_197: tmp_42_54 [5/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

ST_197: tmp_42_55 [6/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_197: tmp_42_56 [6/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

ST_197: tmp_42_57 [7/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_197: tmp_42_58 [7/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

ST_197: tmp_42_59 [8/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_197: tmp_42_60 [8/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

ST_197: tmp_42_61 [9/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_197: tmp_42_62 [9/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

ST_197: tmp_42_63 [10/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_197: tmp_42_64 [10/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64


 <State 198>: 3.06ns
ST_198: a_elem_load_65 [1/1] 0.00ns
._crit_edge.66:0  %a_elem_load_65 = phi double [ %tmp_65_73, %67 ], [ undef, %._crit_edge.65 ]

ST_198: a_elem_load_66 [1/1] 0.00ns
._crit_edge.67:0  %a_elem_load_66 = phi double [ %tmp_66_74, %68 ], [ undef, %._crit_edge.66 ]

ST_198: tmp_67_75 [1/1] 0.00ns
:6  %tmp_67_75 = bitcast i64 %a_union_67 to double

ST_198: stg_4626 [1/1] 0.00ns
:7  br label %._crit_edge.68

ST_198: tmp_68_76 [1/1] 0.00ns
:6  %tmp_68_76 = bitcast i64 %a_union_68 to double

ST_198: stg_4628 [1/1] 0.00ns
:7  br label %._crit_edge.69

ST_198: doutc_1_addr_45 [1/1] 0.00ns
:4  %doutc_1_addr_45 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 45

ST_198: stg_4630 [1/1] 2.05ns
:5  store i32 %tmp_187, i32* %doutc_1_addr_45, align 4

ST_198: doutc_0_addr_45 [1/1] 0.00ns
:7  %doutc_0_addr_45 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 46

ST_198: stg_4632 [1/1] 2.05ns
:8  store i32 %tmp_48_43, i32* %doutc_0_addr_45, align 4

ST_198: stg_4633 [1/1] 0.00ns
:9  br label %._crit_edge25.44

ST_198: doutc_1_addr_46 [1/1] 0.00ns
:4  %doutc_1_addr_46 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 46

ST_198: stg_4635 [1/1] 2.05ns
:5  store i32 %tmp_188, i32* %doutc_1_addr_46, align 4

ST_198: doutc_0_addr_46 [1/1] 0.00ns
:7  %doutc_0_addr_46 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 47

ST_198: stg_4637 [1/1] 2.05ns
:8  store i32 %tmp_48_44, i32* %doutc_0_addr_46, align 4

ST_198: stg_4638 [1/1] 0.00ns
:9  br label %._crit_edge25.45

ST_198: tmpc_45 [1/1] 0.00ns
:1  %tmpc_45 = bitcast double %tmp_42_45 to i64

ST_198: c_elem_45 [1/1] 1.45ns
:2  %c_elem_45 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_45)

ST_198: tmp_189 [1/1] 0.00ns
:3  %tmp_189 = trunc i64 %c_elem_45 to i32

ST_198: tmp_48_45 [1/1] 0.00ns
:6  %tmp_48_45 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_45, i32 32, i32 63)

ST_198: tmpc_46 [1/1] 0.00ns
:1  %tmpc_46 = bitcast double %tmp_42_46 to i64

ST_198: c_elem_46 [1/1] 1.45ns
:2  %c_elem_46 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_46)

ST_198: tmp_190 [1/1] 0.00ns
:3  %tmp_190 = trunc i64 %c_elem_46 to i32

ST_198: tmp_48_46 [1/1] 0.00ns
:6  %tmp_48_46 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_46, i32 32, i32 63)

ST_198: tmp_42_47 [1/10] 3.06ns
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

ST_198: tmp_42_48 [1/10] 3.06ns
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

ST_198: tmp_42_49 [2/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_198: tmp_42_50_136 [2/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

ST_198: tmp_42_51 [3/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_198: tmp_42_52 [3/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

ST_198: tmp_42_53 [4/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_198: tmp_42_54 [4/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

ST_198: tmp_42_55 [5/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_198: tmp_42_56 [5/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

ST_198: tmp_42_57 [6/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_198: tmp_42_58 [6/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

ST_198: tmp_42_59 [7/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_198: tmp_42_60 [7/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

ST_198: tmp_42_61 [8/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_198: tmp_42_62 [8/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

ST_198: tmp_42_63 [9/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_198: tmp_42_64 [9/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

ST_198: tmp_42_65 [10/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_198: tmp_42_66 [10/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66


 <State 199>: 3.06ns
ST_199: a_elem_load_67 [1/1] 0.00ns
._crit_edge.68:0  %a_elem_load_67 = phi double [ %tmp_67_75, %69 ], [ undef, %._crit_edge.67 ]

ST_199: a_elem_load_68 [1/1] 0.00ns
._crit_edge.69:0  %a_elem_load_68 = phi double [ %tmp_68_76, %70 ], [ undef, %._crit_edge.68 ]

ST_199: tmp_69_77 [1/1] 0.00ns
:6  %tmp_69_77 = bitcast i64 %a_union_69 to double

ST_199: stg_4670 [1/1] 0.00ns
:7  br label %._crit_edge.70

ST_199: tmp_70_78 [1/1] 0.00ns
:6  %tmp_70_78 = bitcast i64 %a_union_70 to double

ST_199: stg_4672 [1/1] 0.00ns
:7  br label %._crit_edge.71

ST_199: doutc_1_addr_47 [1/1] 0.00ns
:4  %doutc_1_addr_47 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 47

ST_199: stg_4674 [1/1] 2.05ns
:5  store i32 %tmp_189, i32* %doutc_1_addr_47, align 4

ST_199: doutc_0_addr_47 [1/1] 0.00ns
:7  %doutc_0_addr_47 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 48

ST_199: stg_4676 [1/1] 2.05ns
:8  store i32 %tmp_48_45, i32* %doutc_0_addr_47, align 4

ST_199: stg_4677 [1/1] 0.00ns
:9  br label %._crit_edge25.46

ST_199: doutc_1_addr_48 [1/1] 0.00ns
:4  %doutc_1_addr_48 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 48

ST_199: stg_4679 [1/1] 2.05ns
:5  store i32 %tmp_190, i32* %doutc_1_addr_48, align 4

ST_199: doutc_0_addr_48 [1/1] 0.00ns
:7  %doutc_0_addr_48 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 49

ST_199: stg_4681 [1/1] 2.05ns
:8  store i32 %tmp_48_46, i32* %doutc_0_addr_48, align 4

ST_199: stg_4682 [1/1] 0.00ns
:9  br label %._crit_edge25.47

ST_199: tmpc_47 [1/1] 0.00ns
:1  %tmpc_47 = bitcast double %tmp_42_47 to i64

ST_199: c_elem_47 [1/1] 1.45ns
:2  %c_elem_47 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_47)

ST_199: tmp_191 [1/1] 0.00ns
:3  %tmp_191 = trunc i64 %c_elem_47 to i32

ST_199: tmp_48_47 [1/1] 0.00ns
:6  %tmp_48_47 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_47, i32 32, i32 63)

ST_199: tmpc_48 [1/1] 0.00ns
:1  %tmpc_48 = bitcast double %tmp_42_48 to i64

ST_199: c_elem_48 [1/1] 1.45ns
:2  %c_elem_48 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_48)

ST_199: tmp_192 [1/1] 0.00ns
:3  %tmp_192 = trunc i64 %c_elem_48 to i32

ST_199: tmp_48_48 [1/1] 0.00ns
:6  %tmp_48_48 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_48, i32 32, i32 63)

ST_199: tmp_42_49 [1/10] 3.06ns
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

ST_199: tmp_42_50_136 [1/10] 3.06ns
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

ST_199: tmp_42_51 [2/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_199: tmp_42_52 [2/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

ST_199: tmp_42_53 [3/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_199: tmp_42_54 [3/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

ST_199: tmp_42_55 [4/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_199: tmp_42_56 [4/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

ST_199: tmp_42_57 [5/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_199: tmp_42_58 [5/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

ST_199: tmp_42_59 [6/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_199: tmp_42_60 [6/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

ST_199: tmp_42_61 [7/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_199: tmp_42_62 [7/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

ST_199: tmp_42_63 [8/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_199: tmp_42_64 [8/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

ST_199: tmp_42_65 [9/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_199: tmp_42_66 [9/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

ST_199: tmp_42_67 [10/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_199: tmp_42_68 [10/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68


 <State 200>: 3.06ns
ST_200: a_elem_load_69 [1/1] 0.00ns
._crit_edge.70:0  %a_elem_load_69 = phi double [ %tmp_69_77, %71 ], [ undef, %._crit_edge.69 ]

ST_200: a_elem_load_70 [1/1] 0.00ns
._crit_edge.71:0  %a_elem_load_70 = phi double [ %tmp_70_78, %72 ], [ undef, %._crit_edge.70 ]

ST_200: tmp_71_79 [1/1] 0.00ns
:6  %tmp_71_79 = bitcast i64 %a_union_71 to double

ST_200: stg_4714 [1/1] 0.00ns
:7  br label %._crit_edge.72

ST_200: tmp_72_80 [1/1] 0.00ns
:6  %tmp_72_80 = bitcast i64 %a_union_72 to double

ST_200: stg_4716 [1/1] 0.00ns
:7  br label %._crit_edge.73

ST_200: doutc_1_addr_49 [1/1] 0.00ns
:4  %doutc_1_addr_49 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 49

ST_200: stg_4718 [1/1] 2.05ns
:5  store i32 %tmp_191, i32* %doutc_1_addr_49, align 4

ST_200: doutc_0_addr_49 [1/1] 0.00ns
:7  %doutc_0_addr_49 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 50

ST_200: stg_4720 [1/1] 2.05ns
:8  store i32 %tmp_48_47, i32* %doutc_0_addr_49, align 4

ST_200: stg_4721 [1/1] 0.00ns
:9  br label %._crit_edge25.48

ST_200: doutc_1_addr_50 [1/1] 0.00ns
:4  %doutc_1_addr_50 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 50

ST_200: stg_4723 [1/1] 2.05ns
:5  store i32 %tmp_192, i32* %doutc_1_addr_50, align 4

ST_200: doutc_0_addr_50 [1/1] 0.00ns
:7  %doutc_0_addr_50 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 51

ST_200: stg_4725 [1/1] 2.05ns
:8  store i32 %tmp_48_48, i32* %doutc_0_addr_50, align 4

ST_200: stg_4726 [1/1] 0.00ns
:9  br label %._crit_edge25.49

ST_200: tmpc_49 [1/1] 0.00ns
:1  %tmpc_49 = bitcast double %tmp_42_49 to i64

ST_200: c_elem_49 [1/1] 1.45ns
:2  %c_elem_49 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_49)

ST_200: tmp_193 [1/1] 0.00ns
:3  %tmp_193 = trunc i64 %c_elem_49 to i32

ST_200: tmp_48_49 [1/1] 0.00ns
:6  %tmp_48_49 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_49, i32 32, i32 63)

ST_200: tmpc_50 [1/1] 0.00ns
:1  %tmpc_50 = bitcast double %tmp_42_50_136 to i64

ST_200: c_elem_50 [1/1] 1.45ns
:2  %c_elem_50 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_50)

ST_200: tmp_194 [1/1] 0.00ns
:3  %tmp_194 = trunc i64 %c_elem_50 to i32

ST_200: tmp_48_50 [1/1] 0.00ns
:6  %tmp_48_50 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_50, i32 32, i32 63)

ST_200: tmp_42_51 [1/10] 3.06ns
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

ST_200: tmp_42_52 [1/10] 3.06ns
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

ST_200: tmp_42_53 [2/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_200: tmp_42_54 [2/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

ST_200: tmp_42_55 [3/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_200: tmp_42_56 [3/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

ST_200: tmp_42_57 [4/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_200: tmp_42_58 [4/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

ST_200: tmp_42_59 [5/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_200: tmp_42_60 [5/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

ST_200: tmp_42_61 [6/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_200: tmp_42_62 [6/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

ST_200: tmp_42_63 [7/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_200: tmp_42_64 [7/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

ST_200: tmp_42_65 [8/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_200: tmp_42_66 [8/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

ST_200: tmp_42_67 [9/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_200: tmp_42_68 [9/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

ST_200: tmp_42_69 [10/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_200: tmp_42_70 [10/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70


 <State 201>: 3.06ns
ST_201: a_elem_load_71 [1/1] 0.00ns
._crit_edge.72:0  %a_elem_load_71 = phi double [ %tmp_71_79, %73 ], [ undef, %._crit_edge.71 ]

ST_201: a_elem_load_72 [1/1] 0.00ns
._crit_edge.73:0  %a_elem_load_72 = phi double [ %tmp_72_80, %74 ], [ undef, %._crit_edge.72 ]

ST_201: tmp_73_81 [1/1] 0.00ns
:6  %tmp_73_81 = bitcast i64 %a_union_73 to double

ST_201: stg_4758 [1/1] 0.00ns
:7  br label %._crit_edge.74

ST_201: tmp_74_82 [1/1] 0.00ns
:6  %tmp_74_82 = bitcast i64 %a_union_74 to double

ST_201: stg_4760 [1/1] 0.00ns
:7  br label %._crit_edge.75

ST_201: doutc_1_addr_51 [1/1] 0.00ns
:4  %doutc_1_addr_51 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 51

ST_201: stg_4762 [1/1] 2.05ns
:5  store i32 %tmp_193, i32* %doutc_1_addr_51, align 4

ST_201: doutc_0_addr_51 [1/1] 0.00ns
:7  %doutc_0_addr_51 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 52

ST_201: stg_4764 [1/1] 2.05ns
:8  store i32 %tmp_48_49, i32* %doutc_0_addr_51, align 4

ST_201: stg_4765 [1/1] 0.00ns
:9  br label %._crit_edge25.50

ST_201: doutc_1_addr_52 [1/1] 0.00ns
:4  %doutc_1_addr_52 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 52

ST_201: stg_4767 [1/1] 2.05ns
:5  store i32 %tmp_194, i32* %doutc_1_addr_52, align 4

ST_201: doutc_0_addr_52 [1/1] 0.00ns
:7  %doutc_0_addr_52 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 53

ST_201: stg_4769 [1/1] 2.05ns
:8  store i32 %tmp_48_50, i32* %doutc_0_addr_52, align 4

ST_201: stg_4770 [1/1] 0.00ns
:9  br label %._crit_edge25.51

ST_201: tmpc_51 [1/1] 0.00ns
:1  %tmpc_51 = bitcast double %tmp_42_51 to i64

ST_201: c_elem_51 [1/1] 1.45ns
:2  %c_elem_51 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_51)

ST_201: tmp_195 [1/1] 0.00ns
:3  %tmp_195 = trunc i64 %c_elem_51 to i32

ST_201: tmp_48_51 [1/1] 0.00ns
:6  %tmp_48_51 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_51, i32 32, i32 63)

ST_201: tmpc_52 [1/1] 0.00ns
:1  %tmpc_52 = bitcast double %tmp_42_52 to i64

ST_201: c_elem_52 [1/1] 1.45ns
:2  %c_elem_52 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_52)

ST_201: tmp_196 [1/1] 0.00ns
:3  %tmp_196 = trunc i64 %c_elem_52 to i32

ST_201: tmp_48_52 [1/1] 0.00ns
:6  %tmp_48_52 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_52, i32 32, i32 63)

ST_201: tmp_42_53 [1/10] 3.06ns
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

ST_201: tmp_42_54 [1/10] 3.06ns
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

ST_201: tmp_42_55 [2/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_201: tmp_42_56 [2/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

ST_201: tmp_42_57 [3/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_201: tmp_42_58 [3/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

ST_201: tmp_42_59 [4/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_201: tmp_42_60 [4/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

ST_201: tmp_42_61 [5/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_201: tmp_42_62 [5/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

ST_201: tmp_42_63 [6/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_201: tmp_42_64 [6/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

ST_201: tmp_42_65 [7/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_201: tmp_42_66 [7/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

ST_201: tmp_42_67 [8/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_201: tmp_42_68 [8/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

ST_201: tmp_42_69 [9/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_201: tmp_42_70 [9/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

ST_201: tmp_42_71 [10/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_201: tmp_42_72 [10/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72


 <State 202>: 3.06ns
ST_202: a_elem_load_73 [1/1] 0.00ns
._crit_edge.74:0  %a_elem_load_73 = phi double [ %tmp_73_81, %75 ], [ undef, %._crit_edge.73 ]

ST_202: a_elem_load_74 [1/1] 0.00ns
._crit_edge.75:0  %a_elem_load_74 = phi double [ %tmp_74_82, %76 ], [ undef, %._crit_edge.74 ]

ST_202: tmp_75_83 [1/1] 0.00ns
:6  %tmp_75_83 = bitcast i64 %a_union_75 to double

ST_202: stg_4802 [1/1] 0.00ns
:7  br label %._crit_edge.76

ST_202: tmp_76_84 [1/1] 0.00ns
:6  %tmp_76_84 = bitcast i64 %a_union_76 to double

ST_202: stg_4804 [1/1] 0.00ns
:7  br label %._crit_edge.77

ST_202: doutc_1_addr_53 [1/1] 0.00ns
:4  %doutc_1_addr_53 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 53

ST_202: stg_4806 [1/1] 2.05ns
:5  store i32 %tmp_195, i32* %doutc_1_addr_53, align 4

ST_202: doutc_0_addr_53 [1/1] 0.00ns
:7  %doutc_0_addr_53 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 54

ST_202: stg_4808 [1/1] 2.05ns
:8  store i32 %tmp_48_51, i32* %doutc_0_addr_53, align 4

ST_202: stg_4809 [1/1] 0.00ns
:9  br label %._crit_edge25.52

ST_202: doutc_1_addr_54 [1/1] 0.00ns
:4  %doutc_1_addr_54 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 54

ST_202: stg_4811 [1/1] 2.05ns
:5  store i32 %tmp_196, i32* %doutc_1_addr_54, align 4

ST_202: doutc_0_addr_54 [1/1] 0.00ns
:7  %doutc_0_addr_54 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 55

ST_202: stg_4813 [1/1] 2.05ns
:8  store i32 %tmp_48_52, i32* %doutc_0_addr_54, align 4

ST_202: stg_4814 [1/1] 0.00ns
:9  br label %._crit_edge25.53

ST_202: tmpc_53 [1/1] 0.00ns
:1  %tmpc_53 = bitcast double %tmp_42_53 to i64

ST_202: c_elem_53 [1/1] 1.45ns
:2  %c_elem_53 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_53)

ST_202: tmp_197 [1/1] 0.00ns
:3  %tmp_197 = trunc i64 %c_elem_53 to i32

ST_202: tmp_48_53 [1/1] 0.00ns
:6  %tmp_48_53 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_53, i32 32, i32 63)

ST_202: tmpc_54 [1/1] 0.00ns
:1  %tmpc_54 = bitcast double %tmp_42_54 to i64

ST_202: c_elem_54 [1/1] 1.45ns
:2  %c_elem_54 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_54)

ST_202: tmp_198 [1/1] 0.00ns
:3  %tmp_198 = trunc i64 %c_elem_54 to i32

ST_202: tmp_48_54 [1/1] 0.00ns
:6  %tmp_48_54 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_54, i32 32, i32 63)

ST_202: tmp_42_55 [1/10] 3.06ns
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

ST_202: tmp_42_56 [1/10] 3.06ns
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

ST_202: tmp_42_57 [2/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_202: tmp_42_58 [2/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

ST_202: tmp_42_59 [3/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_202: tmp_42_60 [3/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

ST_202: tmp_42_61 [4/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_202: tmp_42_62 [4/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

ST_202: tmp_42_63 [5/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_202: tmp_42_64 [5/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

ST_202: tmp_42_65 [6/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_202: tmp_42_66 [6/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

ST_202: tmp_42_67 [7/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_202: tmp_42_68 [7/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

ST_202: tmp_42_69 [8/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_202: tmp_42_70 [8/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

ST_202: tmp_42_71 [9/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_202: tmp_42_72 [9/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

ST_202: tmp_42_73 [10/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_202: tmp_42_74 [10/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74


 <State 203>: 3.06ns
ST_203: a_elem_load_75 [1/1] 0.00ns
._crit_edge.76:0  %a_elem_load_75 = phi double [ %tmp_75_83, %77 ], [ undef, %._crit_edge.75 ]

ST_203: a_elem_load_76 [1/1] 0.00ns
._crit_edge.77:0  %a_elem_load_76 = phi double [ %tmp_76_84, %78 ], [ undef, %._crit_edge.76 ]

ST_203: tmp_77_85 [1/1] 0.00ns
:6  %tmp_77_85 = bitcast i64 %a_union_77 to double

ST_203: stg_4846 [1/1] 0.00ns
:7  br label %._crit_edge.78

ST_203: tmp_78_86 [1/1] 0.00ns
:6  %tmp_78_86 = bitcast i64 %a_union_78 to double

ST_203: stg_4848 [1/1] 0.00ns
:7  br label %._crit_edge.79

ST_203: doutc_1_addr_55 [1/1] 0.00ns
:4  %doutc_1_addr_55 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 55

ST_203: stg_4850 [1/1] 2.05ns
:5  store i32 %tmp_197, i32* %doutc_1_addr_55, align 4

ST_203: doutc_0_addr_55 [1/1] 0.00ns
:7  %doutc_0_addr_55 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 56

ST_203: stg_4852 [1/1] 2.05ns
:8  store i32 %tmp_48_53, i32* %doutc_0_addr_55, align 4

ST_203: stg_4853 [1/1] 0.00ns
:9  br label %._crit_edge25.54

ST_203: doutc_1_addr_56 [1/1] 0.00ns
:4  %doutc_1_addr_56 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 56

ST_203: stg_4855 [1/1] 2.05ns
:5  store i32 %tmp_198, i32* %doutc_1_addr_56, align 4

ST_203: doutc_0_addr_56 [1/1] 0.00ns
:7  %doutc_0_addr_56 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 57

ST_203: stg_4857 [1/1] 2.05ns
:8  store i32 %tmp_48_54, i32* %doutc_0_addr_56, align 4

ST_203: stg_4858 [1/1] 0.00ns
:9  br label %._crit_edge25.55

ST_203: tmpc_55 [1/1] 0.00ns
:1  %tmpc_55 = bitcast double %tmp_42_55 to i64

ST_203: c_elem_55 [1/1] 1.45ns
:2  %c_elem_55 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_55)

ST_203: tmp_199 [1/1] 0.00ns
:3  %tmp_199 = trunc i64 %c_elem_55 to i32

ST_203: tmp_48_55 [1/1] 0.00ns
:6  %tmp_48_55 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_55, i32 32, i32 63)

ST_203: tmpc_56 [1/1] 0.00ns
:1  %tmpc_56 = bitcast double %tmp_42_56 to i64

ST_203: c_elem_56 [1/1] 1.45ns
:2  %c_elem_56 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_56)

ST_203: tmp_200 [1/1] 0.00ns
:3  %tmp_200 = trunc i64 %c_elem_56 to i32

ST_203: tmp_48_56_137 [1/1] 0.00ns
:6  %tmp_48_56_137 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_56, i32 32, i32 63)

ST_203: tmp_42_57 [1/10] 3.06ns
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

ST_203: tmp_42_58 [1/10] 3.06ns
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

ST_203: tmp_42_59 [2/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_203: tmp_42_60 [2/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

ST_203: tmp_42_61 [3/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_203: tmp_42_62 [3/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

ST_203: tmp_42_63 [4/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_203: tmp_42_64 [4/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

ST_203: tmp_42_65 [5/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_203: tmp_42_66 [5/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

ST_203: tmp_42_67 [6/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_203: tmp_42_68 [6/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

ST_203: tmp_42_69 [7/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_203: tmp_42_70 [7/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

ST_203: tmp_42_71 [8/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_203: tmp_42_72 [8/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

ST_203: tmp_42_73 [9/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_203: tmp_42_74 [9/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

ST_203: tmp_42_75 [10/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_203: tmp_42_76 [10/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76


 <State 204>: 3.06ns
ST_204: a_elem_load_77 [1/1] 0.00ns
._crit_edge.78:0  %a_elem_load_77 = phi double [ %tmp_77_85, %79 ], [ undef, %._crit_edge.77 ]

ST_204: a_elem_load_78 [1/1] 0.00ns
._crit_edge.79:0  %a_elem_load_78 = phi double [ %tmp_78_86, %80 ], [ undef, %._crit_edge.78 ]

ST_204: tmp_79_87 [1/1] 0.00ns
:6  %tmp_79_87 = bitcast i64 %a_union_79 to double

ST_204: stg_4890 [1/1] 0.00ns
:7  br label %._crit_edge.80

ST_204: tmp_80_88 [1/1] 0.00ns
:6  %tmp_80_88 = bitcast i64 %a_union_80 to double

ST_204: stg_4892 [1/1] 0.00ns
:7  br label %._crit_edge.81

ST_204: doutc_1_addr_57 [1/1] 0.00ns
:4  %doutc_1_addr_57 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 57

ST_204: stg_4894 [1/1] 2.05ns
:5  store i32 %tmp_199, i32* %doutc_1_addr_57, align 4

ST_204: doutc_0_addr_57 [1/1] 0.00ns
:7  %doutc_0_addr_57 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 58

ST_204: stg_4896 [1/1] 2.05ns
:8  store i32 %tmp_48_55, i32* %doutc_0_addr_57, align 4

ST_204: stg_4897 [1/1] 0.00ns
:9  br label %._crit_edge25.56

ST_204: doutc_1_addr_58 [1/1] 0.00ns
:4  %doutc_1_addr_58 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 58

ST_204: stg_4899 [1/1] 2.05ns
:5  store i32 %tmp_200, i32* %doutc_1_addr_58, align 4

ST_204: doutc_0_addr_58 [1/1] 0.00ns
:7  %doutc_0_addr_58 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 59

ST_204: stg_4901 [1/1] 2.05ns
:8  store i32 %tmp_48_56_137, i32* %doutc_0_addr_58, align 4

ST_204: stg_4902 [1/1] 0.00ns
:9  br label %._crit_edge25.57

ST_204: tmpc_57 [1/1] 0.00ns
:1  %tmpc_57 = bitcast double %tmp_42_57 to i64

ST_204: c_elem_57 [1/1] 1.45ns
:2  %c_elem_57 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_57)

ST_204: tmp_201 [1/1] 0.00ns
:3  %tmp_201 = trunc i64 %c_elem_57 to i32

ST_204: tmp_48_57 [1/1] 0.00ns
:6  %tmp_48_57 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_57, i32 32, i32 63)

ST_204: tmpc_58 [1/1] 0.00ns
:1  %tmpc_58 = bitcast double %tmp_42_58 to i64

ST_204: c_elem_58 [1/1] 1.45ns
:2  %c_elem_58 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_58)

ST_204: tmp_202 [1/1] 0.00ns
:3  %tmp_202 = trunc i64 %c_elem_58 to i32

ST_204: tmp_48_58 [1/1] 0.00ns
:6  %tmp_48_58 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_58, i32 32, i32 63)

ST_204: tmp_42_59 [1/10] 3.06ns
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

ST_204: tmp_42_60 [1/10] 3.06ns
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

ST_204: tmp_42_61 [2/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_204: tmp_42_62 [2/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

ST_204: tmp_42_63 [3/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_204: tmp_42_64 [3/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

ST_204: tmp_42_65 [4/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_204: tmp_42_66 [4/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

ST_204: tmp_42_67 [5/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_204: tmp_42_68 [5/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

ST_204: tmp_42_69 [6/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_204: tmp_42_70 [6/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

ST_204: tmp_42_71 [7/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_204: tmp_42_72 [7/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

ST_204: tmp_42_73 [8/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_204: tmp_42_74 [8/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

ST_204: tmp_42_75 [9/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_204: tmp_42_76 [9/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

ST_204: tmp_42_77 [10/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_204: tmp_42_78 [10/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78


 <State 205>: 3.06ns
ST_205: a_elem_load_79 [1/1] 0.00ns
._crit_edge.80:0  %a_elem_load_79 = phi double [ %tmp_79_87, %81 ], [ undef, %._crit_edge.79 ]

ST_205: a_elem_load_80 [1/1] 0.00ns
._crit_edge.81:0  %a_elem_load_80 = phi double [ %tmp_80_88, %82 ], [ undef, %._crit_edge.80 ]

ST_205: tmp_81_89 [1/1] 0.00ns
:6  %tmp_81_89 = bitcast i64 %a_union_81 to double

ST_205: stg_4934 [1/1] 0.00ns
:7  br label %._crit_edge.82

ST_205: tmp_82_90 [1/1] 0.00ns
:6  %tmp_82_90 = bitcast i64 %a_union_82 to double

ST_205: stg_4936 [1/1] 0.00ns
:7  br label %._crit_edge.83

ST_205: doutc_1_addr_59 [1/1] 0.00ns
:4  %doutc_1_addr_59 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 59

ST_205: stg_4938 [1/1] 2.05ns
:5  store i32 %tmp_201, i32* %doutc_1_addr_59, align 4

ST_205: doutc_0_addr_59 [1/1] 0.00ns
:7  %doutc_0_addr_59 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 60

ST_205: stg_4940 [1/1] 2.05ns
:8  store i32 %tmp_48_57, i32* %doutc_0_addr_59, align 4

ST_205: stg_4941 [1/1] 0.00ns
:9  br label %._crit_edge25.58

ST_205: doutc_1_addr_60 [1/1] 0.00ns
:4  %doutc_1_addr_60 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 60

ST_205: stg_4943 [1/1] 2.05ns
:5  store i32 %tmp_202, i32* %doutc_1_addr_60, align 4

ST_205: doutc_0_addr_60 [1/1] 0.00ns
:7  %doutc_0_addr_60 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 61

ST_205: stg_4945 [1/1] 2.05ns
:8  store i32 %tmp_48_58, i32* %doutc_0_addr_60, align 4

ST_205: stg_4946 [1/1] 0.00ns
:9  br label %._crit_edge25.59

ST_205: tmpc_59 [1/1] 0.00ns
:1  %tmpc_59 = bitcast double %tmp_42_59 to i64

ST_205: c_elem_59 [1/1] 1.45ns
:2  %c_elem_59 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_59)

ST_205: tmp_203 [1/1] 0.00ns
:3  %tmp_203 = trunc i64 %c_elem_59 to i32

ST_205: tmp_48_59 [1/1] 0.00ns
:6  %tmp_48_59 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_59, i32 32, i32 63)

ST_205: tmpc_60 [1/1] 0.00ns
:1  %tmpc_60 = bitcast double %tmp_42_60 to i64

ST_205: c_elem_60 [1/1] 1.45ns
:2  %c_elem_60 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_60)

ST_205: tmp_204 [1/1] 0.00ns
:3  %tmp_204 = trunc i64 %c_elem_60 to i32

ST_205: tmp_48_60 [1/1] 0.00ns
:6  %tmp_48_60 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_60, i32 32, i32 63)

ST_205: tmp_42_61 [1/10] 3.06ns
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

ST_205: tmp_42_62 [1/10] 3.06ns
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

ST_205: tmp_42_63 [2/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_205: tmp_42_64 [2/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

ST_205: tmp_42_65 [3/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_205: tmp_42_66 [3/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

ST_205: tmp_42_67 [4/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_205: tmp_42_68 [4/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

ST_205: tmp_42_69 [5/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_205: tmp_42_70 [5/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

ST_205: tmp_42_71 [6/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_205: tmp_42_72 [6/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

ST_205: tmp_42_73 [7/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_205: tmp_42_74 [7/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

ST_205: tmp_42_75 [8/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_205: tmp_42_76 [8/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

ST_205: tmp_42_77 [9/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_205: tmp_42_78 [9/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

ST_205: tmp_42_79 [10/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_205: tmp_42_80 [10/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80


 <State 206>: 3.06ns
ST_206: a_elem_load_81 [1/1] 0.00ns
._crit_edge.82:0  %a_elem_load_81 = phi double [ %tmp_81_89, %83 ], [ undef, %._crit_edge.81 ]

ST_206: a_elem_load_82 [1/1] 0.00ns
._crit_edge.83:0  %a_elem_load_82 = phi double [ %tmp_82_90, %84 ], [ undef, %._crit_edge.82 ]

ST_206: tmp_83_91 [1/1] 0.00ns
:6  %tmp_83_91 = bitcast i64 %a_union_83 to double

ST_206: stg_4978 [1/1] 0.00ns
:7  br label %._crit_edge.84

ST_206: tmp_84_92 [1/1] 0.00ns
:6  %tmp_84_92 = bitcast i64 %a_union_84 to double

ST_206: stg_4980 [1/1] 0.00ns
:7  br label %._crit_edge.85

ST_206: doutc_1_addr_61 [1/1] 0.00ns
:4  %doutc_1_addr_61 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 61

ST_206: stg_4982 [1/1] 2.05ns
:5  store i32 %tmp_203, i32* %doutc_1_addr_61, align 4

ST_206: doutc_0_addr_61 [1/1] 0.00ns
:7  %doutc_0_addr_61 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 62

ST_206: stg_4984 [1/1] 2.05ns
:8  store i32 %tmp_48_59, i32* %doutc_0_addr_61, align 4

ST_206: stg_4985 [1/1] 0.00ns
:9  br label %._crit_edge25.60

ST_206: doutc_1_addr_62 [1/1] 0.00ns
:4  %doutc_1_addr_62 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 62

ST_206: stg_4987 [1/1] 2.05ns
:5  store i32 %tmp_204, i32* %doutc_1_addr_62, align 4

ST_206: doutc_0_addr_62 [1/1] 0.00ns
:7  %doutc_0_addr_62 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 63

ST_206: stg_4989 [1/1] 2.05ns
:8  store i32 %tmp_48_60, i32* %doutc_0_addr_62, align 4

ST_206: stg_4990 [1/1] 0.00ns
:9  br label %._crit_edge25.61

ST_206: tmpc_61 [1/1] 0.00ns
:1  %tmpc_61 = bitcast double %tmp_42_61 to i64

ST_206: c_elem_61 [1/1] 1.45ns
:2  %c_elem_61 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_61)

ST_206: tmp_205 [1/1] 0.00ns
:3  %tmp_205 = trunc i64 %c_elem_61 to i32

ST_206: tmp_48_61 [1/1] 0.00ns
:6  %tmp_48_61 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_61, i32 32, i32 63)

ST_206: tmpc_62 [1/1] 0.00ns
:1  %tmpc_62 = bitcast double %tmp_42_62 to i64

ST_206: c_elem_62 [1/1] 1.45ns
:2  %c_elem_62 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_62)

ST_206: tmp_206 [1/1] 0.00ns
:3  %tmp_206 = trunc i64 %c_elem_62 to i32

ST_206: tmp_48_62 [1/1] 0.00ns
:6  %tmp_48_62 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_62, i32 32, i32 63)

ST_206: tmp_42_63 [1/10] 3.06ns
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

ST_206: tmp_42_64 [1/10] 3.06ns
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

ST_206: tmp_42_65 [2/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_206: tmp_42_66 [2/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

ST_206: tmp_42_67 [3/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_206: tmp_42_68 [3/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

ST_206: tmp_42_69 [4/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_206: tmp_42_70 [4/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

ST_206: tmp_42_71 [5/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_206: tmp_42_72 [5/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

ST_206: tmp_42_73 [6/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_206: tmp_42_74 [6/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

ST_206: tmp_42_75 [7/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_206: tmp_42_76 [7/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

ST_206: tmp_42_77 [8/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_206: tmp_42_78 [8/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

ST_206: tmp_42_79 [9/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_206: tmp_42_80 [9/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

ST_206: tmp_42_81 [10/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_206: tmp_42_82 [10/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82


 <State 207>: 3.06ns
ST_207: a_elem_load_83 [1/1] 0.00ns
._crit_edge.84:0  %a_elem_load_83 = phi double [ %tmp_83_91, %85 ], [ undef, %._crit_edge.83 ]

ST_207: a_elem_load_84 [1/1] 0.00ns
._crit_edge.85:0  %a_elem_load_84 = phi double [ %tmp_84_92, %86 ], [ undef, %._crit_edge.84 ]

ST_207: tmp_85_93 [1/1] 0.00ns
:6  %tmp_85_93 = bitcast i64 %a_union_85 to double

ST_207: stg_5022 [1/1] 0.00ns
:7  br label %._crit_edge.86

ST_207: tmp_86_94 [1/1] 0.00ns
:6  %tmp_86_94 = bitcast i64 %a_union_86 to double

ST_207: stg_5024 [1/1] 0.00ns
:7  br label %._crit_edge.87

ST_207: doutc_1_addr_63 [1/1] 0.00ns
:4  %doutc_1_addr_63 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 63

ST_207: stg_5026 [1/1] 2.05ns
:5  store i32 %tmp_205, i32* %doutc_1_addr_63, align 4

ST_207: doutc_0_addr_63 [1/1] 0.00ns
:7  %doutc_0_addr_63 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 64

ST_207: stg_5028 [1/1] 2.05ns
:8  store i32 %tmp_48_61, i32* %doutc_0_addr_63, align 4

ST_207: stg_5029 [1/1] 0.00ns
:9  br label %._crit_edge25.62

ST_207: doutc_1_addr_64 [1/1] 0.00ns
:4  %doutc_1_addr_64 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 64

ST_207: stg_5031 [1/1] 2.05ns
:5  store i32 %tmp_206, i32* %doutc_1_addr_64, align 4

ST_207: doutc_0_addr_64 [1/1] 0.00ns
:7  %doutc_0_addr_64 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 65

ST_207: stg_5033 [1/1] 2.05ns
:8  store i32 %tmp_48_62, i32* %doutc_0_addr_64, align 4

ST_207: stg_5034 [1/1] 0.00ns
:9  br label %._crit_edge25.63

ST_207: tmpc_63 [1/1] 0.00ns
:1  %tmpc_63 = bitcast double %tmp_42_63 to i64

ST_207: c_elem_63 [1/1] 1.45ns
:2  %c_elem_63 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_63)

ST_207: tmp_207 [1/1] 0.00ns
:3  %tmp_207 = trunc i64 %c_elem_63 to i32

ST_207: tmp_48_63 [1/1] 0.00ns
:6  %tmp_48_63 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_63, i32 32, i32 63)

ST_207: tmpc_64 [1/1] 0.00ns
:1  %tmpc_64 = bitcast double %tmp_42_64 to i64

ST_207: c_elem_64 [1/1] 1.45ns
:2  %c_elem_64 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_64)

ST_207: tmp_208 [1/1] 0.00ns
:3  %tmp_208 = trunc i64 %c_elem_64 to i32

ST_207: tmp_48_64 [1/1] 0.00ns
:6  %tmp_48_64 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_64, i32 32, i32 63)

ST_207: tmp_42_65 [1/10] 3.06ns
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

ST_207: tmp_42_66 [1/10] 3.06ns
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

ST_207: tmp_42_67 [2/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_207: tmp_42_68 [2/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

ST_207: tmp_42_69 [3/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_207: tmp_42_70 [3/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

ST_207: tmp_42_71 [4/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_207: tmp_42_72 [4/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

ST_207: tmp_42_73 [5/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_207: tmp_42_74 [5/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

ST_207: tmp_42_75 [6/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_207: tmp_42_76 [6/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

ST_207: tmp_42_77 [7/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_207: tmp_42_78 [7/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

ST_207: tmp_42_79 [8/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_207: tmp_42_80 [8/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

ST_207: tmp_42_81 [9/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_207: tmp_42_82 [9/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

ST_207: tmp_42_83 [10/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_207: tmp_42_84 [10/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84


 <State 208>: 3.06ns
ST_208: a_elem_load_85 [1/1] 0.00ns
._crit_edge.86:0  %a_elem_load_85 = phi double [ %tmp_85_93, %87 ], [ undef, %._crit_edge.85 ]

ST_208: a_elem_load_86 [1/1] 0.00ns
._crit_edge.87:0  %a_elem_load_86 = phi double [ %tmp_86_94, %88 ], [ undef, %._crit_edge.86 ]

ST_208: tmp_87_95 [1/1] 0.00ns
:6  %tmp_87_95 = bitcast i64 %a_union_87 to double

ST_208: stg_5066 [1/1] 0.00ns
:7  br label %._crit_edge.88

ST_208: tmp_88_96 [1/1] 0.00ns
:6  %tmp_88_96 = bitcast i64 %a_union_88 to double

ST_208: stg_5068 [1/1] 0.00ns
:7  br label %._crit_edge.89

ST_208: doutc_1_addr_65 [1/1] 0.00ns
:4  %doutc_1_addr_65 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 65

ST_208: stg_5070 [1/1] 2.05ns
:5  store i32 %tmp_207, i32* %doutc_1_addr_65, align 4

ST_208: doutc_0_addr_65 [1/1] 0.00ns
:7  %doutc_0_addr_65 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 66

ST_208: stg_5072 [1/1] 2.05ns
:8  store i32 %tmp_48_63, i32* %doutc_0_addr_65, align 4

ST_208: stg_5073 [1/1] 0.00ns
:9  br label %._crit_edge25.64

ST_208: doutc_1_addr_66 [1/1] 0.00ns
:4  %doutc_1_addr_66 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 66

ST_208: stg_5075 [1/1] 2.05ns
:5  store i32 %tmp_208, i32* %doutc_1_addr_66, align 4

ST_208: doutc_0_addr_66 [1/1] 0.00ns
:7  %doutc_0_addr_66 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 67

ST_208: stg_5077 [1/1] 2.05ns
:8  store i32 %tmp_48_64, i32* %doutc_0_addr_66, align 4

ST_208: stg_5078 [1/1] 0.00ns
:9  br label %._crit_edge25.65

ST_208: tmpc_65 [1/1] 0.00ns
:1  %tmpc_65 = bitcast double %tmp_42_65 to i64

ST_208: c_elem_65 [1/1] 1.45ns
:2  %c_elem_65 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_65)

ST_208: tmp_209 [1/1] 0.00ns
:3  %tmp_209 = trunc i64 %c_elem_65 to i32

ST_208: tmp_48_65 [1/1] 0.00ns
:6  %tmp_48_65 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_65, i32 32, i32 63)

ST_208: tmpc_66 [1/1] 0.00ns
:1  %tmpc_66 = bitcast double %tmp_42_66 to i64

ST_208: c_elem_66 [1/1] 1.45ns
:2  %c_elem_66 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_66)

ST_208: tmp_210 [1/1] 0.00ns
:3  %tmp_210 = trunc i64 %c_elem_66 to i32

ST_208: tmp_48_66 [1/1] 0.00ns
:6  %tmp_48_66 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_66, i32 32, i32 63)

ST_208: tmp_42_67 [1/10] 3.06ns
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

ST_208: tmp_42_68 [1/10] 3.06ns
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

ST_208: tmp_42_69 [2/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_208: tmp_42_70 [2/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

ST_208: tmp_42_71 [3/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_208: tmp_42_72 [3/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

ST_208: tmp_42_73 [4/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_208: tmp_42_74 [4/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

ST_208: tmp_42_75 [5/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_208: tmp_42_76 [5/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

ST_208: tmp_42_77 [6/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_208: tmp_42_78 [6/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

ST_208: tmp_42_79 [7/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_208: tmp_42_80 [7/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

ST_208: tmp_42_81 [8/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_208: tmp_42_82 [8/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

ST_208: tmp_42_83 [9/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_208: tmp_42_84 [9/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

ST_208: tmp_42_85 [10/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_208: tmp_42_86 [10/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86


 <State 209>: 3.06ns
ST_209: a_elem_load_87 [1/1] 0.00ns
._crit_edge.88:0  %a_elem_load_87 = phi double [ %tmp_87_95, %89 ], [ undef, %._crit_edge.87 ]

ST_209: a_elem_load_88 [1/1] 0.00ns
._crit_edge.89:0  %a_elem_load_88 = phi double [ %tmp_88_96, %90 ], [ undef, %._crit_edge.88 ]

ST_209: tmp_89_97 [1/1] 0.00ns
:6  %tmp_89_97 = bitcast i64 %a_union_89 to double

ST_209: stg_5110 [1/1] 0.00ns
:7  br label %._crit_edge.90

ST_209: tmp_90_98 [1/1] 0.00ns
:6  %tmp_90_98 = bitcast i64 %a_union_90 to double

ST_209: stg_5112 [1/1] 0.00ns
:7  br label %._crit_edge.91

ST_209: doutc_1_addr_67 [1/1] 0.00ns
:4  %doutc_1_addr_67 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 67

ST_209: stg_5114 [1/1] 2.05ns
:5  store i32 %tmp_209, i32* %doutc_1_addr_67, align 4

ST_209: doutc_0_addr_67 [1/1] 0.00ns
:7  %doutc_0_addr_67 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 68

ST_209: stg_5116 [1/1] 2.05ns
:8  store i32 %tmp_48_65, i32* %doutc_0_addr_67, align 4

ST_209: stg_5117 [1/1] 0.00ns
:9  br label %._crit_edge25.66

ST_209: doutc_1_addr_68 [1/1] 0.00ns
:4  %doutc_1_addr_68 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 68

ST_209: stg_5119 [1/1] 2.05ns
:5  store i32 %tmp_210, i32* %doutc_1_addr_68, align 4

ST_209: doutc_0_addr_68 [1/1] 0.00ns
:7  %doutc_0_addr_68 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 69

ST_209: stg_5121 [1/1] 2.05ns
:8  store i32 %tmp_48_66, i32* %doutc_0_addr_68, align 4

ST_209: stg_5122 [1/1] 0.00ns
:9  br label %._crit_edge25.67

ST_209: tmpc_67 [1/1] 0.00ns
:1  %tmpc_67 = bitcast double %tmp_42_67 to i64

ST_209: c_elem_67 [1/1] 1.45ns
:2  %c_elem_67 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_67)

ST_209: tmp_211 [1/1] 0.00ns
:3  %tmp_211 = trunc i64 %c_elem_67 to i32

ST_209: tmp_48_67 [1/1] 0.00ns
:6  %tmp_48_67 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_67, i32 32, i32 63)

ST_209: tmpc_68 [1/1] 0.00ns
:1  %tmpc_68 = bitcast double %tmp_42_68 to i64

ST_209: c_elem_68 [1/1] 1.45ns
:2  %c_elem_68 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_68)

ST_209: tmp_212 [1/1] 0.00ns
:3  %tmp_212 = trunc i64 %c_elem_68 to i32

ST_209: tmp_48_68 [1/1] 0.00ns
:6  %tmp_48_68 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_68, i32 32, i32 63)

ST_209: tmp_42_69 [1/10] 3.06ns
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

ST_209: tmp_42_70 [1/10] 3.06ns
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

ST_209: tmp_42_71 [2/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_209: tmp_42_72 [2/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

ST_209: tmp_42_73 [3/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_209: tmp_42_74 [3/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

ST_209: tmp_42_75 [4/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_209: tmp_42_76 [4/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

ST_209: tmp_42_77 [5/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_209: tmp_42_78 [5/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

ST_209: tmp_42_79 [6/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_209: tmp_42_80 [6/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

ST_209: tmp_42_81 [7/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_209: tmp_42_82 [7/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

ST_209: tmp_42_83 [8/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_209: tmp_42_84 [8/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

ST_209: tmp_42_85 [9/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_209: tmp_42_86 [9/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

ST_209: tmp_42_87 [10/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_209: tmp_42_88 [10/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88


 <State 210>: 3.06ns
ST_210: a_elem_load_89 [1/1] 0.00ns
._crit_edge.90:0  %a_elem_load_89 = phi double [ %tmp_89_97, %91 ], [ undef, %._crit_edge.89 ]

ST_210: a_elem_load_90 [1/1] 0.00ns
._crit_edge.91:0  %a_elem_load_90 = phi double [ %tmp_90_98, %92 ], [ undef, %._crit_edge.90 ]

ST_210: tmp_91_99 [1/1] 0.00ns
:6  %tmp_91_99 = bitcast i64 %a_union_91 to double

ST_210: stg_5154 [1/1] 0.00ns
:7  br label %._crit_edge.92

ST_210: tmp_92_100 [1/1] 0.00ns
:6  %tmp_92_100 = bitcast i64 %a_union_92 to double

ST_210: stg_5156 [1/1] 0.00ns
:7  br label %._crit_edge.93

ST_210: doutc_1_addr_69 [1/1] 0.00ns
:4  %doutc_1_addr_69 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 69

ST_210: stg_5158 [1/1] 2.05ns
:5  store i32 %tmp_211, i32* %doutc_1_addr_69, align 4

ST_210: doutc_0_addr_69 [1/1] 0.00ns
:7  %doutc_0_addr_69 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 70

ST_210: stg_5160 [1/1] 2.05ns
:8  store i32 %tmp_48_67, i32* %doutc_0_addr_69, align 4

ST_210: stg_5161 [1/1] 0.00ns
:9  br label %._crit_edge25.68

ST_210: doutc_1_addr_70 [1/1] 0.00ns
:4  %doutc_1_addr_70 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 70

ST_210: stg_5163 [1/1] 2.05ns
:5  store i32 %tmp_212, i32* %doutc_1_addr_70, align 4

ST_210: doutc_0_addr_70 [1/1] 0.00ns
:7  %doutc_0_addr_70 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 71

ST_210: stg_5165 [1/1] 2.05ns
:8  store i32 %tmp_48_68, i32* %doutc_0_addr_70, align 4

ST_210: stg_5166 [1/1] 0.00ns
:9  br label %._crit_edge25.69

ST_210: tmpc_69 [1/1] 0.00ns
:1  %tmpc_69 = bitcast double %tmp_42_69 to i64

ST_210: c_elem_69 [1/1] 1.45ns
:2  %c_elem_69 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_69)

ST_210: tmp_213 [1/1] 0.00ns
:3  %tmp_213 = trunc i64 %c_elem_69 to i32

ST_210: tmp_48_69 [1/1] 0.00ns
:6  %tmp_48_69 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_69, i32 32, i32 63)

ST_210: tmpc_70 [1/1] 0.00ns
:1  %tmpc_70 = bitcast double %tmp_42_70 to i64

ST_210: c_elem_70 [1/1] 1.45ns
:2  %c_elem_70 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_70)

ST_210: tmp_214 [1/1] 0.00ns
:3  %tmp_214 = trunc i64 %c_elem_70 to i32

ST_210: tmp_48_70 [1/1] 0.00ns
:6  %tmp_48_70 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_70, i32 32, i32 63)

ST_210: tmp_42_71 [1/10] 3.06ns
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

ST_210: tmp_42_72 [1/10] 3.06ns
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

ST_210: tmp_42_73 [2/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_210: tmp_42_74 [2/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

ST_210: tmp_42_75 [3/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_210: tmp_42_76 [3/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

ST_210: tmp_42_77 [4/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_210: tmp_42_78 [4/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

ST_210: tmp_42_79 [5/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_210: tmp_42_80 [5/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

ST_210: tmp_42_81 [6/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_210: tmp_42_82 [6/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

ST_210: tmp_42_83 [7/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_210: tmp_42_84 [7/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

ST_210: tmp_42_85 [8/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_210: tmp_42_86 [8/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

ST_210: tmp_42_87 [9/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_210: tmp_42_88 [9/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

ST_210: tmp_42_89 [10/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_210: tmp_42_90 [10/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90


 <State 211>: 3.06ns
ST_211: a_elem_load_91 [1/1] 0.00ns
._crit_edge.92:0  %a_elem_load_91 = phi double [ %tmp_91_99, %93 ], [ undef, %._crit_edge.91 ]

ST_211: a_elem_load_92 [1/1] 0.00ns
._crit_edge.93:0  %a_elem_load_92 = phi double [ %tmp_92_100, %94 ], [ undef, %._crit_edge.92 ]

ST_211: tmp_93_101 [1/1] 0.00ns
:6  %tmp_93_101 = bitcast i64 %a_union_93 to double

ST_211: stg_5198 [1/1] 0.00ns
:7  br label %._crit_edge.94

ST_211: tmp_94_102 [1/1] 0.00ns
:6  %tmp_94_102 = bitcast i64 %a_union_94 to double

ST_211: stg_5200 [1/1] 0.00ns
:7  br label %._crit_edge.95

ST_211: doutc_1_addr_71 [1/1] 0.00ns
:4  %doutc_1_addr_71 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 71

ST_211: stg_5202 [1/1] 2.05ns
:5  store i32 %tmp_213, i32* %doutc_1_addr_71, align 4

ST_211: doutc_0_addr_71 [1/1] 0.00ns
:7  %doutc_0_addr_71 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 72

ST_211: stg_5204 [1/1] 2.05ns
:8  store i32 %tmp_48_69, i32* %doutc_0_addr_71, align 4

ST_211: stg_5205 [1/1] 0.00ns
:9  br label %._crit_edge25.70

ST_211: doutc_1_addr_72 [1/1] 0.00ns
:4  %doutc_1_addr_72 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 72

ST_211: stg_5207 [1/1] 2.05ns
:5  store i32 %tmp_214, i32* %doutc_1_addr_72, align 4

ST_211: doutc_0_addr_72 [1/1] 0.00ns
:7  %doutc_0_addr_72 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 73

ST_211: stg_5209 [1/1] 2.05ns
:8  store i32 %tmp_48_70, i32* %doutc_0_addr_72, align 4

ST_211: stg_5210 [1/1] 0.00ns
:9  br label %._crit_edge25.71

ST_211: tmpc_71 [1/1] 0.00ns
:1  %tmpc_71 = bitcast double %tmp_42_71 to i64

ST_211: c_elem_71 [1/1] 1.45ns
:2  %c_elem_71 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_71)

ST_211: tmp_215 [1/1] 0.00ns
:3  %tmp_215 = trunc i64 %c_elem_71 to i32

ST_211: tmp_48_71 [1/1] 0.00ns
:6  %tmp_48_71 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_71, i32 32, i32 63)

ST_211: tmpc_72 [1/1] 0.00ns
:1  %tmpc_72 = bitcast double %tmp_42_72 to i64

ST_211: c_elem_72 [1/1] 1.45ns
:2  %c_elem_72 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_72)

ST_211: tmp_216 [1/1] 0.00ns
:3  %tmp_216 = trunc i64 %c_elem_72 to i32

ST_211: tmp_48_72 [1/1] 0.00ns
:6  %tmp_48_72 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_72, i32 32, i32 63)

ST_211: tmp_42_73 [1/10] 3.06ns
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

ST_211: tmp_42_74 [1/10] 3.06ns
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

ST_211: tmp_42_75 [2/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_211: tmp_42_76 [2/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

ST_211: tmp_42_77 [3/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_211: tmp_42_78 [3/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

ST_211: tmp_42_79 [4/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_211: tmp_42_80 [4/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

ST_211: tmp_42_81 [5/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_211: tmp_42_82 [5/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

ST_211: tmp_42_83 [6/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_211: tmp_42_84 [6/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

ST_211: tmp_42_85 [7/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_211: tmp_42_86 [7/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

ST_211: tmp_42_87 [8/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_211: tmp_42_88 [8/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

ST_211: tmp_42_89 [9/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_211: tmp_42_90 [9/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

ST_211: tmp_42_91 [10/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_211: tmp_42_92 [10/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92


 <State 212>: 3.06ns
ST_212: a_elem_load_93 [1/1] 0.00ns
._crit_edge.94:0  %a_elem_load_93 = phi double [ %tmp_93_101, %95 ], [ undef, %._crit_edge.93 ]

ST_212: a_elem_load_94 [1/1] 0.00ns
._crit_edge.95:0  %a_elem_load_94 = phi double [ %tmp_94_102, %96 ], [ undef, %._crit_edge.94 ]

ST_212: tmp_95_103 [1/1] 0.00ns
:6  %tmp_95_103 = bitcast i64 %a_union_95 to double

ST_212: stg_5242 [1/1] 0.00ns
:7  br label %._crit_edge.96

ST_212: tmp_96_104 [1/1] 0.00ns
:6  %tmp_96_104 = bitcast i64 %a_union_96 to double

ST_212: stg_5244 [1/1] 0.00ns
:7  br label %._crit_edge.97

ST_212: doutc_1_addr_73 [1/1] 0.00ns
:4  %doutc_1_addr_73 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 73

ST_212: stg_5246 [1/1] 2.05ns
:5  store i32 %tmp_215, i32* %doutc_1_addr_73, align 4

ST_212: doutc_0_addr_73 [1/1] 0.00ns
:7  %doutc_0_addr_73 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 74

ST_212: stg_5248 [1/1] 2.05ns
:8  store i32 %tmp_48_71, i32* %doutc_0_addr_73, align 4

ST_212: stg_5249 [1/1] 0.00ns
:9  br label %._crit_edge25.72

ST_212: doutc_1_addr_74 [1/1] 0.00ns
:4  %doutc_1_addr_74 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 74

ST_212: stg_5251 [1/1] 2.05ns
:5  store i32 %tmp_216, i32* %doutc_1_addr_74, align 4

ST_212: doutc_0_addr_74 [1/1] 0.00ns
:7  %doutc_0_addr_74 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 75

ST_212: stg_5253 [1/1] 2.05ns
:8  store i32 %tmp_48_72, i32* %doutc_0_addr_74, align 4

ST_212: stg_5254 [1/1] 0.00ns
:9  br label %._crit_edge25.73

ST_212: tmpc_73 [1/1] 0.00ns
:1  %tmpc_73 = bitcast double %tmp_42_73 to i64

ST_212: c_elem_73 [1/1] 1.45ns
:2  %c_elem_73 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_73)

ST_212: tmp_217 [1/1] 0.00ns
:3  %tmp_217 = trunc i64 %c_elem_73 to i32

ST_212: tmp_48_73 [1/1] 0.00ns
:6  %tmp_48_73 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_73, i32 32, i32 63)

ST_212: tmpc_74 [1/1] 0.00ns
:1  %tmpc_74 = bitcast double %tmp_42_74 to i64

ST_212: c_elem_74 [1/1] 1.45ns
:2  %c_elem_74 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_74)

ST_212: tmp_218 [1/1] 0.00ns
:3  %tmp_218 = trunc i64 %c_elem_74 to i32

ST_212: tmp_48_74 [1/1] 0.00ns
:6  %tmp_48_74 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_74, i32 32, i32 63)

ST_212: tmp_42_75 [1/10] 3.06ns
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

ST_212: tmp_42_76 [1/10] 3.06ns
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

ST_212: tmp_42_77 [2/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_212: tmp_42_78 [2/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

ST_212: tmp_42_79 [3/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_212: tmp_42_80 [3/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

ST_212: tmp_42_81 [4/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_212: tmp_42_82 [4/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

ST_212: tmp_42_83 [5/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_212: tmp_42_84 [5/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

ST_212: tmp_42_85 [6/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_212: tmp_42_86 [6/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

ST_212: tmp_42_87 [7/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_212: tmp_42_88 [7/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

ST_212: tmp_42_89 [8/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_212: tmp_42_90 [8/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

ST_212: tmp_42_91 [9/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_212: tmp_42_92 [9/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

ST_212: tmp_42_93 [10/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_212: tmp_42_94 [10/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94


 <State 213>: 3.06ns
ST_213: a_elem_load_95 [1/1] 0.00ns
._crit_edge.96:0  %a_elem_load_95 = phi double [ %tmp_95_103, %97 ], [ undef, %._crit_edge.95 ]

ST_213: a_elem_load_96 [1/1] 0.00ns
._crit_edge.97:0  %a_elem_load_96 = phi double [ %tmp_96_104, %98 ], [ undef, %._crit_edge.96 ]

ST_213: tmp_97_105 [1/1] 0.00ns
:6  %tmp_97_105 = bitcast i64 %a_union_97 to double

ST_213: stg_5286 [1/1] 0.00ns
:7  br label %._crit_edge.98

ST_213: tmp_98_106 [1/1] 0.00ns
:6  %tmp_98_106 = bitcast i64 %a_union_98 to double

ST_213: stg_5288 [1/1] 0.00ns
:7  br label %._crit_edge.99

ST_213: doutc_1_addr_75 [1/1] 0.00ns
:4  %doutc_1_addr_75 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 75

ST_213: stg_5290 [1/1] 2.05ns
:5  store i32 %tmp_217, i32* %doutc_1_addr_75, align 4

ST_213: doutc_0_addr_75 [1/1] 0.00ns
:7  %doutc_0_addr_75 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 76

ST_213: stg_5292 [1/1] 2.05ns
:8  store i32 %tmp_48_73, i32* %doutc_0_addr_75, align 4

ST_213: stg_5293 [1/1] 0.00ns
:9  br label %._crit_edge25.74

ST_213: doutc_1_addr_76 [1/1] 0.00ns
:4  %doutc_1_addr_76 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 76

ST_213: stg_5295 [1/1] 2.05ns
:5  store i32 %tmp_218, i32* %doutc_1_addr_76, align 4

ST_213: doutc_0_addr_76 [1/1] 0.00ns
:7  %doutc_0_addr_76 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 77

ST_213: stg_5297 [1/1] 2.05ns
:8  store i32 %tmp_48_74, i32* %doutc_0_addr_76, align 4

ST_213: stg_5298 [1/1] 0.00ns
:9  br label %._crit_edge25.75

ST_213: tmpc_75 [1/1] 0.00ns
:1  %tmpc_75 = bitcast double %tmp_42_75 to i64

ST_213: c_elem_75 [1/1] 1.45ns
:2  %c_elem_75 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_75)

ST_213: tmp_219 [1/1] 0.00ns
:3  %tmp_219 = trunc i64 %c_elem_75 to i32

ST_213: tmp_48_75 [1/1] 0.00ns
:6  %tmp_48_75 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_75, i32 32, i32 63)

ST_213: tmpc_76 [1/1] 0.00ns
:1  %tmpc_76 = bitcast double %tmp_42_76 to i64

ST_213: c_elem_76 [1/1] 1.45ns
:2  %c_elem_76 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_76)

ST_213: tmp_220 [1/1] 0.00ns
:3  %tmp_220 = trunc i64 %c_elem_76 to i32

ST_213: tmp_48_76 [1/1] 0.00ns
:6  %tmp_48_76 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_76, i32 32, i32 63)

ST_213: tmp_42_77 [1/10] 3.06ns
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

ST_213: tmp_42_78 [1/10] 3.06ns
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

ST_213: tmp_42_79 [2/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_213: tmp_42_80 [2/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

ST_213: tmp_42_81 [3/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_213: tmp_42_82 [3/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

ST_213: tmp_42_83 [4/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_213: tmp_42_84 [4/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

ST_213: tmp_42_85 [5/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_213: tmp_42_86 [5/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

ST_213: tmp_42_87 [6/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_213: tmp_42_88 [6/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

ST_213: tmp_42_89 [7/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_213: tmp_42_90 [7/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

ST_213: tmp_42_91 [8/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_213: tmp_42_92 [8/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

ST_213: tmp_42_93 [9/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_213: tmp_42_94 [9/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

ST_213: tmp_42_95 [10/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_213: tmp_42_96 [10/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96


 <State 214>: 3.06ns
ST_214: a_elem_load_97 [1/1] 0.00ns
._crit_edge.98:0  %a_elem_load_97 = phi double [ %tmp_97_105, %99 ], [ undef, %._crit_edge.97 ]

ST_214: a_elem_load_98 [1/1] 0.00ns
._crit_edge.99:0  %a_elem_load_98 = phi double [ %tmp_98_106, %100 ], [ undef, %._crit_edge.98 ]

ST_214: tmp_99_107 [1/1] 0.00ns
:6  %tmp_99_107 = bitcast i64 %a_union_99 to double

ST_214: stg_5330 [1/1] 0.00ns
:7  br label %._crit_edge.100

ST_214: tmp_100_108 [1/1] 0.00ns
:6  %tmp_100_108 = bitcast i64 %a_union_100 to double

ST_214: stg_5332 [1/1] 0.00ns
:7  br label %._crit_edge.101

ST_214: doutc_1_addr_77 [1/1] 0.00ns
:4  %doutc_1_addr_77 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 77

ST_214: stg_5334 [1/1] 2.05ns
:5  store i32 %tmp_219, i32* %doutc_1_addr_77, align 4

ST_214: doutc_0_addr_77 [1/1] 0.00ns
:7  %doutc_0_addr_77 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 78

ST_214: stg_5336 [1/1] 2.05ns
:8  store i32 %tmp_48_75, i32* %doutc_0_addr_77, align 4

ST_214: stg_5337 [1/1] 0.00ns
:9  br label %._crit_edge25.76

ST_214: doutc_1_addr_78 [1/1] 0.00ns
:4  %doutc_1_addr_78 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 78

ST_214: stg_5339 [1/1] 2.05ns
:5  store i32 %tmp_220, i32* %doutc_1_addr_78, align 4

ST_214: doutc_0_addr_78 [1/1] 0.00ns
:7  %doutc_0_addr_78 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 79

ST_214: stg_5341 [1/1] 2.05ns
:8  store i32 %tmp_48_76, i32* %doutc_0_addr_78, align 4

ST_214: stg_5342 [1/1] 0.00ns
:9  br label %._crit_edge25.77

ST_214: tmpc_77 [1/1] 0.00ns
:1  %tmpc_77 = bitcast double %tmp_42_77 to i64

ST_214: c_elem_77 [1/1] 1.45ns
:2  %c_elem_77 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_77)

ST_214: tmp_221 [1/1] 0.00ns
:3  %tmp_221 = trunc i64 %c_elem_77 to i32

ST_214: tmp_48_77 [1/1] 0.00ns
:6  %tmp_48_77 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_77, i32 32, i32 63)

ST_214: tmpc_78 [1/1] 0.00ns
:1  %tmpc_78 = bitcast double %tmp_42_78 to i64

ST_214: c_elem_78 [1/1] 1.45ns
:2  %c_elem_78 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_78)

ST_214: tmp_222 [1/1] 0.00ns
:3  %tmp_222 = trunc i64 %c_elem_78 to i32

ST_214: tmp_48_78 [1/1] 0.00ns
:6  %tmp_48_78 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_78, i32 32, i32 63)

ST_214: tmp_42_79 [1/10] 3.06ns
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

ST_214: tmp_42_80 [1/10] 3.06ns
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

ST_214: tmp_42_81 [2/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_214: tmp_42_82 [2/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

ST_214: tmp_42_83 [3/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_214: tmp_42_84 [3/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

ST_214: tmp_42_85 [4/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_214: tmp_42_86 [4/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

ST_214: tmp_42_87 [5/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_214: tmp_42_88 [5/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

ST_214: tmp_42_89 [6/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_214: tmp_42_90 [6/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

ST_214: tmp_42_91 [7/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_214: tmp_42_92 [7/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

ST_214: tmp_42_93 [8/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_214: tmp_42_94 [8/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

ST_214: tmp_42_95 [9/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_214: tmp_42_96 [9/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

ST_214: tmp_42_97 [10/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_214: tmp_42_98 [10/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98


 <State 215>: 3.06ns
ST_215: a_elem_load_99 [1/1] 0.00ns
._crit_edge.100:0  %a_elem_load_99 = phi double [ %tmp_99_107, %101 ], [ undef, %._crit_edge.99 ]

ST_215: a_elem_load_100 [1/1] 0.00ns
._crit_edge.101:0  %a_elem_load_100 = phi double [ %tmp_100_108, %102 ], [ undef, %._crit_edge.100 ]

ST_215: tmp_101_109 [1/1] 0.00ns
:6  %tmp_101_109 = bitcast i64 %a_union_101 to double

ST_215: stg_5374 [1/1] 0.00ns
:7  br label %._crit_edge.102

ST_215: tmp_102_110 [1/1] 0.00ns
:6  %tmp_102_110 = bitcast i64 %a_union_102 to double

ST_215: stg_5376 [1/1] 0.00ns
:7  br label %._crit_edge.103

ST_215: doutc_1_addr_79 [1/1] 0.00ns
:4  %doutc_1_addr_79 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 79

ST_215: stg_5378 [1/1] 2.05ns
:5  store i32 %tmp_221, i32* %doutc_1_addr_79, align 4

ST_215: doutc_0_addr_79 [1/1] 0.00ns
:7  %doutc_0_addr_79 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 80

ST_215: stg_5380 [1/1] 2.05ns
:8  store i32 %tmp_48_77, i32* %doutc_0_addr_79, align 4

ST_215: stg_5381 [1/1] 0.00ns
:9  br label %._crit_edge25.78

ST_215: doutc_1_addr_80 [1/1] 0.00ns
:4  %doutc_1_addr_80 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 80

ST_215: stg_5383 [1/1] 2.05ns
:5  store i32 %tmp_222, i32* %doutc_1_addr_80, align 4

ST_215: doutc_0_addr_80 [1/1] 0.00ns
:7  %doutc_0_addr_80 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 81

ST_215: stg_5385 [1/1] 2.05ns
:8  store i32 %tmp_48_78, i32* %doutc_0_addr_80, align 4

ST_215: stg_5386 [1/1] 0.00ns
:9  br label %._crit_edge25.79

ST_215: tmpc_79 [1/1] 0.00ns
:1  %tmpc_79 = bitcast double %tmp_42_79 to i64

ST_215: c_elem_79 [1/1] 1.45ns
:2  %c_elem_79 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_79)

ST_215: tmp_223 [1/1] 0.00ns
:3  %tmp_223 = trunc i64 %c_elem_79 to i32

ST_215: tmp_48_79 [1/1] 0.00ns
:6  %tmp_48_79 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_79, i32 32, i32 63)

ST_215: tmpc_80 [1/1] 0.00ns
:1  %tmpc_80 = bitcast double %tmp_42_80 to i64

ST_215: c_elem_80 [1/1] 1.45ns
:2  %c_elem_80 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_80)

ST_215: tmp_224 [1/1] 0.00ns
:3  %tmp_224 = trunc i64 %c_elem_80 to i32

ST_215: tmp_48_80 [1/1] 0.00ns
:6  %tmp_48_80 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_80, i32 32, i32 63)

ST_215: tmp_42_81 [1/10] 3.06ns
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

ST_215: tmp_42_82 [1/10] 3.06ns
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

ST_215: tmp_42_83 [2/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_215: tmp_42_84 [2/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

ST_215: tmp_42_85 [3/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_215: tmp_42_86 [3/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

ST_215: tmp_42_87 [4/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_215: tmp_42_88 [4/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

ST_215: tmp_42_89 [5/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_215: tmp_42_90 [5/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

ST_215: tmp_42_91 [6/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_215: tmp_42_92 [6/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

ST_215: tmp_42_93 [7/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_215: tmp_42_94 [7/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

ST_215: tmp_42_95 [8/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_215: tmp_42_96 [8/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

ST_215: tmp_42_97 [9/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_215: tmp_42_98 [9/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

ST_215: tmp_42_99 [10/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_215: tmp_42_100 [10/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100


 <State 216>: 3.06ns
ST_216: a_elem_load_101 [1/1] 0.00ns
._crit_edge.102:0  %a_elem_load_101 = phi double [ %tmp_101_109, %103 ], [ undef, %._crit_edge.101 ]

ST_216: a_elem_load_102 [1/1] 0.00ns
._crit_edge.103:0  %a_elem_load_102 = phi double [ %tmp_102_110, %104 ], [ undef, %._crit_edge.102 ]

ST_216: tmp_103_111 [1/1] 0.00ns
:6  %tmp_103_111 = bitcast i64 %a_union_103 to double

ST_216: stg_5418 [1/1] 0.00ns
:7  br label %._crit_edge.104

ST_216: tmp_104_112 [1/1] 0.00ns
:6  %tmp_104_112 = bitcast i64 %a_union_104 to double

ST_216: stg_5420 [1/1] 0.00ns
:7  br label %._crit_edge.105

ST_216: doutc_1_addr_81 [1/1] 0.00ns
:4  %doutc_1_addr_81 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 81

ST_216: stg_5422 [1/1] 2.05ns
:5  store i32 %tmp_223, i32* %doutc_1_addr_81, align 4

ST_216: doutc_0_addr_81 [1/1] 0.00ns
:7  %doutc_0_addr_81 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 82

ST_216: stg_5424 [1/1] 2.05ns
:8  store i32 %tmp_48_79, i32* %doutc_0_addr_81, align 4

ST_216: stg_5425 [1/1] 0.00ns
:9  br label %._crit_edge25.80

ST_216: doutc_1_addr_82 [1/1] 0.00ns
:4  %doutc_1_addr_82 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 82

ST_216: stg_5427 [1/1] 2.05ns
:5  store i32 %tmp_224, i32* %doutc_1_addr_82, align 4

ST_216: doutc_0_addr_82 [1/1] 0.00ns
:7  %doutc_0_addr_82 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 83

ST_216: stg_5429 [1/1] 2.05ns
:8  store i32 %tmp_48_80, i32* %doutc_0_addr_82, align 4

ST_216: stg_5430 [1/1] 0.00ns
:9  br label %._crit_edge25.81

ST_216: tmpc_81 [1/1] 0.00ns
:1  %tmpc_81 = bitcast double %tmp_42_81 to i64

ST_216: c_elem_81 [1/1] 1.45ns
:2  %c_elem_81 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_81)

ST_216: tmp_225 [1/1] 0.00ns
:3  %tmp_225 = trunc i64 %c_elem_81 to i32

ST_216: tmp_48_81 [1/1] 0.00ns
:6  %tmp_48_81 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_81, i32 32, i32 63)

ST_216: tmpc_82 [1/1] 0.00ns
:1  %tmpc_82 = bitcast double %tmp_42_82 to i64

ST_216: c_elem_82 [1/1] 1.45ns
:2  %c_elem_82 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_82)

ST_216: tmp_226 [1/1] 0.00ns
:3  %tmp_226 = trunc i64 %c_elem_82 to i32

ST_216: tmp_48_82 [1/1] 0.00ns
:6  %tmp_48_82 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_82, i32 32, i32 63)

ST_216: tmp_42_83 [1/10] 3.06ns
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

ST_216: tmp_42_84 [1/10] 3.06ns
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

ST_216: tmp_42_85 [2/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_216: tmp_42_86 [2/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

ST_216: tmp_42_87 [3/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_216: tmp_42_88 [3/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

ST_216: tmp_42_89 [4/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_216: tmp_42_90 [4/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

ST_216: tmp_42_91 [5/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_216: tmp_42_92 [5/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

ST_216: tmp_42_93 [6/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_216: tmp_42_94 [6/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

ST_216: tmp_42_95 [7/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_216: tmp_42_96 [7/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

ST_216: tmp_42_97 [8/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_216: tmp_42_98 [8/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

ST_216: tmp_42_99 [9/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_216: tmp_42_100 [9/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

ST_216: tmp_42_101 [10/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_216: tmp_42_102 [10/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102


 <State 217>: 3.06ns
ST_217: a_elem_load_103 [1/1] 0.00ns
._crit_edge.104:0  %a_elem_load_103 = phi double [ %tmp_103_111, %105 ], [ undef, %._crit_edge.103 ]

ST_217: a_elem_load_104 [1/1] 0.00ns
._crit_edge.105:0  %a_elem_load_104 = phi double [ %tmp_104_112, %106 ], [ undef, %._crit_edge.104 ]

ST_217: tmp_105_113 [1/1] 0.00ns
:6  %tmp_105_113 = bitcast i64 %a_union_105 to double

ST_217: stg_5462 [1/1] 0.00ns
:7  br label %._crit_edge.106

ST_217: tmp_106_114 [1/1] 0.00ns
:6  %tmp_106_114 = bitcast i64 %a_union_106 to double

ST_217: stg_5464 [1/1] 0.00ns
:7  br label %._crit_edge.107

ST_217: doutc_1_addr_83 [1/1] 0.00ns
:4  %doutc_1_addr_83 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 83

ST_217: stg_5466 [1/1] 2.05ns
:5  store i32 %tmp_225, i32* %doutc_1_addr_83, align 4

ST_217: doutc_0_addr_83 [1/1] 0.00ns
:7  %doutc_0_addr_83 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 84

ST_217: stg_5468 [1/1] 2.05ns
:8  store i32 %tmp_48_81, i32* %doutc_0_addr_83, align 4

ST_217: stg_5469 [1/1] 0.00ns
:9  br label %._crit_edge25.82

ST_217: doutc_1_addr_84 [1/1] 0.00ns
:4  %doutc_1_addr_84 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 84

ST_217: stg_5471 [1/1] 2.05ns
:5  store i32 %tmp_226, i32* %doutc_1_addr_84, align 4

ST_217: doutc_0_addr_84 [1/1] 0.00ns
:7  %doutc_0_addr_84 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 85

ST_217: stg_5473 [1/1] 2.05ns
:8  store i32 %tmp_48_82, i32* %doutc_0_addr_84, align 4

ST_217: stg_5474 [1/1] 0.00ns
:9  br label %._crit_edge25.83

ST_217: tmpc_83 [1/1] 0.00ns
:1  %tmpc_83 = bitcast double %tmp_42_83 to i64

ST_217: c_elem_83 [1/1] 1.45ns
:2  %c_elem_83 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_83)

ST_217: tmp_227 [1/1] 0.00ns
:3  %tmp_227 = trunc i64 %c_elem_83 to i32

ST_217: tmp_48_83 [1/1] 0.00ns
:6  %tmp_48_83 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_83, i32 32, i32 63)

ST_217: tmpc_84 [1/1] 0.00ns
:1  %tmpc_84 = bitcast double %tmp_42_84 to i64

ST_217: c_elem_84 [1/1] 1.45ns
:2  %c_elem_84 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_84)

ST_217: tmp_228 [1/1] 0.00ns
:3  %tmp_228 = trunc i64 %c_elem_84 to i32

ST_217: tmp_48_84 [1/1] 0.00ns
:6  %tmp_48_84 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_84, i32 32, i32 63)

ST_217: tmp_42_85 [1/10] 3.06ns
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

ST_217: tmp_42_86 [1/10] 3.06ns
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

ST_217: tmp_42_87 [2/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_217: tmp_42_88 [2/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

ST_217: tmp_42_89 [3/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_217: tmp_42_90 [3/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

ST_217: tmp_42_91 [4/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_217: tmp_42_92 [4/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

ST_217: tmp_42_93 [5/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_217: tmp_42_94 [5/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

ST_217: tmp_42_95 [6/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_217: tmp_42_96 [6/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

ST_217: tmp_42_97 [7/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_217: tmp_42_98 [7/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

ST_217: tmp_42_99 [8/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_217: tmp_42_100 [8/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

ST_217: tmp_42_101 [9/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_217: tmp_42_102 [9/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

ST_217: tmp_42_103 [10/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_217: tmp_42_104 [10/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104


 <State 218>: 3.06ns
ST_218: a_elem_load_105 [1/1] 0.00ns
._crit_edge.106:0  %a_elem_load_105 = phi double [ %tmp_105_113, %107 ], [ undef, %._crit_edge.105 ]

ST_218: a_elem_load_106 [1/1] 0.00ns
._crit_edge.107:0  %a_elem_load_106 = phi double [ %tmp_106_114, %108 ], [ undef, %._crit_edge.106 ]

ST_218: tmp_107_115 [1/1] 0.00ns
:6  %tmp_107_115 = bitcast i64 %a_union_107 to double

ST_218: stg_5506 [1/1] 0.00ns
:7  br label %._crit_edge.108

ST_218: tmp_108_116 [1/1] 0.00ns
:6  %tmp_108_116 = bitcast i64 %a_union_108 to double

ST_218: stg_5508 [1/1] 0.00ns
:7  br label %._crit_edge.109

ST_218: doutc_1_addr_85 [1/1] 0.00ns
:4  %doutc_1_addr_85 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 85

ST_218: stg_5510 [1/1] 2.05ns
:5  store i32 %tmp_227, i32* %doutc_1_addr_85, align 4

ST_218: doutc_0_addr_85 [1/1] 0.00ns
:7  %doutc_0_addr_85 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 86

ST_218: stg_5512 [1/1] 2.05ns
:8  store i32 %tmp_48_83, i32* %doutc_0_addr_85, align 4

ST_218: stg_5513 [1/1] 0.00ns
:9  br label %._crit_edge25.84

ST_218: doutc_1_addr_86 [1/1] 0.00ns
:4  %doutc_1_addr_86 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 86

ST_218: stg_5515 [1/1] 2.05ns
:5  store i32 %tmp_228, i32* %doutc_1_addr_86, align 4

ST_218: doutc_0_addr_86 [1/1] 0.00ns
:7  %doutc_0_addr_86 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 87

ST_218: stg_5517 [1/1] 2.05ns
:8  store i32 %tmp_48_84, i32* %doutc_0_addr_86, align 4

ST_218: stg_5518 [1/1] 0.00ns
:9  br label %._crit_edge25.85

ST_218: tmpc_85 [1/1] 0.00ns
:1  %tmpc_85 = bitcast double %tmp_42_85 to i64

ST_218: c_elem_85 [1/1] 1.45ns
:2  %c_elem_85 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_85)

ST_218: tmp_229 [1/1] 0.00ns
:3  %tmp_229 = trunc i64 %c_elem_85 to i32

ST_218: tmp_48_85 [1/1] 0.00ns
:6  %tmp_48_85 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_85, i32 32, i32 63)

ST_218: tmpc_86 [1/1] 0.00ns
:1  %tmpc_86 = bitcast double %tmp_42_86 to i64

ST_218: c_elem_86 [1/1] 1.45ns
:2  %c_elem_86 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_86)

ST_218: tmp_230 [1/1] 0.00ns
:3  %tmp_230 = trunc i64 %c_elem_86 to i32

ST_218: tmp_48_86 [1/1] 0.00ns
:6  %tmp_48_86 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_86, i32 32, i32 63)

ST_218: tmp_42_87 [1/10] 3.06ns
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

ST_218: tmp_42_88 [1/10] 3.06ns
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

ST_218: tmp_42_89 [2/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_218: tmp_42_90 [2/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

ST_218: tmp_42_91 [3/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_218: tmp_42_92 [3/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

ST_218: tmp_42_93 [4/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_218: tmp_42_94 [4/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

ST_218: tmp_42_95 [5/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_218: tmp_42_96 [5/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

ST_218: tmp_42_97 [6/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_218: tmp_42_98 [6/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

ST_218: tmp_42_99 [7/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_218: tmp_42_100 [7/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

ST_218: tmp_42_101 [8/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_218: tmp_42_102 [8/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

ST_218: tmp_42_103 [9/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_218: tmp_42_104 [9/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

ST_218: tmp_42_105 [10/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_218: tmp_42_106 [10/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106


 <State 219>: 3.06ns
ST_219: a_elem_load_107 [1/1] 0.00ns
._crit_edge.108:0  %a_elem_load_107 = phi double [ %tmp_107_115, %109 ], [ undef, %._crit_edge.107 ]

ST_219: a_elem_load_108 [1/1] 0.00ns
._crit_edge.109:0  %a_elem_load_108 = phi double [ %tmp_108_116, %110 ], [ undef, %._crit_edge.108 ]

ST_219: tmp_109_117 [1/1] 0.00ns
:6  %tmp_109_117 = bitcast i64 %a_union_109 to double

ST_219: stg_5550 [1/1] 0.00ns
:7  br label %._crit_edge.110

ST_219: tmp_110_118 [1/1] 0.00ns
:6  %tmp_110_118 = bitcast i64 %a_union_110 to double

ST_219: stg_5552 [1/1] 0.00ns
:7  br label %._crit_edge.111

ST_219: doutc_1_addr_87 [1/1] 0.00ns
:4  %doutc_1_addr_87 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 87

ST_219: stg_5554 [1/1] 2.05ns
:5  store i32 %tmp_229, i32* %doutc_1_addr_87, align 4

ST_219: doutc_0_addr_87 [1/1] 0.00ns
:7  %doutc_0_addr_87 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 88

ST_219: stg_5556 [1/1] 2.05ns
:8  store i32 %tmp_48_85, i32* %doutc_0_addr_87, align 4

ST_219: stg_5557 [1/1] 0.00ns
:9  br label %._crit_edge25.86

ST_219: doutc_1_addr_88 [1/1] 0.00ns
:4  %doutc_1_addr_88 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 88

ST_219: stg_5559 [1/1] 2.05ns
:5  store i32 %tmp_230, i32* %doutc_1_addr_88, align 4

ST_219: doutc_0_addr_88 [1/1] 0.00ns
:7  %doutc_0_addr_88 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 89

ST_219: stg_5561 [1/1] 2.05ns
:8  store i32 %tmp_48_86, i32* %doutc_0_addr_88, align 4

ST_219: stg_5562 [1/1] 0.00ns
:9  br label %._crit_edge25.87

ST_219: tmpc_87 [1/1] 0.00ns
:1  %tmpc_87 = bitcast double %tmp_42_87 to i64

ST_219: c_elem_87 [1/1] 1.45ns
:2  %c_elem_87 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_87)

ST_219: tmp_231 [1/1] 0.00ns
:3  %tmp_231 = trunc i64 %c_elem_87 to i32

ST_219: tmp_48_87 [1/1] 0.00ns
:6  %tmp_48_87 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_87, i32 32, i32 63)

ST_219: tmpc_88 [1/1] 0.00ns
:1  %tmpc_88 = bitcast double %tmp_42_88 to i64

ST_219: c_elem_88 [1/1] 1.45ns
:2  %c_elem_88 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_88)

ST_219: tmp_232 [1/1] 0.00ns
:3  %tmp_232 = trunc i64 %c_elem_88 to i32

ST_219: tmp_48_88 [1/1] 0.00ns
:6  %tmp_48_88 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_88, i32 32, i32 63)

ST_219: tmp_42_89 [1/10] 3.06ns
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

ST_219: tmp_42_90 [1/10] 3.06ns
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

ST_219: tmp_42_91 [2/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_219: tmp_42_92 [2/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

ST_219: tmp_42_93 [3/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_219: tmp_42_94 [3/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

ST_219: tmp_42_95 [4/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_219: tmp_42_96 [4/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

ST_219: tmp_42_97 [5/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_219: tmp_42_98 [5/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

ST_219: tmp_42_99 [6/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_219: tmp_42_100 [6/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

ST_219: tmp_42_101 [7/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_219: tmp_42_102 [7/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

ST_219: tmp_42_103 [8/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_219: tmp_42_104 [8/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

ST_219: tmp_42_105 [9/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_219: tmp_42_106 [9/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

ST_219: tmp_42_107 [10/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_219: tmp_42_108 [10/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108


 <State 220>: 3.06ns
ST_220: a_elem_load_109 [1/1] 0.00ns
._crit_edge.110:0  %a_elem_load_109 = phi double [ %tmp_109_117, %111 ], [ undef, %._crit_edge.109 ]

ST_220: a_elem_load_110 [1/1] 0.00ns
._crit_edge.111:0  %a_elem_load_110 = phi double [ %tmp_110_118, %112 ], [ undef, %._crit_edge.110 ]

ST_220: tmp_111_119 [1/1] 0.00ns
:6  %tmp_111_119 = bitcast i64 %a_union_111 to double

ST_220: stg_5594 [1/1] 0.00ns
:7  br label %._crit_edge.112

ST_220: tmp_112_120 [1/1] 0.00ns
:6  %tmp_112_120 = bitcast i64 %a_union_112 to double

ST_220: stg_5596 [1/1] 0.00ns
:7  br label %._crit_edge.113

ST_220: doutc_1_addr_89 [1/1] 0.00ns
:4  %doutc_1_addr_89 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 89

ST_220: stg_5598 [1/1] 2.05ns
:5  store i32 %tmp_231, i32* %doutc_1_addr_89, align 4

ST_220: doutc_0_addr_89 [1/1] 0.00ns
:7  %doutc_0_addr_89 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 90

ST_220: stg_5600 [1/1] 2.05ns
:8  store i32 %tmp_48_87, i32* %doutc_0_addr_89, align 4

ST_220: stg_5601 [1/1] 0.00ns
:9  br label %._crit_edge25.88

ST_220: doutc_1_addr_90 [1/1] 0.00ns
:4  %doutc_1_addr_90 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 90

ST_220: stg_5603 [1/1] 2.05ns
:5  store i32 %tmp_232, i32* %doutc_1_addr_90, align 4

ST_220: doutc_0_addr_90 [1/1] 0.00ns
:7  %doutc_0_addr_90 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 91

ST_220: stg_5605 [1/1] 2.05ns
:8  store i32 %tmp_48_88, i32* %doutc_0_addr_90, align 4

ST_220: stg_5606 [1/1] 0.00ns
:9  br label %._crit_edge25.89

ST_220: tmpc_89 [1/1] 0.00ns
:1  %tmpc_89 = bitcast double %tmp_42_89 to i64

ST_220: c_elem_89 [1/1] 1.45ns
:2  %c_elem_89 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_89)

ST_220: tmp_233 [1/1] 0.00ns
:3  %tmp_233 = trunc i64 %c_elem_89 to i32

ST_220: tmp_48_89 [1/1] 0.00ns
:6  %tmp_48_89 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_89, i32 32, i32 63)

ST_220: tmpc_90 [1/1] 0.00ns
:1  %tmpc_90 = bitcast double %tmp_42_90 to i64

ST_220: c_elem_90 [1/1] 1.45ns
:2  %c_elem_90 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_90)

ST_220: tmp_234 [1/1] 0.00ns
:3  %tmp_234 = trunc i64 %c_elem_90 to i32

ST_220: tmp_48_90 [1/1] 0.00ns
:6  %tmp_48_90 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_90, i32 32, i32 63)

ST_220: tmp_42_91 [1/10] 3.06ns
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

ST_220: tmp_42_92 [1/10] 3.06ns
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

ST_220: tmp_42_93 [2/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_220: tmp_42_94 [2/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

ST_220: tmp_42_95 [3/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_220: tmp_42_96 [3/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

ST_220: tmp_42_97 [4/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_220: tmp_42_98 [4/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

ST_220: tmp_42_99 [5/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_220: tmp_42_100 [5/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

ST_220: tmp_42_101 [6/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_220: tmp_42_102 [6/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

ST_220: tmp_42_103 [7/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_220: tmp_42_104 [7/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

ST_220: tmp_42_105 [8/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_220: tmp_42_106 [8/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

ST_220: tmp_42_107 [9/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_220: tmp_42_108 [9/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

ST_220: tmp_42_109 [10/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_220: tmp_42_110 [10/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110


 <State 221>: 3.06ns
ST_221: a_elem_load_111 [1/1] 0.00ns
._crit_edge.112:0  %a_elem_load_111 = phi double [ %tmp_111_119, %113 ], [ undef, %._crit_edge.111 ]

ST_221: a_elem_load_112 [1/1] 0.00ns
._crit_edge.113:0  %a_elem_load_112 = phi double [ %tmp_112_120, %114 ], [ undef, %._crit_edge.112 ]

ST_221: tmp_113_121 [1/1] 0.00ns
:6  %tmp_113_121 = bitcast i64 %a_union_113 to double

ST_221: stg_5638 [1/1] 0.00ns
:7  br label %._crit_edge.114

ST_221: tmp_114_122 [1/1] 0.00ns
:6  %tmp_114_122 = bitcast i64 %a_union_114 to double

ST_221: stg_5640 [1/1] 0.00ns
:7  br label %._crit_edge.115

ST_221: doutc_1_addr_91 [1/1] 0.00ns
:4  %doutc_1_addr_91 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 91

ST_221: stg_5642 [1/1] 2.05ns
:5  store i32 %tmp_233, i32* %doutc_1_addr_91, align 4

ST_221: doutc_0_addr_91 [1/1] 0.00ns
:7  %doutc_0_addr_91 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 92

ST_221: stg_5644 [1/1] 2.05ns
:8  store i32 %tmp_48_89, i32* %doutc_0_addr_91, align 4

ST_221: stg_5645 [1/1] 0.00ns
:9  br label %._crit_edge25.90

ST_221: doutc_1_addr_92 [1/1] 0.00ns
:4  %doutc_1_addr_92 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 92

ST_221: stg_5647 [1/1] 2.05ns
:5  store i32 %tmp_234, i32* %doutc_1_addr_92, align 4

ST_221: doutc_0_addr_92 [1/1] 0.00ns
:7  %doutc_0_addr_92 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 93

ST_221: stg_5649 [1/1] 2.05ns
:8  store i32 %tmp_48_90, i32* %doutc_0_addr_92, align 4

ST_221: stg_5650 [1/1] 0.00ns
:9  br label %._crit_edge25.91

ST_221: tmpc_91 [1/1] 0.00ns
:1  %tmpc_91 = bitcast double %tmp_42_91 to i64

ST_221: c_elem_91 [1/1] 1.45ns
:2  %c_elem_91 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_91)

ST_221: tmp_235 [1/1] 0.00ns
:3  %tmp_235 = trunc i64 %c_elem_91 to i32

ST_221: tmp_48_91 [1/1] 0.00ns
:6  %tmp_48_91 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_91, i32 32, i32 63)

ST_221: tmpc_92 [1/1] 0.00ns
:1  %tmpc_92 = bitcast double %tmp_42_92 to i64

ST_221: c_elem_92 [1/1] 1.45ns
:2  %c_elem_92 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_92)

ST_221: tmp_236 [1/1] 0.00ns
:3  %tmp_236 = trunc i64 %c_elem_92 to i32

ST_221: tmp_48_92 [1/1] 0.00ns
:6  %tmp_48_92 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_92, i32 32, i32 63)

ST_221: tmp_42_93 [1/10] 3.06ns
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

ST_221: tmp_42_94 [1/10] 3.06ns
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

ST_221: tmp_42_95 [2/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_221: tmp_42_96 [2/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

ST_221: tmp_42_97 [3/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_221: tmp_42_98 [3/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

ST_221: tmp_42_99 [4/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_221: tmp_42_100 [4/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

ST_221: tmp_42_101 [5/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_221: tmp_42_102 [5/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

ST_221: tmp_42_103 [6/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_221: tmp_42_104 [6/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

ST_221: tmp_42_105 [7/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_221: tmp_42_106 [7/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

ST_221: tmp_42_107 [8/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_221: tmp_42_108 [8/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

ST_221: tmp_42_109 [9/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_221: tmp_42_110 [9/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

ST_221: tmp_42_111 [10/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_221: tmp_42_112 [10/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112


 <State 222>: 3.06ns
ST_222: a_elem_load_113 [1/1] 0.00ns
._crit_edge.114:0  %a_elem_load_113 = phi double [ %tmp_113_121, %115 ], [ undef, %._crit_edge.113 ]

ST_222: a_elem_load_114 [1/1] 0.00ns
._crit_edge.115:0  %a_elem_load_114 = phi double [ %tmp_114_122, %116 ], [ undef, %._crit_edge.114 ]

ST_222: tmp_115_123 [1/1] 0.00ns
:6  %tmp_115_123 = bitcast i64 %a_union_115 to double

ST_222: stg_5682 [1/1] 0.00ns
:7  br label %._crit_edge.116

ST_222: tmp_116_124 [1/1] 0.00ns
:6  %tmp_116_124 = bitcast i64 %a_union_116 to double

ST_222: stg_5684 [1/1] 0.00ns
:7  br label %._crit_edge.117

ST_222: doutc_1_addr_93 [1/1] 0.00ns
:4  %doutc_1_addr_93 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 93

ST_222: stg_5686 [1/1] 2.05ns
:5  store i32 %tmp_235, i32* %doutc_1_addr_93, align 4

ST_222: doutc_0_addr_93 [1/1] 0.00ns
:7  %doutc_0_addr_93 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 94

ST_222: stg_5688 [1/1] 2.05ns
:8  store i32 %tmp_48_91, i32* %doutc_0_addr_93, align 4

ST_222: stg_5689 [1/1] 0.00ns
:9  br label %._crit_edge25.92

ST_222: doutc_1_addr_94 [1/1] 0.00ns
:4  %doutc_1_addr_94 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 94

ST_222: stg_5691 [1/1] 2.05ns
:5  store i32 %tmp_236, i32* %doutc_1_addr_94, align 4

ST_222: doutc_0_addr_94 [1/1] 0.00ns
:7  %doutc_0_addr_94 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 95

ST_222: stg_5693 [1/1] 2.05ns
:8  store i32 %tmp_48_92, i32* %doutc_0_addr_94, align 4

ST_222: stg_5694 [1/1] 0.00ns
:9  br label %._crit_edge25.93

ST_222: tmpc_93 [1/1] 0.00ns
:1  %tmpc_93 = bitcast double %tmp_42_93 to i64

ST_222: c_elem_93 [1/1] 1.45ns
:2  %c_elem_93 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_93)

ST_222: tmp_237 [1/1] 0.00ns
:3  %tmp_237 = trunc i64 %c_elem_93 to i32

ST_222: tmp_48_93 [1/1] 0.00ns
:6  %tmp_48_93 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_93, i32 32, i32 63)

ST_222: tmpc_94 [1/1] 0.00ns
:1  %tmpc_94 = bitcast double %tmp_42_94 to i64

ST_222: c_elem_94 [1/1] 1.45ns
:2  %c_elem_94 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_94)

ST_222: tmp_238 [1/1] 0.00ns
:3  %tmp_238 = trunc i64 %c_elem_94 to i32

ST_222: tmp_48_94 [1/1] 0.00ns
:6  %tmp_48_94 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_94, i32 32, i32 63)

ST_222: tmp_42_95 [1/10] 3.06ns
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

ST_222: tmp_42_96 [1/10] 3.06ns
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

ST_222: tmp_42_97 [2/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_222: tmp_42_98 [2/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

ST_222: tmp_42_99 [3/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_222: tmp_42_100 [3/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

ST_222: tmp_42_101 [4/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_222: tmp_42_102 [4/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

ST_222: tmp_42_103 [5/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_222: tmp_42_104 [5/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

ST_222: tmp_42_105 [6/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_222: tmp_42_106 [6/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

ST_222: tmp_42_107 [7/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_222: tmp_42_108 [7/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

ST_222: tmp_42_109 [8/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_222: tmp_42_110 [8/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

ST_222: tmp_42_111 [9/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_222: tmp_42_112 [9/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

ST_222: tmp_42_113 [10/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_222: tmp_42_114 [10/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114


 <State 223>: 3.06ns
ST_223: a_elem_load_115 [1/1] 0.00ns
._crit_edge.116:0  %a_elem_load_115 = phi double [ %tmp_115_123, %117 ], [ undef, %._crit_edge.115 ]

ST_223: a_elem_load_116 [1/1] 0.00ns
._crit_edge.117:0  %a_elem_load_116 = phi double [ %tmp_116_124, %118 ], [ undef, %._crit_edge.116 ]

ST_223: tmp_117_125 [1/1] 0.00ns
:6  %tmp_117_125 = bitcast i64 %a_union_117 to double

ST_223: stg_5726 [1/1] 0.00ns
:7  br label %._crit_edge.118

ST_223: tmp_118_126 [1/1] 0.00ns
:6  %tmp_118_126 = bitcast i64 %a_union_118 to double

ST_223: stg_5728 [1/1] 0.00ns
:7  br label %._crit_edge.119

ST_223: doutc_1_addr_95 [1/1] 0.00ns
:4  %doutc_1_addr_95 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 95

ST_223: stg_5730 [1/1] 2.05ns
:5  store i32 %tmp_237, i32* %doutc_1_addr_95, align 4

ST_223: doutc_0_addr_95 [1/1] 0.00ns
:7  %doutc_0_addr_95 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 96

ST_223: stg_5732 [1/1] 2.05ns
:8  store i32 %tmp_48_93, i32* %doutc_0_addr_95, align 4

ST_223: stg_5733 [1/1] 0.00ns
:9  br label %._crit_edge25.94

ST_223: doutc_1_addr_96 [1/1] 0.00ns
:4  %doutc_1_addr_96 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 96

ST_223: stg_5735 [1/1] 2.05ns
:5  store i32 %tmp_238, i32* %doutc_1_addr_96, align 4

ST_223: doutc_0_addr_96 [1/1] 0.00ns
:7  %doutc_0_addr_96 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 97

ST_223: stg_5737 [1/1] 2.05ns
:8  store i32 %tmp_48_94, i32* %doutc_0_addr_96, align 4

ST_223: stg_5738 [1/1] 0.00ns
:9  br label %._crit_edge25.95

ST_223: tmpc_95 [1/1] 0.00ns
:1  %tmpc_95 = bitcast double %tmp_42_95 to i64

ST_223: c_elem_95 [1/1] 1.45ns
:2  %c_elem_95 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_95)

ST_223: tmp_239 [1/1] 0.00ns
:3  %tmp_239 = trunc i64 %c_elem_95 to i32

ST_223: tmp_48_95 [1/1] 0.00ns
:6  %tmp_48_95 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_95, i32 32, i32 63)

ST_223: tmpc_96 [1/1] 0.00ns
:1  %tmpc_96 = bitcast double %tmp_42_96 to i64

ST_223: c_elem_96 [1/1] 1.45ns
:2  %c_elem_96 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_96)

ST_223: tmp_240 [1/1] 0.00ns
:3  %tmp_240 = trunc i64 %c_elem_96 to i32

ST_223: tmp_48_96 [1/1] 0.00ns
:6  %tmp_48_96 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_96, i32 32, i32 63)

ST_223: tmp_42_97 [1/10] 3.06ns
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

ST_223: tmp_42_98 [1/10] 3.06ns
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

ST_223: tmp_42_99 [2/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_223: tmp_42_100 [2/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

ST_223: tmp_42_101 [3/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_223: tmp_42_102 [3/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

ST_223: tmp_42_103 [4/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_223: tmp_42_104 [4/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

ST_223: tmp_42_105 [5/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_223: tmp_42_106 [5/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

ST_223: tmp_42_107 [6/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_223: tmp_42_108 [6/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

ST_223: tmp_42_109 [7/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_223: tmp_42_110 [7/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

ST_223: tmp_42_111 [8/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_223: tmp_42_112 [8/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

ST_223: tmp_42_113 [9/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_223: tmp_42_114 [9/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

ST_223: tmp_42_115 [10/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_223: tmp_42_116 [10/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116


 <State 224>: 3.06ns
ST_224: a_elem_load_117 [1/1] 0.00ns
._crit_edge.118:0  %a_elem_load_117 = phi double [ %tmp_117_125, %119 ], [ undef, %._crit_edge.117 ]

ST_224: a_elem_load_118 [1/1] 0.00ns
._crit_edge.119:0  %a_elem_load_118 = phi double [ %tmp_118_126, %120 ], [ undef, %._crit_edge.118 ]

ST_224: tmp_119_127 [1/1] 0.00ns
:6  %tmp_119_127 = bitcast i64 %a_union_119 to double

ST_224: stg_5770 [1/1] 0.00ns
:7  br label %._crit_edge.120

ST_224: tmp_120_128 [1/1] 0.00ns
:6  %tmp_120_128 = bitcast i64 %a_union_120 to double

ST_224: stg_5772 [1/1] 0.00ns
:7  br label %._crit_edge.121

ST_224: doutc_1_addr_97 [1/1] 0.00ns
:4  %doutc_1_addr_97 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 97

ST_224: stg_5774 [1/1] 2.05ns
:5  store i32 %tmp_239, i32* %doutc_1_addr_97, align 4

ST_224: doutc_0_addr_97 [1/1] 0.00ns
:7  %doutc_0_addr_97 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 98

ST_224: stg_5776 [1/1] 2.05ns
:8  store i32 %tmp_48_95, i32* %doutc_0_addr_97, align 4

ST_224: stg_5777 [1/1] 0.00ns
:9  br label %._crit_edge25.96

ST_224: doutc_1_addr_98 [1/1] 0.00ns
:4  %doutc_1_addr_98 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 98

ST_224: stg_5779 [1/1] 2.05ns
:5  store i32 %tmp_240, i32* %doutc_1_addr_98, align 4

ST_224: doutc_0_addr_98 [1/1] 0.00ns
:7  %doutc_0_addr_98 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 99

ST_224: stg_5781 [1/1] 2.05ns
:8  store i32 %tmp_48_96, i32* %doutc_0_addr_98, align 4

ST_224: stg_5782 [1/1] 0.00ns
:9  br label %._crit_edge25.97

ST_224: tmpc_97 [1/1] 0.00ns
:1  %tmpc_97 = bitcast double %tmp_42_97 to i64

ST_224: c_elem_97 [1/1] 1.45ns
:2  %c_elem_97 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_97)

ST_224: tmp_241 [1/1] 0.00ns
:3  %tmp_241 = trunc i64 %c_elem_97 to i32

ST_224: tmp_48_97 [1/1] 0.00ns
:6  %tmp_48_97 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_97, i32 32, i32 63)

ST_224: tmpc_98 [1/1] 0.00ns
:1  %tmpc_98 = bitcast double %tmp_42_98 to i64

ST_224: c_elem_98 [1/1] 1.45ns
:2  %c_elem_98 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_98)

ST_224: tmp_242 [1/1] 0.00ns
:3  %tmp_242 = trunc i64 %c_elem_98 to i32

ST_224: tmp_48_98 [1/1] 0.00ns
:6  %tmp_48_98 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_98, i32 32, i32 63)

ST_224: tmp_42_99 [1/10] 3.06ns
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

ST_224: tmp_42_100 [1/10] 3.06ns
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

ST_224: tmp_42_101 [2/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_224: tmp_42_102 [2/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

ST_224: tmp_42_103 [3/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_224: tmp_42_104 [3/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

ST_224: tmp_42_105 [4/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_224: tmp_42_106 [4/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

ST_224: tmp_42_107 [5/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_224: tmp_42_108 [5/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

ST_224: tmp_42_109 [6/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_224: tmp_42_110 [6/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

ST_224: tmp_42_111 [7/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_224: tmp_42_112 [7/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

ST_224: tmp_42_113 [8/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_224: tmp_42_114 [8/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

ST_224: tmp_42_115 [9/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_224: tmp_42_116 [9/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

ST_224: tmp_42_117 [10/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_224: tmp_42_118 [10/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118


 <State 225>: 3.06ns
ST_225: a_elem_load_119 [1/1] 0.00ns
._crit_edge.120:0  %a_elem_load_119 = phi double [ %tmp_119_127, %121 ], [ undef, %._crit_edge.119 ]

ST_225: a_elem_load_120 [1/1] 0.00ns
._crit_edge.121:0  %a_elem_load_120 = phi double [ %tmp_120_128, %122 ], [ undef, %._crit_edge.120 ]

ST_225: tmp_121_129 [1/1] 0.00ns
:6  %tmp_121_129 = bitcast i64 %a_union_121 to double

ST_225: stg_5814 [1/1] 0.00ns
:7  br label %._crit_edge.122

ST_225: tmp_122_130 [1/1] 0.00ns
:6  %tmp_122_130 = bitcast i64 %a_union_122 to double

ST_225: stg_5816 [1/1] 0.00ns
:7  br label %._crit_edge.123

ST_225: doutc_1_addr_99 [1/1] 0.00ns
:4  %doutc_1_addr_99 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 99

ST_225: stg_5818 [1/1] 2.05ns
:5  store i32 %tmp_241, i32* %doutc_1_addr_99, align 4

ST_225: doutc_0_addr_99 [1/1] 0.00ns
:7  %doutc_0_addr_99 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 100

ST_225: stg_5820 [1/1] 2.05ns
:8  store i32 %tmp_48_97, i32* %doutc_0_addr_99, align 4

ST_225: stg_5821 [1/1] 0.00ns
:9  br label %._crit_edge25.98

ST_225: doutc_1_addr_100 [1/1] 0.00ns
:4  %doutc_1_addr_100 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 100

ST_225: stg_5823 [1/1] 2.05ns
:5  store i32 %tmp_242, i32* %doutc_1_addr_100, align 4

ST_225: doutc_0_addr_100 [1/1] 0.00ns
:7  %doutc_0_addr_100 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 101

ST_225: stg_5825 [1/1] 2.05ns
:8  store i32 %tmp_48_98, i32* %doutc_0_addr_100, align 4

ST_225: stg_5826 [1/1] 0.00ns
:9  br label %._crit_edge25.99

ST_225: tmpc_99 [1/1] 0.00ns
:1  %tmpc_99 = bitcast double %tmp_42_99 to i64

ST_225: c_elem_99 [1/1] 1.45ns
:2  %c_elem_99 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_99)

ST_225: tmp_243 [1/1] 0.00ns
:3  %tmp_243 = trunc i64 %c_elem_99 to i32

ST_225: tmp_48_99 [1/1] 0.00ns
:6  %tmp_48_99 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_99, i32 32, i32 63)

ST_225: tmpc_100 [1/1] 0.00ns
:1  %tmpc_100 = bitcast double %tmp_42_100 to i64

ST_225: c_elem_100 [1/1] 1.45ns
:2  %c_elem_100 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_100)

ST_225: tmp_244 [1/1] 0.00ns
:3  %tmp_244 = trunc i64 %c_elem_100 to i32

ST_225: tmp_48_100 [1/1] 0.00ns
:6  %tmp_48_100 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_100, i32 32, i32 63)

ST_225: tmp_42_101 [1/10] 3.06ns
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

ST_225: tmp_42_102 [1/10] 3.06ns
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

ST_225: tmp_42_103 [2/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_225: tmp_42_104 [2/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

ST_225: tmp_42_105 [3/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_225: tmp_42_106 [3/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

ST_225: tmp_42_107 [4/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_225: tmp_42_108 [4/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

ST_225: tmp_42_109 [5/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_225: tmp_42_110 [5/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

ST_225: tmp_42_111 [6/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_225: tmp_42_112 [6/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

ST_225: tmp_42_113 [7/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_225: tmp_42_114 [7/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

ST_225: tmp_42_115 [8/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_225: tmp_42_116 [8/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

ST_225: tmp_42_117 [9/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_225: tmp_42_118 [9/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

ST_225: tmp_42_119 [10/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_225: tmp_42_120 [10/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120


 <State 226>: 3.06ns
ST_226: a_elem_load_121 [1/1] 0.00ns
._crit_edge.122:0  %a_elem_load_121 = phi double [ %tmp_121_129, %123 ], [ undef, %._crit_edge.121 ]

ST_226: a_elem_load_122 [1/1] 0.00ns
._crit_edge.123:0  %a_elem_load_122 = phi double [ %tmp_122_130, %124 ], [ undef, %._crit_edge.122 ]

ST_226: tmp_123_135 [1/1] 0.00ns
:6  %tmp_123_135 = bitcast i64 %a_union_123 to double

ST_226: stg_5858 [1/1] 0.00ns
:7  br label %._crit_edge.124_ifconv

ST_226: doutc_1_addr_101 [1/1] 0.00ns
:4  %doutc_1_addr_101 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 101

ST_226: stg_5860 [1/1] 2.05ns
:5  store i32 %tmp_243, i32* %doutc_1_addr_101, align 4

ST_226: doutc_0_addr_101 [1/1] 0.00ns
:7  %doutc_0_addr_101 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 102

ST_226: stg_5862 [1/1] 2.05ns
:8  store i32 %tmp_48_99, i32* %doutc_0_addr_101, align 4

ST_226: stg_5863 [1/1] 0.00ns
:9  br label %._crit_edge25.100

ST_226: doutc_1_addr_102 [1/1] 0.00ns
:4  %doutc_1_addr_102 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 102

ST_226: stg_5865 [1/1] 2.05ns
:5  store i32 %tmp_244, i32* %doutc_1_addr_102, align 4

ST_226: doutc_0_addr_102 [1/1] 0.00ns
:7  %doutc_0_addr_102 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 103

ST_226: stg_5867 [1/1] 2.05ns
:8  store i32 %tmp_48_100, i32* %doutc_0_addr_102, align 4

ST_226: stg_5868 [1/1] 0.00ns
:9  br label %._crit_edge25.101

ST_226: tmpc_101 [1/1] 0.00ns
:1  %tmpc_101 = bitcast double %tmp_42_101 to i64

ST_226: c_elem_101 [1/1] 1.45ns
:2  %c_elem_101 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_101)

ST_226: tmp_245 [1/1] 0.00ns
:3  %tmp_245 = trunc i64 %c_elem_101 to i32

ST_226: tmp_48_101 [1/1] 0.00ns
:6  %tmp_48_101 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_101, i32 32, i32 63)

ST_226: tmpc_102 [1/1] 0.00ns
:1  %tmpc_102 = bitcast double %tmp_42_102 to i64

ST_226: c_elem_102 [1/1] 1.45ns
:2  %c_elem_102 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_102)

ST_226: tmp_246 [1/1] 0.00ns
:3  %tmp_246 = trunc i64 %c_elem_102 to i32

ST_226: tmp_48_102 [1/1] 0.00ns
:6  %tmp_48_102 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_102, i32 32, i32 63)

ST_226: tmp_42_103 [1/10] 3.06ns
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

ST_226: tmp_42_104 [1/10] 3.06ns
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

ST_226: tmp_42_105 [2/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_226: tmp_42_106 [2/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

ST_226: tmp_42_107 [3/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_226: tmp_42_108 [3/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

ST_226: tmp_42_109 [4/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_226: tmp_42_110 [4/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

ST_226: tmp_42_111 [5/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_226: tmp_42_112 [5/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

ST_226: tmp_42_113 [6/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_226: tmp_42_114 [6/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

ST_226: tmp_42_115 [7/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_226: tmp_42_116 [7/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

ST_226: tmp_42_117 [8/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_226: tmp_42_118 [8/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

ST_226: tmp_42_119 [9/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_226: tmp_42_120 [9/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

ST_226: tmp_42_121 [10/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_226: tmp_42_122 [10/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122


 <State 227>: 3.06ns
ST_227: a_elem_load_123 [1/1] 0.00ns
._crit_edge.124_ifconv:0  %a_elem_load_123 = phi double [ %tmp_123_135, %125 ], [ undef, %._crit_edge.123 ]

ST_227: doutc_1_addr_103 [1/1] 0.00ns
:4  %doutc_1_addr_103 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 103

ST_227: stg_5899 [1/1] 2.05ns
:5  store i32 %tmp_245, i32* %doutc_1_addr_103, align 4

ST_227: doutc_0_addr_103 [1/1] 0.00ns
:7  %doutc_0_addr_103 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 104

ST_227: stg_5901 [1/1] 2.05ns
:8  store i32 %tmp_48_101, i32* %doutc_0_addr_103, align 4

ST_227: stg_5902 [1/1] 0.00ns
:9  br label %._crit_edge25.102

ST_227: doutc_1_addr_104 [1/1] 0.00ns
:4  %doutc_1_addr_104 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 104

ST_227: stg_5904 [1/1] 2.05ns
:5  store i32 %tmp_246, i32* %doutc_1_addr_104, align 4

ST_227: doutc_0_addr_104 [1/1] 0.00ns
:7  %doutc_0_addr_104 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 105

ST_227: stg_5906 [1/1] 2.05ns
:8  store i32 %tmp_48_102, i32* %doutc_0_addr_104, align 4

ST_227: stg_5907 [1/1] 0.00ns
:9  br label %._crit_edge25.103

ST_227: tmpc_103 [1/1] 0.00ns
:1  %tmpc_103 = bitcast double %tmp_42_103 to i64

ST_227: c_elem_103 [1/1] 1.45ns
:2  %c_elem_103 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_103)

ST_227: tmp_247 [1/1] 0.00ns
:3  %tmp_247 = trunc i64 %c_elem_103 to i32

ST_227: tmp_48_103 [1/1] 0.00ns
:6  %tmp_48_103 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_103, i32 32, i32 63)

ST_227: tmpc_104 [1/1] 0.00ns
:1  %tmpc_104 = bitcast double %tmp_42_104 to i64

ST_227: c_elem_104 [1/1] 1.45ns
:2  %c_elem_104 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_104)

ST_227: tmp_248 [1/1] 0.00ns
:3  %tmp_248 = trunc i64 %c_elem_104 to i32

ST_227: tmp_48_104 [1/1] 0.00ns
:6  %tmp_48_104 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_104, i32 32, i32 63)

ST_227: tmp_42_105 [1/10] 3.06ns
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

ST_227: tmp_42_106 [1/10] 3.06ns
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

ST_227: tmp_42_107 [2/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_227: tmp_42_108 [2/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

ST_227: tmp_42_109 [3/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_227: tmp_42_110 [3/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

ST_227: tmp_42_111 [4/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_227: tmp_42_112 [4/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

ST_227: tmp_42_113 [5/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_227: tmp_42_114 [5/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

ST_227: tmp_42_115 [6/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_227: tmp_42_116 [6/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

ST_227: tmp_42_117 [7/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_227: tmp_42_118 [7/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

ST_227: tmp_42_119 [8/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_227: tmp_42_120 [8/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

ST_227: tmp_42_121 [9/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_227: tmp_42_122 [9/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

ST_227: tmp_42_123 [10/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 228>: 3.06ns
ST_228: doutc_1_addr_105 [1/1] 0.00ns
:4  %doutc_1_addr_105 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 105

ST_228: stg_5936 [1/1] 2.05ns
:5  store i32 %tmp_247, i32* %doutc_1_addr_105, align 4

ST_228: doutc_0_addr_105 [1/1] 0.00ns
:7  %doutc_0_addr_105 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 106

ST_228: stg_5938 [1/1] 2.05ns
:8  store i32 %tmp_48_103, i32* %doutc_0_addr_105, align 4

ST_228: stg_5939 [1/1] 0.00ns
:9  br label %._crit_edge25.104

ST_228: doutc_1_addr_106 [1/1] 0.00ns
:4  %doutc_1_addr_106 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 106

ST_228: stg_5941 [1/1] 2.05ns
:5  store i32 %tmp_248, i32* %doutc_1_addr_106, align 4

ST_228: doutc_0_addr_106 [1/1] 0.00ns
:7  %doutc_0_addr_106 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 107

ST_228: stg_5943 [1/1] 2.05ns
:8  store i32 %tmp_48_104, i32* %doutc_0_addr_106, align 4

ST_228: stg_5944 [1/1] 0.00ns
:9  br label %._crit_edge25.105

ST_228: tmpc_105 [1/1] 0.00ns
:1  %tmpc_105 = bitcast double %tmp_42_105 to i64

ST_228: c_elem_105 [1/1] 1.45ns
:2  %c_elem_105 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_105)

ST_228: tmp_249 [1/1] 0.00ns
:3  %tmp_249 = trunc i64 %c_elem_105 to i32

ST_228: tmp_48_105 [1/1] 0.00ns
:6  %tmp_48_105 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_105, i32 32, i32 63)

ST_228: tmpc_106 [1/1] 0.00ns
:1  %tmpc_106 = bitcast double %tmp_42_106 to i64

ST_228: c_elem_106 [1/1] 1.45ns
:2  %c_elem_106 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_106)

ST_228: tmp_250 [1/1] 0.00ns
:3  %tmp_250 = trunc i64 %c_elem_106 to i32

ST_228: tmp_48_106 [1/1] 0.00ns
:6  %tmp_48_106 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_106, i32 32, i32 63)

ST_228: tmp_42_107 [1/10] 3.06ns
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

ST_228: tmp_42_108 [1/10] 3.06ns
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

ST_228: tmp_42_109 [2/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_228: tmp_42_110 [2/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

ST_228: tmp_42_111 [3/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_228: tmp_42_112 [3/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

ST_228: tmp_42_113 [4/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_228: tmp_42_114 [4/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

ST_228: tmp_42_115 [5/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_228: tmp_42_116 [5/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

ST_228: tmp_42_117 [6/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_228: tmp_42_118 [6/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

ST_228: tmp_42_119 [7/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_228: tmp_42_120 [7/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

ST_228: tmp_42_121 [8/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_228: tmp_42_122 [8/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

ST_228: tmp_42_123 [9/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 229>: 3.06ns
ST_229: doutc_1_addr_107 [1/1] 0.00ns
:4  %doutc_1_addr_107 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 107

ST_229: stg_5971 [1/1] 2.05ns
:5  store i32 %tmp_249, i32* %doutc_1_addr_107, align 4

ST_229: doutc_0_addr_107 [1/1] 0.00ns
:7  %doutc_0_addr_107 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 108

ST_229: stg_5973 [1/1] 2.05ns
:8  store i32 %tmp_48_105, i32* %doutc_0_addr_107, align 4

ST_229: stg_5974 [1/1] 0.00ns
:9  br label %._crit_edge25.106

ST_229: doutc_1_addr_108 [1/1] 0.00ns
:4  %doutc_1_addr_108 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 108

ST_229: stg_5976 [1/1] 2.05ns
:5  store i32 %tmp_250, i32* %doutc_1_addr_108, align 4

ST_229: doutc_0_addr_108 [1/1] 0.00ns
:7  %doutc_0_addr_108 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 109

ST_229: stg_5978 [1/1] 2.05ns
:8  store i32 %tmp_48_106, i32* %doutc_0_addr_108, align 4

ST_229: stg_5979 [1/1] 0.00ns
:9  br label %._crit_edge25.107

ST_229: tmpc_107 [1/1] 0.00ns
:1  %tmpc_107 = bitcast double %tmp_42_107 to i64

ST_229: c_elem_107 [1/1] 1.45ns
:2  %c_elem_107 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_107)

ST_229: tmp_251 [1/1] 0.00ns
:3  %tmp_251 = trunc i64 %c_elem_107 to i32

ST_229: tmp_48_107 [1/1] 0.00ns
:6  %tmp_48_107 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_107, i32 32, i32 63)

ST_229: tmpc_108 [1/1] 0.00ns
:1  %tmpc_108 = bitcast double %tmp_42_108 to i64

ST_229: c_elem_108 [1/1] 1.45ns
:2  %c_elem_108 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_108)

ST_229: tmp_252 [1/1] 0.00ns
:3  %tmp_252 = trunc i64 %c_elem_108 to i32

ST_229: tmp_48_108 [1/1] 0.00ns
:6  %tmp_48_108 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_108, i32 32, i32 63)

ST_229: tmp_42_109 [1/10] 3.06ns
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

ST_229: tmp_42_110 [1/10] 3.06ns
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

ST_229: tmp_42_111 [2/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_229: tmp_42_112 [2/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

ST_229: tmp_42_113 [3/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_229: tmp_42_114 [3/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

ST_229: tmp_42_115 [4/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_229: tmp_42_116 [4/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

ST_229: tmp_42_117 [5/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_229: tmp_42_118 [5/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

ST_229: tmp_42_119 [6/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_229: tmp_42_120 [6/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

ST_229: tmp_42_121 [7/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_229: tmp_42_122 [7/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

ST_229: tmp_42_123 [8/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 230>: 3.06ns
ST_230: doutc_1_addr_109 [1/1] 0.00ns
:4  %doutc_1_addr_109 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 109

ST_230: stg_6004 [1/1] 2.05ns
:5  store i32 %tmp_251, i32* %doutc_1_addr_109, align 4

ST_230: doutc_0_addr_109 [1/1] 0.00ns
:7  %doutc_0_addr_109 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 110

ST_230: stg_6006 [1/1] 2.05ns
:8  store i32 %tmp_48_107, i32* %doutc_0_addr_109, align 4

ST_230: stg_6007 [1/1] 0.00ns
:9  br label %._crit_edge25.108

ST_230: doutc_1_addr_110 [1/1] 0.00ns
:4  %doutc_1_addr_110 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 110

ST_230: stg_6009 [1/1] 2.05ns
:5  store i32 %tmp_252, i32* %doutc_1_addr_110, align 4

ST_230: doutc_0_addr_110 [1/1] 0.00ns
:7  %doutc_0_addr_110 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 111

ST_230: stg_6011 [1/1] 2.05ns
:8  store i32 %tmp_48_108, i32* %doutc_0_addr_110, align 4

ST_230: stg_6012 [1/1] 0.00ns
:9  br label %._crit_edge25.109

ST_230: tmpc_109 [1/1] 0.00ns
:1  %tmpc_109 = bitcast double %tmp_42_109 to i64

ST_230: c_elem_109 [1/1] 1.45ns
:2  %c_elem_109 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_109)

ST_230: tmp_253 [1/1] 0.00ns
:3  %tmp_253 = trunc i64 %c_elem_109 to i32

ST_230: tmp_48_109 [1/1] 0.00ns
:6  %tmp_48_109 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_109, i32 32, i32 63)

ST_230: tmpc_110 [1/1] 0.00ns
:1  %tmpc_110 = bitcast double %tmp_42_110 to i64

ST_230: c_elem_110 [1/1] 1.45ns
:2  %c_elem_110 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_110)

ST_230: tmp_254 [1/1] 0.00ns
:3  %tmp_254 = trunc i64 %c_elem_110 to i32

ST_230: tmp_48_110 [1/1] 0.00ns
:6  %tmp_48_110 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_110, i32 32, i32 63)

ST_230: tmp_42_111 [1/10] 3.06ns
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

ST_230: tmp_42_112 [1/10] 3.06ns
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

ST_230: tmp_42_113 [2/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_230: tmp_42_114 [2/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

ST_230: tmp_42_115 [3/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_230: tmp_42_116 [3/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

ST_230: tmp_42_117 [4/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_230: tmp_42_118 [4/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

ST_230: tmp_42_119 [5/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_230: tmp_42_120 [5/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

ST_230: tmp_42_121 [6/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_230: tmp_42_122 [6/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

ST_230: tmp_42_123 [7/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 231>: 3.06ns
ST_231: doutc_1_addr_111 [1/1] 0.00ns
:4  %doutc_1_addr_111 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 111

ST_231: stg_6035 [1/1] 2.05ns
:5  store i32 %tmp_253, i32* %doutc_1_addr_111, align 4

ST_231: doutc_0_addr_111 [1/1] 0.00ns
:7  %doutc_0_addr_111 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 112

ST_231: stg_6037 [1/1] 2.05ns
:8  store i32 %tmp_48_109, i32* %doutc_0_addr_111, align 4

ST_231: stg_6038 [1/1] 0.00ns
:9  br label %._crit_edge25.110

ST_231: doutc_1_addr_112 [1/1] 0.00ns
:4  %doutc_1_addr_112 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 112

ST_231: stg_6040 [1/1] 2.05ns
:5  store i32 %tmp_254, i32* %doutc_1_addr_112, align 4

ST_231: doutc_0_addr_112 [1/1] 0.00ns
:7  %doutc_0_addr_112 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 113

ST_231: stg_6042 [1/1] 2.05ns
:8  store i32 %tmp_48_110, i32* %doutc_0_addr_112, align 4

ST_231: stg_6043 [1/1] 0.00ns
:9  br label %._crit_edge25.111

ST_231: tmpc_111 [1/1] 0.00ns
:1  %tmpc_111 = bitcast double %tmp_42_111 to i64

ST_231: c_elem_111 [1/1] 1.45ns
:2  %c_elem_111 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_111)

ST_231: tmp_255 [1/1] 0.00ns
:3  %tmp_255 = trunc i64 %c_elem_111 to i32

ST_231: tmp_48_111 [1/1] 0.00ns
:6  %tmp_48_111 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_111, i32 32, i32 63)

ST_231: tmpc_112 [1/1] 0.00ns
:1  %tmpc_112 = bitcast double %tmp_42_112 to i64

ST_231: c_elem_112 [1/1] 1.45ns
:2  %c_elem_112 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_112)

ST_231: tmp_256 [1/1] 0.00ns
:3  %tmp_256 = trunc i64 %c_elem_112 to i32

ST_231: tmp_48_112 [1/1] 0.00ns
:6  %tmp_48_112 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_112, i32 32, i32 63)

ST_231: tmp_42_113 [1/10] 3.06ns
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

ST_231: tmp_42_114 [1/10] 3.06ns
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

ST_231: tmp_42_115 [2/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_231: tmp_42_116 [2/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

ST_231: tmp_42_117 [3/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_231: tmp_42_118 [3/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

ST_231: tmp_42_119 [4/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_231: tmp_42_120 [4/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

ST_231: tmp_42_121 [5/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_231: tmp_42_122 [5/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

ST_231: tmp_42_123 [6/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 232>: 3.06ns
ST_232: doutc_1_addr_113 [1/1] 0.00ns
:4  %doutc_1_addr_113 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 113

ST_232: stg_6064 [1/1] 2.05ns
:5  store i32 %tmp_255, i32* %doutc_1_addr_113, align 4

ST_232: doutc_0_addr_113 [1/1] 0.00ns
:7  %doutc_0_addr_113 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 114

ST_232: stg_6066 [1/1] 2.05ns
:8  store i32 %tmp_48_111, i32* %doutc_0_addr_113, align 4

ST_232: stg_6067 [1/1] 0.00ns
:9  br label %._crit_edge25.112

ST_232: doutc_1_addr_114 [1/1] 0.00ns
:4  %doutc_1_addr_114 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 114

ST_232: stg_6069 [1/1] 2.05ns
:5  store i32 %tmp_256, i32* %doutc_1_addr_114, align 4

ST_232: doutc_0_addr_114 [1/1] 0.00ns
:7  %doutc_0_addr_114 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 115

ST_232: stg_6071 [1/1] 2.05ns
:8  store i32 %tmp_48_112, i32* %doutc_0_addr_114, align 4

ST_232: stg_6072 [1/1] 0.00ns
:9  br label %._crit_edge25.113

ST_232: tmpc_113 [1/1] 0.00ns
:1  %tmpc_113 = bitcast double %tmp_42_113 to i64

ST_232: c_elem_113 [1/1] 1.45ns
:2  %c_elem_113 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_113)

ST_232: tmp_257 [1/1] 0.00ns
:3  %tmp_257 = trunc i64 %c_elem_113 to i32

ST_232: tmp_48_113 [1/1] 0.00ns
:6  %tmp_48_113 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_113, i32 32, i32 63)

ST_232: tmpc_114 [1/1] 0.00ns
:1  %tmpc_114 = bitcast double %tmp_42_114 to i64

ST_232: c_elem_114 [1/1] 1.45ns
:2  %c_elem_114 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_114)

ST_232: tmp_258 [1/1] 0.00ns
:3  %tmp_258 = trunc i64 %c_elem_114 to i32

ST_232: tmp_48_114 [1/1] 0.00ns
:6  %tmp_48_114 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_114, i32 32, i32 63)

ST_232: tmp_42_115 [1/10] 3.06ns
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

ST_232: tmp_42_116 [1/10] 3.06ns
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

ST_232: tmp_42_117 [2/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_232: tmp_42_118 [2/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

ST_232: tmp_42_119 [3/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_232: tmp_42_120 [3/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

ST_232: tmp_42_121 [4/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_232: tmp_42_122 [4/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

ST_232: tmp_42_123 [5/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 233>: 3.06ns
ST_233: doutc_1_addr_115 [1/1] 0.00ns
:4  %doutc_1_addr_115 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 115

ST_233: stg_6091 [1/1] 2.05ns
:5  store i32 %tmp_257, i32* %doutc_1_addr_115, align 4

ST_233: doutc_0_addr_115 [1/1] 0.00ns
:7  %doutc_0_addr_115 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 116

ST_233: stg_6093 [1/1] 2.05ns
:8  store i32 %tmp_48_113, i32* %doutc_0_addr_115, align 4

ST_233: stg_6094 [1/1] 0.00ns
:9  br label %._crit_edge25.114

ST_233: doutc_1_addr_116 [1/1] 0.00ns
:4  %doutc_1_addr_116 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 116

ST_233: stg_6096 [1/1] 2.05ns
:5  store i32 %tmp_258, i32* %doutc_1_addr_116, align 4

ST_233: doutc_0_addr_116 [1/1] 0.00ns
:7  %doutc_0_addr_116 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 117

ST_233: stg_6098 [1/1] 2.05ns
:8  store i32 %tmp_48_114, i32* %doutc_0_addr_116, align 4

ST_233: stg_6099 [1/1] 0.00ns
:9  br label %._crit_edge25.115

ST_233: tmpc_115 [1/1] 0.00ns
:1  %tmpc_115 = bitcast double %tmp_42_115 to i64

ST_233: c_elem_115 [1/1] 1.45ns
:2  %c_elem_115 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_115)

ST_233: tmp_259 [1/1] 0.00ns
:3  %tmp_259 = trunc i64 %c_elem_115 to i32

ST_233: tmp_48_115 [1/1] 0.00ns
:6  %tmp_48_115 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_115, i32 32, i32 63)

ST_233: tmpc_116 [1/1] 0.00ns
:1  %tmpc_116 = bitcast double %tmp_42_116 to i64

ST_233: c_elem_116 [1/1] 1.45ns
:2  %c_elem_116 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_116)

ST_233: tmp_260 [1/1] 0.00ns
:3  %tmp_260 = trunc i64 %c_elem_116 to i32

ST_233: tmp_48_116 [1/1] 0.00ns
:6  %tmp_48_116 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_116, i32 32, i32 63)

ST_233: tmp_42_117 [1/10] 3.06ns
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

ST_233: tmp_42_118 [1/10] 3.06ns
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

ST_233: tmp_42_119 [2/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_233: tmp_42_120 [2/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

ST_233: tmp_42_121 [3/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_233: tmp_42_122 [3/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

ST_233: tmp_42_123 [4/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 234>: 3.06ns
ST_234: doutc_1_addr_117 [1/1] 0.00ns
:4  %doutc_1_addr_117 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 117

ST_234: stg_6116 [1/1] 2.05ns
:5  store i32 %tmp_259, i32* %doutc_1_addr_117, align 4

ST_234: doutc_0_addr_117 [1/1] 0.00ns
:7  %doutc_0_addr_117 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 118

ST_234: stg_6118 [1/1] 2.05ns
:8  store i32 %tmp_48_115, i32* %doutc_0_addr_117, align 4

ST_234: stg_6119 [1/1] 0.00ns
:9  br label %._crit_edge25.116

ST_234: doutc_1_addr_118 [1/1] 0.00ns
:4  %doutc_1_addr_118 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 118

ST_234: stg_6121 [1/1] 2.05ns
:5  store i32 %tmp_260, i32* %doutc_1_addr_118, align 4

ST_234: doutc_0_addr_118 [1/1] 0.00ns
:7  %doutc_0_addr_118 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 119

ST_234: stg_6123 [1/1] 2.05ns
:8  store i32 %tmp_48_116, i32* %doutc_0_addr_118, align 4

ST_234: stg_6124 [1/1] 0.00ns
:9  br label %._crit_edge25.117

ST_234: tmpc_117 [1/1] 0.00ns
:1  %tmpc_117 = bitcast double %tmp_42_117 to i64

ST_234: c_elem_117 [1/1] 1.45ns
:2  %c_elem_117 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_117)

ST_234: tmp_261 [1/1] 0.00ns
:3  %tmp_261 = trunc i64 %c_elem_117 to i32

ST_234: tmp_48_117 [1/1] 0.00ns
:6  %tmp_48_117 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_117, i32 32, i32 63)

ST_234: tmpc_118 [1/1] 0.00ns
:1  %tmpc_118 = bitcast double %tmp_42_118 to i64

ST_234: c_elem_118 [1/1] 1.45ns
:2  %c_elem_118 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_118)

ST_234: tmp_262 [1/1] 0.00ns
:3  %tmp_262 = trunc i64 %c_elem_118 to i32

ST_234: tmp_48_118 [1/1] 0.00ns
:6  %tmp_48_118 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_118, i32 32, i32 63)

ST_234: tmp_42_119 [1/10] 3.06ns
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

ST_234: tmp_42_120 [1/10] 3.06ns
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

ST_234: tmp_42_121 [2/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_234: tmp_42_122 [2/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

ST_234: tmp_42_123 [3/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 235>: 3.06ns
ST_235: doutc_1_addr_119 [1/1] 0.00ns
:4  %doutc_1_addr_119 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 119

ST_235: stg_6139 [1/1] 2.05ns
:5  store i32 %tmp_261, i32* %doutc_1_addr_119, align 4

ST_235: doutc_0_addr_119 [1/1] 0.00ns
:7  %doutc_0_addr_119 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 120

ST_235: stg_6141 [1/1] 2.05ns
:8  store i32 %tmp_48_117, i32* %doutc_0_addr_119, align 4

ST_235: stg_6142 [1/1] 0.00ns
:9  br label %._crit_edge25.118

ST_235: doutc_1_addr_120 [1/1] 0.00ns
:4  %doutc_1_addr_120 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 120

ST_235: stg_6144 [1/1] 2.05ns
:5  store i32 %tmp_262, i32* %doutc_1_addr_120, align 4

ST_235: doutc_0_addr_120 [1/1] 0.00ns
:7  %doutc_0_addr_120 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 121

ST_235: stg_6146 [1/1] 2.05ns
:8  store i32 %tmp_48_118, i32* %doutc_0_addr_120, align 4

ST_235: stg_6147 [1/1] 0.00ns
:9  br label %._crit_edge25.119

ST_235: tmpc_119 [1/1] 0.00ns
:1  %tmpc_119 = bitcast double %tmp_42_119 to i64

ST_235: c_elem_119 [1/1] 1.45ns
:2  %c_elem_119 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_119)

ST_235: tmp_263 [1/1] 0.00ns
:3  %tmp_263 = trunc i64 %c_elem_119 to i32

ST_235: tmp_48_119 [1/1] 0.00ns
:6  %tmp_48_119 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_119, i32 32, i32 63)

ST_235: tmpc_120 [1/1] 0.00ns
:1  %tmpc_120 = bitcast double %tmp_42_120 to i64

ST_235: c_elem_120 [1/1] 1.45ns
:2  %c_elem_120 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_120)

ST_235: tmp_264 [1/1] 0.00ns
:3  %tmp_264 = trunc i64 %c_elem_120 to i32

ST_235: tmp_48_120 [1/1] 0.00ns
:6  %tmp_48_120 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_120, i32 32, i32 63)

ST_235: tmp_42_121 [1/10] 3.06ns
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

ST_235: tmp_42_122 [1/10] 3.06ns
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

ST_235: tmp_42_123 [2/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 236>: 3.06ns
ST_236: doutc_1_addr_121 [1/1] 0.00ns
:4  %doutc_1_addr_121 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 121

ST_236: stg_6160 [1/1] 2.05ns
:5  store i32 %tmp_263, i32* %doutc_1_addr_121, align 4

ST_236: doutc_0_addr_121 [1/1] 0.00ns
:7  %doutc_0_addr_121 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 122

ST_236: stg_6162 [1/1] 2.05ns
:8  store i32 %tmp_48_119, i32* %doutc_0_addr_121, align 4

ST_236: stg_6163 [1/1] 0.00ns
:9  br label %._crit_edge25.120

ST_236: doutc_1_addr_122 [1/1] 0.00ns
:4  %doutc_1_addr_122 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 122

ST_236: stg_6165 [1/1] 2.05ns
:5  store i32 %tmp_264, i32* %doutc_1_addr_122, align 4

ST_236: doutc_0_addr_122 [1/1] 0.00ns
:7  %doutc_0_addr_122 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 123

ST_236: stg_6167 [1/1] 2.05ns
:8  store i32 %tmp_48_120, i32* %doutc_0_addr_122, align 4

ST_236: stg_6168 [1/1] 0.00ns
:9  br label %._crit_edge25.121

ST_236: tmpc_121 [1/1] 0.00ns
:1  %tmpc_121 = bitcast double %tmp_42_121 to i64

ST_236: c_elem_121 [1/1] 1.45ns
:2  %c_elem_121 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_121)

ST_236: tmp_265 [1/1] 0.00ns
:3  %tmp_265 = trunc i64 %c_elem_121 to i32

ST_236: tmp_48_121 [1/1] 0.00ns
:6  %tmp_48_121 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_121, i32 32, i32 63)

ST_236: tmpc_122 [1/1] 0.00ns
:1  %tmpc_122 = bitcast double %tmp_42_122 to i64

ST_236: c_elem_122 [1/1] 1.45ns
:2  %c_elem_122 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_122)

ST_236: tmp_266 [1/1] 0.00ns
:3  %tmp_266 = trunc i64 %c_elem_122 to i32

ST_236: tmp_48_122 [1/1] 0.00ns
:6  %tmp_48_122 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_122, i32 32, i32 63)

ST_236: tmp_42_123 [1/10] 3.06ns
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123


 <State 237>: 2.05ns
ST_237: doutc_1_addr_123 [1/1] 0.00ns
:4  %doutc_1_addr_123 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 123

ST_237: stg_6179 [1/1] 2.05ns
:5  store i32 %tmp_265, i32* %doutc_1_addr_123, align 4

ST_237: doutc_0_addr_123 [1/1] 0.00ns
:7  %doutc_0_addr_123 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 124

ST_237: stg_6181 [1/1] 2.05ns
:8  store i32 %tmp_48_121, i32* %doutc_0_addr_123, align 4

ST_237: stg_6182 [1/1] 0.00ns
:9  br label %._crit_edge25.122

ST_237: doutc_1_addr_124 [1/1] 0.00ns
:4  %doutc_1_addr_124 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 124

ST_237: stg_6184 [1/1] 2.05ns
:5  store i32 %tmp_266, i32* %doutc_1_addr_124, align 4

ST_237: doutc_0_addr_124 [1/1] 0.00ns
:7  %doutc_0_addr_124 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 125

ST_237: stg_6186 [1/1] 2.05ns
:8  store i32 %tmp_48_122, i32* %doutc_0_addr_124, align 4

ST_237: stg_6187 [1/1] 0.00ns
:9  br label %._crit_edge25.123

ST_237: tmpc_123 [1/1] 0.00ns
:1  %tmpc_123 = bitcast double %tmp_42_123 to i64

ST_237: c_elem_123 [1/1] 1.45ns
:2  %c_elem_123 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_123)

ST_237: tmp_267 [1/1] 0.00ns
:3  %tmp_267 = trunc i64 %c_elem_123 to i32

ST_237: tmp_48_123 [1/1] 0.00ns
:6  %tmp_48_123 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_123, i32 32, i32 63)


 <State 238>: 2.05ns
ST_238: stg_6192 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %dina_1), !map !7

ST_238: stg_6193 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %dina_0), !map !13

ST_238: stg_6194 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %dinb_1), !map !19

ST_238: stg_6195 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %dinb_0), !map !23

ST_238: stg_6196 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %doutc_1), !map !27

ST_238: stg_6197 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %doutc_0), !map !31

ST_238: stg_6198 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

ST_238: stg_6199 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecPipeline(i32 128, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_238: stg_6200 [1/1] 0.00ns
._crit_edge25.0:0  br i1 %icmp, label %127, label %._crit_edge25.1

ST_238: stg_6201 [1/1] 0.00ns
._crit_edge25.1:0  br i1 %tmp_9, label %128, label %._crit_edge25.2

ST_238: stg_6202 [1/1] 0.00ns
._crit_edge25.2:0  br i1 %icmp3, label %129, label %._crit_edge25.3

ST_238: stg_6203 [1/1] 0.00ns
._crit_edge25.3:0  br i1 %tmp_8, label %130, label %._crit_edge25.4

ST_238: stg_6204 [1/1] 0.00ns
._crit_edge25.4:0  br i1 %tmp_10, label %131, label %._crit_edge25.5

ST_238: stg_6205 [1/1] 0.00ns
._crit_edge25.5:0  br i1 %tmp_11, label %132, label %._crit_edge25.6

ST_238: stg_6206 [1/1] 0.00ns
._crit_edge25.6:0  br i1 %icmp6, label %133, label %._crit_edge25.7

ST_238: stg_6207 [1/1] 0.00ns
._crit_edge25.7:0  br i1 %tmp_14, label %134, label %._crit_edge25.8

ST_238: stg_6208 [1/1] 0.00ns
._crit_edge25.8:0  br i1 %tmp_15, label %135, label %._crit_edge25.9

ST_238: stg_6209 [1/1] 0.00ns
._crit_edge25.9:0  br i1 %tmp_16, label %136, label %._crit_edge25.10

ST_238: stg_6210 [1/1] 0.00ns
._crit_edge25.10:0  br i1 %tmp_17, label %137, label %._crit_edge25.11

ST_238: stg_6211 [1/1] 0.00ns
._crit_edge25.11:0  br i1 %tmp_18, label %138, label %._crit_edge25.12

ST_238: stg_6212 [1/1] 0.00ns
._crit_edge25.12:0  br i1 %tmp_19, label %139, label %._crit_edge25.13

ST_238: stg_6213 [1/1] 0.00ns
._crit_edge25.13:0  br i1 %tmp_20, label %140, label %._crit_edge25.14

ST_238: stg_6214 [1/1] 0.00ns
._crit_edge25.14:0  br i1 %icmp9, label %141, label %._crit_edge25.15

ST_238: stg_6215 [1/1] 0.00ns
._crit_edge25.15:0  br i1 %tmp_23, label %142, label %._crit_edge25.16

ST_238: stg_6216 [1/1] 0.00ns
._crit_edge25.16:0  br i1 %tmp_24, label %143, label %._crit_edge25.17

ST_238: stg_6217 [1/1] 0.00ns
._crit_edge25.17:0  br i1 %tmp_25, label %144, label %._crit_edge25.18

ST_238: stg_6218 [1/1] 0.00ns
._crit_edge25.18:0  br i1 %tmp_26, label %145, label %._crit_edge25.19

ST_238: stg_6219 [1/1] 0.00ns
._crit_edge25.19:0  br i1 %tmp_27, label %146, label %._crit_edge25.20

ST_238: stg_6220 [1/1] 0.00ns
._crit_edge25.20:0  br i1 %tmp_28, label %147, label %._crit_edge25.21

ST_238: stg_6221 [1/1] 0.00ns
._crit_edge25.21:0  br i1 %tmp_29, label %148, label %._crit_edge25.22

ST_238: stg_6222 [1/1] 0.00ns
._crit_edge25.22:0  br i1 %tmp_30, label %149, label %._crit_edge25.23

ST_238: stg_6223 [1/1] 0.00ns
._crit_edge25.23:0  br i1 %tmp_34, label %150, label %._crit_edge25.24

ST_238: stg_6224 [1/1] 0.00ns
._crit_edge25.24:0  br i1 %tmp_35, label %151, label %._crit_edge25.25

ST_238: stg_6225 [1/1] 0.00ns
._crit_edge25.25:0  br i1 %tmp_36, label %152, label %._crit_edge25.26

ST_238: stg_6226 [1/1] 0.00ns
._crit_edge25.26:0  br i1 %tmp_37, label %153, label %._crit_edge25.27

ST_238: stg_6227 [1/1] 0.00ns
._crit_edge25.27:0  br i1 %tmp_38, label %154, label %._crit_edge25.28

ST_238: stg_6228 [1/1] 0.00ns
._crit_edge25.28:0  br i1 %tmp_39, label %155, label %._crit_edge25.29

ST_238: stg_6229 [1/1] 0.00ns
._crit_edge25.29:0  br i1 %tmp_40, label %156, label %._crit_edge25.30

ST_238: stg_6230 [1/1] 0.00ns
._crit_edge25.30:0  br i1 %icmp1, label %157, label %._crit_edge25.31

ST_238: stg_6231 [1/1] 0.00ns
._crit_edge25.31:0  br i1 %tmp_42, label %158, label %._crit_edge25.32

ST_238: stg_6232 [1/1] 0.00ns
._crit_edge25.32:0  br i1 %tmp_43, label %159, label %._crit_edge25.33

ST_238: stg_6233 [1/1] 0.00ns
._crit_edge25.33:0  br i1 %tmp_44, label %160, label %._crit_edge25.34

ST_238: stg_6234 [1/1] 0.00ns
._crit_edge25.34:0  br i1 %tmp_45, label %161, label %._crit_edge25.35

ST_238: stg_6235 [1/1] 0.00ns
._crit_edge25.35:0  br i1 %tmp_46, label %162, label %._crit_edge25.36

ST_238: stg_6236 [1/1] 0.00ns
._crit_edge25.36:0  br i1 %tmp_47, label %163, label %._crit_edge25.37

ST_238: stg_6237 [1/1] 0.00ns
._crit_edge25.37:0  br i1 %tmp_48, label %164, label %._crit_edge25.38

ST_238: stg_6238 [1/1] 0.00ns
._crit_edge25.38:0  br i1 %tmp_49, label %165, label %._crit_edge25.39

ST_238: stg_6239 [1/1] 0.00ns
._crit_edge25.39:0  br i1 %tmp_50, label %166, label %._crit_edge25.40

ST_238: stg_6240 [1/1] 0.00ns
._crit_edge25.40:0  br i1 %tmp_123, label %167, label %._crit_edge25.41

ST_238: stg_6241 [1/1] 0.00ns
._crit_edge25.41:0  br i1 %tmp_125, label %168, label %._crit_edge25.42

ST_238: stg_6242 [1/1] 0.00ns
._crit_edge25.42:0  br i1 %tmp_126, label %169, label %._crit_edge25.43

ST_238: stg_6243 [1/1] 0.00ns
._crit_edge25.43:0  br i1 %tmp_127, label %170, label %._crit_edge25.44

ST_238: stg_6244 [1/1] 0.00ns
._crit_edge25.44:0  br i1 %tmp_128, label %171, label %._crit_edge25.45

ST_238: stg_6245 [1/1] 0.00ns
._crit_edge25.45:0  br i1 %tmp_129, label %172, label %._crit_edge25.46

ST_238: stg_6246 [1/1] 0.00ns
._crit_edge25.46:0  br i1 %tmp_130, label %173, label %._crit_edge25.47

ST_238: stg_6247 [1/1] 0.00ns
._crit_edge25.47:0  br i1 %tmp_131, label %174, label %._crit_edge25.48

ST_238: stg_6248 [1/1] 0.00ns
._crit_edge25.48:0  br i1 %tmp_132, label %175, label %._crit_edge25.49

ST_238: stg_6249 [1/1] 0.00ns
._crit_edge25.49:0  br i1 %tmp_133, label %176, label %._crit_edge25.50

ST_238: stg_6250 [1/1] 0.00ns
._crit_edge25.50:0  br i1 %tmp_51, label %177, label %._crit_edge25.51

ST_238: stg_6251 [1/1] 0.00ns
._crit_edge25.51:0  br i1 %tmp_52, label %178, label %._crit_edge25.52

ST_238: stg_6252 [1/1] 0.00ns
._crit_edge25.52:0  br i1 %tmp_53, label %179, label %._crit_edge25.53

ST_238: stg_6253 [1/1] 0.00ns
._crit_edge25.53:0  br i1 %tmp_54, label %180, label %._crit_edge25.54

ST_238: stg_6254 [1/1] 0.00ns
._crit_edge25.54:0  br i1 %tmp_55, label %181, label %._crit_edge25.55

ST_238: stg_6255 [1/1] 0.00ns
._crit_edge25.55:0  br i1 %tmp_56, label %182, label %._crit_edge25.56

ST_238: stg_6256 [1/1] 0.00ns
._crit_edge25.56:0  br i1 %tmp_57, label %183, label %._crit_edge25.57

ST_238: stg_6257 [1/1] 0.00ns
._crit_edge25.57:0  br i1 %tmp_58, label %184, label %._crit_edge25.58

ST_238: stg_6258 [1/1] 0.00ns
._crit_edge25.58:0  br i1 %tmp_59, label %185, label %._crit_edge25.59

ST_238: stg_6259 [1/1] 0.00ns
._crit_edge25.59:0  br i1 %tmp_60, label %186, label %._crit_edge25.60

ST_238: stg_6260 [1/1] 0.00ns
._crit_edge25.60:0  br i1 %tmp_61, label %187, label %._crit_edge25.61

ST_238: stg_6261 [1/1] 0.00ns
._crit_edge25.61:0  br i1 %tmp_62, label %188, label %._crit_edge25.62

ST_238: stg_6262 [1/1] 0.00ns
._crit_edge25.62:0  br i1 %icmp2, label %189, label %._crit_edge25.63

ST_238: stg_6263 [1/1] 0.00ns
._crit_edge25.63:0  br i1 %tmp_64, label %190, label %._crit_edge25.64

ST_238: stg_6264 [1/1] 0.00ns
._crit_edge25.64:0  br i1 %tmp_65, label %191, label %._crit_edge25.65

ST_238: stg_6265 [1/1] 0.00ns
._crit_edge25.65:0  br i1 %tmp_66, label %192, label %._crit_edge25.66

ST_238: stg_6266 [1/1] 0.00ns
._crit_edge25.66:0  br i1 %tmp_67, label %193, label %._crit_edge25.67

ST_238: stg_6267 [1/1] 0.00ns
._crit_edge25.67:0  br i1 %tmp_68, label %194, label %._crit_edge25.68

ST_238: stg_6268 [1/1] 0.00ns
._crit_edge25.68:0  br i1 %tmp_69, label %195, label %._crit_edge25.69

ST_238: stg_6269 [1/1] 0.00ns
._crit_edge25.69:0  br i1 %tmp_70, label %196, label %._crit_edge25.70

ST_238: stg_6270 [1/1] 0.00ns
._crit_edge25.70:0  br i1 %tmp_71, label %197, label %._crit_edge25.71

ST_238: stg_6271 [1/1] 0.00ns
._crit_edge25.71:0  br i1 %tmp_72, label %198, label %._crit_edge25.72

ST_238: stg_6272 [1/1] 0.00ns
._crit_edge25.72:0  br i1 %tmp_73, label %199, label %._crit_edge25.73

ST_238: stg_6273 [1/1] 0.00ns
._crit_edge25.73:0  br i1 %tmp_74, label %200, label %._crit_edge25.74

ST_238: stg_6274 [1/1] 0.00ns
._crit_edge25.74:0  br i1 %tmp_75, label %201, label %._crit_edge25.75

ST_238: stg_6275 [1/1] 0.00ns
._crit_edge25.75:0  br i1 %tmp_76, label %202, label %._crit_edge25.76

ST_238: stg_6276 [1/1] 0.00ns
._crit_edge25.76:0  br i1 %tmp_77, label %203, label %._crit_edge25.77

ST_238: stg_6277 [1/1] 0.00ns
._crit_edge25.77:0  br i1 %tmp_78, label %204, label %._crit_edge25.78

ST_238: stg_6278 [1/1] 0.00ns
._crit_edge25.78:0  br i1 %tmp_79, label %205, label %._crit_edge25.79

ST_238: stg_6279 [1/1] 0.00ns
._crit_edge25.79:0  br i1 %tmp_80, label %206, label %._crit_edge25.80

ST_238: stg_6280 [1/1] 0.00ns
._crit_edge25.80:0  br i1 %tmp_81, label %207, label %._crit_edge25.81

ST_238: stg_6281 [1/1] 0.00ns
._crit_edge25.81:0  br i1 %tmp_82, label %208, label %._crit_edge25.82

ST_238: stg_6282 [1/1] 0.00ns
._crit_edge25.82:0  br i1 %tmp_83, label %209, label %._crit_edge25.83

ST_238: stg_6283 [1/1] 0.00ns
._crit_edge25.83:0  br i1 %tmp_84, label %210, label %._crit_edge25.84

ST_238: stg_6284 [1/1] 0.00ns
._crit_edge25.84:0  br i1 %tmp_85, label %211, label %._crit_edge25.85

ST_238: stg_6285 [1/1] 0.00ns
._crit_edge25.85:0  br i1 %tmp_86, label %212, label %._crit_edge25.86

ST_238: stg_6286 [1/1] 0.00ns
._crit_edge25.86:0  br i1 %tmp_87, label %213, label %._crit_edge25.87

ST_238: stg_6287 [1/1] 0.00ns
._crit_edge25.87:0  br i1 %tmp_88, label %214, label %._crit_edge25.88

ST_238: stg_6288 [1/1] 0.00ns
._crit_edge25.88:0  br i1 %tmp_89, label %215, label %._crit_edge25.89

ST_238: stg_6289 [1/1] 0.00ns
._crit_edge25.89:0  br i1 %tmp_90, label %216, label %._crit_edge25.90

ST_238: stg_6290 [1/1] 0.00ns
._crit_edge25.90:0  br i1 %tmp_91, label %217, label %._crit_edge25.91

ST_238: stg_6291 [1/1] 0.00ns
._crit_edge25.91:0  br i1 %tmp_92, label %218, label %._crit_edge25.92

ST_238: stg_6292 [1/1] 0.00ns
._crit_edge25.92:0  br i1 %tmp_93, label %219, label %._crit_edge25.93

ST_238: stg_6293 [1/1] 0.00ns
._crit_edge25.93:0  br i1 %tmp_94, label %220, label %._crit_edge25.94

ST_238: stg_6294 [1/1] 0.00ns
._crit_edge25.94:0  br i1 %tmp_95, label %221, label %._crit_edge25.95

ST_238: stg_6295 [1/1] 0.00ns
._crit_edge25.95:0  br i1 %tmp_96, label %222, label %._crit_edge25.96

ST_238: stg_6296 [1/1] 0.00ns
._crit_edge25.96:0  br i1 %tmp_97, label %223, label %._crit_edge25.97

ST_238: stg_6297 [1/1] 0.00ns
._crit_edge25.97:0  br i1 %tmp_98, label %224, label %._crit_edge25.98

ST_238: stg_6298 [1/1] 0.00ns
._crit_edge25.98:0  br i1 %tmp_99, label %225, label %._crit_edge25.99

ST_238: stg_6299 [1/1] 0.00ns
._crit_edge25.99:0  br i1 %tmp_100, label %226, label %._crit_edge25.100

ST_238: stg_6300 [1/1] 0.00ns
._crit_edge25.100:0  br i1 %tmp_101, label %227, label %._crit_edge25.101

ST_238: stg_6301 [1/1] 0.00ns
._crit_edge25.101:0  br i1 %tmp_102, label %228, label %._crit_edge25.102

ST_238: stg_6302 [1/1] 0.00ns
._crit_edge25.102:0  br i1 %tmp_103, label %229, label %._crit_edge25.103

ST_238: stg_6303 [1/1] 0.00ns
._crit_edge25.103:0  br i1 %tmp_104, label %230, label %._crit_edge25.104

ST_238: stg_6304 [1/1] 0.00ns
._crit_edge25.104:0  br i1 %tmp_105, label %231, label %._crit_edge25.105

ST_238: stg_6305 [1/1] 0.00ns
._crit_edge25.105:0  br i1 %tmp_106, label %232, label %._crit_edge25.106

ST_238: stg_6306 [1/1] 0.00ns
._crit_edge25.106:0  br i1 %tmp_107, label %233, label %._crit_edge25.107

ST_238: stg_6307 [1/1] 0.00ns
._crit_edge25.107:0  br i1 %tmp_108, label %234, label %._crit_edge25.108

ST_238: stg_6308 [1/1] 0.00ns
._crit_edge25.108:0  br i1 %tmp_109, label %235, label %._crit_edge25.109

ST_238: stg_6309 [1/1] 0.00ns
._crit_edge25.109:0  br i1 %tmp_110, label %236, label %._crit_edge25.110

ST_238: stg_6310 [1/1] 0.00ns
._crit_edge25.110:0  br i1 %tmp_111, label %237, label %._crit_edge25.111

ST_238: stg_6311 [1/1] 0.00ns
._crit_edge25.111:0  br i1 %tmp_112, label %238, label %._crit_edge25.112

ST_238: stg_6312 [1/1] 0.00ns
._crit_edge25.112:0  br i1 %tmp_113, label %239, label %._crit_edge25.113

ST_238: stg_6313 [1/1] 0.00ns
._crit_edge25.113:0  br i1 %tmp_114, label %240, label %._crit_edge25.114

ST_238: stg_6314 [1/1] 0.00ns
._crit_edge25.114:0  br i1 %tmp_115, label %241, label %._crit_edge25.115

ST_238: stg_6315 [1/1] 0.00ns
._crit_edge25.115:0  br i1 %tmp_116, label %242, label %._crit_edge25.116

ST_238: stg_6316 [1/1] 0.00ns
._crit_edge25.116:0  br i1 %tmp_117, label %243, label %._crit_edge25.117

ST_238: stg_6317 [1/1] 0.00ns
._crit_edge25.117:0  br i1 %tmp_118, label %244, label %._crit_edge25.118

ST_238: stg_6318 [1/1] 0.00ns
._crit_edge25.118:0  br i1 %tmp_119, label %245, label %._crit_edge25.119

ST_238: stg_6319 [1/1] 0.00ns
._crit_edge25.119:0  br i1 %tmp_120, label %246, label %._crit_edge25.120

ST_238: stg_6320 [1/1] 0.00ns
._crit_edge25.120:0  br i1 %tmp_121, label %247, label %._crit_edge25.121

ST_238: stg_6321 [1/1] 0.00ns
._crit_edge25.121:0  br i1 %tmp_122, label %248, label %._crit_edge25.122

ST_238: stg_6322 [1/1] 0.00ns
._crit_edge25.122:0  br i1 %tmp_134, label %249, label %._crit_edge25.123

ST_238: stg_6323 [1/1] 0.00ns
._crit_edge25.123:0  br i1 %tmp_124, label %250, label %._crit_edge25.124

ST_238: doutc_1_addr_125 [1/1] 0.00ns
:4  %doutc_1_addr_125 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 125

ST_238: stg_6325 [1/1] 2.05ns
:5  store i32 %tmp_267, i32* %doutc_1_addr_125, align 4

ST_238: doutc_0_addr_125 [1/1] 0.00ns
:7  %doutc_0_addr_125 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 126

ST_238: stg_6327 [1/1] 2.05ns
:8  store i32 %tmp_48_123, i32* %doutc_0_addr_125, align 4

ST_238: stg_6328 [1/1] 0.00ns
:9  br label %._crit_edge25.124

ST_238: stg_6329 [1/1] 0.00ns
._crit_edge25.124:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
