<stg><name>run_test</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="3" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i9_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="6" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i9_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="7" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i10_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="9" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i10_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="10" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="12" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i11_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="13" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i12_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="15" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i12_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="16" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i13_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="18" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i13_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="19" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i14_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="21" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i14_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="22" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="24" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i15_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="16">
<![CDATA[
entry:9 %zext_ln29 = zext i16 %p_read

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %data_7_addr = getelementptr i32 %data_7, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="data_7_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %data_6_addr = getelementptr i32 %data_6, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="data_6_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %data_5_addr = getelementptr i32 %data_5, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="data_5_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %data_4_addr = getelementptr i32 %data_4, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="data_4_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="data_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="data_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="data_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %data_0_addr = getelementptr i32 %data_0, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="data_0_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="7">
<![CDATA[
entry:18 %data_0_load = load i7 %data_0_addr

]]></Node>
<StgValue><ssdm name="data_0_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="7">
<![CDATA[
entry:18 %data_0_load = load i7 %data_0_addr

]]></Node>
<StgValue><ssdm name="data_0_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:0 %specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_9

]]></Node>
<StgValue><ssdm name="specreset_ln385"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:1 %specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_9

]]></Node>
<StgValue><ssdm name="specreset_ln385"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:2 %specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_9

]]></Node>
<StgValue><ssdm name="specreset_ln385"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:3 %specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_9

]]></Node>
<StgValue><ssdm name="specreset_ln385"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:4 %specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_9

]]></Node>
<StgValue><ssdm name="specreset_ln385"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:5 %specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_9

]]></Node>
<StgValue><ssdm name="specreset_ln385"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:6 %specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_9

]]></Node>
<StgValue><ssdm name="specreset_ln385"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:7 %specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_9

]]></Node>
<StgValue><ssdm name="specreset_ln385"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i_i_i"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:20 %br_ln35 = br i1 %cmp_i_i_i, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln35 = bitcast i32 %data_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln35 = trunc i32 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln35 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln35_1 = or i1 %icmp_ln35_1, i1 %icmp_ln35

]]></Node>
<StgValue><ssdm name="or_ln35_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln35_2 = or i1 %tmp_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="or_ln35_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln35 = and i1 %or_ln35_1, i1 %or_ln35_2

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln35 = br i1 %and_ln35, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_1_load = load i7 %data_1_addr

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_1_load = load i7 %data_1_addr

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i9_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i9_i_i"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln35 = br i1 %cmp_i9_i_i, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i9_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i9_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln35_1 = bitcast i32 %data_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln35_1 = trunc i32 %bitcast_ln35_1

]]></Node>
<StgValue><ssdm name="trunc_ln35_1"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln35_2 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35_2"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_3"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln35 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln35_3 = or i1 %tmp_5, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="or_ln35_3"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln35_1 = and i1 %or_ln35, i1 %or_ln35_3

]]></Node>
<StgValue><ssdm name="and_ln35_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln35 = br i1 %and_ln35_1, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_2_load = load i7 %data_2_addr

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_2_load = load i7 %data_2_addr

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i10_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i10_i_i"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln35 = br i1 %cmp_i10_i_i, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i10_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i10_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln35_2 = bitcast i32 %data_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35_2"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln35_2 = trunc i32 %bitcast_ln35_2

]]></Node>
<StgValue><ssdm name="trunc_ln35_2"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln35_4 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35_4"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_5"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln35_4 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4

]]></Node>
<StgValue><ssdm name="or_ln35_4"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln35_5 = or i1 %tmp_9, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="or_ln35_5"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln35_2 = and i1 %or_ln35_4, i1 %or_ln35_5

]]></Node>
<StgValue><ssdm name="and_ln35_2"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln35 = br i1 %and_ln35_2, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_3_load = load i7 %data_3_addr

]]></Node>
<StgValue><ssdm name="data_3_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_3_load = load i7 %data_3_addr

]]></Node>
<StgValue><ssdm name="data_3_load"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i11_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i11_i_i"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln35 = br i1 %cmp_i11_i_i, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln35_3 = bitcast i32 %data_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35_3"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln35_3 = trunc i32 %bitcast_ln35_3

]]></Node>
<StgValue><ssdm name="trunc_ln35_3"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln35_6 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35_6"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_7"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln35_6 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6

]]></Node>
<StgValue><ssdm name="or_ln35_6"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln35_7 = or i1 %tmp_6, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="or_ln35_7"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln35_3 = and i1 %or_ln35_6, i1 %or_ln35_7

]]></Node>
<StgValue><ssdm name="and_ln35_3"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln35 = br i1 %and_ln35_3, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_4_load = load i7 %data_4_addr

]]></Node>
<StgValue><ssdm name="data_4_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="120" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_4_load = load i7 %data_4_addr

]]></Node>
<StgValue><ssdm name="data_4_load"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i12_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="122" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i12_i_i"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln35 = br i1 %cmp_i12_i_i, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i12_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i12_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln35_4 = bitcast i32 %data_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35_4"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln35_4 = trunc i32 %bitcast_ln35_4

]]></Node>
<StgValue><ssdm name="trunc_ln35_4"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln35_8 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35_8"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln35_9 = icmp_eq  i23 %trunc_ln35_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_9"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln35_8 = or i1 %icmp_ln35_9, i1 %icmp_ln35_8

]]></Node>
<StgValue><ssdm name="or_ln35_8"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln35_9 = or i1 %tmp_12, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="or_ln35_9"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln35_4 = and i1 %or_ln35_8, i1 %or_ln35_9

]]></Node>
<StgValue><ssdm name="and_ln35_4"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln35 = br i1 %and_ln35_4, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_5_load = load i7 %data_5_addr

]]></Node>
<StgValue><ssdm name="data_5_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="138" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_5_load = load i7 %data_5_addr

]]></Node>
<StgValue><ssdm name="data_5_load"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i13_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="140" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i13_i_i"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln35 = br i1 %cmp_i13_i_i, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i13_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i13_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln35_5 = bitcast i32 %data_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35_5"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln35_5 = trunc i32 %bitcast_ln35_5

]]></Node>
<StgValue><ssdm name="trunc_ln35_5"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln35_10 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35_10"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln35_11 = icmp_eq  i23 %trunc_ln35_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_11"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln35_10 = or i1 %icmp_ln35_11, i1 %icmp_ln35_10

]]></Node>
<StgValue><ssdm name="or_ln35_10"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln35_11 = or i1 %tmp_15, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="or_ln35_11"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln35_5 = and i1 %or_ln35_10, i1 %or_ln35_11

]]></Node>
<StgValue><ssdm name="and_ln35_5"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln35 = br i1 %and_ln35_5, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_6_load = load i7 %data_6_addr

]]></Node>
<StgValue><ssdm name="data_6_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="156" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_6_load = load i7 %data_6_addr

]]></Node>
<StgValue><ssdm name="data_6_load"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i14_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="158" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i14_i_i"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln35 = br i1 %cmp_i14_i_i, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i14_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i14_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln35_6 = bitcast i32 %data_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35_6"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln35_6 = trunc i32 %bitcast_ln35_6

]]></Node>
<StgValue><ssdm name="trunc_ln35_6"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln35_12 = icmp_ne  i8 %tmp_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35_12"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln35_13 = icmp_eq  i23 %trunc_ln35_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_13"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln35_12 = or i1 %icmp_ln35_13, i1 %icmp_ln35_12

]]></Node>
<StgValue><ssdm name="or_ln35_12"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln35_13 = or i1 %tmp_18, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="or_ln35_13"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln35_6 = and i1 %or_ln35_12, i1 %or_ln35_13

]]></Node>
<StgValue><ssdm name="and_ln35_6"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln35 = br i1 %and_ln35_6, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_7_load = load i7 %data_7_addr

]]></Node>
<StgValue><ssdm name="data_7_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="174" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="7">
<![CDATA[
:0 %data_7_load = load i7 %data_7_addr

]]></Node>
<StgValue><ssdm name="data_7_load"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i15_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="176" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i15_i_i"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln35 = br i1 %cmp_i15_i_i, void, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln35_7 = bitcast i32 %data_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln35_7"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln35_7 = trunc i32 %bitcast_ln35_7

]]></Node>
<StgValue><ssdm name="trunc_ln35_7"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln35_14 = icmp_ne  i8 %tmp_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35_14"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln35_15 = icmp_eq  i23 %trunc_ln35_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_15"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln35_14 = or i1 %icmp_ln35_15, i1 %icmp_ln35_14

]]></Node>
<StgValue><ssdm name="or_ln35_14"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln35_15 = or i1 %tmp_21, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="or_ln35_15"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln35_7 = and i1 %or_ln35_14, i1 %or_ln35_15

]]></Node>
<StgValue><ssdm name="and_ln35_7"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln35 = br i1 %and_ln35_7, void %_Z8is_validPf.exit.i, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_Z8is_validPf.exit.i:0 %tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="192" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_Z8is_validPf.exit.i:0 %tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_Z8is_validPf.exit.i:1 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tmp_i, i32 4

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_i" val="0"/>
<literal name="and_ln35" val="0"/>
<literal name="cmp_i9_i_i" val="0"/>
<literal name="and_ln35_1" val="0"/>
<literal name="cmp_i10_i_i" val="0"/>
<literal name="and_ln35_2" val="0"/>
<literal name="cmp_i11_i_i" val="0"/>
<literal name="and_ln35_3" val="0"/>
<literal name="cmp_i12_i_i" val="0"/>
<literal name="and_ln35_4" val="0"/>
<literal name="cmp_i13_i_i" val="0"/>
<literal name="and_ln35_5" val="0"/>
<literal name="cmp_i14_i_i" val="0"/>
<literal name="and_ln35_6" val="0"/>
<literal name="cmp_i15_i_i" val="0"/>
<literal name="and_ln35_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
_Z8is_validPf.exit.i:2 %br_ln369 = br void %run_test.exit

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="195" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
run_test.exit:0 %error_write_assign = phi i1 %tmp_23, void %_Z8is_validPf.exit.i, i1 1, void %.critedge.i

]]></Node>
<StgValue><ssdm name="error_write_assign"/></StgValue>
</operation>

<operation id="196" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1">
<![CDATA[
run_test.exit:1 %ret_ln413 = ret i1 %error_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln413"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.critedge.i:0 %br_ln0 = br void %run_test.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
