Release 6.2.02i - xst G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.63 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.63 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: ddr_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : ddr_top.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : ddr_top
Output Format                      : NGC
Target Device                      : xc2vp70-5-ff1517

---- Source Options
Top Module Name                    : ddr_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : ddr_top.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO
tristate2logic                     : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/work/pci_fpga/pgfpga/project/../dpram.vhd in Library work.
Architecture rtl of Entity dpram is up to date.
Compiling vhdl file D:/work/pci_fpga/pgfpga/project/../pg_module.vhd in Library work.
Entity <pg_fix_sub_32_1> (Architecture <rtl>) compiled.
Entity <pg_adder_rca_sub_32_1> (Architecture <rtl>) compiled.
Entity <pg_conv_ftol_32_17_8_2> (Architecture <rtl>) compiled.
Entity <unreg_add_sub> (Architecture <rtl>) compiled.
Entity <penc_31_5> (Architecture <rtl>) compiled.
Entity <unreg_shift_ftol_30_10> (Architecture <rtl>) compiled.
Entity <lcell_rom_8408_10_8_1> (Architecture <rtl>) compiled.
Entity <pg_pdelay_8> (Architecture <rtl>) compiled.
Entity <pg_log_shift_1> (Architecture <rtl>) compiled.
Entity <pg_pdelay_3> (Architecture <rtl>) compiled.
Entity <pg_log_unsigned_add_itp_17_8_6_3> (Architecture <rtl>) compiled.
Entity <lcell_rom_a106_6_10_0> (Architecture <rtl>) compiled.
Entity <lcell_rom_a906_6_9_0> (Architecture <rtl>) compiled.
Entity <pg_umult_6_9_1> (Architecture <rtl>) compiled.
Entity <pg_adder_rca_sub_17_0> (Architecture <rtl>) compiled.
Entity <pg_adder_rca_sub_16_0> (Architecture <rtl>) compiled.
Entity <pg_adder_rca_sub_11_0> (Architecture <rtl>) compiled.
Entity <pg_adder_rca_add_16_0> (Architecture <rtl>) compiled.
Entity <pg_log_shift_m1> (Architecture <rtl>) compiled.
Entity <pg_log_mul_17_1> (Architecture <rtl>) compiled.
Entity <pg_adder_rca_add_15_1> (Architecture <rtl>) compiled.
Entity <pg_pdelay_10> (Architecture <rtl>) compiled.
Entity <pg_log_div_17_1> (Architecture <rtl>) compiled.
Entity <pg_adder_rca_sub_15_1> (Architecture <rtl>) compiled.
Entity <pg_log_sdiv_17_1> (Architecture <rtl>) compiled.
Entity <pg_adder_rca_sub_16_1> (Architecture <rtl>) compiled.
Entity <pg_conv_ltof_17_8_57_1> (Architecture <rtl>) compiled.
Entity <unreg_shift_ltof_9_7_56> (Architecture <rtl>) compiled.
Entity <lcell_rom_8f28_8_8_0> (Architecture <rtl>) compiled.
Entity <pg_fix_accum_57_64_1> (Architecture <rtl>) compiled.
Entity <fix_accum_reg_last_1> (Architecture <rtl>) compiled.
Entity <pg_lcell> (Architecture <schematic>) compiled.
Compiling vhdl file D:/work/pci_fpga/pgfpga/project/../adr_dec.vhd in Library work.
Architecture rtl of Entity adr_dec is up to date.
Compiling vhdl file D:/work/pci_fpga/pgfpga/project/../pg_pipe.vhd in Library work.
Entity <pg_pipe> (Architecture <std>) compiled.
Entity <pipe> (Architecture <std>) compiled.
Compiling vhdl file D:/work/pci_fpga/pgfpga/project/../calc.vhd in Library work.
Architecture rtl of Entity calc is up to date.
Compiling vhdl file D:/work/pci_fpga/pgfpga/project/../pipe_sts.vhd in Library work.
Architecture rtl of Entity pipe_sts is up to date.
Compiling vhdl file D:/work/pci_fpga/pgfpga/project/../setn.vhd in Library work.
Architecture rtl of Entity setn is up to date.
Compiling vhdl file D:/work/pci_fpga/pgfpga/project/../jmem.vhd in Library work.
Architecture rtl of Entity jmem is up to date.
Compiling vhdl file D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd in Library work.
Entity <ddr_top> (Architecture <rtl>) compiled.
Entity <pmetor> (Architecture <rtl>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ddr_top> (Architecture <rtl>).
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 209: Generating a Black Box for component <DCM>.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 225: Generating a Black Box for component <IBUFG>.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 226: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd line 227: Generating a Black Box for component <BUFG>.
Entity <ddr_top> analyzed. Unit <ddr_top> generated.

Analyzing Entity <adr_dec> (Architecture <rtl>).
Entity <adr_dec> analyzed. Unit <adr_dec> generated.

Analyzing generic Entity <pg_pipe> (Architecture <std>).
	JDATA_WIDTH = 113
Entity <pg_pipe> analyzed. Unit <pg_pipe> generated.

Analyzing generic Entity <pipe> (Architecture <std>).
	JDATA_WIDTH = 113
Entity <pipe> analyzed. Unit <pipe> generated.

Analyzing Entity <pg_fix_sub_32_1> (Architecture <rtl>).
Entity <pg_fix_sub_32_1> analyzed. Unit <pg_fix_sub_32_1> generated.

Analyzing Entity <pg_adder_RCA_SUB_32_1> (Architecture <rtl>).
Entity <pg_adder_RCA_SUB_32_1> analyzed. Unit <pg_adder_RCA_SUB_32_1> generated.

Analyzing Entity <pg_conv_ftol_32_17_8_2> (Architecture <rtl>).
Entity <pg_conv_ftol_32_17_8_2> analyzed. Unit <pg_conv_ftol_32_17_8_2> generated.

Analyzing generic Entity <unreg_add_sub> (Architecture <rtl>).
	WIDTH = 31
	DIRECTION = "ADD"
Entity <unreg_add_sub> analyzed. Unit <unreg_add_sub> generated.

Analyzing Entity <penc_31_5> (Architecture <rtl>).
Entity <penc_31_5> analyzed. Unit <penc_31_5> generated.

Analyzing Entity <unreg_shift_ftol_30_10> (Architecture <rtl>).
Entity <unreg_shift_ftol_30_10> analyzed. Unit <unreg_shift_ftol_30_10> generated.

Analyzing Entity <lcell_rom_8408_10_8_1> (Architecture <rtl>).
Entity <lcell_rom_8408_10_8_1> analyzed. Unit <lcell_rom_8408_10_8_1> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0110001110001110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000001111110000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell1> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111110000000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell2> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100011100011100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell3> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111100000011111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell4> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000000011111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell5> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111111100000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell6> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000111000111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell7> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111111000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell8> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111111111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell9> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000000000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell10> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001110011100011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell11> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110000011111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell12> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111100000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell13> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111000111000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell14> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111111000000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell15> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000000000000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell16> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111111111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell17> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000011111100000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell18> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000011111111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell19> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111100000000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell20> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001110001110001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell21> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110000001111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell22> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111110000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell23> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110001110001110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell24> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111110000001111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell25> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000000001111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell26> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111111110000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell27> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111000111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell28> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111111000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell29> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111111111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell30> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110000000000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell31> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000111000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell32> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000111111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell33> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111000000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell34> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110000000111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell35> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000000111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell36> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111111000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell37> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110001111000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell38> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111110000000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell39> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001110001111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell40> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111110000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell41> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100011110001110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell42> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000011111110000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell43> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111000011100001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell44> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000000011111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell45> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100011110001111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell46> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111100000001111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell47> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000111100011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell48> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111000000011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell49> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000000000011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell50> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111111111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell51> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011100001111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell52> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011111110000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell53> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011111111111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell54> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100000000000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell55> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111000011100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell56> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111111100000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell57> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000011100001111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell58> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100001111000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell59> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000001111111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell60> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110000111100001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell61> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000111111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell62> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000111111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell63> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000011110000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell64> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000011111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell65> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111100001111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell66> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000000001111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell67> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000001111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell68> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011110001111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell69> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100000001111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell70> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011110000111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell71> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100000000111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell72> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111100001111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell73> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000001111000011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell74> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000001111111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell75> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111110000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell76> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111111111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell77> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111000001111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell78> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111111110000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell79> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111110000111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell80> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111111111000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell81> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111111111111111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell82> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000000000000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell83> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000011111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell84> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100001111100001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell85> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111110000000001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell86> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111111111111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell87> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111100000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell88> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000000000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell89> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000000000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell90> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111110000011110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell91> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000000000011111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell92> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000011111000001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell93> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000011111111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell94> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000001111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell95> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000001111100001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell96> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011111000001111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell97> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100000000001111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell98> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000011111000001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell99> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111110000011111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell100> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111111111100000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell101> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100000111110000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell102> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011111000000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell103> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100000000000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell104> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110000011111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell105> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111110000011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell106> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111111111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell107> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111110000001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell108> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000000000001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell109> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000001111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell110> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111111000001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell111> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111111111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell112> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000000000001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell113> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110000001111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell114> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001111100000011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell115> generated.

Analyzing generic Entity <unreg_add_sub> (Architecture <rtl>).
	WIDTH = 5
	DIRECTION = "ADD"
Entity <unreg_add_sub> analyzed. Unit <unreg_add_sub0> generated.

Analyzing generic Entity <pg_pdelay_8> (Architecture <rtl>).
	PG_WIDTH = 17
Entity <pg_pdelay_8> analyzed. Unit <pg_pdelay_8> generated.

Analyzing generic Entity <pg_log_shift_1> (Architecture <rtl>).
	PG_WIDTH = 17
Entity <pg_log_shift_1> analyzed. Unit <pg_log_shift_1> generated.

Analyzing generic Entity <pg_pdelay_3> (Architecture <rtl>).
	PG_WIDTH = 17
Entity <pg_pdelay_3> analyzed. Unit <pg_pdelay_3> generated.

Analyzing Entity <pg_log_unsigned_add_itp_17_8_6_3> (Architecture <rtl>).
Entity <pg_log_unsigned_add_itp_17_8_6_3> analyzed. Unit <pg_log_unsigned_add_itp_17_8_6_3> generated.

Analyzing Entity <pg_adder_RCA_SUB_17_0> (Architecture <rtl>).
Entity <pg_adder_RCA_SUB_17_0> analyzed. Unit <pg_adder_RCA_SUB_17_0> generated.

Analyzing Entity <pg_adder_RCA_SUB_16_0> (Architecture <rtl>).
Entity <pg_adder_RCA_SUB_16_0> analyzed. Unit <pg_adder_RCA_SUB_16_0> generated.

Analyzing Entity <lcell_rom_a106_6_10_0> (Architecture <rtl>).
Entity <lcell_rom_a106_6_10_0> analyzed. Unit <lcell_rom_a106_6_10_0> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0110001100000101
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell116> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1011000001110001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell117> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0101100001110111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell118> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1101101101000001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell119> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0110011001011101
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell120> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1101010001001001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell121> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100110100010001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell122> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011110011001011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell123> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000001111000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell124> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1001001110010011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell125> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1011101110101010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell126> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000100100111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell127> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111100010010011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell128> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000011110001001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell129> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000001111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell130> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000000011010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell131> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000001111001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell132> generated.

Analyzing Entity <lcell_rom_a906_6_9_0> (Architecture <rtl>).
Entity <lcell_rom_a906_6_9_0> analyzed. Unit <lcell_rom_a906_6_9_0> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1101110101100100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell133> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0010111101011111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell134> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0100011110100010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell135> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111110111101011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell136> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0010100111100110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell137> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001101101001011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell138> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111100011011001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell139> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000011111000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell140> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0101100010010010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell141> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011010100001010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell142> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111001101010010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell143> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111100110111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell144> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000011110001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell145> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000001000110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell146> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000000000111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell147> generated.

Analyzing Entity <pg_umult_6_9_1> (Architecture <rtl>).
Entity <pg_umult_6_9_1> analyzed. Unit <pg_umult_6_9_1> generated.

Analyzing Entity <pg_adder_RCA_SUB_11_0> (Architecture <rtl>).
Entity <pg_adder_RCA_SUB_11_0> analyzed. Unit <pg_adder_RCA_SUB_11_0> generated.

Analyzing Entity <pg_adder_RCA_ADD_16_0> (Architecture <rtl>).
Entity <pg_adder_RCA_ADD_16_0> analyzed. Unit <pg_adder_RCA_ADD_16_0> generated.

Analyzing generic Entity <pg_log_shift_m1> (Architecture <rtl>).
	PG_WIDTH = 17
Entity <pg_log_shift_m1> analyzed. Unit <pg_log_shift_m1> generated.

Analyzing Entity <pg_log_mul_17_1> (Architecture <rtl>).
Entity <pg_log_mul_17_1> analyzed. Unit <pg_log_mul_17_1> generated.

Analyzing Entity <pg_adder_RCA_ADD_15_1> (Architecture <rtl>).
Entity <pg_adder_RCA_ADD_15_1> analyzed. Unit <pg_adder_RCA_ADD_15_1> generated.

Analyzing generic Entity <pg_pdelay_10> (Architecture <rtl>).
	PG_WIDTH = 17
Entity <pg_pdelay_10> analyzed. Unit <pg_pdelay_10> generated.

Analyzing Entity <pg_log_div_17_1> (Architecture <rtl>).
Entity <pg_log_div_17_1> analyzed. Unit <pg_log_div_17_1> generated.

Analyzing Entity <pg_adder_RCA_SUB_15_1> (Architecture <rtl>).
Entity <pg_adder_RCA_SUB_15_1> analyzed. Unit <pg_adder_RCA_SUB_15_1> generated.

Analyzing Entity <pg_log_sdiv_17_1> (Architecture <rtl>).
Entity <pg_log_sdiv_17_1> analyzed. Unit <pg_log_sdiv_17_1> generated.

Analyzing Entity <pg_adder_RCA_SUB_16_1> (Architecture <rtl>).
Entity <pg_adder_RCA_SUB_16_1> analyzed. Unit <pg_adder_RCA_SUB_16_1> generated.

Analyzing Entity <pg_conv_ltof_17_8_57_1> (Architecture <rtl>).
Entity <pg_conv_ltof_17_8_57_1> analyzed. Unit <pg_conv_ltof_17_8_57_1> generated.

Analyzing Entity <lcell_rom_8f28_8_8_0> (Architecture <rtl>).
Entity <lcell_rom_8f28_8_8_0> analyzed. Unit <lcell_rom_8f28_8_8_0> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1010010010110110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell148> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100011100111000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell149> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000011111000000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell150> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0010110100100101
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell151> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100111000111001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell152> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000000111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell153> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1010010110101101
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell154> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100011000110001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell155> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0101001010010100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell156> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0110001100011000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell157> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1010010101101010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell158> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011100110001100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell159> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1010010101011010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell160> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100011001100011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell161> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000011110000011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell162> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111100000000011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell163> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0101010101101010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell164> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1001100110001100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell165> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1110000000001111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell166> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1010101010100101
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell167> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011001100111001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell168> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011110000111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell169> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1010101010101010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell170> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011001100110011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell171> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0101101010101010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell172> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1001001100110011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell173> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0001110000111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell174> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1010101101010101
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell175> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100110110011001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell176> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111000011110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell177> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1111000000011111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell178> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1010100101010110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell179> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011001001100100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell180> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100001110000111
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell181> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0101001010010101
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell182> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0110010011011001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell183> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111100011100001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell184> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111111100000001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell185> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0111111111111110
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell186> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0100101101001010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell187> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0110110110010011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell188> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1000111000011100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell189> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0000111111100000
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell190> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1001001001011010
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell191> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0010010010010011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell192> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>0011100011100011
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell193> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100000011111100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell194> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1100100100100100
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell195> generated.

Analyzing generic Entity <pg_lcell> (Architecture <schematic>).
	MASK = <u>1001001001001001
	FF = 0
Entity <pg_lcell> analyzed. Unit <pg_lcell196> generated.

Analyzing Entity <unreg_shift_ltof_9_7_56> (Architecture <rtl>).
Entity <unreg_shift_ltof_9_7_56> analyzed. Unit <unreg_shift_ltof_9_7_56> generated.

Analyzing Entity <pg_fix_accum_57_64_1> (Architecture <rtl>).
Entity <pg_fix_accum_57_64_1> analyzed. Unit <pg_fix_accum_57_64_1> generated.

Analyzing generic Entity <fix_accum_reg_last_1> (Architecture <rtl>).
	WIDTH = 64
WARNING:Xst:819 - D:/work/pci_fpga/pgfpga/project/../pg_module.vhd line 5117: The following signals are missing in the process sensitivity list:
   zeros.
Entity <fix_accum_reg_last_1> analyzed. Unit <fix_accum_reg_last_1> generated.

Analyzing Entity <calc> (Architecture <rtl>).
Entity <calc> analyzed. Unit <calc> generated.

Analyzing Entity <pipe_sts> (Architecture <rtl>).
Entity <pipe_sts> analyzed. Unit <pipe_sts> generated.

Analyzing Entity <setn> (Architecture <rtl>).
Entity <setn> analyzed. Unit <setn> generated.

Analyzing Entity <jmem> (Architecture <rtl>).
Entity <jmem> analyzed. Unit <jmem> generated.

Analyzing Entity <dpram> (Architecture <rtl>).
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
WARNING:Xst:753 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Unconnected output port 'doa' of component 'RAMB16_S1_S1'.
WARNING:Xst:766 - D:/work/pci_fpga/pgfpga/project/../dpram.vhd line 52: Generating a Black Box for component <RAMB16_S1_S1>.
Entity <dpram> analyzed. Unit <dpram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dpram>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../dpram.vhd.
Unit <dpram> synthesized.


Synthesizing Unit <fix_accum_reg_last_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 64-bit adder for signal <$n0002> created at line 5119.
    Found 63-bit adder for signal <$n0003> created at line 5119.
    Found 64-bit subtractor for signal <$n0004> created at line 5121.
    Found 64-bit subtractor for signal <$n0006> created at line 5121.
    Found 64-bit register for signal <reg_vmp0>.
    Found 1-bit register for signal <run1>.
    Found 128 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred 128 Multiplexer(s).
Unit <fix_accum_reg_last_1> synthesized.


Synthesizing Unit <pg_lcell196>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell196> synthesized.


Synthesizing Unit <pg_lcell195>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell195> synthesized.


Synthesizing Unit <pg_lcell194>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell194> synthesized.


Synthesizing Unit <pg_lcell193>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell193> synthesized.


Synthesizing Unit <pg_lcell192>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell192> synthesized.


Synthesizing Unit <pg_lcell191>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell191> synthesized.


Synthesizing Unit <pg_lcell190>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell190> synthesized.


Synthesizing Unit <pg_lcell189>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell189> synthesized.


Synthesizing Unit <pg_lcell188>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell188> synthesized.


Synthesizing Unit <pg_lcell187>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell187> synthesized.


Synthesizing Unit <pg_lcell186>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell186> synthesized.


Synthesizing Unit <pg_lcell185>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell185> synthesized.


Synthesizing Unit <pg_lcell184>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell184> synthesized.


Synthesizing Unit <pg_lcell183>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell183> synthesized.


Synthesizing Unit <pg_lcell182>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell182> synthesized.


Synthesizing Unit <pg_lcell181>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell181> synthesized.


Synthesizing Unit <pg_lcell180>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell180> synthesized.


Synthesizing Unit <pg_lcell179>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell179> synthesized.


Synthesizing Unit <pg_lcell178>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell178> synthesized.


Synthesizing Unit <pg_lcell177>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell177> synthesized.


Synthesizing Unit <pg_lcell176>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell176> synthesized.


Synthesizing Unit <pg_lcell175>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell175> synthesized.


Synthesizing Unit <pg_lcell174>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell174> synthesized.


Synthesizing Unit <pg_lcell173>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell173> synthesized.


Synthesizing Unit <pg_lcell172>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell172> synthesized.


Synthesizing Unit <pg_lcell171>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell171> synthesized.


Synthesizing Unit <pg_lcell170>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell170> synthesized.


Synthesizing Unit <pg_lcell169>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell169> synthesized.


Synthesizing Unit <pg_lcell168>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell168> synthesized.


Synthesizing Unit <pg_lcell167>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell167> synthesized.


Synthesizing Unit <pg_lcell166>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell166> synthesized.


Synthesizing Unit <pg_lcell165>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell165> synthesized.


Synthesizing Unit <pg_lcell164>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell164> synthesized.


Synthesizing Unit <pg_lcell163>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell163> synthesized.


Synthesizing Unit <pg_lcell162>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell162> synthesized.


Synthesizing Unit <pg_lcell161>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell161> synthesized.


Synthesizing Unit <pg_lcell160>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell160> synthesized.


Synthesizing Unit <pg_lcell159>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell159> synthesized.


Synthesizing Unit <pg_lcell158>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell158> synthesized.


Synthesizing Unit <pg_lcell157>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell157> synthesized.


Synthesizing Unit <pg_lcell156>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell156> synthesized.


Synthesizing Unit <pg_lcell155>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell155> synthesized.


Synthesizing Unit <pg_lcell154>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell154> synthesized.


Synthesizing Unit <pg_lcell153>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell153> synthesized.


Synthesizing Unit <pg_lcell152>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell152> synthesized.


Synthesizing Unit <pg_lcell151>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell151> synthesized.


Synthesizing Unit <pg_lcell150>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell150> synthesized.


Synthesizing Unit <pg_lcell149>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell149> synthesized.


Synthesizing Unit <pg_lcell148>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell148> synthesized.


Synthesizing Unit <unreg_shift_ltof_9_7_56>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <control<6>> is never used.
WARNING:Xst:646 - Signal <c5<4:0>> is assigned but never used.
WARNING:Xst:1780 - Signal <o0> is never used or assigned.
WARNING:Xst:646 - Signal <o6<71:64>> is assigned but never used.
WARNING:Xst:646 - Signal <o6<7:0>> is assigned but never used.
WARNING:Xst:1780 - Signal <o6d> is never used or assigned.
    Found 10-bit shifter logical left for signal <o1>.
    Found 164 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 164 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <unreg_shift_ltof_9_7_56> synthesized.


Synthesizing Unit <lcell_rom_8f28_8_8_0>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:1780 - Signal <adr1<3:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr2<4:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr3<5:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr4<6:0>> is never used or assigned.
    Found 120 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 120 Multiplexer(s).
Unit <lcell_rom_8f28_8_8_0> synthesized.


Synthesizing Unit <pg_adder_RCA_SUB_16_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 16-bit register for signal <z>.
    Found 16-bit subtractor for signal <sum>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <pg_adder_RCA_SUB_16_1> synthesized.


Synthesizing Unit <pg_adder_RCA_SUB_15_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 15-bit register for signal <z>.
    Found 15-bit subtractor for signal <sum>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <pg_adder_RCA_SUB_15_1> synthesized.


Synthesizing Unit <pg_adder_RCA_ADD_15_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 15-bit register for signal <z>.
    Found 15-bit adder for signal <sum>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <pg_adder_RCA_ADD_15_1> synthesized.


Synthesizing Unit <pg_lcell147>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell147> synthesized.


Synthesizing Unit <pg_lcell146>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell146> synthesized.


Synthesizing Unit <pg_lcell145>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell145> synthesized.


Synthesizing Unit <pg_lcell144>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell144> synthesized.


Synthesizing Unit <pg_lcell143>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell143> synthesized.


Synthesizing Unit <pg_lcell142>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell142> synthesized.


Synthesizing Unit <pg_lcell141>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell141> synthesized.


Synthesizing Unit <pg_lcell140>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell140> synthesized.


Synthesizing Unit <pg_lcell139>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell139> synthesized.


Synthesizing Unit <pg_lcell138>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell138> synthesized.


Synthesizing Unit <pg_lcell137>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell137> synthesized.


Synthesizing Unit <pg_lcell136>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell136> synthesized.


Synthesizing Unit <pg_lcell135>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell135> synthesized.


Synthesizing Unit <pg_lcell134>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell134> synthesized.


Synthesizing Unit <pg_lcell133>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell133> synthesized.


Synthesizing Unit <pg_lcell132>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell132> synthesized.


Synthesizing Unit <pg_lcell131>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell131> synthesized.


Synthesizing Unit <pg_lcell130>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell130> synthesized.


Synthesizing Unit <pg_lcell129>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell129> synthesized.


Synthesizing Unit <pg_lcell128>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell128> synthesized.


Synthesizing Unit <pg_lcell127>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell127> synthesized.


Synthesizing Unit <pg_lcell126>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell126> synthesized.


Synthesizing Unit <pg_lcell125>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell125> synthesized.


Synthesizing Unit <pg_lcell124>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell124> synthesized.


Synthesizing Unit <pg_lcell123>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell123> synthesized.


Synthesizing Unit <pg_lcell122>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell122> synthesized.


Synthesizing Unit <pg_lcell121>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell121> synthesized.


Synthesizing Unit <pg_lcell120>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell120> synthesized.


Synthesizing Unit <pg_lcell119>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell119> synthesized.


Synthesizing Unit <pg_lcell118>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell118> synthesized.


Synthesizing Unit <pg_lcell117>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell117> synthesized.


Synthesizing Unit <pg_lcell116>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell116> synthesized.


Synthesizing Unit <pg_adder_RCA_ADD_16_0>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
    Found 16-bit adder for signal <sum>.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <pg_adder_RCA_ADD_16_0> synthesized.


Synthesizing Unit <pg_adder_RCA_SUB_11_0>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
    Found 11-bit subtractor for signal <sum>.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <pg_adder_RCA_SUB_11_0> synthesized.


Synthesizing Unit <pg_umult_6_9_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 15-bit register for signal <z>.
    Found 9x6-bit multiplier for signal <s>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <pg_umult_6_9_1> synthesized.


Synthesizing Unit <lcell_rom_a906_6_9_0>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:1780 - Signal <adr1<3:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr2<4:0>> is never used or assigned.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  27 Multiplexer(s).
Unit <lcell_rom_a906_6_9_0> synthesized.


Synthesizing Unit <lcell_rom_a106_6_10_0>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:1780 - Signal <adr1<3:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr2<4:0>> is never used or assigned.
    Found 30 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  30 Multiplexer(s).
Unit <lcell_rom_a106_6_10_0> synthesized.


Synthesizing Unit <pg_adder_RCA_SUB_16_0>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
    Found 16-bit subtractor for signal <sum>.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <pg_adder_RCA_SUB_16_0> synthesized.


Synthesizing Unit <pg_adder_RCA_SUB_17_0>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
    Found 17-bit subtractor for signal <sum>.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <pg_adder_RCA_SUB_17_0> synthesized.


Synthesizing Unit <pg_lcell115>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell115> synthesized.


Synthesizing Unit <pg_lcell114>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell114> synthesized.


Synthesizing Unit <pg_lcell113>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell113> synthesized.


Synthesizing Unit <pg_lcell112>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell112> synthesized.


Synthesizing Unit <pg_lcell111>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell111> synthesized.


Synthesizing Unit <pg_lcell110>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell110> synthesized.


Synthesizing Unit <pg_lcell109>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell109> synthesized.


Synthesizing Unit <pg_lcell108>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell108> synthesized.


Synthesizing Unit <pg_lcell107>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell107> synthesized.


Synthesizing Unit <pg_lcell106>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell106> synthesized.


Synthesizing Unit <pg_lcell105>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell105> synthesized.


Synthesizing Unit <pg_lcell104>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell104> synthesized.


Synthesizing Unit <pg_lcell103>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell103> synthesized.


Synthesizing Unit <pg_lcell102>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell102> synthesized.


Synthesizing Unit <pg_lcell101>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell101> synthesized.


Synthesizing Unit <pg_lcell100>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell100> synthesized.


Synthesizing Unit <pg_lcell99>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell99> synthesized.


Synthesizing Unit <pg_lcell98>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell98> synthesized.


Synthesizing Unit <pg_lcell97>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell97> synthesized.


Synthesizing Unit <pg_lcell96>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell96> synthesized.


Synthesizing Unit <pg_lcell95>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell95> synthesized.


Synthesizing Unit <pg_lcell94>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell94> synthesized.


Synthesizing Unit <pg_lcell93>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell93> synthesized.


Synthesizing Unit <pg_lcell92>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell92> synthesized.


Synthesizing Unit <pg_lcell91>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell91> synthesized.


Synthesizing Unit <pg_lcell90>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell90> synthesized.


Synthesizing Unit <pg_lcell89>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell89> synthesized.


Synthesizing Unit <pg_lcell88>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell88> synthesized.


Synthesizing Unit <pg_lcell87>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell87> synthesized.


Synthesizing Unit <pg_lcell86>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell86> synthesized.


Synthesizing Unit <pg_lcell85>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell85> synthesized.


Synthesizing Unit <pg_lcell84>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell84> synthesized.


Synthesizing Unit <pg_lcell83>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell83> synthesized.


Synthesizing Unit <pg_lcell82>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell82> synthesized.


Synthesizing Unit <pg_lcell81>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell81> synthesized.


Synthesizing Unit <pg_lcell80>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell80> synthesized.


Synthesizing Unit <pg_lcell79>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell79> synthesized.


Synthesizing Unit <pg_lcell78>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell78> synthesized.


Synthesizing Unit <pg_lcell77>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell77> synthesized.


Synthesizing Unit <pg_lcell76>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell76> synthesized.


Synthesizing Unit <pg_lcell75>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell75> synthesized.


Synthesizing Unit <pg_lcell74>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell74> synthesized.


Synthesizing Unit <pg_lcell73>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell73> synthesized.


Synthesizing Unit <pg_lcell72>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell72> synthesized.


Synthesizing Unit <pg_lcell71>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell71> synthesized.


Synthesizing Unit <pg_lcell70>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell70> synthesized.


Synthesizing Unit <pg_lcell69>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell69> synthesized.


Synthesizing Unit <pg_lcell68>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell68> synthesized.


Synthesizing Unit <pg_lcell67>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell67> synthesized.


Synthesizing Unit <pg_lcell66>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell66> synthesized.


Synthesizing Unit <pg_lcell65>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell65> synthesized.


Synthesizing Unit <pg_lcell64>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell64> synthesized.


Synthesizing Unit <pg_lcell63>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell63> synthesized.


Synthesizing Unit <pg_lcell62>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell62> synthesized.


Synthesizing Unit <pg_lcell61>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell61> synthesized.


Synthesizing Unit <pg_lcell60>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell60> synthesized.


Synthesizing Unit <pg_lcell59>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell59> synthesized.


Synthesizing Unit <pg_lcell58>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell58> synthesized.


Synthesizing Unit <pg_lcell57>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell57> synthesized.


Synthesizing Unit <pg_lcell56>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell56> synthesized.


Synthesizing Unit <pg_lcell55>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell55> synthesized.


Synthesizing Unit <pg_lcell54>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell54> synthesized.


Synthesizing Unit <pg_lcell53>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell53> synthesized.


Synthesizing Unit <pg_lcell52>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell52> synthesized.


Synthesizing Unit <pg_lcell51>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell51> synthesized.


Synthesizing Unit <pg_lcell50>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell50> synthesized.


Synthesizing Unit <pg_lcell49>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell49> synthesized.


Synthesizing Unit <pg_lcell48>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell48> synthesized.


Synthesizing Unit <pg_lcell47>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell47> synthesized.


Synthesizing Unit <pg_lcell46>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell46> synthesized.


Synthesizing Unit <pg_lcell45>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell45> synthesized.


Synthesizing Unit <pg_lcell44>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell44> synthesized.


Synthesizing Unit <pg_lcell43>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell43> synthesized.


Synthesizing Unit <pg_lcell42>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell42> synthesized.


Synthesizing Unit <pg_lcell41>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell41> synthesized.


Synthesizing Unit <pg_lcell40>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell40> synthesized.


Synthesizing Unit <pg_lcell39>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell39> synthesized.


Synthesizing Unit <pg_lcell38>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell38> synthesized.


Synthesizing Unit <pg_lcell37>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell37> synthesized.


Synthesizing Unit <pg_lcell36>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell36> synthesized.


Synthesizing Unit <pg_lcell35>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell35> synthesized.


Synthesizing Unit <pg_lcell34>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell34> synthesized.


Synthesizing Unit <pg_lcell33>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell33> synthesized.


Synthesizing Unit <pg_lcell32>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell32> synthesized.


Synthesizing Unit <pg_lcell31>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell31> synthesized.


Synthesizing Unit <pg_lcell30>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell30> synthesized.


Synthesizing Unit <pg_lcell29>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell29> synthesized.


Synthesizing Unit <pg_lcell28>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell28> synthesized.


Synthesizing Unit <pg_lcell27>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell27> synthesized.


Synthesizing Unit <pg_lcell26>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell26> synthesized.


Synthesizing Unit <pg_lcell25>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell25> synthesized.


Synthesizing Unit <pg_lcell24>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell24> synthesized.


Synthesizing Unit <pg_lcell23>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell23> synthesized.


Synthesizing Unit <pg_lcell22>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell22> synthesized.


Synthesizing Unit <pg_lcell21>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell21> synthesized.


Synthesizing Unit <pg_lcell20>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell20> synthesized.


Synthesizing Unit <pg_lcell19>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell19> synthesized.


Synthesizing Unit <pg_lcell18>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell18> synthesized.


Synthesizing Unit <pg_lcell17>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell17> synthesized.


Synthesizing Unit <pg_lcell16>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell16> synthesized.


Synthesizing Unit <pg_lcell15>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell15> synthesized.


Synthesizing Unit <pg_lcell14>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell14> synthesized.


Synthesizing Unit <pg_lcell13>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell13> synthesized.


Synthesizing Unit <pg_lcell12>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell12> synthesized.


Synthesizing Unit <pg_lcell11>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell11> synthesized.


Synthesizing Unit <pg_lcell10>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell10> synthesized.


Synthesizing Unit <pg_lcell9>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell9> synthesized.


Synthesizing Unit <pg_lcell8>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell8> synthesized.


Synthesizing Unit <pg_lcell7>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell7> synthesized.


Synthesizing Unit <pg_lcell6>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell6> synthesized.


Synthesizing Unit <pg_lcell5>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell5> synthesized.


Synthesizing Unit <pg_lcell4>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell4> synthesized.


Synthesizing Unit <pg_lcell3>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell3> synthesized.


Synthesizing Unit <pg_lcell2>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell2> synthesized.


Synthesizing Unit <pg_lcell1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell1> synthesized.


Synthesizing Unit <pg_lcell>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
Unit <pg_lcell> synthesized.


Synthesizing Unit <unreg_add_sub0>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 5-bit adder for signal <result>.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <unreg_add_sub0> synthesized.


Synthesizing Unit <lcell_rom_8408_10_8_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:1780 - Signal <adr1<3:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr2<4:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr3<5:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr4<6:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr5<7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <adr6<8:0>> is never used or assigned.
    Found 1-bit register for signal <adr6<9>>.
    Found 8-bit register for signal <lc_9_0>.
    Found 8-bit register for signal <lc_9_1>.
    Found 504 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred 504 Multiplexer(s).
Unit <lcell_rom_8408_10_8_1> synthesized.


Synthesizing Unit <unreg_shift_ftol_30_10>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 10-bit 16-to-1 multiplexer for signal <c0xxxx>.
    Found 10-bit 16-to-1 multiplexer for signal <c1xxxx>.
    Found 10 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  30 Multiplexer(s).
Unit <unreg_shift_ftol_30_10> synthesized.


Synthesizing Unit <penc_31_5>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <penc_31_5> synthesized.


Synthesizing Unit <unreg_add_sub>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 31-bit adder for signal <result>.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <unreg_add_sub> synthesized.


Synthesizing Unit <pg_adder_RCA_SUB_32_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 32-bit register for signal <z>.
    Found 32-bit subtractor for signal <sum>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <pg_adder_RCA_SUB_32_1> synthesized.


Synthesizing Unit <pg_fix_accum_57_64_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:646 - Signal <rsig<1>> is assigned but never used.
WARNING:Xst:646 - Signal <carry<0>> is assigned but never used.
Unit <pg_fix_accum_57_64_1> synthesized.


Synthesizing Unit <pg_conv_ltof_17_8_57_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 57-bit register for signal <fixdata>.
    Summary:
	inferred  57 D-type flip-flop(s).
Unit <pg_conv_ltof_17_8_57_1> synthesized.


Synthesizing Unit <pg_log_sdiv_17_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 2-bit register for signal <z<16:15>>.
    Found 1-bit xor2 for signal <$n0000> created at line 4055.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pg_log_sdiv_17_1> synthesized.


Synthesizing Unit <pg_log_div_17_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 2-bit register for signal <z<16:15>>.
    Found 1-bit xor2 for signal <$n0000> created at line 3992.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pg_log_div_17_1> synthesized.


Synthesizing Unit <pg_pdelay_10>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 10-bit shift register for signal <x10>.
    Summary:
	inferred  17 Shift register(s).
Unit <pg_pdelay_10> synthesized.


Synthesizing Unit <pg_log_mul_17_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 2-bit register for signal <z<16:15>>.
    Found 1-bit xor2 for signal <$n0000> created at line 3882.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pg_log_mul_17_1> synthesized.


Synthesizing Unit <pg_log_shift_m1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <x<16>> is never used.
WARNING:Xst:647 - Input <x<0>> is never used.
Unit <pg_log_shift_m1> synthesized.


Synthesizing Unit <pg_log_unsigned_add_itp_17_8_6_3>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:646 - Signal <itp_subz<1:0>> is assigned but never used.
WARNING:Xst:646 - Signal <itp_c1dx<7:0>> is assigned but never used.
    Found 17-bit register for signal <z>.
    Found 1-bit register for signal <d_isz2>.
    Found 1-bit register for signal <d_isz4>.
    Found 1-bit register for signal <df2>.
    Found 1-bit register for signal <df4>.
    Found 10-bit register for signal <itp_c0d0>.
    Found 10-bit register for signal <itp_c0d2>.
    Found 10-bit register for signal <itp_c1dx2>.
    Found 1-bit register for signal <sign4>.
    Found 1-bit register for signal <sign6>.
    Found 16-bit register for signal <x5>.
    Found 16-bit register for signal <x7>.
    Found 33 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <pg_log_unsigned_add_itp_17_8_6_3> synthesized.


Synthesizing Unit <pg_pdelay_3>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 3-bit shift register for signal <x3>.
    Summary:
	inferred  17 Shift register(s).
Unit <pg_pdelay_3> synthesized.


Synthesizing Unit <pg_log_shift_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <x<16>> is never used.
WARNING:Xst:647 - Input <x<14>> is never used.
Unit <pg_log_shift_1> synthesized.


Synthesizing Unit <pg_pdelay_8>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
    Found 8-bit shift register for signal <x8>.
    Summary:
	inferred  17 Shift register(s).
Unit <pg_pdelay_8> synthesized.


Synthesizing Unit <pg_conv_ftol_32_17_8_2>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
WARNING:Xst:1780 - Signal <sign0r> is never used or assigned.
WARNING:Xst:1780 - Signal <sign> is never used or assigned.
    Found 2-bit register for signal <logdata<16:15>>.
    Found 5-bit register for signal <logdata<12:8>>.
    Found 5-bit register for signal <c2>.
    Found 30-bit register for signal <d4>.
    Found 1-bit register for signal <nz1>.
    Found 1-bit register for signal <sign2>.
    Found 31 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
Unit <pg_conv_ftol_32_17_8_2> synthesized.


Synthesizing Unit <pg_fix_sub_32_1>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_module.vhd.
Unit <pg_fix_sub_32_1> synthesized.


Synthesizing Unit <pipe>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_pipe.vhd.
WARNING:Xst:647 - Input <p_adrovp> is never used.
WARNING:Xst:647 - Input <rst> is never used.
WARNING:Xst:647 - Input <p_adrivp> is never used.
    Found 32-bit register for signal <p_datao>.
    Found 18-bit shift register for signal <p_runret>.
    Found 17-bit register for signal <ieps2>.
    Found 32-bit register for signal <xi>.
    Found 32-bit register for signal <yi>.
    Found 32-bit register for signal <zi>.
    Found 130 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 145 D-type flip-flop(s).
	inferred 130 Multiplexer(s).
	inferred   1 Shift register(s).
Unit <pipe> synthesized.


Synthesizing Unit <jmem>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../jmem.vhd.
WARNING:Xst:647 - Input <rst> is never used.
WARNING:Xst:647 - Input <radr<16>> is never used.
WARNING:Xst:647 - Input <radr<1:0>> is never used.
WARNING:Xst:647 - Input <wadr<16>> is never used.
Unit <jmem> synthesized.


Synthesizing Unit <setn>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../setn.vhd.
    Found 32-bit register for signal <nreg>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <setn> synthesized.


Synthesizing Unit <pipe_sts>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pipe_sts.vhd.
WARNING:Xst:1780 - Signal <cntr> is never used or assigned.
WARNING:Xst:1780 - Signal <sts> is never used or assigned.
WARNING:Xst:1780 - Signal <sts_reg> is never used or assigned.
    Register <status<6>> equivalent to <status<7>> has been removed
    Register <status<5>> equivalent to <status<7>> has been removed
    Register <status<4>> equivalent to <status<7>> has been removed
    Register <status<3>> equivalent to <status<7>> has been removed
    Register <status<2>> equivalent to <status<7>> has been removed
    Register <status<1>> equivalent to <status<7>> has been removed
    Register <status<0>> equivalent to <status<7>> has been removed
    Found 1-bit register for signal <status<7>>.
    Found 1-bit register for signal <rund>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipe_sts> synthesized.


Synthesizing Unit <calc>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../calc.vhd.
WARNING:Xst:647 - Input <n<31:18>> is never used.
WARNING:Xst:1780 - Signal <comp_rtn> is never used or assigned.
WARNING:Xst:1780 - Signal <adr_cnt> is never used or assigned.
WARNING:Xst:1780 - Signal <comp_adr> is never used or assigned.
    Found 1-bit register for signal <run>.
    Found 18-bit down counter for signal <mema_dc>.
    Found 1-bit register for signal <start_r>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <calc> synthesized.


Synthesizing Unit <pg_pipe>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../pg_pipe.vhd.
WARNING:Xst:646 - Signal <u_adro> is assigned but never used.
Unit <pg_pipe> synthesized.


Synthesizing Unit <adr_dec>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../adr_dec.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <adr<31:19>> is never used.
WARNING:Xst:647 - Input <adr<15:0>> is never used.
Unit <adr_dec> synthesized.


Synthesizing Unit <ddr_top>.
    Related source file is D:/work/pci_fpga/pgfpga/project/../ddr_top.vhd.
WARNING:Xst:646 - Signal <rLED> is assigned but never used.
WARNING:Xst:646 - Signal <jmem_adr<31:17>> is assigned but never used.
WARNING:Xst:646 - Signal <is_fo> is assigned but never used.
    Found 32-bit tristate buffer for signal <ODBUS>.
    Found 3-bit adder for signal <$n0035> created at line 448.
    Found 32-bit register for signal <adr>.
    Found 32-bit register for signal <idata>.
    Found 32-bit register for signal <Mtridata_ODBUS> created at line 462.
    Found 1-bit register for signal <Mtrien_ODBUS> created at line 462.
    Found 32-bit register for signal <odata_ipw>.
    Found 32-bit 4-to-1 multiplexer for signal <odata_jmem>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <we>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 130 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  64 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <ddr_top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Found registered multiplier on the signal <s> with 1 register level(s).
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                      : 3
 9x6-bit registered multiplier     : 3
# Adders/Subtractors               : 42
 32-bit subtractor                 : 3
 31-bit adder                      : 3
 5-bit adder                       : 3
 17-bit subtractor                 : 3
 11-bit subtractor                 : 3
 16-bit adder                      : 3
 15-bit adder                      : 4
 15-bit subtractor                 : 1
 16-bit subtractor                 : 6
 64-bit subtractor                 : 6
 63-bit adder                      : 3
 64-bit adder                      : 3
 3-bit adder                       : 1
# Counters                         : 1
 18-bit down counter               : 1
# Registers                        : 347
 1-bit register                    : 295
 32-bit register                   : 12
 17-bit register                   : 1
 5-bit register                    : 3
 30-bit register                   : 3
 10-bit register                   : 9
 8-bit register                    : 6
 15-bit register                   : 5
 16-bit register                   : 9
 64-bit register                   : 3
 3-bit register                    : 1
# Shift Registers                  : 86
 18-bit shift register             : 1
 8-bit shift register              : 51
 3-bit shift register              : 17
 10-bit shift register             : 17
# Multiplexers                     : 301
 32-bit 4-to-1 multiplexer         : 1
 32-bit 2-to-1 multiplexer         : 4
 17-bit 2-to-1 multiplexer         : 2
 31-bit 2-to-1 multiplexer         : 3
 16-bit 2-to-1 multiplexer         : 9
 1-bit 2-to-1 multiplexer          : 3
 10-bit 16-to-1 multiplexer        : 6
 10-bit 2-to-1 multiplexer         : 12
 8-bit 2-to-1 multiplexer          : 234
 9-bit 2-to-1 multiplexer          : 9
 72-bit 2-to-1 multiplexer         : 3
 40-bit 2-to-1 multiplexer         : 3
 24-bit 2-to-1 multiplexer         : 3
 12-bit 2-to-1 multiplexer         : 3
 64-bit 2-to-1 multiplexer         : 6
# Logic shifters                   : 3
 10-bit shifter logical left       : 3
# Tristates                        : 1
 32-bit tristate buffer            : 1
# Xors                             : 8
 1-bit xor2                        : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <itp_c1dx2_9> (without init value) is constant in block <pg_log_unsigned_add_itp_17_8_6_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <itp_c1dx2_7> (without init value) is constant in block <pg_log_unsigned_add_itp_17_8_6_3>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <itp_c1dx2_8> (without init value) is constant in block <pg_log_unsigned_add_itp_17_8_6_3>.
WARNING:Xst:1291 - FF/Latch <z_14> is unconnected in block <u1>.
WARNING:Xst:1291 - FF/Latch <z_14> is unconnected in block <u1>.
WARNING:Xst:1291 - FF/Latch <z_14> is unconnected in block <u1>.

Optimizing unit <ddr_top> ...

Optimizing unit <adr_dec> ...

Optimizing unit <penc_31_5> ...

Optimizing unit <calc> ...

Optimizing unit <setn> ...

Optimizing unit <pg_adder_RCA_SUB_32_1> ...

Optimizing unit <fix_accum_reg_last_1> ...

Optimizing unit <dpram> ...

Optimizing unit <jmem> ...

Optimizing unit <pg_log_sdiv_17_1> ...

Optimizing unit <lcell_rom_8408_10_8_1> ...

Optimizing unit <lcell_rom_a106_6_10_0> ...

Optimizing unit <lcell_rom_a906_6_9_0> ...

Optimizing unit <lcell_rom_8f28_8_8_0> ...

Optimizing unit <pg_conv_ftol_32_17_8_2> ...

Optimizing unit <pg_log_unsigned_add_itp_17_8_6_3> ...

Optimizing unit <pg_conv_ltof_17_8_57_1> ...

Optimizing unit <pipe> ...
Loading device for application Xst from file '2vp70.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <unit1_upipe0_u13_sign4> (without init value) is constant in block <ddr_top>.
WARNING:Xst:1710 - FF/Latch  <unit1_upipe0_u13_x5_0> (without init value) is constant in block <ddr_top>.
WARNING:Xst:1710 - FF/Latch  <unit1_upipe0_u13_x5_14> (without init value) is constant in block <ddr_top>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <unit1_upipe0_u13_sign6> (without init value) is constant in block <ddr_top>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <unit1_upipe0_u13_x7_0> (without init value) is constant in block <ddr_top>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <unit1_upipe0_u13_x7_14> (without init value) is constant in block <ddr_top>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <unit1_upipe0_u13_z_16> (without init value) is constant in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_31> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_19> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_20> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_21> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_22> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_23> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_24> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_25> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_26> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_27> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_28> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_29> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <adr_30> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <unit1_upipe0_u25_u1_z_14> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <unit1_upipe0_u24_u1_z_14> is unconnected in block <ddr_top>.
WARNING:Xst:1291 - FF/Latch <unit1_upipe0_u23_u1_z_14> is unconnected in block <ddr_top>.
Building and optimizing final netlist ...
Register unit1_upipe0_u30_u0_run1 equivalent to unit1_upipe0_u31_u0_run1 has been removed
Register unit1_upipe0_u29_u0_run1 equivalent to unit1_upipe0_u31_u0_run1 has been removed
Found area constraint ratio of 100 (+ 5) on block ddr_top, actual ratio is 9.
FlipFlop unit1_upipe0_u3_c2_0 has been replicated 4 time(s)
FlipFlop unit1_upipe0_u5_c2_0 has been replicated 4 time(s)
FlipFlop unit1_upipe0_u4_c2_0 has been replicated 4 time(s)
FlipFlop unit1_upipe0_u3_c2_2 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u5_c2_2 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u4_c2_2 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u3_c2_1 has been replicated 2 time(s)
FlipFlop unit1_upipe0_u5_c2_1 has been replicated 2 time(s)
FlipFlop unit1_upipe0_u4_c2_1 has been replicated 2 time(s)
FlipFlop unit1_upipe0_u5_u4_adr6_9 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u25_u1_z_15 has been replicated 3 time(s)
FlipFlop unit1_upipe0_u24_u1_z_15 has been replicated 3 time(s)
FlipFlop unit1_upipe0_u23_u1_z_15 has been replicated 3 time(s)
FlipFlop unit1_upipe0_u25_u1_z_15 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u24_u1_z_15 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u23_u1_z_15 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u4_c2_0 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u3_c2_0 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u5_c2_0 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u2_u0_z_31 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u1_u0_z_31 has been replicated 1 time(s)
FlipFlop unit1_upipe0_u0_u0_z_31 has been replicated 1 time(s)
WARNING:Xst:616 - Invalid property "CLKFX_DEVIDE 1": Did not attach to dcm0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ddr_top.ngr
Top Level Output File Name         : ddr_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 101

Macro Statistics :
# Registers                        : 349
#      1-bit register              : 298
#      10-bit register             : 9
#      15-bit register             : 5
#      16-bit register             : 9
#      17-bit register             : 1
#      30-bit register             : 3
#      32-bit register             : 12
#      5-bit register              : 3
#      64-bit register             : 3
#      8-bit register              : 6
# Counters                         : 1
#      18-bit down counter         : 1
# Shift Registers                  : 86
#      10-bit shift register       : 17
#      18-bit shift register       : 1
#      3-bit shift register        : 17
#      8-bit shift register        : 51
# Multiplexers                     : 301
#      10-bit 16-to-1 multiplexer  : 6
#      2-to-1 multiplexer          : 294
#      32-bit 4-to-1 multiplexer   : 1
# Tristates                        : 1
#      32-bit tristate buffer      : 1
# Logic shifters                   : 3
#      10-bit shifter logical left : 3
# Adders/Subtractors               : 41
#      11-bit subtractor           : 3
#      15-bit adder                : 4
#      15-bit subtractor           : 1
#      16-bit adder                : 3
#      16-bit subtractor           : 6
#      17-bit subtractor           : 3
#      31-bit adder                : 3
#      32-bit subtractor           : 3
#      5-bit adder                 : 3
#      63-bit adder                : 3
#      64-bit adder                : 3
#      64-bit subtractor           : 6
# Multipliers                      : 3
#      9x6-bit registered multiplier: 3

Cell Usage :
# BELS                             : 7890
#      GND                         : 1
#      LUT1                        : 173
#      LUT1_L                      : 246
#      LUT2                        : 597
#      LUT2_D                      : 60
#      LUT2_L                      : 130
#      LUT3                        : 643
#      LUT3_D                      : 207
#      LUT3_L                      : 401
#      LUT4                        : 2377
#      LUT4_D                      : 87
#      LUT4_L                      : 275
#      MUXCY                       : 1059
#      MUXF5                       : 391
#      MUXF6                       : 111
#      MUXF7                       : 60
#      VCC                         : 1
#      XORCY                       : 1071
# FlipFlops/Latches                : 1464
#      FD                          : 690
#      FDCE                        : 1
#      FDE                         : 558
#      FDR                         : 91
#      FDRS                        : 51
#      FDS                         : 73
# RAMS                             : 128
#      RAMB16_S1_S1                : 128
# Shifters                         : 87
#      SRL16E                      : 86
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 101
#      IBUF                        : 44
#      IBUFG                       : 1
#      OBUF                        : 24
#      OBUFT                       : 32
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 3
#      MULT18X18S                  : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp70ff1517-5 

 Number of Slices:                    2812  out of  33088     8%  
 Number of Slice Flip Flops:          1464  out of  66176     2%  
 Number of 4 input LUTs:              5283  out of  66176     7%  
 Number of bonded IOBs:                101  out of    964    10%  
 Number of BRAMs:                      128  out of    328    39%  
 Number of MULT18X18s:                   3  out of    328     0%  
 Number of GCLKs:                        2  out of     16    12%  
 Number of DCMs:                         1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CK133                              | dcm0:CLKFX             | 1530  |
CK133                              | dcm0:CLK0              | 280   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 45.375ns (Maximum Frequency: 22.038MHz)
   Minimum input arrival time before clock: 4.199ns
   Maximum output required time after clock: 4.527ns
   Maximum combinational path delay: 4.567ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'CK133'
Delay:               11.344ns (Levels of Logic = 21)
  Source:            unit1_upipe0_u4_u4_adr6_9 (FF)
  Destination:       unit1_upipe0_u13_itp_mult_Mmult_s1_inst_mult_0 (MULT)
  Source Clock:      CK133 rising 4.0X
  Destination Clock: CK133 rising 4.0X

  Data Path: unit1_upipe0_u4_u4_adr6_9 to unit1_upipe0_u13_itp_mult_Mmult_s1_inst_mult_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.419   0.910  unit1_upipe0_u4_u4_adr6_9 (unit1_upipe0_u4_u4_adr6_9)
     LUT3_D:I0->O          2   0.351   0.624  unit1_upipe0_u4_u4_Mmux_lut_a_0_Result<1>1 (unit1_upipe0_dy<1>)
     LUT4_L:I3->LO         1   0.351   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_lut2_701 (unit1_upipe0_u13_u1_Msub_sum_inst_lut2_70)
     MUXCY:S->O            1   0.422   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_88 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_88)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_89 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_89)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_90 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_90)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_91 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_91)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_92 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_92)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_93 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_93)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_94 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_94)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_95 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_95)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_96 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_96)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_97 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_97)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_98 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_98)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_99 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_99)
     MUXCY:CI->O           1   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_100 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_100)
     MUXCY:CI->O           0   0.044   0.000  unit1_upipe0_u13_u1_Msub_sum_inst_cy_101 (unit1_upipe0_u13_u1_Msub_sum_inst_cy_101)
     XORCY:CI->O          38   0.973   1.056  unit1_upipe0_u13_u1_Msub_sum_inst_sum_102 (unit1_upipe0_u13_xy<16>)
     LUT3_D:I0->O         17   0.351   0.923  unit1_upipe0_u13_Mmux_d0_Result<8>1 (unit1_upipe0_u13_d0<8>)
     LUT4:I2->O            1   0.351   0.468  unit1_upipe0_u13_itp_c1_rom_LC_000_00_xlcell (unit1_upipe0_u13_itp_c1_rom_lc_4_0<0>)
     LUT3_L:I2->LO         1   0.351   0.100  unit1_upipe0_u13_itp_c1_rom_Mmux_lut_6_0_Result<0>_SW0 (N92106)
     LUT4:I3->O            1   0.351   0.468  unit1_upipe0_u13_itp_c1_rom_Mmux_lut_6_0_Result<0> (unit1_upipe0_u13_itp_c1<0>)
     MULT18X18S:A0             2.303          unit1_upipe0_u13_itp_mult_Mmult_s1_inst_mult_0
    ----------------------------------------
    Total                     11.344ns (6.795ns logic, 4.549ns route)
                                       (59.9% logic, 40.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'CK133'
Offset:              4.199ns (Levels of Logic = 3)
  Source:            CBUS<0> (PAD)
  Destination:       adr_0 (FF)
  Destination Clock: CK133 rising

  Data Path: CBUS<0> to adr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.969   0.650  CBUS_0_IBUF (CBUS_0_IBUF)
     LUT2:I0->O            1   0.351   0.468  _n0028_SW0 (N89024)
     LUT4:I3->O           19   0.351   0.949  _n0028 (_n0028)
     FDE:CE                    0.461          adr_0
    ----------------------------------------
    Total                      4.199ns (2.132ns logic, 2.067ns route)
                                       (50.8% logic, 49.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK133'
Offset:              4.527ns (Levels of Logic = 1)
  Source:            Mtrien_ODBUS (FF)
  Destination:       ODBUS<31> (PAD)
  Source Clock:      CK133 rising

  Data Path: Mtrien_ODBUS to ODBUS<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             32   0.419   1.043  Mtrien_ODBUS (Mtrien_ODBUS)
     OBUFT:T->O                3.065          ODBUS_1_OBUFT (ODBUS<1>)
    ----------------------------------------
    Total                      4.527ns (3.484ns logic, 1.043ns route)
                                       (77.0% logic, 23.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               4.567ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       SD_TP<9> (PAD)

  Data Path: RST to SD_TP<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.969   0.468  RST_IBUF (SD_TP_9_OBUF)
     OBUF:I->O                 3.130          SD_TP_9_OBUF (SD_TP<9>)
    ----------------------------------------
    Total                      4.567ns (4.099ns logic, 0.468ns route)
                                       (89.8% logic, 10.2% route)

=========================================================================
CPU : 169.58 / 170.83 s | Elapsed : 169.00 / 170.00 s
 
--> 

Total memory usage is 298220 kilobytes


