{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492345288901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492345288901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 21:21:28 2017 " "Processing started: Sun Apr 16 21:21:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492345288901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492345288901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msxbus_simple -c msxbus_simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off msxbus_simple -c msxbus_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492345288902 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492345289962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_pkg " "Found design unit 1: sram_pkg" {  } { { "sram_controller.vhd" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/sram_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492345290987 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sram_controller-beh_component " "Found design unit 2: sram_controller-beh_component" {  } { { "sram_controller.vhd" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/sram_controller.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492345290987 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram_controller.vhd" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/sram_controller.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492345290987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492345290987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(99) " "Verilog HDL warning at msxbus_simple.v(99): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492345290996 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(106) " "Verilog HDL warning at msxbus_simple.v(106): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492345290996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODE mode msxbus_simple.v(17) " "Verilog HDL Declaration information at msxbus_simple.v(17): object \"MODE\" differs only in case from object \"mode\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492345290996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MCLK mclk msxbus_simple.v(40) " "Verilog HDL Declaration information at msxbus_simple.v(40): object \"MCLK\" differs only in case from object \"mclk\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492345290996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset msxbus_simple.v(34) " "Verilog HDL Declaration information at msxbus_simple.v(34): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492345290997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLTSL sltsl msxbus_simple.v(36) " "Verilog HDL Declaration information at msxbus_simple.v(36): object \"SLTSL\" differs only in case from object \"sltsl\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492345290997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(167) " "Verilog HDL warning at msxbus_simple.v(167): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492345290997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(168) " "Verilog HDL warning at msxbus_simple.v(168): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492345290997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(203) " "Verilog HDL warning at msxbus_simple.v(203): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492345290997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(219) " "Verilog HDL warning at msxbus_simple.v(219): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 219 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492345290998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxbus_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file msxbus_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 msxbus_simple " "Found entity 1: msxbus_simple" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492345290999 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSXBUS " "Found entity 2: MSXBUS" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492345290999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492345290999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "msxbus_simple " "Elaborating entity \"msxbus_simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492345291089 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cycle msxbus_simple.v(49) " "Verilog HDL or VHDL warning at msxbus_simple.v(49): object \"cycle\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492345291091 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RFSH msxbus_simple.v(40) " "Output port \"RFSH\" at msxbus_simple.v(40) has no driver" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492345291096 "|msxbus_simple"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSXBUS MSXBUS:inst " "Elaborating entity \"MSXBUS\" for hierarchy \"MSXBUS:inst\"" {  } { { "msxbus_simple.v" "inst" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492345291130 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1492345291730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SWOUT GND " "Pin \"SWOUT\" is stuck at GND" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492345291887 "|msxbus_simple|SWOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFSH GND " "Pin \"RFSH\" is stuck at GND" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492345291887 "|msxbus_simple|RFSH"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492345291887 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1492345291924 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT " "No output dependent on input pin \"INT\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492345291946 "|msxbus_simple|INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUSDIR " "No output dependent on input pin \"BUSDIR\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492345291946 "|msxbus_simple|BUSDIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WAIT " "No output dependent on input pin \"WAIT\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/msxbus_simple.v" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492345291946 "|msxbus_simple|WAIT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1492345291946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492345291947 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492345291947 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1492345291947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492345291947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492345291947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/output_files/msxbus_simple.map.smsg " "Generated suppressed messages file C:/msys64/home/anson/msx-cart2/msxbuspcb_simple/altera/output_files/msxbus_simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492345292074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492345292110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 21:21:32 2017 " "Processing ended: Sun Apr 16 21:21:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492345292110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492345292110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492345292110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492345292110 ""}
