Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jul 30 14:30:45 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file ./report/face_detect_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (218)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (218)
---------------------------------
 There are 218 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.803     -127.999                    509                47206        0.217        0.000                      0                47206        0.725        0.000                       0                 17801  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.803     -127.999                    509                47206        0.217        0.000                      0                47206        0.725        0.000                       0                 17801  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          509  Failing Endpoints,  Worst Slack       -0.803ns,  Total Violation     -127.999ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 4.198ns (72.032%)  route 1.630ns (27.968%))
  Logic Levels:           18  (CARRY4=17 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17800, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/Q
                         net (fo=2, unplaced)         0.994     2.485    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/lopt_3
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.156 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.009     3.165    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.282 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     3.282    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.399 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     3.399    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.516 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     3.516    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[12].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.633 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[13].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     3.633    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[16].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.750 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[17].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     3.750    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[20].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.867 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[21].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[24].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.984 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[25].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     3.984    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[2].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.101 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     4.101    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[6].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.218 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[7].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     4.218    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[10].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.335 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[11].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     4.335    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[14].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.452 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[15].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     4.452    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[18].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.569 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[19].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     4.569    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[22].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.900 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[23].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, unplaced)         0.618     5.518    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/TWO.DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_0[0]
                         LUT3 (Prop_lut3_I1_O)        0.307     5.825 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/TWO.DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, unplaced)         0.000     5.825    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/TWO.DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_3
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.338 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/TWO.DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     6.347    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/CO[0]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.464 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.464    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.801 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.801    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/EXP[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=17800, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.109     5.998    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                 -0.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/icmp_ln200_reg_1284_pp0_iter3_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/icmp_ln200_reg_1284_pp0_iter8_reg_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.148ns (48.962%)  route 0.154ns (51.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17800, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/icmp_ln200_reg_1284_pp0_iter3_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/icmp_ln200_reg_1284_pp0_iter3_reg_reg[0]__0/Q
                         net (fo=6, unplaced)         0.154     0.712    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/icmp_ln200_reg_1284_pp0_iter3_reg_reg[0]__0_0
                         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/icmp_ln200_reg_1284_pp0_iter8_reg_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17800, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/icmp_ln200_reg_1284_pp0_iter8_reg_reg[0]_srl5/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/grp_cascadeClassifier_Pipeline_Filters_fu_287/icmp_ln200_reg_1284_pp0_iter8_reg_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         5.000       0.725                bd_0_i/hls_inst/inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dmul_64ns_64ns_64_14_full_dsp_1_U50/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[28]_srl27___ap_CS_fsm_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[28]_srl27___ap_CS_fsm_reg_r_25/CLK



