INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question5/Question5.srcs/sources_1/new/DECODER_2to4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER_2to4
INFO: [VRFC 10-311] analyzing module MUX4to1_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question5/Question5.srcs/sources_1/new/MUX4to1_decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4to1_decoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question5/Question5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
