
BOOTLOADER_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cdc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08003eac  08003eac  00004eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040c4  080040c4  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080040c4  080040c4  000050c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040cc  080040cc  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040cc  080040cc  000050cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040d0  080040d0  000050d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080040d4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  20000068  0800413c  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  0800413c  00006260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a197  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019c7  00000000  00000000  0001022f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  00011bf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005c7  00000000  00000000  00012398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025e19  00000000  00000000  0001295f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a827  00000000  00000000  00038778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8249  00000000  00000000  00042f9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012b1e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002560  00000000  00000000  0012b22c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  0012d78c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003e94 	.word	0x08003e94

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08003e94 	.word	0x08003e94

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <Bootloader_JumpToApp>:

#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"

void Bootloader_JumpToApp(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 80005e2:	4b23      	ldr	r3, [pc, #140]	@ (8000670 <Bootloader_JumpToApp+0x94>)
 80005e4:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 80005e6:	693b      	ldr	r3, [r7, #16]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 80005ec:	693b      	ldr	r3, [r7, #16]
 80005ee:	3304      	adds	r3, #4
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	60bb      	str	r3, [r7, #8]

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d033      	beq.n	8000666 <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 2. DISABLE MPU & CACHE
    HAL_MPU_Disable();
 80005fe:	f000 fd6f 	bl	80010e0 <HAL_MPU_Disable>


    // 3. DISABLE SYSTICK (Crucial!)
    SysTick->CTRL = 0;
 8000602:	4b1c      	ldr	r3, [pc, #112]	@ (8000674 <Bootloader_JumpToApp+0x98>)
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000608:	4b1a      	ldr	r3, [pc, #104]	@ (8000674 <Bootloader_JumpToApp+0x98>)
 800060a:	2200      	movs	r2, #0
 800060c:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 800060e:	4b19      	ldr	r3, [pc, #100]	@ (8000674 <Bootloader_JumpToApp+0x98>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
    // 5. DE-INIT
    HAL_DeInit();
 8000614:	f000 fbd6 	bl	8000dc4 <HAL_DeInit>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000618:	b672      	cpsid	i
}
 800061a:	bf00      	nop

    // 6. DISABLE INTERRUPTS
    __disable_irq();

    // 7. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]
 8000620:	e010      	b.n	8000644 <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000622:	4a15      	ldr	r2, [pc, #84]	@ (8000678 <Bootloader_JumpToApp+0x9c>)
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	3320      	adds	r3, #32
 8000628:	f04f 31ff 	mov.w	r1, #4294967295
 800062c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000630:	4a11      	ldr	r2, [pc, #68]	@ (8000678 <Bootloader_JumpToApp+0x9c>)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3360      	adds	r3, #96	@ 0x60
 8000636:	f04f 31ff 	mov.w	r1, #4294967295
 800063a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	3301      	adds	r3, #1
 8000642:	617b      	str	r3, [r7, #20]
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	2b07      	cmp	r3, #7
 8000648:	ddeb      	ble.n	8000622 <Bootloader_JumpToApp+0x46>
    }

    // 8. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 800064a:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <Bootloader_JumpToApp+0xa0>)
 800064c:	693b      	ldr	r3, [r7, #16]
 800064e:	6093      	str	r3, [r2, #8]
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	f383 8808 	msr	MSP, r3
}
 800065a:	bf00      	nop

    // 9. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	607b      	str	r3, [r7, #4]
    pJump();
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4798      	blx	r3
 8000664:	e000      	b.n	8000668 <Bootloader_JumpToApp+0x8c>
        return;
 8000666:	bf00      	nop
}
 8000668:	3718      	adds	r7, #24
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	08010000 	.word	0x08010000
 8000674:	e000e010 	.word	0xe000e010
 8000678:	e000e100 	.word	0xe000e100
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000684:	f000 f9c6 	bl	8000a14 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000688:	f000 fb8f 	bl	8000daa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800068c:	f000 f81a 	bl	80006c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000690:	f000 f8a4 	bl	80007dc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000694:	f000 f872 	bl	800077c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting Bootloader Version-(%d,%d)\r\n",MAJOR,MINOR);
 8000698:	2202      	movs	r2, #2
 800069a:	2101      	movs	r1, #1
 800069c:	4807      	ldr	r0, [pc, #28]	@ (80006bc <main+0x3c>)
 800069e:	f002 fd2f 	bl	8003100 <iprintf>

  Bootloader_JumpToApp();
 80006a2:	f7ff ff9b 	bl	80005dc <Bootloader_JumpToApp>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 80006a6:	2102      	movs	r1, #2
 80006a8:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <main+0x40>)
 80006aa:	f000 ff56 	bl	800155a <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80006ae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006b2:	f000 fc0b 	bl	8000ecc <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 80006b6:	bf00      	nop
 80006b8:	e7f5      	b.n	80006a6 <main+0x26>
 80006ba:	bf00      	nop
 80006bc:	08003eac 	.word	0x08003eac
 80006c0:	40022000 	.word	0x40022000

080006c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b094      	sub	sp, #80	@ 0x50
 80006c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ca:	f107 0320 	add.w	r3, r7, #32
 80006ce:	2230      	movs	r2, #48	@ 0x30
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f002 fe5c 	bl	8003390 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d8:	f107 030c 	add.w	r3, r7, #12
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
 80006e2:	609a      	str	r2, [r3, #8]
 80006e4:	60da      	str	r2, [r3, #12]
 80006e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e8:	4b22      	ldr	r3, [pc, #136]	@ (8000774 <SystemClock_Config+0xb0>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ec:	4a21      	ldr	r2, [pc, #132]	@ (8000774 <SystemClock_Config+0xb0>)
 80006ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000774 <SystemClock_Config+0xb0>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000700:	4b1d      	ldr	r3, [pc, #116]	@ (8000778 <SystemClock_Config+0xb4>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000708:	4a1b      	ldr	r2, [pc, #108]	@ (8000778 <SystemClock_Config+0xb4>)
 800070a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	4b19      	ldr	r3, [pc, #100]	@ (8000778 <SystemClock_Config+0xb4>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800071c:	2302      	movs	r3, #2
 800071e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000720:	2301      	movs	r3, #1
 8000722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000724:	2310      	movs	r3, #16
 8000726:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000728:	2300      	movs	r3, #0
 800072a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072c:	f107 0320 	add.w	r3, r7, #32
 8000730:	4618      	mov	r0, r3
 8000732:	f000 ff2d 	bl	8001590 <HAL_RCC_OscConfig>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800073c:	f000 f996 	bl	8000a6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000740:	230f      	movs	r3, #15
 8000742:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000744:	2300      	movs	r3, #0
 8000746:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f001 f9bc 	bl	8001ad8 <HAL_RCC_ClockConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000766:	f000 f981 	bl	8000a6c <Error_Handler>
  }
}
 800076a:	bf00      	nop
 800076c:	3750      	adds	r7, #80	@ 0x50
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	40023800 	.word	0x40023800
 8000778:	40007000 	.word	0x40007000

0800077c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000780:	4b14      	ldr	r3, [pc, #80]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 8000782:	4a15      	ldr	r2, [pc, #84]	@ (80007d8 <MX_USART1_UART_Init+0x5c>)
 8000784:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000786:	4b13      	ldr	r3, [pc, #76]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 8000788:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800078c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800078e:	4b11      	ldr	r3, [pc, #68]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000794:	4b0f      	ldr	r3, [pc, #60]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 8000796:	2200      	movs	r2, #0
 8000798:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800079a:	4b0e      	ldr	r3, [pc, #56]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 800079c:	2200      	movs	r2, #0
 800079e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007a0:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 80007a2:	220c      	movs	r2, #12
 80007a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007a6:	4b0b      	ldr	r3, [pc, #44]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007ac:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007b2:	4b08      	ldr	r3, [pc, #32]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007be:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_USART1_UART_Init+0x58>)
 80007c0:	f001 ff60 	bl	8002684 <HAL_UART_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80007ca:	f000 f94f 	bl	8000a6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000084 	.word	0x20000084
 80007d8:	40011000 	.word	0x40011000

080007dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b088      	sub	sp, #32
 80007e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e2:	f107 030c 	add.w	r3, r7, #12
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
 80007f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000868 <MX_GPIO_Init+0x8c>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	4a1c      	ldr	r2, [pc, #112]	@ (8000868 <MX_GPIO_Init+0x8c>)
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000868 <MX_GPIO_Init+0x8c>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	60bb      	str	r3, [r7, #8]
 8000808:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800080a:	4b17      	ldr	r3, [pc, #92]	@ (8000868 <MX_GPIO_Init+0x8c>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a16      	ldr	r2, [pc, #88]	@ (8000868 <MX_GPIO_Init+0x8c>)
 8000810:	f043 0302 	orr.w	r3, r3, #2
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b14      	ldr	r3, [pc, #80]	@ (8000868 <MX_GPIO_Init+0x8c>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000822:	4b11      	ldr	r3, [pc, #68]	@ (8000868 <MX_GPIO_Init+0x8c>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a10      	ldr	r2, [pc, #64]	@ (8000868 <MX_GPIO_Init+0x8c>)
 8000828:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b0e      	ldr	r3, [pc, #56]	@ (8000868 <MX_GPIO_Init+0x8c>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000836:	603b      	str	r3, [r7, #0]
 8000838:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2102      	movs	r1, #2
 800083e:	480b      	ldr	r0, [pc, #44]	@ (800086c <MX_GPIO_Init+0x90>)
 8000840:	f000 fe72 	bl	8001528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000844:	2302      	movs	r3, #2
 8000846:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000848:	2301      	movs	r3, #1
 800084a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000850:	2300      	movs	r3, #0
 8000852:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000854:	f107 030c 	add.w	r3, r7, #12
 8000858:	4619      	mov	r1, r3
 800085a:	4804      	ldr	r0, [pc, #16]	@ (800086c <MX_GPIO_Init+0x90>)
 800085c:	f000 fcb8 	bl	80011d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000860:	bf00      	nop
 8000862:	3720      	adds	r7, #32
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40023800 	.word	0x40023800
 800086c:	40022000 	.word	0x40022000

08000870 <_write>:
 * @return Number of bytes written
 *
 * @author Omert2004
 */
int _write(int file, char *ptr, int len)
{
 8000870:	b480      	push	{r7}
 8000872:	b087      	sub	sp, #28
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++)
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]
 8000880:	e01f      	b.n	80008c2 <_write+0x52>
    {
        // Check for new line character to fix terminal formatting
        if (ptr[i] == '\n')
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	68ba      	ldr	r2, [r7, #8]
 8000886:	4413      	add	r3, r2
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	2b0a      	cmp	r3, #10
 800088c:	d109      	bne.n	80008a2 <_write+0x32>
        {
            while (!(USART1->ISR & USART_ISR_TXE));
 800088e:	bf00      	nop
 8000890:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <_write+0x68>)
 8000892:	69db      	ldr	r3, [r3, #28]
 8000894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000898:	2b00      	cmp	r3, #0
 800089a:	d0f9      	beq.n	8000890 <_write+0x20>
            USART1->TDR = '\r'; // Send Carriage Return
 800089c:	4b0e      	ldr	r3, [pc, #56]	@ (80008d8 <_write+0x68>)
 800089e:	220d      	movs	r2, #13
 80008a0:	629a      	str	r2, [r3, #40]	@ 0x28
        }
        // 1. Wait for the Transmit Data Register Empty (TXE) flag
        while (!(USART1->ISR & USART_ISR_TXE));
 80008a2:	bf00      	nop
 80008a4:	4b0c      	ldr	r3, [pc, #48]	@ (80008d8 <_write+0x68>)
 80008a6:	69db      	ldr	r3, [r3, #28]
 80008a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d0f9      	beq.n	80008a4 <_write+0x34>

        // 2. Write the character to the Transmit Data Register (TDR)
        USART1->TDR = (uint8_t)ptr[i];
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	68ba      	ldr	r2, [r7, #8]
 80008b4:	4413      	add	r3, r2
 80008b6:	781a      	ldrb	r2, [r3, #0]
 80008b8:	4b07      	ldr	r3, [pc, #28]	@ (80008d8 <_write+0x68>)
 80008ba:	629a      	str	r2, [r3, #40]	@ 0x28
    for (int i = 0; i < len; i++)
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	3301      	adds	r3, #1
 80008c0:	617b      	str	r3, [r7, #20]
 80008c2:	697a      	ldr	r2, [r7, #20]
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	429a      	cmp	r2, r3
 80008c8:	dbdb      	blt.n	8000882 <_write+0x12>
    }
    return len;
 80008ca:	687b      	ldr	r3, [r7, #4]
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	371c      	adds	r7, #28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	40011000 	.word	0x40011000

080008dc <print_hardfault_reason>:


void print_hardfault_reason(void) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
    volatile uint32_t cfsr  = SCB->CFSR;
 80008e2:	4b3c      	ldr	r3, [pc, #240]	@ (80009d4 <print_hardfault_reason+0xf8>)
 80008e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008e6:	60fb      	str	r3, [r7, #12]
    volatile uint32_t hfsr  = SCB->HFSR;
 80008e8:	4b3a      	ldr	r3, [pc, #232]	@ (80009d4 <print_hardfault_reason+0xf8>)
 80008ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ec:	60bb      	str	r3, [r7, #8]
    volatile uint32_t mmfar = SCB->MMFAR;
 80008ee:	4b39      	ldr	r3, [pc, #228]	@ (80009d4 <print_hardfault_reason+0xf8>)
 80008f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008f2:	607b      	str	r3, [r7, #4]
    volatile uint32_t bfar  = SCB->BFAR;
 80008f4:	4b37      	ldr	r3, [pc, #220]	@ (80009d4 <print_hardfault_reason+0xf8>)
 80008f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008f8:	603b      	str	r3, [r7, #0]

    printf("\r\n--- Hard Fault Detected ---\r\n");
 80008fa:	4837      	ldr	r0, [pc, #220]	@ (80009d8 <print_hardfault_reason+0xfc>)
 80008fc:	f002 fc68 	bl	80031d0 <puts>
    printf("CFSR:  0x%08lX\r\n", cfsr);
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	4619      	mov	r1, r3
 8000904:	4835      	ldr	r0, [pc, #212]	@ (80009dc <print_hardfault_reason+0x100>)
 8000906:	f002 fbfb 	bl	8003100 <iprintf>
    printf("HFSR:  0x%08lX\r\n", hfsr);
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	4619      	mov	r1, r3
 800090e:	4834      	ldr	r0, [pc, #208]	@ (80009e0 <print_hardfault_reason+0x104>)
 8000910:	f002 fbf6 	bl	8003100 <iprintf>
    printf("MMFAR: 0x%08lX\r\n", mmfar);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4619      	mov	r1, r3
 8000918:	4832      	ldr	r0, [pc, #200]	@ (80009e4 <print_hardfault_reason+0x108>)
 800091a:	f002 fbf1 	bl	8003100 <iprintf>
    printf("BFAR:  0x%08lX\r\n", bfar);
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	4619      	mov	r1, r3
 8000922:	4831      	ldr	r0, [pc, #196]	@ (80009e8 <print_hardfault_reason+0x10c>)
 8000924:	f002 fbec 	bl	8003100 <iprintf>

    if (cfsr & (1 << 24)) printf(" -> Unaligned Access UsageFault\r\n");
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800092e:	2b00      	cmp	r3, #0
 8000930:	d002      	beq.n	8000938 <print_hardfault_reason+0x5c>
 8000932:	482e      	ldr	r0, [pc, #184]	@ (80009ec <print_hardfault_reason+0x110>)
 8000934:	f002 fc4c 	bl	80031d0 <puts>
    if (cfsr & (1 << 25)) printf(" -> Divide by Zero UsageFault\r\n");
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800093e:	2b00      	cmp	r3, #0
 8000940:	d002      	beq.n	8000948 <print_hardfault_reason+0x6c>
 8000942:	482b      	ldr	r0, [pc, #172]	@ (80009f0 <print_hardfault_reason+0x114>)
 8000944:	f002 fc44 	bl	80031d0 <puts>
    if (cfsr & (1 << 18)) printf(" -> Integrity Check Error\r\n");
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800094e:	2b00      	cmp	r3, #0
 8000950:	d002      	beq.n	8000958 <print_hardfault_reason+0x7c>
 8000952:	4828      	ldr	r0, [pc, #160]	@ (80009f4 <print_hardfault_reason+0x118>)
 8000954:	f002 fc3c 	bl	80031d0 <puts>
    if (cfsr & (1 << 17)) printf(" -> Invalid PC Load\r\n");
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800095e:	2b00      	cmp	r3, #0
 8000960:	d002      	beq.n	8000968 <print_hardfault_reason+0x8c>
 8000962:	4825      	ldr	r0, [pc, #148]	@ (80009f8 <print_hardfault_reason+0x11c>)
 8000964:	f002 fc34 	bl	80031d0 <puts>
    if (cfsr & (1 << 16)) printf(" -> Invalid State\r\n");
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800096e:	2b00      	cmp	r3, #0
 8000970:	d002      	beq.n	8000978 <print_hardfault_reason+0x9c>
 8000972:	4822      	ldr	r0, [pc, #136]	@ (80009fc <print_hardfault_reason+0x120>)
 8000974:	f002 fc2c 	bl	80031d0 <puts>
    if (cfsr & (1 << 0))  printf(" -> Instruction Access Violation (MPU)\r\n");
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	f003 0301 	and.w	r3, r3, #1
 800097e:	2b00      	cmp	r3, #0
 8000980:	d002      	beq.n	8000988 <print_hardfault_reason+0xac>
 8000982:	481f      	ldr	r0, [pc, #124]	@ (8000a00 <print_hardfault_reason+0x124>)
 8000984:	f002 fc24 	bl	80031d0 <puts>
    if (cfsr & (1 << 1))  printf(" -> Data Access Violation (MPU)\r\n");
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	f003 0302 	and.w	r3, r3, #2
 800098e:	2b00      	cmp	r3, #0
 8000990:	d002      	beq.n	8000998 <print_hardfault_reason+0xbc>
 8000992:	481c      	ldr	r0, [pc, #112]	@ (8000a04 <print_hardfault_reason+0x128>)
 8000994:	f002 fc1c 	bl	80031d0 <puts>
    if (cfsr & (1 << 8))  printf(" -> Instruction Bus Error\r\n");
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d002      	beq.n	80009a8 <print_hardfault_reason+0xcc>
 80009a2:	4819      	ldr	r0, [pc, #100]	@ (8000a08 <print_hardfault_reason+0x12c>)
 80009a4:	f002 fc14 	bl	80031d0 <puts>
    if (cfsr & (1 << 9))  printf(" -> Precise Data Bus Error\r\n");
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d002      	beq.n	80009b8 <print_hardfault_reason+0xdc>
 80009b2:	4816      	ldr	r0, [pc, #88]	@ (8000a0c <print_hardfault_reason+0x130>)
 80009b4:	f002 fc0c 	bl	80031d0 <puts>
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d004      	beq.n	80009cc <print_hardfault_reason+0xf0>
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	4619      	mov	r1, r3
 80009c6:	4812      	ldr	r0, [pc, #72]	@ (8000a10 <print_hardfault_reason+0x134>)
 80009c8:	f002 fb9a 	bl	8003100 <iprintf>
}
 80009cc:	bf00      	nop
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	e000ed00 	.word	0xe000ed00
 80009d8:	08003ed4 	.word	0x08003ed4
 80009dc:	08003ef4 	.word	0x08003ef4
 80009e0:	08003f08 	.word	0x08003f08
 80009e4:	08003f1c 	.word	0x08003f1c
 80009e8:	08003f30 	.word	0x08003f30
 80009ec:	08003f44 	.word	0x08003f44
 80009f0:	08003f68 	.word	0x08003f68
 80009f4:	08003f88 	.word	0x08003f88
 80009f8:	08003fa4 	.word	0x08003fa4
 80009fc:	08003fbc 	.word	0x08003fbc
 8000a00:	08003fd0 	.word	0x08003fd0
 8000a04:	08003ff8 	.word	0x08003ff8
 8000a08:	0800401c 	.word	0x0800401c
 8000a0c:	08004038 	.word	0x08004038
 8000a10:	08004054 	.word	0x08004054

08000a14 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a1a:	463b      	mov	r3, r7
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000a26:	f000 fb5b 	bl	80010e0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a36:	231f      	movs	r3, #31
 8000a38:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000a3a:	2387      	movs	r3, #135	@ 0x87
 8000a3c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000a42:	2300      	movs	r3, #0
 8000a44:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000a46:	2301      	movs	r3, #1
 8000a48:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000a52:	2300      	movs	r3, #0
 8000a54:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000a56:	463b      	mov	r3, r7
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f000 fb79 	bl	8001150 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000a5e:	2004      	movs	r0, #4
 8000a60:	f000 fb56 	bl	8001110 <HAL_MPU_Enable>

}
 8000a64:	bf00      	nop
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a70:	b672      	cpsid	i
}
 8000a72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <Error_Handler+0x8>

08000a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <HAL_MspInit+0x44>)
 8000a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a82:	4a0e      	ldr	r2, [pc, #56]	@ (8000abc <HAL_MspInit+0x44>)
 8000a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000abc <HAL_MspInit+0x44>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a96:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <HAL_MspInit+0x44>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9a:	4a08      	ldr	r2, [pc, #32]	@ (8000abc <HAL_MspInit+0x44>)
 8000a9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aa0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aa2:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <HAL_MspInit+0x44>)
 8000aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aaa:	603b      	str	r3, [r7, #0]
 8000aac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800

08000ac0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b0ac      	sub	sp, #176	@ 0xb0
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ad8:	f107 0318 	add.w	r3, r7, #24
 8000adc:	2284      	movs	r2, #132	@ 0x84
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f002 fc55 	bl	8003390 <memset>
  if(huart->Instance==USART1)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a32      	ldr	r2, [pc, #200]	@ (8000bb4 <HAL_UART_MspInit+0xf4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d15c      	bne.n	8000baa <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000af0:	2340      	movs	r3, #64	@ 0x40
 8000af2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000af4:	2300      	movs	r3, #0
 8000af6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000af8:	f107 0318 	add.w	r3, r7, #24
 8000afc:	4618      	mov	r0, r3
 8000afe:	f001 f9d1 	bl	8001ea4 <HAL_RCCEx_PeriphCLKConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b08:	f7ff ffb0 	bl	8000a6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b0c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bb8 <HAL_UART_MspInit+0xf8>)
 8000b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b10:	4a29      	ldr	r2, [pc, #164]	@ (8000bb8 <HAL_UART_MspInit+0xf8>)
 8000b12:	f043 0310 	orr.w	r3, r3, #16
 8000b16:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b18:	4b27      	ldr	r3, [pc, #156]	@ (8000bb8 <HAL_UART_MspInit+0xf8>)
 8000b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1c:	f003 0310 	and.w	r3, r3, #16
 8000b20:	617b      	str	r3, [r7, #20]
 8000b22:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b24:	4b24      	ldr	r3, [pc, #144]	@ (8000bb8 <HAL_UART_MspInit+0xf8>)
 8000b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b28:	4a23      	ldr	r2, [pc, #140]	@ (8000bb8 <HAL_UART_MspInit+0xf8>)
 8000b2a:	f043 0302 	orr.w	r3, r3, #2
 8000b2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b30:	4b21      	ldr	r3, [pc, #132]	@ (8000bb8 <HAL_UART_MspInit+0xf8>)
 8000b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b34:	f003 0302 	and.w	r3, r3, #2
 8000b38:	613b      	str	r3, [r7, #16]
 8000b3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb8 <HAL_UART_MspInit+0xf8>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b40:	4a1d      	ldr	r2, [pc, #116]	@ (8000bb8 <HAL_UART_MspInit+0xf8>)
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b48:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb8 <HAL_UART_MspInit+0xf8>)
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4c:	f003 0301 	and.w	r3, r3, #1
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b54:	2380      	movs	r3, #128	@ 0x80
 8000b56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b66:	2303      	movs	r3, #3
 8000b68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b6c:	2307      	movs	r3, #7
 8000b6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b72:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b76:	4619      	mov	r1, r3
 8000b78:	4810      	ldr	r0, [pc, #64]	@ (8000bbc <HAL_UART_MspInit+0xfc>)
 8000b7a:	f000 fb29 	bl	80011d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b86:	2302      	movs	r3, #2
 8000b88:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b92:	2303      	movs	r3, #3
 8000b94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b98:	2307      	movs	r3, #7
 8000b9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4806      	ldr	r0, [pc, #24]	@ (8000bc0 <HAL_UART_MspInit+0x100>)
 8000ba6:	f000 fb13 	bl	80011d0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000baa:	bf00      	nop
 8000bac:	37b0      	adds	r7, #176	@ 0xb0
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40011000 	.word	0x40011000
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	40020400 	.word	0x40020400
 8000bc0:	40020000 	.word	0x40020000

08000bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <NMI_Handler+0x4>

08000bcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	print_hardfault_reason();
 8000bd0:	f7ff fe84 	bl	80008dc <print_hardfault_reason>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <HardFault_Handler+0x8>

08000bd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <MemManage_Handler+0x4>

08000be0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <BusFault_Handler+0x4>

08000be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <UsageFault_Handler+0x4>

08000bf0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr

08000bfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr

08000c0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr

08000c1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c1e:	f000 f935 	bl	8000e8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b086      	sub	sp, #24
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	60f8      	str	r0, [r7, #12]
 8000c2e:	60b9      	str	r1, [r7, #8]
 8000c30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c32:	2300      	movs	r3, #0
 8000c34:	617b      	str	r3, [r7, #20]
 8000c36:	e00a      	b.n	8000c4e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c38:	f3af 8000 	nop.w
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	1c5a      	adds	r2, r3, #1
 8000c42:	60ba      	str	r2, [r7, #8]
 8000c44:	b2ca      	uxtb	r2, r1
 8000c46:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	617b      	str	r3, [r7, #20]
 8000c4e:	697a      	ldr	r2, [r7, #20]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	dbf0      	blt.n	8000c38 <_read+0x12>
  }

  return len;
 8000c56:	687b      	ldr	r3, [r7, #4]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3718      	adds	r7, #24
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c88:	605a      	str	r2, [r3, #4]
  return 0;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr

08000c98 <_isatty>:

int _isatty(int file)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ca0:	2301      	movs	r3, #1
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	b085      	sub	sp, #20
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	60f8      	str	r0, [r7, #12]
 8000cb6:	60b9      	str	r1, [r7, #8]
 8000cb8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3714      	adds	r7, #20
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cd0:	4a14      	ldr	r2, [pc, #80]	@ (8000d24 <_sbrk+0x5c>)
 8000cd2:	4b15      	ldr	r3, [pc, #84]	@ (8000d28 <_sbrk+0x60>)
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cdc:	4b13      	ldr	r3, [pc, #76]	@ (8000d2c <_sbrk+0x64>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d102      	bne.n	8000cea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ce4:	4b11      	ldr	r3, [pc, #68]	@ (8000d2c <_sbrk+0x64>)
 8000ce6:	4a12      	ldr	r2, [pc, #72]	@ (8000d30 <_sbrk+0x68>)
 8000ce8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cea:	4b10      	ldr	r3, [pc, #64]	@ (8000d2c <_sbrk+0x64>)
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4413      	add	r3, r2
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d207      	bcs.n	8000d08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf8:	f002 fb98 	bl	800342c <__errno>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	220c      	movs	r2, #12
 8000d00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d02:	f04f 33ff 	mov.w	r3, #4294967295
 8000d06:	e009      	b.n	8000d1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d08:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <_sbrk+0x64>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d0e:	4b07      	ldr	r3, [pc, #28]	@ (8000d2c <_sbrk+0x64>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4413      	add	r3, r2
 8000d16:	4a05      	ldr	r2, [pc, #20]	@ (8000d2c <_sbrk+0x64>)
 8000d18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d1a:	68fb      	ldr	r3, [r7, #12]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3718      	adds	r7, #24
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20050000 	.word	0x20050000
 8000d28:	00000400 	.word	0x00000400
 8000d2c:	2000010c 	.word	0x2000010c
 8000d30:	20000260 	.word	0x20000260

08000d34 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <SystemInit+0x20>)
 8000d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d3e:	4a05      	ldr	r2, [pc, #20]	@ (8000d54 <SystemInit+0x20>)
 8000d40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d90 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d5c:	f7ff ffea 	bl	8000d34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d60:	480c      	ldr	r0, [pc, #48]	@ (8000d94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d62:	490d      	ldr	r1, [pc, #52]	@ (8000d98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d64:	4a0d      	ldr	r2, [pc, #52]	@ (8000d9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d68:	e002      	b.n	8000d70 <LoopCopyDataInit>

08000d6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d6e:	3304      	adds	r3, #4

08000d70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d74:	d3f9      	bcc.n	8000d6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d76:	4a0a      	ldr	r2, [pc, #40]	@ (8000da0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d78:	4c0a      	ldr	r4, [pc, #40]	@ (8000da4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d7c:	e001      	b.n	8000d82 <LoopFillZerobss>

08000d7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d80:	3204      	adds	r2, #4

08000d82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d84:	d3fb      	bcc.n	8000d7e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d86:	f002 fb57 	bl	8003438 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d8a:	f7ff fc79 	bl	8000680 <main>
  bx  lr    
 8000d8e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d90:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000d94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d98:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d9c:	080040d4 	.word	0x080040d4
  ldr r2, =_sbss
 8000da0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000da4:	20000260 	.word	0x20000260

08000da8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000da8:	e7fe      	b.n	8000da8 <ADC_IRQHandler>

08000daa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dae:	2003      	movs	r0, #3
 8000db0:	f000 f962 	bl	8001078 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000db4:	200f      	movs	r0, #15
 8000db6:	f000 f839 	bl	8000e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dba:	f7ff fe5d 	bl	8000a78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dbe:	2300      	movs	r3, #0
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000dc8:	4b13      	ldr	r3, [pc, #76]	@ (8000e18 <HAL_DeInit+0x54>)
 8000dca:	f04f 32ff 	mov.w	r2, #4294967295
 8000dce:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000dd0:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <HAL_DeInit+0x54>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000dd6:	4b10      	ldr	r3, [pc, #64]	@ (8000e18 <HAL_DeInit+0x54>)
 8000dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ddc:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000dde:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <HAL_DeInit+0x54>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000de4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e18 <HAL_DeInit+0x54>)
 8000de6:	f04f 32ff 	mov.w	r2, #4294967295
 8000dea:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000dec:	4b0a      	ldr	r3, [pc, #40]	@ (8000e18 <HAL_DeInit+0x54>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000df2:	4b09      	ldr	r3, [pc, #36]	@ (8000e18 <HAL_DeInit+0x54>)
 8000df4:	f04f 32ff 	mov.w	r2, #4294967295
 8000df8:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000dfa:	4b07      	ldr	r3, [pc, #28]	@ (8000e18 <HAL_DeInit+0x54>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000e00:	4b05      	ldr	r3, [pc, #20]	@ (8000e18 <HAL_DeInit+0x54>)
 8000e02:	f04f 32ff 	mov.w	r2, #4294967295
 8000e06:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000e08:	4b03      	ldr	r3, [pc, #12]	@ (8000e18 <HAL_DeInit+0x54>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000e0e:	f000 f805 	bl	8000e1c <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000e12:	2300      	movs	r3, #0
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40023800 	.word	0x40023800

08000e1c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
	...

08000e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e34:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <HAL_InitTick+0x54>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4b12      	ldr	r3, [pc, #72]	@ (8000e84 <HAL_InitTick+0x58>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f000 f93b 	bl	80010c6 <HAL_SYSTICK_Config>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e00e      	b.n	8000e78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2b0f      	cmp	r3, #15
 8000e5e:	d80a      	bhi.n	8000e76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e60:	2200      	movs	r2, #0
 8000e62:	6879      	ldr	r1, [r7, #4]
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295
 8000e68:	f000 f911 	bl	800108e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e6c:	4a06      	ldr	r2, [pc, #24]	@ (8000e88 <HAL_InitTick+0x5c>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e72:	2300      	movs	r3, #0
 8000e74:	e000      	b.n	8000e78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000000 	.word	0x20000000
 8000e84:	20000008 	.word	0x20000008
 8000e88:	20000004 	.word	0x20000004

08000e8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e90:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <HAL_IncTick+0x20>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <HAL_IncTick+0x24>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	4a04      	ldr	r2, [pc, #16]	@ (8000eb0 <HAL_IncTick+0x24>)
 8000e9e:	6013      	str	r3, [r2, #0]
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	20000008 	.word	0x20000008
 8000eb0:	20000110 	.word	0x20000110

08000eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb8:	4b03      	ldr	r3, [pc, #12]	@ (8000ec8 <HAL_GetTick+0x14>)
 8000eba:	681b      	ldr	r3, [r3, #0]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	20000110 	.word	0x20000110

08000ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ed4:	f7ff ffee 	bl	8000eb4 <HAL_GetTick>
 8000ed8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ee4:	d005      	beq.n	8000ef2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8000f10 <HAL_Delay+0x44>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	461a      	mov	r2, r3
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	4413      	add	r3, r2
 8000ef0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ef2:	bf00      	nop
 8000ef4:	f7ff ffde 	bl	8000eb4 <HAL_GetTick>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	68fa      	ldr	r2, [r7, #12]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d8f7      	bhi.n	8000ef4 <HAL_Delay+0x28>
  {
  }
}
 8000f04:	bf00      	nop
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20000008 	.word	0x20000008

08000f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f24:	4b0b      	ldr	r3, [pc, #44]	@ (8000f54 <__NVIC_SetPriorityGrouping+0x40>)
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2a:	68ba      	ldr	r2, [r7, #8]
 8000f2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f30:	4013      	ands	r3, r2
 8000f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f3c:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <__NVIC_SetPriorityGrouping+0x44>)
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f42:	4a04      	ldr	r2, [pc, #16]	@ (8000f54 <__NVIC_SetPriorityGrouping+0x40>)
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	60d3      	str	r3, [r2, #12]
}
 8000f48:	bf00      	nop
 8000f4a:	3714      	adds	r7, #20
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	e000ed00 	.word	0xe000ed00
 8000f58:	05fa0000 	.word	0x05fa0000

08000f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f60:	4b04      	ldr	r3, [pc, #16]	@ (8000f74 <__NVIC_GetPriorityGrouping+0x18>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	0a1b      	lsrs	r3, r3, #8
 8000f66:	f003 0307 	and.w	r3, r3, #7
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6039      	str	r1, [r7, #0]
 8000f82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	db0a      	blt.n	8000fa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	b2da      	uxtb	r2, r3
 8000f90:	490c      	ldr	r1, [pc, #48]	@ (8000fc4 <__NVIC_SetPriority+0x4c>)
 8000f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f96:	0112      	lsls	r2, r2, #4
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	440b      	add	r3, r1
 8000f9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa0:	e00a      	b.n	8000fb8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	b2da      	uxtb	r2, r3
 8000fa6:	4908      	ldr	r1, [pc, #32]	@ (8000fc8 <__NVIC_SetPriority+0x50>)
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	f003 030f 	and.w	r3, r3, #15
 8000fae:	3b04      	subs	r3, #4
 8000fb0:	0112      	lsls	r2, r2, #4
 8000fb2:	b2d2      	uxtb	r2, r2
 8000fb4:	440b      	add	r3, r1
 8000fb6:	761a      	strb	r2, [r3, #24]
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	e000e100 	.word	0xe000e100
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b089      	sub	sp, #36	@ 0x24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	f1c3 0307 	rsb	r3, r3, #7
 8000fe6:	2b04      	cmp	r3, #4
 8000fe8:	bf28      	it	cs
 8000fea:	2304      	movcs	r3, #4
 8000fec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	2b06      	cmp	r3, #6
 8000ff4:	d902      	bls.n	8000ffc <NVIC_EncodePriority+0x30>
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	3b03      	subs	r3, #3
 8000ffa:	e000      	b.n	8000ffe <NVIC_EncodePriority+0x32>
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001000:	f04f 32ff 	mov.w	r2, #4294967295
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43da      	mvns	r2, r3
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	401a      	ands	r2, r3
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001014:	f04f 31ff 	mov.w	r1, #4294967295
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	fa01 f303 	lsl.w	r3, r1, r3
 800101e:	43d9      	mvns	r1, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001024:	4313      	orrs	r3, r2
         );
}
 8001026:	4618      	mov	r0, r3
 8001028:	3724      	adds	r7, #36	@ 0x24
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3b01      	subs	r3, #1
 8001040:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001044:	d301      	bcc.n	800104a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001046:	2301      	movs	r3, #1
 8001048:	e00f      	b.n	800106a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800104a:	4a0a      	ldr	r2, [pc, #40]	@ (8001074 <SysTick_Config+0x40>)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3b01      	subs	r3, #1
 8001050:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001052:	210f      	movs	r1, #15
 8001054:	f04f 30ff 	mov.w	r0, #4294967295
 8001058:	f7ff ff8e 	bl	8000f78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800105c:	4b05      	ldr	r3, [pc, #20]	@ (8001074 <SysTick_Config+0x40>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001062:	4b04      	ldr	r3, [pc, #16]	@ (8001074 <SysTick_Config+0x40>)
 8001064:	2207      	movs	r2, #7
 8001066:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	e000e010 	.word	0xe000e010

08001078 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f7ff ff47 	bl	8000f14 <__NVIC_SetPriorityGrouping>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800108e:	b580      	push	{r7, lr}
 8001090:	b086      	sub	sp, #24
 8001092:	af00      	add	r7, sp, #0
 8001094:	4603      	mov	r3, r0
 8001096:	60b9      	str	r1, [r7, #8]
 8001098:	607a      	str	r2, [r7, #4]
 800109a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010a0:	f7ff ff5c 	bl	8000f5c <__NVIC_GetPriorityGrouping>
 80010a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	68b9      	ldr	r1, [r7, #8]
 80010aa:	6978      	ldr	r0, [r7, #20]
 80010ac:	f7ff ff8e 	bl	8000fcc <NVIC_EncodePriority>
 80010b0:	4602      	mov	r2, r0
 80010b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b6:	4611      	mov	r1, r2
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ff5d 	bl	8000f78 <__NVIC_SetPriority>
}
 80010be:	bf00      	nop
 80010c0:	3718      	adds	r7, #24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b082      	sub	sp, #8
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ffb0 	bl	8001034 <SysTick_Config>
 80010d4:	4603      	mov	r3, r0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
	...

080010e0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80010e4:	f3bf 8f5f 	dmb	sy
}
 80010e8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80010ea:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <HAL_MPU_Disable+0x28>)
 80010ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ee:	4a06      	ldr	r2, [pc, #24]	@ (8001108 <HAL_MPU_Disable+0x28>)
 80010f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010f4:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80010f6:	4b05      	ldr	r3, [pc, #20]	@ (800110c <HAL_MPU_Disable+0x2c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	605a      	str	r2, [r3, #4]
}
 80010fc:	bf00      	nop
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	e000ed00 	.word	0xe000ed00
 800110c:	e000ed90 	.word	0xe000ed90

08001110 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001118:	4a0b      	ldr	r2, [pc, #44]	@ (8001148 <HAL_MPU_Enable+0x38>)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001122:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <HAL_MPU_Enable+0x3c>)
 8001124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001126:	4a09      	ldr	r2, [pc, #36]	@ (800114c <HAL_MPU_Enable+0x3c>)
 8001128:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800112c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800112e:	f3bf 8f4f 	dsb	sy
}
 8001132:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001134:	f3bf 8f6f 	isb	sy
}
 8001138:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	e000ed90 	.word	0xe000ed90
 800114c:	e000ed00 	.word	0xe000ed00

08001150 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	785a      	ldrb	r2, [r3, #1]
 800115c:	4b1b      	ldr	r3, [pc, #108]	@ (80011cc <HAL_MPU_ConfigRegion+0x7c>)
 800115e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001160:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <HAL_MPU_ConfigRegion+0x7c>)
 8001162:	691b      	ldr	r3, [r3, #16]
 8001164:	4a19      	ldr	r2, [pc, #100]	@ (80011cc <HAL_MPU_ConfigRegion+0x7c>)
 8001166:	f023 0301 	bic.w	r3, r3, #1
 800116a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800116c:	4a17      	ldr	r2, [pc, #92]	@ (80011cc <HAL_MPU_ConfigRegion+0x7c>)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	7b1b      	ldrb	r3, [r3, #12]
 8001178:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	7adb      	ldrb	r3, [r3, #11]
 800117e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001180:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	7a9b      	ldrb	r3, [r3, #10]
 8001186:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001188:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	7b5b      	ldrb	r3, [r3, #13]
 800118e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001190:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	7b9b      	ldrb	r3, [r3, #14]
 8001196:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001198:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	7bdb      	ldrb	r3, [r3, #15]
 800119e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80011a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	7a5b      	ldrb	r3, [r3, #9]
 80011a6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80011a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	7a1b      	ldrb	r3, [r3, #8]
 80011ae:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80011b0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	7812      	ldrb	r2, [r2, #0]
 80011b6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80011b8:	4a04      	ldr	r2, [pc, #16]	@ (80011cc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80011ba:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80011bc:	6113      	str	r3, [r2, #16]
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	e000ed90 	.word	0xe000ed90

080011d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b089      	sub	sp, #36	@ 0x24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80011da:	2300      	movs	r3, #0
 80011dc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
 80011ee:	e175      	b.n	80014dc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80011f0:	2201      	movs	r2, #1
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	429a      	cmp	r2, r3
 800120a:	f040 8164 	bne.w	80014d6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	2b01      	cmp	r3, #1
 8001218:	d005      	beq.n	8001226 <HAL_GPIO_Init+0x56>
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f003 0303 	and.w	r3, r3, #3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d130      	bne.n	8001288 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	2203      	movs	r2, #3
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43db      	mvns	r3, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4013      	ands	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	68da      	ldr	r2, [r3, #12]
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	4313      	orrs	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800125c:	2201      	movs	r2, #1
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	091b      	lsrs	r3, r3, #4
 8001272:	f003 0201 	and.w	r2, r3, #1
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 0303 	and.w	r3, r3, #3
 8001290:	2b03      	cmp	r3, #3
 8001292:	d017      	beq.n	80012c4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	2203      	movs	r2, #3
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 0303 	and.w	r3, r3, #3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d123      	bne.n	8001318 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	08da      	lsrs	r2, r3, #3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3208      	adds	r2, #8
 80012d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	f003 0307 	and.w	r3, r3, #7
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	220f      	movs	r2, #15
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43db      	mvns	r3, r3
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	4013      	ands	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	691a      	ldr	r2, [r3, #16]
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4313      	orrs	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	08da      	lsrs	r2, r3, #3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	3208      	adds	r2, #8
 8001312:	69b9      	ldr	r1, [r7, #24]
 8001314:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	2203      	movs	r2, #3
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f003 0203 	and.w	r2, r3, #3
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001354:	2b00      	cmp	r3, #0
 8001356:	f000 80be 	beq.w	80014d6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135a:	4b66      	ldr	r3, [pc, #408]	@ (80014f4 <HAL_GPIO_Init+0x324>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135e:	4a65      	ldr	r2, [pc, #404]	@ (80014f4 <HAL_GPIO_Init+0x324>)
 8001360:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001364:	6453      	str	r3, [r2, #68]	@ 0x44
 8001366:	4b63      	ldr	r3, [pc, #396]	@ (80014f4 <HAL_GPIO_Init+0x324>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001372:	4a61      	ldr	r2, [pc, #388]	@ (80014f8 <HAL_GPIO_Init+0x328>)
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	089b      	lsrs	r3, r3, #2
 8001378:	3302      	adds	r3, #2
 800137a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	f003 0303 	and.w	r3, r3, #3
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	220f      	movs	r2, #15
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43db      	mvns	r3, r3
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	4013      	ands	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a58      	ldr	r2, [pc, #352]	@ (80014fc <HAL_GPIO_Init+0x32c>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d037      	beq.n	800140e <HAL_GPIO_Init+0x23e>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a57      	ldr	r2, [pc, #348]	@ (8001500 <HAL_GPIO_Init+0x330>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d031      	beq.n	800140a <HAL_GPIO_Init+0x23a>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4a56      	ldr	r2, [pc, #344]	@ (8001504 <HAL_GPIO_Init+0x334>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d02b      	beq.n	8001406 <HAL_GPIO_Init+0x236>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a55      	ldr	r2, [pc, #340]	@ (8001508 <HAL_GPIO_Init+0x338>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d025      	beq.n	8001402 <HAL_GPIO_Init+0x232>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a54      	ldr	r2, [pc, #336]	@ (800150c <HAL_GPIO_Init+0x33c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d01f      	beq.n	80013fe <HAL_GPIO_Init+0x22e>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a53      	ldr	r2, [pc, #332]	@ (8001510 <HAL_GPIO_Init+0x340>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d019      	beq.n	80013fa <HAL_GPIO_Init+0x22a>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a52      	ldr	r2, [pc, #328]	@ (8001514 <HAL_GPIO_Init+0x344>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d013      	beq.n	80013f6 <HAL_GPIO_Init+0x226>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a51      	ldr	r2, [pc, #324]	@ (8001518 <HAL_GPIO_Init+0x348>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d00d      	beq.n	80013f2 <HAL_GPIO_Init+0x222>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a50      	ldr	r2, [pc, #320]	@ (800151c <HAL_GPIO_Init+0x34c>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d007      	beq.n	80013ee <HAL_GPIO_Init+0x21e>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a4f      	ldr	r2, [pc, #316]	@ (8001520 <HAL_GPIO_Init+0x350>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d101      	bne.n	80013ea <HAL_GPIO_Init+0x21a>
 80013e6:	2309      	movs	r3, #9
 80013e8:	e012      	b.n	8001410 <HAL_GPIO_Init+0x240>
 80013ea:	230a      	movs	r3, #10
 80013ec:	e010      	b.n	8001410 <HAL_GPIO_Init+0x240>
 80013ee:	2308      	movs	r3, #8
 80013f0:	e00e      	b.n	8001410 <HAL_GPIO_Init+0x240>
 80013f2:	2307      	movs	r3, #7
 80013f4:	e00c      	b.n	8001410 <HAL_GPIO_Init+0x240>
 80013f6:	2306      	movs	r3, #6
 80013f8:	e00a      	b.n	8001410 <HAL_GPIO_Init+0x240>
 80013fa:	2305      	movs	r3, #5
 80013fc:	e008      	b.n	8001410 <HAL_GPIO_Init+0x240>
 80013fe:	2304      	movs	r3, #4
 8001400:	e006      	b.n	8001410 <HAL_GPIO_Init+0x240>
 8001402:	2303      	movs	r3, #3
 8001404:	e004      	b.n	8001410 <HAL_GPIO_Init+0x240>
 8001406:	2302      	movs	r3, #2
 8001408:	e002      	b.n	8001410 <HAL_GPIO_Init+0x240>
 800140a:	2301      	movs	r3, #1
 800140c:	e000      	b.n	8001410 <HAL_GPIO_Init+0x240>
 800140e:	2300      	movs	r3, #0
 8001410:	69fa      	ldr	r2, [r7, #28]
 8001412:	f002 0203 	and.w	r2, r2, #3
 8001416:	0092      	lsls	r2, r2, #2
 8001418:	4093      	lsls	r3, r2
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4313      	orrs	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001420:	4935      	ldr	r1, [pc, #212]	@ (80014f8 <HAL_GPIO_Init+0x328>)
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	089b      	lsrs	r3, r3, #2
 8001426:	3302      	adds	r3, #2
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800142e:	4b3d      	ldr	r3, [pc, #244]	@ (8001524 <HAL_GPIO_Init+0x354>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	43db      	mvns	r3, r3
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	4013      	ands	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d003      	beq.n	8001452 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800144a:	69ba      	ldr	r2, [r7, #24]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	4313      	orrs	r3, r2
 8001450:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001452:	4a34      	ldr	r2, [pc, #208]	@ (8001524 <HAL_GPIO_Init+0x354>)
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001458:	4b32      	ldr	r3, [pc, #200]	@ (8001524 <HAL_GPIO_Init+0x354>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	43db      	mvns	r3, r3
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	4013      	ands	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001470:	2b00      	cmp	r3, #0
 8001472:	d003      	beq.n	800147c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	4313      	orrs	r3, r2
 800147a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800147c:	4a29      	ldr	r2, [pc, #164]	@ (8001524 <HAL_GPIO_Init+0x354>)
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001482:	4b28      	ldr	r3, [pc, #160]	@ (8001524 <HAL_GPIO_Init+0x354>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	43db      	mvns	r3, r3
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	4013      	ands	r3, r2
 8001490:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d003      	beq.n	80014a6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001524 <HAL_GPIO_Init+0x354>)
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <HAL_GPIO_Init+0x354>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	43db      	mvns	r3, r3
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	4013      	ands	r3, r2
 80014ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014d0:	4a14      	ldr	r2, [pc, #80]	@ (8001524 <HAL_GPIO_Init+0x354>)
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3301      	adds	r3, #1
 80014da:	61fb      	str	r3, [r7, #28]
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	2b0f      	cmp	r3, #15
 80014e0:	f67f ae86 	bls.w	80011f0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80014e4:	bf00      	nop
 80014e6:	bf00      	nop
 80014e8:	3724      	adds	r7, #36	@ 0x24
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40023800 	.word	0x40023800
 80014f8:	40013800 	.word	0x40013800
 80014fc:	40020000 	.word	0x40020000
 8001500:	40020400 	.word	0x40020400
 8001504:	40020800 	.word	0x40020800
 8001508:	40020c00 	.word	0x40020c00
 800150c:	40021000 	.word	0x40021000
 8001510:	40021400 	.word	0x40021400
 8001514:	40021800 	.word	0x40021800
 8001518:	40021c00 	.word	0x40021c00
 800151c:	40022000 	.word	0x40022000
 8001520:	40022400 	.word	0x40022400
 8001524:	40013c00 	.word	0x40013c00

08001528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	807b      	strh	r3, [r7, #2]
 8001534:	4613      	mov	r3, r2
 8001536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001538:	787b      	ldrb	r3, [r7, #1]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d003      	beq.n	8001546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800153e:	887a      	ldrh	r2, [r7, #2]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001544:	e003      	b.n	800154e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001546:	887b      	ldrh	r3, [r7, #2]
 8001548:	041a      	lsls	r2, r3, #16
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	619a      	str	r2, [r3, #24]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr

0800155a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800155a:	b480      	push	{r7}
 800155c:	b085      	sub	sp, #20
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
 8001562:	460b      	mov	r3, r1
 8001564:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	695b      	ldr	r3, [r3, #20]
 800156a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800156c:	887a      	ldrh	r2, [r7, #2]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	4013      	ands	r3, r2
 8001572:	041a      	lsls	r2, r3, #16
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	43d9      	mvns	r1, r3
 8001578:	887b      	ldrh	r3, [r7, #2]
 800157a:	400b      	ands	r3, r1
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	619a      	str	r2, [r3, #24]
}
 8001582:	bf00      	nop
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
	...

08001590 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001598:	2300      	movs	r3, #0
 800159a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e291      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	f000 8087 	beq.w	80016c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015b4:	4b96      	ldr	r3, [pc, #600]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	f003 030c 	and.w	r3, r3, #12
 80015bc:	2b04      	cmp	r3, #4
 80015be:	d00c      	beq.n	80015da <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015c0:	4b93      	ldr	r3, [pc, #588]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f003 030c 	and.w	r3, r3, #12
 80015c8:	2b08      	cmp	r3, #8
 80015ca:	d112      	bne.n	80015f2 <HAL_RCC_OscConfig+0x62>
 80015cc:	4b90      	ldr	r3, [pc, #576]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80015d8:	d10b      	bne.n	80015f2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015da:	4b8d      	ldr	r3, [pc, #564]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d06c      	beq.n	80016c0 <HAL_RCC_OscConfig+0x130>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d168      	bne.n	80016c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e26b      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015fa:	d106      	bne.n	800160a <HAL_RCC_OscConfig+0x7a>
 80015fc:	4b84      	ldr	r3, [pc, #528]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a83      	ldr	r2, [pc, #524]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001602:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	e02e      	b.n	8001668 <HAL_RCC_OscConfig+0xd8>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d10c      	bne.n	800162c <HAL_RCC_OscConfig+0x9c>
 8001612:	4b7f      	ldr	r3, [pc, #508]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a7e      	ldr	r2, [pc, #504]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001618:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	4b7c      	ldr	r3, [pc, #496]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a7b      	ldr	r2, [pc, #492]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001624:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001628:	6013      	str	r3, [r2, #0]
 800162a:	e01d      	b.n	8001668 <HAL_RCC_OscConfig+0xd8>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001634:	d10c      	bne.n	8001650 <HAL_RCC_OscConfig+0xc0>
 8001636:	4b76      	ldr	r3, [pc, #472]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a75      	ldr	r2, [pc, #468]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 800163c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	4b73      	ldr	r3, [pc, #460]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a72      	ldr	r2, [pc, #456]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001648:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800164c:	6013      	str	r3, [r2, #0]
 800164e:	e00b      	b.n	8001668 <HAL_RCC_OscConfig+0xd8>
 8001650:	4b6f      	ldr	r3, [pc, #444]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a6e      	ldr	r2, [pc, #440]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001656:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800165a:	6013      	str	r3, [r2, #0]
 800165c:	4b6c      	ldr	r3, [pc, #432]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a6b      	ldr	r2, [pc, #428]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001662:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001666:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d013      	beq.n	8001698 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001670:	f7ff fc20 	bl	8000eb4 <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001678:	f7ff fc1c 	bl	8000eb4 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b64      	cmp	r3, #100	@ 0x64
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e21f      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168a:	4b61      	ldr	r3, [pc, #388]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0f0      	beq.n	8001678 <HAL_RCC_OscConfig+0xe8>
 8001696:	e014      	b.n	80016c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001698:	f7ff fc0c 	bl	8000eb4 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016a0:	f7ff fc08 	bl	8000eb4 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b64      	cmp	r3, #100	@ 0x64
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e20b      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b2:	4b57      	ldr	r3, [pc, #348]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x110>
 80016be:	e000      	b.n	80016c2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d069      	beq.n	80017a2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016ce:	4b50      	ldr	r3, [pc, #320]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f003 030c 	and.w	r3, r3, #12
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d00b      	beq.n	80016f2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016da:	4b4d      	ldr	r3, [pc, #308]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f003 030c 	and.w	r3, r3, #12
 80016e2:	2b08      	cmp	r3, #8
 80016e4:	d11c      	bne.n	8001720 <HAL_RCC_OscConfig+0x190>
 80016e6:	4b4a      	ldr	r3, [pc, #296]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d116      	bne.n	8001720 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016f2:	4b47      	ldr	r3, [pc, #284]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d005      	beq.n	800170a <HAL_RCC_OscConfig+0x17a>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d001      	beq.n	800170a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e1df      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800170a:	4b41      	ldr	r3, [pc, #260]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	493d      	ldr	r1, [pc, #244]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 800171a:	4313      	orrs	r3, r2
 800171c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800171e:	e040      	b.n	80017a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d023      	beq.n	8001770 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001728:	4b39      	ldr	r3, [pc, #228]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a38      	ldr	r2, [pc, #224]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001734:	f7ff fbbe 	bl	8000eb4 <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800173c:	f7ff fbba 	bl	8000eb4 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b02      	cmp	r3, #2
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e1bd      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174e:	4b30      	ldr	r3, [pc, #192]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d0f0      	beq.n	800173c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800175a:	4b2d      	ldr	r3, [pc, #180]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	4929      	ldr	r1, [pc, #164]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 800176a:	4313      	orrs	r3, r2
 800176c:	600b      	str	r3, [r1, #0]
 800176e:	e018      	b.n	80017a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001770:	4b27      	ldr	r3, [pc, #156]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a26      	ldr	r2, [pc, #152]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001776:	f023 0301 	bic.w	r3, r3, #1
 800177a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800177c:	f7ff fb9a 	bl	8000eb4 <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001784:	f7ff fb96 	bl	8000eb4 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e199      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001796:	4b1e      	ldr	r3, [pc, #120]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1f0      	bne.n	8001784 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0308 	and.w	r3, r3, #8
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d038      	beq.n	8001820 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	695b      	ldr	r3, [r3, #20]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d019      	beq.n	80017ea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017b6:	4b16      	ldr	r3, [pc, #88]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80017b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017ba:	4a15      	ldr	r2, [pc, #84]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c2:	f7ff fb77 	bl	8000eb4 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017c8:	e008      	b.n	80017dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ca:	f7ff fb73 	bl	8000eb4 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e176      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80017de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0f0      	beq.n	80017ca <HAL_RCC_OscConfig+0x23a>
 80017e8:	e01a      	b.n	8001820 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017ea:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80017ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017ee:	4a08      	ldr	r2, [pc, #32]	@ (8001810 <HAL_RCC_OscConfig+0x280>)
 80017f0:	f023 0301 	bic.w	r3, r3, #1
 80017f4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f6:	f7ff fb5d 	bl	8000eb4 <HAL_GetTick>
 80017fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017fc:	e00a      	b.n	8001814 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017fe:	f7ff fb59 	bl	8000eb4 <HAL_GetTick>
 8001802:	4602      	mov	r2, r0
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	2b02      	cmp	r3, #2
 800180a:	d903      	bls.n	8001814 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800180c:	2303      	movs	r3, #3
 800180e:	e15c      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
 8001810:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001814:	4b91      	ldr	r3, [pc, #580]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001816:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1ee      	bne.n	80017fe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	2b00      	cmp	r3, #0
 800182a:	f000 80a4 	beq.w	8001976 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800182e:	4b8b      	ldr	r3, [pc, #556]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10d      	bne.n	8001856 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	4b88      	ldr	r3, [pc, #544]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183e:	4a87      	ldr	r2, [pc, #540]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001844:	6413      	str	r3, [r2, #64]	@ 0x40
 8001846:	4b85      	ldr	r3, [pc, #532]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001852:	2301      	movs	r3, #1
 8001854:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001856:	4b82      	ldr	r3, [pc, #520]	@ (8001a60 <HAL_RCC_OscConfig+0x4d0>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800185e:	2b00      	cmp	r3, #0
 8001860:	d118      	bne.n	8001894 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001862:	4b7f      	ldr	r3, [pc, #508]	@ (8001a60 <HAL_RCC_OscConfig+0x4d0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a7e      	ldr	r2, [pc, #504]	@ (8001a60 <HAL_RCC_OscConfig+0x4d0>)
 8001868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800186c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800186e:	f7ff fb21 	bl	8000eb4 <HAL_GetTick>
 8001872:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001874:	e008      	b.n	8001888 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001876:	f7ff fb1d 	bl	8000eb4 <HAL_GetTick>
 800187a:	4602      	mov	r2, r0
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	2b64      	cmp	r3, #100	@ 0x64
 8001882:	d901      	bls.n	8001888 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001884:	2303      	movs	r3, #3
 8001886:	e120      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001888:	4b75      	ldr	r3, [pc, #468]	@ (8001a60 <HAL_RCC_OscConfig+0x4d0>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001890:	2b00      	cmp	r3, #0
 8001892:	d0f0      	beq.n	8001876 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d106      	bne.n	80018aa <HAL_RCC_OscConfig+0x31a>
 800189c:	4b6f      	ldr	r3, [pc, #444]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 800189e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018a0:	4a6e      	ldr	r2, [pc, #440]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018a2:	f043 0301 	orr.w	r3, r3, #1
 80018a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80018a8:	e02d      	b.n	8001906 <HAL_RCC_OscConfig+0x376>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d10c      	bne.n	80018cc <HAL_RCC_OscConfig+0x33c>
 80018b2:	4b6a      	ldr	r3, [pc, #424]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018b6:	4a69      	ldr	r2, [pc, #420]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018b8:	f023 0301 	bic.w	r3, r3, #1
 80018bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80018be:	4b67      	ldr	r3, [pc, #412]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018c2:	4a66      	ldr	r2, [pc, #408]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018c4:	f023 0304 	bic.w	r3, r3, #4
 80018c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80018ca:	e01c      	b.n	8001906 <HAL_RCC_OscConfig+0x376>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	2b05      	cmp	r3, #5
 80018d2:	d10c      	bne.n	80018ee <HAL_RCC_OscConfig+0x35e>
 80018d4:	4b61      	ldr	r3, [pc, #388]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018d8:	4a60      	ldr	r2, [pc, #384]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018da:	f043 0304 	orr.w	r3, r3, #4
 80018de:	6713      	str	r3, [r2, #112]	@ 0x70
 80018e0:	4b5e      	ldr	r3, [pc, #376]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018e4:	4a5d      	ldr	r2, [pc, #372]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018e6:	f043 0301 	orr.w	r3, r3, #1
 80018ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80018ec:	e00b      	b.n	8001906 <HAL_RCC_OscConfig+0x376>
 80018ee:	4b5b      	ldr	r3, [pc, #364]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018f2:	4a5a      	ldr	r2, [pc, #360]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018f4:	f023 0301 	bic.w	r3, r3, #1
 80018f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80018fa:	4b58      	ldr	r3, [pc, #352]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80018fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018fe:	4a57      	ldr	r2, [pc, #348]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001900:	f023 0304 	bic.w	r3, r3, #4
 8001904:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d015      	beq.n	800193a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800190e:	f7ff fad1 	bl	8000eb4 <HAL_GetTick>
 8001912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001914:	e00a      	b.n	800192c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001916:	f7ff facd 	bl	8000eb4 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001924:	4293      	cmp	r3, r2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e0ce      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192c:	4b4b      	ldr	r3, [pc, #300]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 800192e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0ee      	beq.n	8001916 <HAL_RCC_OscConfig+0x386>
 8001938:	e014      	b.n	8001964 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800193a:	f7ff fabb 	bl	8000eb4 <HAL_GetTick>
 800193e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001940:	e00a      	b.n	8001958 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001942:	f7ff fab7 	bl	8000eb4 <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001950:	4293      	cmp	r3, r2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e0b8      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001958:	4b40      	ldr	r3, [pc, #256]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 800195a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d1ee      	bne.n	8001942 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001964:	7dfb      	ldrb	r3, [r7, #23]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d105      	bne.n	8001976 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800196a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196e:	4a3b      	ldr	r2, [pc, #236]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001970:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001974:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	2b00      	cmp	r3, #0
 800197c:	f000 80a4 	beq.w	8001ac8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001980:	4b36      	ldr	r3, [pc, #216]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	f003 030c 	and.w	r3, r3, #12
 8001988:	2b08      	cmp	r3, #8
 800198a:	d06b      	beq.n	8001a64 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	2b02      	cmp	r3, #2
 8001992:	d149      	bne.n	8001a28 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001994:	4b31      	ldr	r3, [pc, #196]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a30      	ldr	r2, [pc, #192]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 800199a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800199e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a0:	f7ff fa88 	bl	8000eb4 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019a8:	f7ff fa84 	bl	8000eb4 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e087      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ba:	4b28      	ldr	r3, [pc, #160]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1f0      	bne.n	80019a8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69da      	ldr	r2, [r3, #28]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a1b      	ldr	r3, [r3, #32]
 80019ce:	431a      	orrs	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d4:	019b      	lsls	r3, r3, #6
 80019d6:	431a      	orrs	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019dc:	085b      	lsrs	r3, r3, #1
 80019de:	3b01      	subs	r3, #1
 80019e0:	041b      	lsls	r3, r3, #16
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e8:	061b      	lsls	r3, r3, #24
 80019ea:	4313      	orrs	r3, r2
 80019ec:	4a1b      	ldr	r2, [pc, #108]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80019ee:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80019f2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f4:	4b19      	ldr	r3, [pc, #100]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a18      	ldr	r2, [pc, #96]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 80019fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a00:	f7ff fa58 	bl	8000eb4 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a08:	f7ff fa54 	bl	8000eb4 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e057      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a1a:	4b10      	ldr	r3, [pc, #64]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0f0      	beq.n	8001a08 <HAL_RCC_OscConfig+0x478>
 8001a26:	e04f      	b.n	8001ac8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a28:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a0b      	ldr	r2, [pc, #44]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001a2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a34:	f7ff fa3e 	bl	8000eb4 <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a3c:	f7ff fa3a 	bl	8000eb4 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e03d      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a4e:	4b03      	ldr	r3, [pc, #12]	@ (8001a5c <HAL_RCC_OscConfig+0x4cc>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f0      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4ac>
 8001a5a:	e035      	b.n	8001ac8 <HAL_RCC_OscConfig+0x538>
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001a64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad4 <HAL_RCC_OscConfig+0x544>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	699b      	ldr	r3, [r3, #24]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d028      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d121      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d11a      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a94:	4013      	ands	r3, r2
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a9a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d111      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aaa:	085b      	lsrs	r3, r3, #1
 8001aac:	3b01      	subs	r3, #1
 8001aae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d107      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001abe:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d001      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e000      	b.n	8001aca <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800

08001ad8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d101      	bne.n	8001af0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e0d0      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001af0:	4b6a      	ldr	r3, [pc, #424]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 030f 	and.w	r3, r3, #15
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d910      	bls.n	8001b20 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001afe:	4b67      	ldr	r3, [pc, #412]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f023 020f 	bic.w	r2, r3, #15
 8001b06:	4965      	ldr	r1, [pc, #404]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b0e:	4b63      	ldr	r3, [pc, #396]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	683a      	ldr	r2, [r7, #0]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d001      	beq.n	8001b20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e0b8      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0302 	and.w	r3, r3, #2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d020      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d005      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b38:	4b59      	ldr	r3, [pc, #356]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	4a58      	ldr	r2, [pc, #352]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0308 	and.w	r3, r3, #8
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b50:	4b53      	ldr	r3, [pc, #332]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	4a52      	ldr	r2, [pc, #328]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b5a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b5c:	4b50      	ldr	r3, [pc, #320]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	494d      	ldr	r1, [pc, #308]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d040      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d107      	bne.n	8001b92 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b82:	4b47      	ldr	r3, [pc, #284]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d115      	bne.n	8001bba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e07f      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d107      	bne.n	8001baa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b9a:	4b41      	ldr	r3, [pc, #260]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d109      	bne.n	8001bba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e073      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001baa:	4b3d      	ldr	r3, [pc, #244]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e06b      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bba:	4b39      	ldr	r3, [pc, #228]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f023 0203 	bic.w	r2, r3, #3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	4936      	ldr	r1, [pc, #216]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bcc:	f7ff f972 	bl	8000eb4 <HAL_GetTick>
 8001bd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd2:	e00a      	b.n	8001bea <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bd4:	f7ff f96e 	bl	8000eb4 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e053      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bea:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 020c 	and.w	r2, r3, #12
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d1eb      	bne.n	8001bd4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bfc:	4b27      	ldr	r3, [pc, #156]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 030f 	and.w	r3, r3, #15
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d210      	bcs.n	8001c2c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c0a:	4b24      	ldr	r3, [pc, #144]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f023 020f 	bic.w	r2, r3, #15
 8001c12:	4922      	ldr	r1, [pc, #136]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c1a:	4b20      	ldr	r3, [pc, #128]	@ (8001c9c <HAL_RCC_ClockConfig+0x1c4>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 030f 	and.w	r3, r3, #15
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d001      	beq.n	8001c2c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e032      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d008      	beq.n	8001c4a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c38:	4b19      	ldr	r3, [pc, #100]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	4916      	ldr	r1, [pc, #88]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001c46:	4313      	orrs	r3, r2
 8001c48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0308 	and.w	r3, r3, #8
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d009      	beq.n	8001c6a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c56:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	691b      	ldr	r3, [r3, #16]
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	490e      	ldr	r1, [pc, #56]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c6a:	f000 f821 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	091b      	lsrs	r3, r3, #4
 8001c76:	f003 030f 	and.w	r3, r3, #15
 8001c7a:	490a      	ldr	r1, [pc, #40]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1cc>)
 8001c7c:	5ccb      	ldrb	r3, [r1, r3]
 8001c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c82:	4a09      	ldr	r2, [pc, #36]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1d0>)
 8001c84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c86:	4b09      	ldr	r3, [pc, #36]	@ (8001cac <HAL_RCC_ClockConfig+0x1d4>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff f8ce 	bl	8000e2c <HAL_InitTick>

  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40023c00 	.word	0x40023c00
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	08004078 	.word	0x08004078
 8001ca8:	20000000 	.word	0x20000000
 8001cac:	20000004 	.word	0x20000004

08001cb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cb4:	b090      	sub	sp, #64	@ 0x40
 8001cb6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cc8:	4b59      	ldr	r3, [pc, #356]	@ (8001e30 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f003 030c 	and.w	r3, r3, #12
 8001cd0:	2b08      	cmp	r3, #8
 8001cd2:	d00d      	beq.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x40>
 8001cd4:	2b08      	cmp	r3, #8
 8001cd6:	f200 80a1 	bhi.w	8001e1c <HAL_RCC_GetSysClockFreq+0x16c>
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d002      	beq.n	8001ce4 <HAL_RCC_GetSysClockFreq+0x34>
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d003      	beq.n	8001cea <HAL_RCC_GetSysClockFreq+0x3a>
 8001ce2:	e09b      	b.n	8001e1c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ce4:	4b53      	ldr	r3, [pc, #332]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ce8:	e09b      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cea:	4b53      	ldr	r3, [pc, #332]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cee:	e098      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cf0:	4b4f      	ldr	r3, [pc, #316]	@ (8001e30 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cf8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001cfa:	4b4d      	ldr	r3, [pc, #308]	@ (8001e30 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d028      	beq.n	8001d58 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d06:	4b4a      	ldr	r3, [pc, #296]	@ (8001e30 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	099b      	lsrs	r3, r3, #6
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	623b      	str	r3, [r7, #32]
 8001d10:	627a      	str	r2, [r7, #36]	@ 0x24
 8001d12:	6a3b      	ldr	r3, [r7, #32]
 8001d14:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001d18:	2100      	movs	r1, #0
 8001d1a:	4b47      	ldr	r3, [pc, #284]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d1c:	fb03 f201 	mul.w	r2, r3, r1
 8001d20:	2300      	movs	r3, #0
 8001d22:	fb00 f303 	mul.w	r3, r0, r3
 8001d26:	4413      	add	r3, r2
 8001d28:	4a43      	ldr	r2, [pc, #268]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d2a:	fba0 1202 	umull	r1, r2, r0, r2
 8001d2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d30:	460a      	mov	r2, r1
 8001d32:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001d34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d36:	4413      	add	r3, r2
 8001d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	61bb      	str	r3, [r7, #24]
 8001d40:	61fa      	str	r2, [r7, #28]
 8001d42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d46:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d4a:	f7fe fab1 	bl	80002b0 <__aeabi_uldivmod>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	460b      	mov	r3, r1
 8001d52:	4613      	mov	r3, r2
 8001d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d56:	e053      	b.n	8001e00 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d58:	4b35      	ldr	r3, [pc, #212]	@ (8001e30 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	099b      	lsrs	r3, r3, #6
 8001d5e:	2200      	movs	r2, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	617a      	str	r2, [r7, #20]
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001d6a:	f04f 0b00 	mov.w	fp, #0
 8001d6e:	4652      	mov	r2, sl
 8001d70:	465b      	mov	r3, fp
 8001d72:	f04f 0000 	mov.w	r0, #0
 8001d76:	f04f 0100 	mov.w	r1, #0
 8001d7a:	0159      	lsls	r1, r3, #5
 8001d7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d80:	0150      	lsls	r0, r2, #5
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	ebb2 080a 	subs.w	r8, r2, sl
 8001d8a:	eb63 090b 	sbc.w	r9, r3, fp
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	f04f 0300 	mov.w	r3, #0
 8001d96:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d9a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d9e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001da2:	ebb2 0408 	subs.w	r4, r2, r8
 8001da6:	eb63 0509 	sbc.w	r5, r3, r9
 8001daa:	f04f 0200 	mov.w	r2, #0
 8001dae:	f04f 0300 	mov.w	r3, #0
 8001db2:	00eb      	lsls	r3, r5, #3
 8001db4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001db8:	00e2      	lsls	r2, r4, #3
 8001dba:	4614      	mov	r4, r2
 8001dbc:	461d      	mov	r5, r3
 8001dbe:	eb14 030a 	adds.w	r3, r4, sl
 8001dc2:	603b      	str	r3, [r7, #0]
 8001dc4:	eb45 030b 	adc.w	r3, r5, fp
 8001dc8:	607b      	str	r3, [r7, #4]
 8001dca:	f04f 0200 	mov.w	r2, #0
 8001dce:	f04f 0300 	mov.w	r3, #0
 8001dd2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001dd6:	4629      	mov	r1, r5
 8001dd8:	028b      	lsls	r3, r1, #10
 8001dda:	4621      	mov	r1, r4
 8001ddc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001de0:	4621      	mov	r1, r4
 8001de2:	028a      	lsls	r2, r1, #10
 8001de4:	4610      	mov	r0, r2
 8001de6:	4619      	mov	r1, r3
 8001de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dea:	2200      	movs	r2, #0
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	60fa      	str	r2, [r7, #12]
 8001df0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001df4:	f7fe fa5c 	bl	80002b0 <__aeabi_uldivmod>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001e00:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	0c1b      	lsrs	r3, r3, #16
 8001e06:	f003 0303 	and.w	r3, r3, #3
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001e10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e1a:	e002      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e1c:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3740      	adds	r7, #64	@ 0x40
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e2e:	bf00      	nop
 8001e30:	40023800 	.word	0x40023800
 8001e34:	00f42400 	.word	0x00f42400
 8001e38:	017d7840 	.word	0x017d7840

08001e3c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e40:	4b03      	ldr	r3, [pc, #12]	@ (8001e50 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e42:	681b      	ldr	r3, [r3, #0]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	20000000 	.word	0x20000000

08001e54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e58:	f7ff fff0 	bl	8001e3c <HAL_RCC_GetHCLKFreq>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	0a9b      	lsrs	r3, r3, #10
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	4903      	ldr	r1, [pc, #12]	@ (8001e78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e6a:	5ccb      	ldrb	r3, [r1, r3]
 8001e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40023800 	.word	0x40023800
 8001e78:	08004088 	.word	0x08004088

08001e7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e80:	f7ff ffdc 	bl	8001e3c <HAL_RCC_GetHCLKFreq>
 8001e84:	4602      	mov	r2, r0
 8001e86:	4b05      	ldr	r3, [pc, #20]	@ (8001e9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	0b5b      	lsrs	r3, r3, #13
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	4903      	ldr	r1, [pc, #12]	@ (8001ea0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e92:	5ccb      	ldrb	r3, [r1, r3]
 8001e94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	08004088 	.word	0x08004088

08001ea4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b088      	sub	sp, #32
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0301 	and.w	r3, r3, #1
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d012      	beq.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001ecc:	4b69      	ldr	r3, [pc, #420]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	4a68      	ldr	r2, [pc, #416]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ed2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001ed6:	6093      	str	r3, [r2, #8]
 8001ed8:	4b66      	ldr	r3, [pc, #408]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eda:	689a      	ldr	r2, [r3, #8]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ee0:	4964      	ldr	r1, [pc, #400]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d101      	bne.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d017      	beq.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001efe:	4b5d      	ldr	r3, [pc, #372]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f04:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f0c:	4959      	ldr	r1, [pc, #356]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001f1c:	d101      	bne.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d017      	beq.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f3a:	4b4e      	ldr	r3, [pc, #312]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f40:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f48:	494a      	ldr	r1, [pc, #296]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f58:	d101      	bne.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001f66:	2301      	movs	r3, #1
 8001f68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001f76:	2301      	movs	r3, #1
 8001f78:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0320 	and.w	r3, r3, #32
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f000 808b 	beq.w	800209e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f88:	4b3a      	ldr	r3, [pc, #232]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8c:	4a39      	ldr	r2, [pc, #228]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f94:	4b37      	ldr	r3, [pc, #220]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001fa0:	4b35      	ldr	r3, [pc, #212]	@ (8002078 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a34      	ldr	r2, [pc, #208]	@ (8002078 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001fa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001faa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fac:	f7fe ff82 	bl	8000eb4 <HAL_GetTick>
 8001fb0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb4:	f7fe ff7e 	bl	8000eb4 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b64      	cmp	r3, #100	@ 0x64
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e357      	b.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001fc6:	4b2c      	ldr	r3, [pc, #176]	@ (8002078 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d0f0      	beq.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fd2:	4b28      	ldr	r3, [pc, #160]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fda:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d035      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d02e      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ff0:	4b20      	ldr	r3, [pc, #128]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ff4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ff8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ffe:	4a1d      	ldr	r2, [pc, #116]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002004:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002006:	4b1b      	ldr	r3, [pc, #108]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800200a:	4a1a      	ldr	r2, [pc, #104]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800200c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002010:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002012:	4a18      	ldr	r2, [pc, #96]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002018:	4b16      	ldr	r3, [pc, #88]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800201a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	2b01      	cmp	r3, #1
 8002022:	d114      	bne.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002024:	f7fe ff46 	bl	8000eb4 <HAL_GetTick>
 8002028:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800202a:	e00a      	b.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800202c:	f7fe ff42 	bl	8000eb4 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800203a:	4293      	cmp	r3, r2
 800203c:	d901      	bls.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e319      	b.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002042:	4b0c      	ldr	r3, [pc, #48]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d0ee      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002056:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800205a:	d111      	bne.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800205c:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002068:	4b04      	ldr	r3, [pc, #16]	@ (800207c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800206a:	400b      	ands	r3, r1
 800206c:	4901      	ldr	r1, [pc, #4]	@ (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800206e:	4313      	orrs	r3, r2
 8002070:	608b      	str	r3, [r1, #8]
 8002072:	e00b      	b.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002074:	40023800 	.word	0x40023800
 8002078:	40007000 	.word	0x40007000
 800207c:	0ffffcff 	.word	0x0ffffcff
 8002080:	4baa      	ldr	r3, [pc, #680]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	4aa9      	ldr	r2, [pc, #676]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002086:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800208a:	6093      	str	r3, [r2, #8]
 800208c:	4ba7      	ldr	r3, [pc, #668]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800208e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002094:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002098:	49a4      	ldr	r1, [pc, #656]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800209a:	4313      	orrs	r3, r2
 800209c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0310 	and.w	r3, r3, #16
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d010      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80020aa:	4ba0      	ldr	r3, [pc, #640]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020b0:	4a9e      	ldr	r2, [pc, #632]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020ba:	4b9c      	ldr	r3, [pc, #624]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020c4:	4999      	ldr	r1, [pc, #612]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00a      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020d8:	4b94      	ldr	r3, [pc, #592]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80020e6:	4991      	ldr	r1, [pc, #580]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00a      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80020fa:	4b8c      	ldr	r3, [pc, #560]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002100:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002108:	4988      	ldr	r1, [pc, #544]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800210a:	4313      	orrs	r3, r2
 800210c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d00a      	beq.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800211c:	4b83      	ldr	r3, [pc, #524]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800211e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002122:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800212a:	4980      	ldr	r1, [pc, #512]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800212c:	4313      	orrs	r3, r2
 800212e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00a      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800213e:	4b7b      	ldr	r3, [pc, #492]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002144:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800214c:	4977      	ldr	r1, [pc, #476]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800214e:	4313      	orrs	r3, r2
 8002150:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00a      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002160:	4b72      	ldr	r3, [pc, #456]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002166:	f023 0203 	bic.w	r2, r3, #3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216e:	496f      	ldr	r1, [pc, #444]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002170:	4313      	orrs	r3, r2
 8002172:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00a      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002182:	4b6a      	ldr	r3, [pc, #424]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002188:	f023 020c 	bic.w	r2, r3, #12
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002190:	4966      	ldr	r1, [pc, #408]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002192:	4313      	orrs	r3, r2
 8002194:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00a      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021a4:	4b61      	ldr	r3, [pc, #388]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021aa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b2:	495e      	ldr	r1, [pc, #376]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021c6:	4b59      	ldr	r3, [pc, #356]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021cc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021d4:	4955      	ldr	r1, [pc, #340]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00a      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021e8:	4b50      	ldr	r3, [pc, #320]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f6:	494d      	ldr	r1, [pc, #308]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00a      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800220a:	4b48      	ldr	r3, [pc, #288]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800220c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002210:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002218:	4944      	ldr	r1, [pc, #272]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800221a:	4313      	orrs	r3, r2
 800221c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00a      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800222c:	4b3f      	ldr	r3, [pc, #252]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800222e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002232:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223a:	493c      	ldr	r1, [pc, #240]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800223c:	4313      	orrs	r3, r2
 800223e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00a      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800224e:	4b37      	ldr	r3, [pc, #220]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002254:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800225c:	4933      	ldr	r1, [pc, #204]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800225e:	4313      	orrs	r3, r2
 8002260:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00a      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002270:	4b2e      	ldr	r3, [pc, #184]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002276:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800227e:	492b      	ldr	r1, [pc, #172]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002280:	4313      	orrs	r3, r2
 8002282:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d011      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002292:	4b26      	ldr	r3, [pc, #152]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002298:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80022a0:	4922      	ldr	r1, [pc, #136]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80022ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022b0:	d101      	bne.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80022b2:	2301      	movs	r3, #1
 80022b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80022c2:	2301      	movs	r3, #1
 80022c4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d00a      	beq.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80022d2:	4b16      	ldr	r3, [pc, #88]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022d8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022e0:	4912      	ldr	r1, [pc, #72]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00b      	beq.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80022f4:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022fa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002304:	4909      	ldr	r1, [pc, #36]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002306:	4313      	orrs	r3, r2
 8002308:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d006      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	f000 80d9 	beq.w	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002320:	4b02      	ldr	r3, [pc, #8]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a01      	ldr	r2, [pc, #4]	@ (800232c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002326:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800232a:	e001      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800232c:	40023800 	.word	0x40023800
 8002330:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002332:	f7fe fdbf 	bl	8000eb4 <HAL_GetTick>
 8002336:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002338:	e008      	b.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800233a:	f7fe fdbb 	bl	8000eb4 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b64      	cmp	r3, #100	@ 0x64
 8002346:	d901      	bls.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e194      	b.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800234c:	4b6c      	ldr	r3, [pc, #432]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1f0      	bne.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b00      	cmp	r3, #0
 8002362:	d021      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002368:	2b00      	cmp	r3, #0
 800236a:	d11d      	bne.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800236c:	4b64      	ldr	r3, [pc, #400]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800236e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002372:	0c1b      	lsrs	r3, r3, #16
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800237a:	4b61      	ldr	r3, [pc, #388]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800237c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002380:	0e1b      	lsrs	r3, r3, #24
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	019a      	lsls	r2, r3, #6
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	041b      	lsls	r3, r3, #16
 8002392:	431a      	orrs	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	061b      	lsls	r3, r3, #24
 8002398:	431a      	orrs	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	071b      	lsls	r3, r3, #28
 80023a0:	4957      	ldr	r1, [pc, #348]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d004      	beq.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023bc:	d00a      	beq.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d02e      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023d2:	d129      	bne.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80023d4:	4b4a      	ldr	r3, [pc, #296]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023da:	0c1b      	lsrs	r3, r3, #16
 80023dc:	f003 0303 	and.w	r3, r3, #3
 80023e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80023e2:	4b47      	ldr	r3, [pc, #284]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023e8:	0f1b      	lsrs	r3, r3, #28
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	019a      	lsls	r2, r3, #6
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	041b      	lsls	r3, r3, #16
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	061b      	lsls	r3, r3, #24
 8002402:	431a      	orrs	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	071b      	lsls	r3, r3, #28
 8002408:	493d      	ldr	r1, [pc, #244]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800240a:	4313      	orrs	r3, r2
 800240c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002410:	4b3b      	ldr	r3, [pc, #236]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002412:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002416:	f023 021f 	bic.w	r2, r3, #31
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241e:	3b01      	subs	r3, #1
 8002420:	4937      	ldr	r1, [pc, #220]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002422:	4313      	orrs	r3, r2
 8002424:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d01d      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002434:	4b32      	ldr	r3, [pc, #200]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002436:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800243a:	0e1b      	lsrs	r3, r3, #24
 800243c:	f003 030f 	and.w	r3, r3, #15
 8002440:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002442:	4b2f      	ldr	r3, [pc, #188]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002444:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002448:	0f1b      	lsrs	r3, r3, #28
 800244a:	f003 0307 	and.w	r3, r3, #7
 800244e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	019a      	lsls	r2, r3, #6
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	041b      	lsls	r3, r3, #16
 800245c:	431a      	orrs	r2, r3
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	061b      	lsls	r3, r3, #24
 8002462:	431a      	orrs	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	071b      	lsls	r3, r3, #28
 8002468:	4925      	ldr	r1, [pc, #148]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800246a:	4313      	orrs	r3, r2
 800246c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d011      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	019a      	lsls	r2, r3, #6
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	041b      	lsls	r3, r3, #16
 8002488:	431a      	orrs	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	061b      	lsls	r3, r3, #24
 8002490:	431a      	orrs	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	071b      	lsls	r3, r3, #28
 8002498:	4919      	ldr	r1, [pc, #100]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800249a:	4313      	orrs	r3, r2
 800249c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80024a0:	4b17      	ldr	r3, [pc, #92]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a16      	ldr	r2, [pc, #88]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80024aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024ac:	f7fe fd02 	bl	8000eb4 <HAL_GetTick>
 80024b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024b2:	e008      	b.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80024b4:	f7fe fcfe 	bl	8000eb4 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b64      	cmp	r3, #100	@ 0x64
 80024c0:	d901      	bls.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e0d7      	b.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d0f0      	beq.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	f040 80cd 	bne.w	8002674 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80024da:	4b09      	ldr	r3, [pc, #36]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a08      	ldr	r2, [pc, #32]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024e6:	f7fe fce5 	bl	8000eb4 <HAL_GetTick>
 80024ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024ec:	e00a      	b.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80024ee:	f7fe fce1 	bl	8000eb4 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b64      	cmp	r3, #100	@ 0x64
 80024fa:	d903      	bls.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e0ba      	b.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002500:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002504:	4b5e      	ldr	r3, [pc, #376]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800250c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002510:	d0ed      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002522:	2b00      	cmp	r3, #0
 8002524:	d009      	beq.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800252e:	2b00      	cmp	r3, #0
 8002530:	d02e      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002536:	2b00      	cmp	r3, #0
 8002538:	d12a      	bne.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800253a:	4b51      	ldr	r3, [pc, #324]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800253c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002540:	0c1b      	lsrs	r3, r3, #16
 8002542:	f003 0303 	and.w	r3, r3, #3
 8002546:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002548:	4b4d      	ldr	r3, [pc, #308]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800254a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800254e:	0f1b      	lsrs	r3, r3, #28
 8002550:	f003 0307 	and.w	r3, r3, #7
 8002554:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	019a      	lsls	r2, r3, #6
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	041b      	lsls	r3, r3, #16
 8002560:	431a      	orrs	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	061b      	lsls	r3, r3, #24
 8002568:	431a      	orrs	r2, r3
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	071b      	lsls	r3, r3, #28
 800256e:	4944      	ldr	r1, [pc, #272]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002570:	4313      	orrs	r3, r2
 8002572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002576:	4b42      	ldr	r3, [pc, #264]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002578:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800257c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002584:	3b01      	subs	r3, #1
 8002586:	021b      	lsls	r3, r3, #8
 8002588:	493d      	ldr	r1, [pc, #244]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800258a:	4313      	orrs	r3, r2
 800258c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d022      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80025a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025a4:	d11d      	bne.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80025a6:	4b36      	ldr	r3, [pc, #216]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ac:	0e1b      	lsrs	r3, r3, #24
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80025b4:	4b32      	ldr	r3, [pc, #200]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ba:	0f1b      	lsrs	r3, r3, #28
 80025bc:	f003 0307 	and.w	r3, r3, #7
 80025c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	019a      	lsls	r2, r3, #6
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	041b      	lsls	r3, r3, #16
 80025ce:	431a      	orrs	r2, r3
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	061b      	lsls	r3, r3, #24
 80025d4:	431a      	orrs	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	071b      	lsls	r3, r3, #28
 80025da:	4929      	ldr	r1, [pc, #164]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d028      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80025ee:	4b24      	ldr	r3, [pc, #144]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f4:	0e1b      	lsrs	r3, r3, #24
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80025fc:	4b20      	ldr	r3, [pc, #128]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002602:	0c1b      	lsrs	r3, r3, #16
 8002604:	f003 0303 	and.w	r3, r3, #3
 8002608:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	019a      	lsls	r2, r3, #6
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	041b      	lsls	r3, r3, #16
 8002614:	431a      	orrs	r2, r3
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	061b      	lsls	r3, r3, #24
 800261a:	431a      	orrs	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69db      	ldr	r3, [r3, #28]
 8002620:	071b      	lsls	r3, r3, #28
 8002622:	4917      	ldr	r1, [pc, #92]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002624:	4313      	orrs	r3, r2
 8002626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800262a:	4b15      	ldr	r3, [pc, #84]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800262c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002630:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002638:	4911      	ldr	r1, [pc, #68]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800263a:	4313      	orrs	r3, r2
 800263c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002640:	4b0f      	ldr	r3, [pc, #60]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a0e      	ldr	r2, [pc, #56]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002646:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800264a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800264c:	f7fe fc32 	bl	8000eb4 <HAL_GetTick>
 8002650:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002654:	f7fe fc2e 	bl	8000eb4 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b64      	cmp	r3, #100	@ 0x64
 8002660:	d901      	bls.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e007      	b.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002666:	4b06      	ldr	r3, [pc, #24]	@ (8002680 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800266e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002672:	d1ef      	bne.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3720      	adds	r7, #32
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40023800 	.word	0x40023800

08002684 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e040      	b.n	8002718 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800269a:	2b00      	cmp	r3, #0
 800269c:	d106      	bne.n	80026ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7fe fa0a 	bl	8000ac0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2224      	movs	r2, #36	@ 0x24
 80026b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 0201 	bic.w	r2, r2, #1
 80026c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d002      	beq.n	80026d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 fa8c 	bl	8002be8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f000 f825 	bl	8002720 <UART_SetConfig>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d101      	bne.n	80026e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e01b      	b.n	8002718 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	685a      	ldr	r2, [r3, #4]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80026ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689a      	ldr	r2, [r3, #8]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80026fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 fb0b 	bl	8002d2c <UART_CheckIdleState>
 8002716:	4603      	mov	r3, r0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002728:	2300      	movs	r3, #0
 800272a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	691b      	ldr	r3, [r3, #16]
 8002734:	431a      	orrs	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	431a      	orrs	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	4313      	orrs	r3, r2
 8002742:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	4ba6      	ldr	r3, [pc, #664]	@ (80029e4 <UART_SetConfig+0x2c4>)
 800274c:	4013      	ands	r3, r2
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6812      	ldr	r2, [r2, #0]
 8002752:	6979      	ldr	r1, [r7, #20]
 8002754:	430b      	orrs	r3, r1
 8002756:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a1b      	ldr	r3, [r3, #32]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	4313      	orrs	r3, r2
 800277c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	430a      	orrs	r2, r1
 8002790:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a94      	ldr	r2, [pc, #592]	@ (80029e8 <UART_SetConfig+0x2c8>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d120      	bne.n	80027de <UART_SetConfig+0xbe>
 800279c:	4b93      	ldr	r3, [pc, #588]	@ (80029ec <UART_SetConfig+0x2cc>)
 800279e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a2:	f003 0303 	and.w	r3, r3, #3
 80027a6:	2b03      	cmp	r3, #3
 80027a8:	d816      	bhi.n	80027d8 <UART_SetConfig+0xb8>
 80027aa:	a201      	add	r2, pc, #4	@ (adr r2, 80027b0 <UART_SetConfig+0x90>)
 80027ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b0:	080027c1 	.word	0x080027c1
 80027b4:	080027cd 	.word	0x080027cd
 80027b8:	080027c7 	.word	0x080027c7
 80027bc:	080027d3 	.word	0x080027d3
 80027c0:	2301      	movs	r3, #1
 80027c2:	77fb      	strb	r3, [r7, #31]
 80027c4:	e150      	b.n	8002a68 <UART_SetConfig+0x348>
 80027c6:	2302      	movs	r3, #2
 80027c8:	77fb      	strb	r3, [r7, #31]
 80027ca:	e14d      	b.n	8002a68 <UART_SetConfig+0x348>
 80027cc:	2304      	movs	r3, #4
 80027ce:	77fb      	strb	r3, [r7, #31]
 80027d0:	e14a      	b.n	8002a68 <UART_SetConfig+0x348>
 80027d2:	2308      	movs	r3, #8
 80027d4:	77fb      	strb	r3, [r7, #31]
 80027d6:	e147      	b.n	8002a68 <UART_SetConfig+0x348>
 80027d8:	2310      	movs	r3, #16
 80027da:	77fb      	strb	r3, [r7, #31]
 80027dc:	e144      	b.n	8002a68 <UART_SetConfig+0x348>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a83      	ldr	r2, [pc, #524]	@ (80029f0 <UART_SetConfig+0x2d0>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d132      	bne.n	800284e <UART_SetConfig+0x12e>
 80027e8:	4b80      	ldr	r3, [pc, #512]	@ (80029ec <UART_SetConfig+0x2cc>)
 80027ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ee:	f003 030c 	and.w	r3, r3, #12
 80027f2:	2b0c      	cmp	r3, #12
 80027f4:	d828      	bhi.n	8002848 <UART_SetConfig+0x128>
 80027f6:	a201      	add	r2, pc, #4	@ (adr r2, 80027fc <UART_SetConfig+0xdc>)
 80027f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027fc:	08002831 	.word	0x08002831
 8002800:	08002849 	.word	0x08002849
 8002804:	08002849 	.word	0x08002849
 8002808:	08002849 	.word	0x08002849
 800280c:	0800283d 	.word	0x0800283d
 8002810:	08002849 	.word	0x08002849
 8002814:	08002849 	.word	0x08002849
 8002818:	08002849 	.word	0x08002849
 800281c:	08002837 	.word	0x08002837
 8002820:	08002849 	.word	0x08002849
 8002824:	08002849 	.word	0x08002849
 8002828:	08002849 	.word	0x08002849
 800282c:	08002843 	.word	0x08002843
 8002830:	2300      	movs	r3, #0
 8002832:	77fb      	strb	r3, [r7, #31]
 8002834:	e118      	b.n	8002a68 <UART_SetConfig+0x348>
 8002836:	2302      	movs	r3, #2
 8002838:	77fb      	strb	r3, [r7, #31]
 800283a:	e115      	b.n	8002a68 <UART_SetConfig+0x348>
 800283c:	2304      	movs	r3, #4
 800283e:	77fb      	strb	r3, [r7, #31]
 8002840:	e112      	b.n	8002a68 <UART_SetConfig+0x348>
 8002842:	2308      	movs	r3, #8
 8002844:	77fb      	strb	r3, [r7, #31]
 8002846:	e10f      	b.n	8002a68 <UART_SetConfig+0x348>
 8002848:	2310      	movs	r3, #16
 800284a:	77fb      	strb	r3, [r7, #31]
 800284c:	e10c      	b.n	8002a68 <UART_SetConfig+0x348>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a68      	ldr	r2, [pc, #416]	@ (80029f4 <UART_SetConfig+0x2d4>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d120      	bne.n	800289a <UART_SetConfig+0x17a>
 8002858:	4b64      	ldr	r3, [pc, #400]	@ (80029ec <UART_SetConfig+0x2cc>)
 800285a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800285e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002862:	2b30      	cmp	r3, #48	@ 0x30
 8002864:	d013      	beq.n	800288e <UART_SetConfig+0x16e>
 8002866:	2b30      	cmp	r3, #48	@ 0x30
 8002868:	d814      	bhi.n	8002894 <UART_SetConfig+0x174>
 800286a:	2b20      	cmp	r3, #32
 800286c:	d009      	beq.n	8002882 <UART_SetConfig+0x162>
 800286e:	2b20      	cmp	r3, #32
 8002870:	d810      	bhi.n	8002894 <UART_SetConfig+0x174>
 8002872:	2b00      	cmp	r3, #0
 8002874:	d002      	beq.n	800287c <UART_SetConfig+0x15c>
 8002876:	2b10      	cmp	r3, #16
 8002878:	d006      	beq.n	8002888 <UART_SetConfig+0x168>
 800287a:	e00b      	b.n	8002894 <UART_SetConfig+0x174>
 800287c:	2300      	movs	r3, #0
 800287e:	77fb      	strb	r3, [r7, #31]
 8002880:	e0f2      	b.n	8002a68 <UART_SetConfig+0x348>
 8002882:	2302      	movs	r3, #2
 8002884:	77fb      	strb	r3, [r7, #31]
 8002886:	e0ef      	b.n	8002a68 <UART_SetConfig+0x348>
 8002888:	2304      	movs	r3, #4
 800288a:	77fb      	strb	r3, [r7, #31]
 800288c:	e0ec      	b.n	8002a68 <UART_SetConfig+0x348>
 800288e:	2308      	movs	r3, #8
 8002890:	77fb      	strb	r3, [r7, #31]
 8002892:	e0e9      	b.n	8002a68 <UART_SetConfig+0x348>
 8002894:	2310      	movs	r3, #16
 8002896:	77fb      	strb	r3, [r7, #31]
 8002898:	e0e6      	b.n	8002a68 <UART_SetConfig+0x348>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a56      	ldr	r2, [pc, #344]	@ (80029f8 <UART_SetConfig+0x2d8>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d120      	bne.n	80028e6 <UART_SetConfig+0x1c6>
 80028a4:	4b51      	ldr	r3, [pc, #324]	@ (80029ec <UART_SetConfig+0x2cc>)
 80028a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80028ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80028b0:	d013      	beq.n	80028da <UART_SetConfig+0x1ba>
 80028b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80028b4:	d814      	bhi.n	80028e0 <UART_SetConfig+0x1c0>
 80028b6:	2b80      	cmp	r3, #128	@ 0x80
 80028b8:	d009      	beq.n	80028ce <UART_SetConfig+0x1ae>
 80028ba:	2b80      	cmp	r3, #128	@ 0x80
 80028bc:	d810      	bhi.n	80028e0 <UART_SetConfig+0x1c0>
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d002      	beq.n	80028c8 <UART_SetConfig+0x1a8>
 80028c2:	2b40      	cmp	r3, #64	@ 0x40
 80028c4:	d006      	beq.n	80028d4 <UART_SetConfig+0x1b4>
 80028c6:	e00b      	b.n	80028e0 <UART_SetConfig+0x1c0>
 80028c8:	2300      	movs	r3, #0
 80028ca:	77fb      	strb	r3, [r7, #31]
 80028cc:	e0cc      	b.n	8002a68 <UART_SetConfig+0x348>
 80028ce:	2302      	movs	r3, #2
 80028d0:	77fb      	strb	r3, [r7, #31]
 80028d2:	e0c9      	b.n	8002a68 <UART_SetConfig+0x348>
 80028d4:	2304      	movs	r3, #4
 80028d6:	77fb      	strb	r3, [r7, #31]
 80028d8:	e0c6      	b.n	8002a68 <UART_SetConfig+0x348>
 80028da:	2308      	movs	r3, #8
 80028dc:	77fb      	strb	r3, [r7, #31]
 80028de:	e0c3      	b.n	8002a68 <UART_SetConfig+0x348>
 80028e0:	2310      	movs	r3, #16
 80028e2:	77fb      	strb	r3, [r7, #31]
 80028e4:	e0c0      	b.n	8002a68 <UART_SetConfig+0x348>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a44      	ldr	r2, [pc, #272]	@ (80029fc <UART_SetConfig+0x2dc>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d125      	bne.n	800293c <UART_SetConfig+0x21c>
 80028f0:	4b3e      	ldr	r3, [pc, #248]	@ (80029ec <UART_SetConfig+0x2cc>)
 80028f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80028fe:	d017      	beq.n	8002930 <UART_SetConfig+0x210>
 8002900:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002904:	d817      	bhi.n	8002936 <UART_SetConfig+0x216>
 8002906:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800290a:	d00b      	beq.n	8002924 <UART_SetConfig+0x204>
 800290c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002910:	d811      	bhi.n	8002936 <UART_SetConfig+0x216>
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <UART_SetConfig+0x1fe>
 8002916:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800291a:	d006      	beq.n	800292a <UART_SetConfig+0x20a>
 800291c:	e00b      	b.n	8002936 <UART_SetConfig+0x216>
 800291e:	2300      	movs	r3, #0
 8002920:	77fb      	strb	r3, [r7, #31]
 8002922:	e0a1      	b.n	8002a68 <UART_SetConfig+0x348>
 8002924:	2302      	movs	r3, #2
 8002926:	77fb      	strb	r3, [r7, #31]
 8002928:	e09e      	b.n	8002a68 <UART_SetConfig+0x348>
 800292a:	2304      	movs	r3, #4
 800292c:	77fb      	strb	r3, [r7, #31]
 800292e:	e09b      	b.n	8002a68 <UART_SetConfig+0x348>
 8002930:	2308      	movs	r3, #8
 8002932:	77fb      	strb	r3, [r7, #31]
 8002934:	e098      	b.n	8002a68 <UART_SetConfig+0x348>
 8002936:	2310      	movs	r3, #16
 8002938:	77fb      	strb	r3, [r7, #31]
 800293a:	e095      	b.n	8002a68 <UART_SetConfig+0x348>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a2f      	ldr	r2, [pc, #188]	@ (8002a00 <UART_SetConfig+0x2e0>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d125      	bne.n	8002992 <UART_SetConfig+0x272>
 8002946:	4b29      	ldr	r3, [pc, #164]	@ (80029ec <UART_SetConfig+0x2cc>)
 8002948:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800294c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002950:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002954:	d017      	beq.n	8002986 <UART_SetConfig+0x266>
 8002956:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800295a:	d817      	bhi.n	800298c <UART_SetConfig+0x26c>
 800295c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002960:	d00b      	beq.n	800297a <UART_SetConfig+0x25a>
 8002962:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002966:	d811      	bhi.n	800298c <UART_SetConfig+0x26c>
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <UART_SetConfig+0x254>
 800296c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002970:	d006      	beq.n	8002980 <UART_SetConfig+0x260>
 8002972:	e00b      	b.n	800298c <UART_SetConfig+0x26c>
 8002974:	2301      	movs	r3, #1
 8002976:	77fb      	strb	r3, [r7, #31]
 8002978:	e076      	b.n	8002a68 <UART_SetConfig+0x348>
 800297a:	2302      	movs	r3, #2
 800297c:	77fb      	strb	r3, [r7, #31]
 800297e:	e073      	b.n	8002a68 <UART_SetConfig+0x348>
 8002980:	2304      	movs	r3, #4
 8002982:	77fb      	strb	r3, [r7, #31]
 8002984:	e070      	b.n	8002a68 <UART_SetConfig+0x348>
 8002986:	2308      	movs	r3, #8
 8002988:	77fb      	strb	r3, [r7, #31]
 800298a:	e06d      	b.n	8002a68 <UART_SetConfig+0x348>
 800298c:	2310      	movs	r3, #16
 800298e:	77fb      	strb	r3, [r7, #31]
 8002990:	e06a      	b.n	8002a68 <UART_SetConfig+0x348>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a1b      	ldr	r2, [pc, #108]	@ (8002a04 <UART_SetConfig+0x2e4>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d138      	bne.n	8002a0e <UART_SetConfig+0x2ee>
 800299c:	4b13      	ldr	r3, [pc, #76]	@ (80029ec <UART_SetConfig+0x2cc>)
 800299e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029a2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80029a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029aa:	d017      	beq.n	80029dc <UART_SetConfig+0x2bc>
 80029ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029b0:	d82a      	bhi.n	8002a08 <UART_SetConfig+0x2e8>
 80029b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029b6:	d00b      	beq.n	80029d0 <UART_SetConfig+0x2b0>
 80029b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029bc:	d824      	bhi.n	8002a08 <UART_SetConfig+0x2e8>
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <UART_SetConfig+0x2aa>
 80029c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029c6:	d006      	beq.n	80029d6 <UART_SetConfig+0x2b6>
 80029c8:	e01e      	b.n	8002a08 <UART_SetConfig+0x2e8>
 80029ca:	2300      	movs	r3, #0
 80029cc:	77fb      	strb	r3, [r7, #31]
 80029ce:	e04b      	b.n	8002a68 <UART_SetConfig+0x348>
 80029d0:	2302      	movs	r3, #2
 80029d2:	77fb      	strb	r3, [r7, #31]
 80029d4:	e048      	b.n	8002a68 <UART_SetConfig+0x348>
 80029d6:	2304      	movs	r3, #4
 80029d8:	77fb      	strb	r3, [r7, #31]
 80029da:	e045      	b.n	8002a68 <UART_SetConfig+0x348>
 80029dc:	2308      	movs	r3, #8
 80029de:	77fb      	strb	r3, [r7, #31]
 80029e0:	e042      	b.n	8002a68 <UART_SetConfig+0x348>
 80029e2:	bf00      	nop
 80029e4:	efff69f3 	.word	0xefff69f3
 80029e8:	40011000 	.word	0x40011000
 80029ec:	40023800 	.word	0x40023800
 80029f0:	40004400 	.word	0x40004400
 80029f4:	40004800 	.word	0x40004800
 80029f8:	40004c00 	.word	0x40004c00
 80029fc:	40005000 	.word	0x40005000
 8002a00:	40011400 	.word	0x40011400
 8002a04:	40007800 	.word	0x40007800
 8002a08:	2310      	movs	r3, #16
 8002a0a:	77fb      	strb	r3, [r7, #31]
 8002a0c:	e02c      	b.n	8002a68 <UART_SetConfig+0x348>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a72      	ldr	r2, [pc, #456]	@ (8002bdc <UART_SetConfig+0x4bc>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d125      	bne.n	8002a64 <UART_SetConfig+0x344>
 8002a18:	4b71      	ldr	r3, [pc, #452]	@ (8002be0 <UART_SetConfig+0x4c0>)
 8002a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a1e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002a22:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002a26:	d017      	beq.n	8002a58 <UART_SetConfig+0x338>
 8002a28:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002a2c:	d817      	bhi.n	8002a5e <UART_SetConfig+0x33e>
 8002a2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a32:	d00b      	beq.n	8002a4c <UART_SetConfig+0x32c>
 8002a34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a38:	d811      	bhi.n	8002a5e <UART_SetConfig+0x33e>
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d003      	beq.n	8002a46 <UART_SetConfig+0x326>
 8002a3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a42:	d006      	beq.n	8002a52 <UART_SetConfig+0x332>
 8002a44:	e00b      	b.n	8002a5e <UART_SetConfig+0x33e>
 8002a46:	2300      	movs	r3, #0
 8002a48:	77fb      	strb	r3, [r7, #31]
 8002a4a:	e00d      	b.n	8002a68 <UART_SetConfig+0x348>
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	77fb      	strb	r3, [r7, #31]
 8002a50:	e00a      	b.n	8002a68 <UART_SetConfig+0x348>
 8002a52:	2304      	movs	r3, #4
 8002a54:	77fb      	strb	r3, [r7, #31]
 8002a56:	e007      	b.n	8002a68 <UART_SetConfig+0x348>
 8002a58:	2308      	movs	r3, #8
 8002a5a:	77fb      	strb	r3, [r7, #31]
 8002a5c:	e004      	b.n	8002a68 <UART_SetConfig+0x348>
 8002a5e:	2310      	movs	r3, #16
 8002a60:	77fb      	strb	r3, [r7, #31]
 8002a62:	e001      	b.n	8002a68 <UART_SetConfig+0x348>
 8002a64:	2310      	movs	r3, #16
 8002a66:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	69db      	ldr	r3, [r3, #28]
 8002a6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a70:	d15b      	bne.n	8002b2a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8002a72:	7ffb      	ldrb	r3, [r7, #31]
 8002a74:	2b08      	cmp	r3, #8
 8002a76:	d828      	bhi.n	8002aca <UART_SetConfig+0x3aa>
 8002a78:	a201      	add	r2, pc, #4	@ (adr r2, 8002a80 <UART_SetConfig+0x360>)
 8002a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7e:	bf00      	nop
 8002a80:	08002aa5 	.word	0x08002aa5
 8002a84:	08002aad 	.word	0x08002aad
 8002a88:	08002ab5 	.word	0x08002ab5
 8002a8c:	08002acb 	.word	0x08002acb
 8002a90:	08002abb 	.word	0x08002abb
 8002a94:	08002acb 	.word	0x08002acb
 8002a98:	08002acb 	.word	0x08002acb
 8002a9c:	08002acb 	.word	0x08002acb
 8002aa0:	08002ac3 	.word	0x08002ac3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002aa4:	f7ff f9d6 	bl	8001e54 <HAL_RCC_GetPCLK1Freq>
 8002aa8:	61b8      	str	r0, [r7, #24]
        break;
 8002aaa:	e013      	b.n	8002ad4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002aac:	f7ff f9e6 	bl	8001e7c <HAL_RCC_GetPCLK2Freq>
 8002ab0:	61b8      	str	r0, [r7, #24]
        break;
 8002ab2:	e00f      	b.n	8002ad4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ab4:	4b4b      	ldr	r3, [pc, #300]	@ (8002be4 <UART_SetConfig+0x4c4>)
 8002ab6:	61bb      	str	r3, [r7, #24]
        break;
 8002ab8:	e00c      	b.n	8002ad4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002aba:	f7ff f8f9 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8002abe:	61b8      	str	r0, [r7, #24]
        break;
 8002ac0:	e008      	b.n	8002ad4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ac2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ac6:	61bb      	str	r3, [r7, #24]
        break;
 8002ac8:	e004      	b.n	8002ad4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	77bb      	strb	r3, [r7, #30]
        break;
 8002ad2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d074      	beq.n	8002bc4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	005a      	lsls	r2, r3, #1
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	085b      	lsrs	r3, r3, #1
 8002ae4:	441a      	add	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	2b0f      	cmp	r3, #15
 8002af4:	d916      	bls.n	8002b24 <UART_SetConfig+0x404>
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002afc:	d212      	bcs.n	8002b24 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	f023 030f 	bic.w	r3, r3, #15
 8002b06:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	085b      	lsrs	r3, r3, #1
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	b29a      	uxth	r2, r3
 8002b14:	89fb      	ldrh	r3, [r7, #14]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	89fa      	ldrh	r2, [r7, #14]
 8002b20:	60da      	str	r2, [r3, #12]
 8002b22:	e04f      	b.n	8002bc4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	77bb      	strb	r3, [r7, #30]
 8002b28:	e04c      	b.n	8002bc4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002b2a:	7ffb      	ldrb	r3, [r7, #31]
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d828      	bhi.n	8002b82 <UART_SetConfig+0x462>
 8002b30:	a201      	add	r2, pc, #4	@ (adr r2, 8002b38 <UART_SetConfig+0x418>)
 8002b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b36:	bf00      	nop
 8002b38:	08002b5d 	.word	0x08002b5d
 8002b3c:	08002b65 	.word	0x08002b65
 8002b40:	08002b6d 	.word	0x08002b6d
 8002b44:	08002b83 	.word	0x08002b83
 8002b48:	08002b73 	.word	0x08002b73
 8002b4c:	08002b83 	.word	0x08002b83
 8002b50:	08002b83 	.word	0x08002b83
 8002b54:	08002b83 	.word	0x08002b83
 8002b58:	08002b7b 	.word	0x08002b7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b5c:	f7ff f97a 	bl	8001e54 <HAL_RCC_GetPCLK1Freq>
 8002b60:	61b8      	str	r0, [r7, #24]
        break;
 8002b62:	e013      	b.n	8002b8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b64:	f7ff f98a 	bl	8001e7c <HAL_RCC_GetPCLK2Freq>
 8002b68:	61b8      	str	r0, [r7, #24]
        break;
 8002b6a:	e00f      	b.n	8002b8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002be4 <UART_SetConfig+0x4c4>)
 8002b6e:	61bb      	str	r3, [r7, #24]
        break;
 8002b70:	e00c      	b.n	8002b8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b72:	f7ff f89d 	bl	8001cb0 <HAL_RCC_GetSysClockFreq>
 8002b76:	61b8      	str	r0, [r7, #24]
        break;
 8002b78:	e008      	b.n	8002b8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b7e:	61bb      	str	r3, [r7, #24]
        break;
 8002b80:	e004      	b.n	8002b8c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8002b82:	2300      	movs	r3, #0
 8002b84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	77bb      	strb	r3, [r7, #30]
        break;
 8002b8a:	bf00      	nop
    }

    if (pclk != 0U)
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d018      	beq.n	8002bc4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	085a      	lsrs	r2, r3, #1
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	441a      	add	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	2b0f      	cmp	r3, #15
 8002baa:	d909      	bls.n	8002bc0 <UART_SetConfig+0x4a0>
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bb2:	d205      	bcs.n	8002bc0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	60da      	str	r2, [r3, #12]
 8002bbe:	e001      	b.n	8002bc4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002bd0:	7fbb      	ldrb	r3, [r7, #30]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3720      	adds	r7, #32
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40007c00 	.word	0x40007c00
 8002be0:	40023800 	.word	0x40023800
 8002be4:	00f42400 	.word	0x00f42400

08002be8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf4:	f003 0308 	and.w	r3, r3, #8
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00a      	beq.n	8002c12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00a      	beq.n	8002c34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00a      	beq.n	8002c56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00a      	beq.n	8002c78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	430a      	orrs	r2, r1
 8002c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7c:	f003 0310 	and.w	r3, r3, #16
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00a      	beq.n	8002c9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9e:	f003 0320 	and.w	r3, r3, #32
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d00a      	beq.n	8002cbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d01a      	beq.n	8002cfe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ce6:	d10a      	bne.n	8002cfe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00a      	beq.n	8002d20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	605a      	str	r2, [r3, #4]
  }
}
 8002d20:	bf00      	nop
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b08c      	sub	sp, #48	@ 0x30
 8002d30:	af02      	add	r7, sp, #8
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002d3c:	f7fe f8ba 	bl	8000eb4 <HAL_GetTick>
 8002d40:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0308 	and.w	r3, r3, #8
 8002d4c:	2b08      	cmp	r3, #8
 8002d4e:	d12e      	bne.n	8002dae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002d54:	9300      	str	r3, [sp, #0]
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 f83b 	bl	8002dda <UART_WaitOnFlagUntilTimeout>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d021      	beq.n	8002dae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	e853 3f00 	ldrex	r3, [r3]
 8002d76:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d7e:	623b      	str	r3, [r7, #32]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	461a      	mov	r2, r3
 8002d86:	6a3b      	ldr	r3, [r7, #32]
 8002d88:	61fb      	str	r3, [r7, #28]
 8002d8a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d8c:	69b9      	ldr	r1, [r7, #24]
 8002d8e:	69fa      	ldr	r2, [r7, #28]
 8002d90:	e841 2300 	strex	r3, r2, [r1]
 8002d94:	617b      	str	r3, [r7, #20]
   return(result);
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1e6      	bne.n	8002d6a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e011      	b.n	8002dd2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2220      	movs	r2, #32
 8002db2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2220      	movs	r2, #32
 8002db8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3728      	adds	r7, #40	@ 0x28
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b084      	sub	sp, #16
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	60f8      	str	r0, [r7, #12]
 8002de2:	60b9      	str	r1, [r7, #8]
 8002de4:	603b      	str	r3, [r7, #0]
 8002de6:	4613      	mov	r3, r2
 8002de8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dea:	e04f      	b.n	8002e8c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df2:	d04b      	beq.n	8002e8c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002df4:	f7fe f85e 	bl	8000eb4 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d302      	bcc.n	8002e0a <UART_WaitOnFlagUntilTimeout+0x30>
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e04e      	b.n	8002eac <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d037      	beq.n	8002e8c <UART_WaitOnFlagUntilTimeout+0xb2>
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	2b80      	cmp	r3, #128	@ 0x80
 8002e20:	d034      	beq.n	8002e8c <UART_WaitOnFlagUntilTimeout+0xb2>
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	2b40      	cmp	r3, #64	@ 0x40
 8002e26:	d031      	beq.n	8002e8c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b08      	cmp	r3, #8
 8002e34:	d110      	bne.n	8002e58 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2208      	movs	r2, #8
 8002e3c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 f838 	bl	8002eb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2208      	movs	r2, #8
 8002e48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e029      	b.n	8002eac <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e66:	d111      	bne.n	8002e8c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e70:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f000 f81e 	bl	8002eb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e00f      	b.n	8002eac <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	69da      	ldr	r2, [r3, #28]
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	4013      	ands	r3, r2
 8002e96:	68ba      	ldr	r2, [r7, #8]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	bf0c      	ite	eq
 8002e9c:	2301      	moveq	r3, #1
 8002e9e:	2300      	movne	r3, #0
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	79fb      	ldrb	r3, [r7, #7]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d0a0      	beq.n	8002dec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b095      	sub	sp, #84	@ 0x54
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec4:	e853 3f00 	ldrex	r3, [r3]
 8002ec8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ecc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002eda:	643b      	str	r3, [r7, #64]	@ 0x40
 8002edc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ede:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ee0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ee2:	e841 2300 	strex	r3, r2, [r1]
 8002ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1e6      	bne.n	8002ebc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	3308      	adds	r3, #8
 8002ef4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef6:	6a3b      	ldr	r3, [r7, #32]
 8002ef8:	e853 3f00 	ldrex	r3, [r3]
 8002efc:	61fb      	str	r3, [r7, #28]
   return(result);
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	f023 0301 	bic.w	r3, r3, #1
 8002f04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	3308      	adds	r3, #8
 8002f0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f16:	e841 2300 	strex	r3, r2, [r1]
 8002f1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1e5      	bne.n	8002eee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d118      	bne.n	8002f5c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	e853 3f00 	ldrex	r3, [r3]
 8002f36:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	f023 0310 	bic.w	r3, r3, #16
 8002f3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f48:	61bb      	str	r3, [r7, #24]
 8002f4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f4c:	6979      	ldr	r1, [r7, #20]
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	e841 2300 	strex	r3, r2, [r1]
 8002f54:	613b      	str	r3, [r7, #16]
   return(result);
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1e6      	bne.n	8002f2a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002f70:	bf00      	nop
 8002f72:	3754      	adds	r7, #84	@ 0x54
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <std>:
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	b510      	push	{r4, lr}
 8002f80:	4604      	mov	r4, r0
 8002f82:	e9c0 3300 	strd	r3, r3, [r0]
 8002f86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f8a:	6083      	str	r3, [r0, #8]
 8002f8c:	8181      	strh	r1, [r0, #12]
 8002f8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002f90:	81c2      	strh	r2, [r0, #14]
 8002f92:	6183      	str	r3, [r0, #24]
 8002f94:	4619      	mov	r1, r3
 8002f96:	2208      	movs	r2, #8
 8002f98:	305c      	adds	r0, #92	@ 0x5c
 8002f9a:	f000 f9f9 	bl	8003390 <memset>
 8002f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd4 <std+0x58>)
 8002fa0:	6263      	str	r3, [r4, #36]	@ 0x24
 8002fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd8 <std+0x5c>)
 8002fa4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8002fdc <std+0x60>)
 8002fa8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002faa:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe0 <std+0x64>)
 8002fac:	6323      	str	r3, [r4, #48]	@ 0x30
 8002fae:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe4 <std+0x68>)
 8002fb0:	6224      	str	r4, [r4, #32]
 8002fb2:	429c      	cmp	r4, r3
 8002fb4:	d006      	beq.n	8002fc4 <std+0x48>
 8002fb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002fba:	4294      	cmp	r4, r2
 8002fbc:	d002      	beq.n	8002fc4 <std+0x48>
 8002fbe:	33d0      	adds	r3, #208	@ 0xd0
 8002fc0:	429c      	cmp	r4, r3
 8002fc2:	d105      	bne.n	8002fd0 <std+0x54>
 8002fc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fcc:	f000 ba58 	b.w	8003480 <__retarget_lock_init_recursive>
 8002fd0:	bd10      	pop	{r4, pc}
 8002fd2:	bf00      	nop
 8002fd4:	080031e1 	.word	0x080031e1
 8002fd8:	08003203 	.word	0x08003203
 8002fdc:	0800323b 	.word	0x0800323b
 8002fe0:	0800325f 	.word	0x0800325f
 8002fe4:	20000114 	.word	0x20000114

08002fe8 <stdio_exit_handler>:
 8002fe8:	4a02      	ldr	r2, [pc, #8]	@ (8002ff4 <stdio_exit_handler+0xc>)
 8002fea:	4903      	ldr	r1, [pc, #12]	@ (8002ff8 <stdio_exit_handler+0x10>)
 8002fec:	4803      	ldr	r0, [pc, #12]	@ (8002ffc <stdio_exit_handler+0x14>)
 8002fee:	f000 b869 	b.w	80030c4 <_fwalk_sglue>
 8002ff2:	bf00      	nop
 8002ff4:	2000000c 	.word	0x2000000c
 8002ff8:	08003d1d 	.word	0x08003d1d
 8002ffc:	2000001c 	.word	0x2000001c

08003000 <cleanup_stdio>:
 8003000:	6841      	ldr	r1, [r0, #4]
 8003002:	4b0c      	ldr	r3, [pc, #48]	@ (8003034 <cleanup_stdio+0x34>)
 8003004:	4299      	cmp	r1, r3
 8003006:	b510      	push	{r4, lr}
 8003008:	4604      	mov	r4, r0
 800300a:	d001      	beq.n	8003010 <cleanup_stdio+0x10>
 800300c:	f000 fe86 	bl	8003d1c <_fflush_r>
 8003010:	68a1      	ldr	r1, [r4, #8]
 8003012:	4b09      	ldr	r3, [pc, #36]	@ (8003038 <cleanup_stdio+0x38>)
 8003014:	4299      	cmp	r1, r3
 8003016:	d002      	beq.n	800301e <cleanup_stdio+0x1e>
 8003018:	4620      	mov	r0, r4
 800301a:	f000 fe7f 	bl	8003d1c <_fflush_r>
 800301e:	68e1      	ldr	r1, [r4, #12]
 8003020:	4b06      	ldr	r3, [pc, #24]	@ (800303c <cleanup_stdio+0x3c>)
 8003022:	4299      	cmp	r1, r3
 8003024:	d004      	beq.n	8003030 <cleanup_stdio+0x30>
 8003026:	4620      	mov	r0, r4
 8003028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800302c:	f000 be76 	b.w	8003d1c <_fflush_r>
 8003030:	bd10      	pop	{r4, pc}
 8003032:	bf00      	nop
 8003034:	20000114 	.word	0x20000114
 8003038:	2000017c 	.word	0x2000017c
 800303c:	200001e4 	.word	0x200001e4

08003040 <global_stdio_init.part.0>:
 8003040:	b510      	push	{r4, lr}
 8003042:	4b0b      	ldr	r3, [pc, #44]	@ (8003070 <global_stdio_init.part.0+0x30>)
 8003044:	4c0b      	ldr	r4, [pc, #44]	@ (8003074 <global_stdio_init.part.0+0x34>)
 8003046:	4a0c      	ldr	r2, [pc, #48]	@ (8003078 <global_stdio_init.part.0+0x38>)
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	4620      	mov	r0, r4
 800304c:	2200      	movs	r2, #0
 800304e:	2104      	movs	r1, #4
 8003050:	f7ff ff94 	bl	8002f7c <std>
 8003054:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003058:	2201      	movs	r2, #1
 800305a:	2109      	movs	r1, #9
 800305c:	f7ff ff8e 	bl	8002f7c <std>
 8003060:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003064:	2202      	movs	r2, #2
 8003066:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800306a:	2112      	movs	r1, #18
 800306c:	f7ff bf86 	b.w	8002f7c <std>
 8003070:	2000024c 	.word	0x2000024c
 8003074:	20000114 	.word	0x20000114
 8003078:	08002fe9 	.word	0x08002fe9

0800307c <__sfp_lock_acquire>:
 800307c:	4801      	ldr	r0, [pc, #4]	@ (8003084 <__sfp_lock_acquire+0x8>)
 800307e:	f000 ba00 	b.w	8003482 <__retarget_lock_acquire_recursive>
 8003082:	bf00      	nop
 8003084:	20000255 	.word	0x20000255

08003088 <__sfp_lock_release>:
 8003088:	4801      	ldr	r0, [pc, #4]	@ (8003090 <__sfp_lock_release+0x8>)
 800308a:	f000 b9fb 	b.w	8003484 <__retarget_lock_release_recursive>
 800308e:	bf00      	nop
 8003090:	20000255 	.word	0x20000255

08003094 <__sinit>:
 8003094:	b510      	push	{r4, lr}
 8003096:	4604      	mov	r4, r0
 8003098:	f7ff fff0 	bl	800307c <__sfp_lock_acquire>
 800309c:	6a23      	ldr	r3, [r4, #32]
 800309e:	b11b      	cbz	r3, 80030a8 <__sinit+0x14>
 80030a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030a4:	f7ff bff0 	b.w	8003088 <__sfp_lock_release>
 80030a8:	4b04      	ldr	r3, [pc, #16]	@ (80030bc <__sinit+0x28>)
 80030aa:	6223      	str	r3, [r4, #32]
 80030ac:	4b04      	ldr	r3, [pc, #16]	@ (80030c0 <__sinit+0x2c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d1f5      	bne.n	80030a0 <__sinit+0xc>
 80030b4:	f7ff ffc4 	bl	8003040 <global_stdio_init.part.0>
 80030b8:	e7f2      	b.n	80030a0 <__sinit+0xc>
 80030ba:	bf00      	nop
 80030bc:	08003001 	.word	0x08003001
 80030c0:	2000024c 	.word	0x2000024c

080030c4 <_fwalk_sglue>:
 80030c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030c8:	4607      	mov	r7, r0
 80030ca:	4688      	mov	r8, r1
 80030cc:	4614      	mov	r4, r2
 80030ce:	2600      	movs	r6, #0
 80030d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80030d4:	f1b9 0901 	subs.w	r9, r9, #1
 80030d8:	d505      	bpl.n	80030e6 <_fwalk_sglue+0x22>
 80030da:	6824      	ldr	r4, [r4, #0]
 80030dc:	2c00      	cmp	r4, #0
 80030de:	d1f7      	bne.n	80030d0 <_fwalk_sglue+0xc>
 80030e0:	4630      	mov	r0, r6
 80030e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030e6:	89ab      	ldrh	r3, [r5, #12]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d907      	bls.n	80030fc <_fwalk_sglue+0x38>
 80030ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030f0:	3301      	adds	r3, #1
 80030f2:	d003      	beq.n	80030fc <_fwalk_sglue+0x38>
 80030f4:	4629      	mov	r1, r5
 80030f6:	4638      	mov	r0, r7
 80030f8:	47c0      	blx	r8
 80030fa:	4306      	orrs	r6, r0
 80030fc:	3568      	adds	r5, #104	@ 0x68
 80030fe:	e7e9      	b.n	80030d4 <_fwalk_sglue+0x10>

08003100 <iprintf>:
 8003100:	b40f      	push	{r0, r1, r2, r3}
 8003102:	b507      	push	{r0, r1, r2, lr}
 8003104:	4906      	ldr	r1, [pc, #24]	@ (8003120 <iprintf+0x20>)
 8003106:	ab04      	add	r3, sp, #16
 8003108:	6808      	ldr	r0, [r1, #0]
 800310a:	f853 2b04 	ldr.w	r2, [r3], #4
 800310e:	6881      	ldr	r1, [r0, #8]
 8003110:	9301      	str	r3, [sp, #4]
 8003112:	f000 fadb 	bl	80036cc <_vfiprintf_r>
 8003116:	b003      	add	sp, #12
 8003118:	f85d eb04 	ldr.w	lr, [sp], #4
 800311c:	b004      	add	sp, #16
 800311e:	4770      	bx	lr
 8003120:	20000018 	.word	0x20000018

08003124 <_puts_r>:
 8003124:	6a03      	ldr	r3, [r0, #32]
 8003126:	b570      	push	{r4, r5, r6, lr}
 8003128:	6884      	ldr	r4, [r0, #8]
 800312a:	4605      	mov	r5, r0
 800312c:	460e      	mov	r6, r1
 800312e:	b90b      	cbnz	r3, 8003134 <_puts_r+0x10>
 8003130:	f7ff ffb0 	bl	8003094 <__sinit>
 8003134:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003136:	07db      	lsls	r3, r3, #31
 8003138:	d405      	bmi.n	8003146 <_puts_r+0x22>
 800313a:	89a3      	ldrh	r3, [r4, #12]
 800313c:	0598      	lsls	r0, r3, #22
 800313e:	d402      	bmi.n	8003146 <_puts_r+0x22>
 8003140:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003142:	f000 f99e 	bl	8003482 <__retarget_lock_acquire_recursive>
 8003146:	89a3      	ldrh	r3, [r4, #12]
 8003148:	0719      	lsls	r1, r3, #28
 800314a:	d502      	bpl.n	8003152 <_puts_r+0x2e>
 800314c:	6923      	ldr	r3, [r4, #16]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d135      	bne.n	80031be <_puts_r+0x9a>
 8003152:	4621      	mov	r1, r4
 8003154:	4628      	mov	r0, r5
 8003156:	f000 f8c5 	bl	80032e4 <__swsetup_r>
 800315a:	b380      	cbz	r0, 80031be <_puts_r+0x9a>
 800315c:	f04f 35ff 	mov.w	r5, #4294967295
 8003160:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003162:	07da      	lsls	r2, r3, #31
 8003164:	d405      	bmi.n	8003172 <_puts_r+0x4e>
 8003166:	89a3      	ldrh	r3, [r4, #12]
 8003168:	059b      	lsls	r3, r3, #22
 800316a:	d402      	bmi.n	8003172 <_puts_r+0x4e>
 800316c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800316e:	f000 f989 	bl	8003484 <__retarget_lock_release_recursive>
 8003172:	4628      	mov	r0, r5
 8003174:	bd70      	pop	{r4, r5, r6, pc}
 8003176:	2b00      	cmp	r3, #0
 8003178:	da04      	bge.n	8003184 <_puts_r+0x60>
 800317a:	69a2      	ldr	r2, [r4, #24]
 800317c:	429a      	cmp	r2, r3
 800317e:	dc17      	bgt.n	80031b0 <_puts_r+0x8c>
 8003180:	290a      	cmp	r1, #10
 8003182:	d015      	beq.n	80031b0 <_puts_r+0x8c>
 8003184:	6823      	ldr	r3, [r4, #0]
 8003186:	1c5a      	adds	r2, r3, #1
 8003188:	6022      	str	r2, [r4, #0]
 800318a:	7019      	strb	r1, [r3, #0]
 800318c:	68a3      	ldr	r3, [r4, #8]
 800318e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003192:	3b01      	subs	r3, #1
 8003194:	60a3      	str	r3, [r4, #8]
 8003196:	2900      	cmp	r1, #0
 8003198:	d1ed      	bne.n	8003176 <_puts_r+0x52>
 800319a:	2b00      	cmp	r3, #0
 800319c:	da11      	bge.n	80031c2 <_puts_r+0x9e>
 800319e:	4622      	mov	r2, r4
 80031a0:	210a      	movs	r1, #10
 80031a2:	4628      	mov	r0, r5
 80031a4:	f000 f85f 	bl	8003266 <__swbuf_r>
 80031a8:	3001      	adds	r0, #1
 80031aa:	d0d7      	beq.n	800315c <_puts_r+0x38>
 80031ac:	250a      	movs	r5, #10
 80031ae:	e7d7      	b.n	8003160 <_puts_r+0x3c>
 80031b0:	4622      	mov	r2, r4
 80031b2:	4628      	mov	r0, r5
 80031b4:	f000 f857 	bl	8003266 <__swbuf_r>
 80031b8:	3001      	adds	r0, #1
 80031ba:	d1e7      	bne.n	800318c <_puts_r+0x68>
 80031bc:	e7ce      	b.n	800315c <_puts_r+0x38>
 80031be:	3e01      	subs	r6, #1
 80031c0:	e7e4      	b.n	800318c <_puts_r+0x68>
 80031c2:	6823      	ldr	r3, [r4, #0]
 80031c4:	1c5a      	adds	r2, r3, #1
 80031c6:	6022      	str	r2, [r4, #0]
 80031c8:	220a      	movs	r2, #10
 80031ca:	701a      	strb	r2, [r3, #0]
 80031cc:	e7ee      	b.n	80031ac <_puts_r+0x88>
	...

080031d0 <puts>:
 80031d0:	4b02      	ldr	r3, [pc, #8]	@ (80031dc <puts+0xc>)
 80031d2:	4601      	mov	r1, r0
 80031d4:	6818      	ldr	r0, [r3, #0]
 80031d6:	f7ff bfa5 	b.w	8003124 <_puts_r>
 80031da:	bf00      	nop
 80031dc:	20000018 	.word	0x20000018

080031e0 <__sread>:
 80031e0:	b510      	push	{r4, lr}
 80031e2:	460c      	mov	r4, r1
 80031e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031e8:	f000 f8fc 	bl	80033e4 <_read_r>
 80031ec:	2800      	cmp	r0, #0
 80031ee:	bfab      	itete	ge
 80031f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80031f2:	89a3      	ldrhlt	r3, [r4, #12]
 80031f4:	181b      	addge	r3, r3, r0
 80031f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80031fa:	bfac      	ite	ge
 80031fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80031fe:	81a3      	strhlt	r3, [r4, #12]
 8003200:	bd10      	pop	{r4, pc}

08003202 <__swrite>:
 8003202:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003206:	461f      	mov	r7, r3
 8003208:	898b      	ldrh	r3, [r1, #12]
 800320a:	05db      	lsls	r3, r3, #23
 800320c:	4605      	mov	r5, r0
 800320e:	460c      	mov	r4, r1
 8003210:	4616      	mov	r6, r2
 8003212:	d505      	bpl.n	8003220 <__swrite+0x1e>
 8003214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003218:	2302      	movs	r3, #2
 800321a:	2200      	movs	r2, #0
 800321c:	f000 f8d0 	bl	80033c0 <_lseek_r>
 8003220:	89a3      	ldrh	r3, [r4, #12]
 8003222:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003226:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800322a:	81a3      	strh	r3, [r4, #12]
 800322c:	4632      	mov	r2, r6
 800322e:	463b      	mov	r3, r7
 8003230:	4628      	mov	r0, r5
 8003232:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003236:	f000 b8e7 	b.w	8003408 <_write_r>

0800323a <__sseek>:
 800323a:	b510      	push	{r4, lr}
 800323c:	460c      	mov	r4, r1
 800323e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003242:	f000 f8bd 	bl	80033c0 <_lseek_r>
 8003246:	1c43      	adds	r3, r0, #1
 8003248:	89a3      	ldrh	r3, [r4, #12]
 800324a:	bf15      	itete	ne
 800324c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800324e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003252:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003256:	81a3      	strheq	r3, [r4, #12]
 8003258:	bf18      	it	ne
 800325a:	81a3      	strhne	r3, [r4, #12]
 800325c:	bd10      	pop	{r4, pc}

0800325e <__sclose>:
 800325e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003262:	f000 b89d 	b.w	80033a0 <_close_r>

08003266 <__swbuf_r>:
 8003266:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003268:	460e      	mov	r6, r1
 800326a:	4614      	mov	r4, r2
 800326c:	4605      	mov	r5, r0
 800326e:	b118      	cbz	r0, 8003278 <__swbuf_r+0x12>
 8003270:	6a03      	ldr	r3, [r0, #32]
 8003272:	b90b      	cbnz	r3, 8003278 <__swbuf_r+0x12>
 8003274:	f7ff ff0e 	bl	8003094 <__sinit>
 8003278:	69a3      	ldr	r3, [r4, #24]
 800327a:	60a3      	str	r3, [r4, #8]
 800327c:	89a3      	ldrh	r3, [r4, #12]
 800327e:	071a      	lsls	r2, r3, #28
 8003280:	d501      	bpl.n	8003286 <__swbuf_r+0x20>
 8003282:	6923      	ldr	r3, [r4, #16]
 8003284:	b943      	cbnz	r3, 8003298 <__swbuf_r+0x32>
 8003286:	4621      	mov	r1, r4
 8003288:	4628      	mov	r0, r5
 800328a:	f000 f82b 	bl	80032e4 <__swsetup_r>
 800328e:	b118      	cbz	r0, 8003298 <__swbuf_r+0x32>
 8003290:	f04f 37ff 	mov.w	r7, #4294967295
 8003294:	4638      	mov	r0, r7
 8003296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003298:	6823      	ldr	r3, [r4, #0]
 800329a:	6922      	ldr	r2, [r4, #16]
 800329c:	1a98      	subs	r0, r3, r2
 800329e:	6963      	ldr	r3, [r4, #20]
 80032a0:	b2f6      	uxtb	r6, r6
 80032a2:	4283      	cmp	r3, r0
 80032a4:	4637      	mov	r7, r6
 80032a6:	dc05      	bgt.n	80032b4 <__swbuf_r+0x4e>
 80032a8:	4621      	mov	r1, r4
 80032aa:	4628      	mov	r0, r5
 80032ac:	f000 fd36 	bl	8003d1c <_fflush_r>
 80032b0:	2800      	cmp	r0, #0
 80032b2:	d1ed      	bne.n	8003290 <__swbuf_r+0x2a>
 80032b4:	68a3      	ldr	r3, [r4, #8]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	60a3      	str	r3, [r4, #8]
 80032ba:	6823      	ldr	r3, [r4, #0]
 80032bc:	1c5a      	adds	r2, r3, #1
 80032be:	6022      	str	r2, [r4, #0]
 80032c0:	701e      	strb	r6, [r3, #0]
 80032c2:	6962      	ldr	r2, [r4, #20]
 80032c4:	1c43      	adds	r3, r0, #1
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d004      	beq.n	80032d4 <__swbuf_r+0x6e>
 80032ca:	89a3      	ldrh	r3, [r4, #12]
 80032cc:	07db      	lsls	r3, r3, #31
 80032ce:	d5e1      	bpl.n	8003294 <__swbuf_r+0x2e>
 80032d0:	2e0a      	cmp	r6, #10
 80032d2:	d1df      	bne.n	8003294 <__swbuf_r+0x2e>
 80032d4:	4621      	mov	r1, r4
 80032d6:	4628      	mov	r0, r5
 80032d8:	f000 fd20 	bl	8003d1c <_fflush_r>
 80032dc:	2800      	cmp	r0, #0
 80032de:	d0d9      	beq.n	8003294 <__swbuf_r+0x2e>
 80032e0:	e7d6      	b.n	8003290 <__swbuf_r+0x2a>
	...

080032e4 <__swsetup_r>:
 80032e4:	b538      	push	{r3, r4, r5, lr}
 80032e6:	4b29      	ldr	r3, [pc, #164]	@ (800338c <__swsetup_r+0xa8>)
 80032e8:	4605      	mov	r5, r0
 80032ea:	6818      	ldr	r0, [r3, #0]
 80032ec:	460c      	mov	r4, r1
 80032ee:	b118      	cbz	r0, 80032f8 <__swsetup_r+0x14>
 80032f0:	6a03      	ldr	r3, [r0, #32]
 80032f2:	b90b      	cbnz	r3, 80032f8 <__swsetup_r+0x14>
 80032f4:	f7ff fece 	bl	8003094 <__sinit>
 80032f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032fc:	0719      	lsls	r1, r3, #28
 80032fe:	d422      	bmi.n	8003346 <__swsetup_r+0x62>
 8003300:	06da      	lsls	r2, r3, #27
 8003302:	d407      	bmi.n	8003314 <__swsetup_r+0x30>
 8003304:	2209      	movs	r2, #9
 8003306:	602a      	str	r2, [r5, #0]
 8003308:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800330c:	81a3      	strh	r3, [r4, #12]
 800330e:	f04f 30ff 	mov.w	r0, #4294967295
 8003312:	e033      	b.n	800337c <__swsetup_r+0x98>
 8003314:	0758      	lsls	r0, r3, #29
 8003316:	d512      	bpl.n	800333e <__swsetup_r+0x5a>
 8003318:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800331a:	b141      	cbz	r1, 800332e <__swsetup_r+0x4a>
 800331c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003320:	4299      	cmp	r1, r3
 8003322:	d002      	beq.n	800332a <__swsetup_r+0x46>
 8003324:	4628      	mov	r0, r5
 8003326:	f000 f8af 	bl	8003488 <_free_r>
 800332a:	2300      	movs	r3, #0
 800332c:	6363      	str	r3, [r4, #52]	@ 0x34
 800332e:	89a3      	ldrh	r3, [r4, #12]
 8003330:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003334:	81a3      	strh	r3, [r4, #12]
 8003336:	2300      	movs	r3, #0
 8003338:	6063      	str	r3, [r4, #4]
 800333a:	6923      	ldr	r3, [r4, #16]
 800333c:	6023      	str	r3, [r4, #0]
 800333e:	89a3      	ldrh	r3, [r4, #12]
 8003340:	f043 0308 	orr.w	r3, r3, #8
 8003344:	81a3      	strh	r3, [r4, #12]
 8003346:	6923      	ldr	r3, [r4, #16]
 8003348:	b94b      	cbnz	r3, 800335e <__swsetup_r+0x7a>
 800334a:	89a3      	ldrh	r3, [r4, #12]
 800334c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003354:	d003      	beq.n	800335e <__swsetup_r+0x7a>
 8003356:	4621      	mov	r1, r4
 8003358:	4628      	mov	r0, r5
 800335a:	f000 fd2d 	bl	8003db8 <__smakebuf_r>
 800335e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003362:	f013 0201 	ands.w	r2, r3, #1
 8003366:	d00a      	beq.n	800337e <__swsetup_r+0x9a>
 8003368:	2200      	movs	r2, #0
 800336a:	60a2      	str	r2, [r4, #8]
 800336c:	6962      	ldr	r2, [r4, #20]
 800336e:	4252      	negs	r2, r2
 8003370:	61a2      	str	r2, [r4, #24]
 8003372:	6922      	ldr	r2, [r4, #16]
 8003374:	b942      	cbnz	r2, 8003388 <__swsetup_r+0xa4>
 8003376:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800337a:	d1c5      	bne.n	8003308 <__swsetup_r+0x24>
 800337c:	bd38      	pop	{r3, r4, r5, pc}
 800337e:	0799      	lsls	r1, r3, #30
 8003380:	bf58      	it	pl
 8003382:	6962      	ldrpl	r2, [r4, #20]
 8003384:	60a2      	str	r2, [r4, #8]
 8003386:	e7f4      	b.n	8003372 <__swsetup_r+0x8e>
 8003388:	2000      	movs	r0, #0
 800338a:	e7f7      	b.n	800337c <__swsetup_r+0x98>
 800338c:	20000018 	.word	0x20000018

08003390 <memset>:
 8003390:	4402      	add	r2, r0
 8003392:	4603      	mov	r3, r0
 8003394:	4293      	cmp	r3, r2
 8003396:	d100      	bne.n	800339a <memset+0xa>
 8003398:	4770      	bx	lr
 800339a:	f803 1b01 	strb.w	r1, [r3], #1
 800339e:	e7f9      	b.n	8003394 <memset+0x4>

080033a0 <_close_r>:
 80033a0:	b538      	push	{r3, r4, r5, lr}
 80033a2:	4d06      	ldr	r5, [pc, #24]	@ (80033bc <_close_r+0x1c>)
 80033a4:	2300      	movs	r3, #0
 80033a6:	4604      	mov	r4, r0
 80033a8:	4608      	mov	r0, r1
 80033aa:	602b      	str	r3, [r5, #0]
 80033ac:	f7fd fc58 	bl	8000c60 <_close>
 80033b0:	1c43      	adds	r3, r0, #1
 80033b2:	d102      	bne.n	80033ba <_close_r+0x1a>
 80033b4:	682b      	ldr	r3, [r5, #0]
 80033b6:	b103      	cbz	r3, 80033ba <_close_r+0x1a>
 80033b8:	6023      	str	r3, [r4, #0]
 80033ba:	bd38      	pop	{r3, r4, r5, pc}
 80033bc:	20000250 	.word	0x20000250

080033c0 <_lseek_r>:
 80033c0:	b538      	push	{r3, r4, r5, lr}
 80033c2:	4d07      	ldr	r5, [pc, #28]	@ (80033e0 <_lseek_r+0x20>)
 80033c4:	4604      	mov	r4, r0
 80033c6:	4608      	mov	r0, r1
 80033c8:	4611      	mov	r1, r2
 80033ca:	2200      	movs	r2, #0
 80033cc:	602a      	str	r2, [r5, #0]
 80033ce:	461a      	mov	r2, r3
 80033d0:	f7fd fc6d 	bl	8000cae <_lseek>
 80033d4:	1c43      	adds	r3, r0, #1
 80033d6:	d102      	bne.n	80033de <_lseek_r+0x1e>
 80033d8:	682b      	ldr	r3, [r5, #0]
 80033da:	b103      	cbz	r3, 80033de <_lseek_r+0x1e>
 80033dc:	6023      	str	r3, [r4, #0]
 80033de:	bd38      	pop	{r3, r4, r5, pc}
 80033e0:	20000250 	.word	0x20000250

080033e4 <_read_r>:
 80033e4:	b538      	push	{r3, r4, r5, lr}
 80033e6:	4d07      	ldr	r5, [pc, #28]	@ (8003404 <_read_r+0x20>)
 80033e8:	4604      	mov	r4, r0
 80033ea:	4608      	mov	r0, r1
 80033ec:	4611      	mov	r1, r2
 80033ee:	2200      	movs	r2, #0
 80033f0:	602a      	str	r2, [r5, #0]
 80033f2:	461a      	mov	r2, r3
 80033f4:	f7fd fc17 	bl	8000c26 <_read>
 80033f8:	1c43      	adds	r3, r0, #1
 80033fa:	d102      	bne.n	8003402 <_read_r+0x1e>
 80033fc:	682b      	ldr	r3, [r5, #0]
 80033fe:	b103      	cbz	r3, 8003402 <_read_r+0x1e>
 8003400:	6023      	str	r3, [r4, #0]
 8003402:	bd38      	pop	{r3, r4, r5, pc}
 8003404:	20000250 	.word	0x20000250

08003408 <_write_r>:
 8003408:	b538      	push	{r3, r4, r5, lr}
 800340a:	4d07      	ldr	r5, [pc, #28]	@ (8003428 <_write_r+0x20>)
 800340c:	4604      	mov	r4, r0
 800340e:	4608      	mov	r0, r1
 8003410:	4611      	mov	r1, r2
 8003412:	2200      	movs	r2, #0
 8003414:	602a      	str	r2, [r5, #0]
 8003416:	461a      	mov	r2, r3
 8003418:	f7fd fa2a 	bl	8000870 <_write>
 800341c:	1c43      	adds	r3, r0, #1
 800341e:	d102      	bne.n	8003426 <_write_r+0x1e>
 8003420:	682b      	ldr	r3, [r5, #0]
 8003422:	b103      	cbz	r3, 8003426 <_write_r+0x1e>
 8003424:	6023      	str	r3, [r4, #0]
 8003426:	bd38      	pop	{r3, r4, r5, pc}
 8003428:	20000250 	.word	0x20000250

0800342c <__errno>:
 800342c:	4b01      	ldr	r3, [pc, #4]	@ (8003434 <__errno+0x8>)
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	20000018 	.word	0x20000018

08003438 <__libc_init_array>:
 8003438:	b570      	push	{r4, r5, r6, lr}
 800343a:	4d0d      	ldr	r5, [pc, #52]	@ (8003470 <__libc_init_array+0x38>)
 800343c:	4c0d      	ldr	r4, [pc, #52]	@ (8003474 <__libc_init_array+0x3c>)
 800343e:	1b64      	subs	r4, r4, r5
 8003440:	10a4      	asrs	r4, r4, #2
 8003442:	2600      	movs	r6, #0
 8003444:	42a6      	cmp	r6, r4
 8003446:	d109      	bne.n	800345c <__libc_init_array+0x24>
 8003448:	4d0b      	ldr	r5, [pc, #44]	@ (8003478 <__libc_init_array+0x40>)
 800344a:	4c0c      	ldr	r4, [pc, #48]	@ (800347c <__libc_init_array+0x44>)
 800344c:	f000 fd22 	bl	8003e94 <_init>
 8003450:	1b64      	subs	r4, r4, r5
 8003452:	10a4      	asrs	r4, r4, #2
 8003454:	2600      	movs	r6, #0
 8003456:	42a6      	cmp	r6, r4
 8003458:	d105      	bne.n	8003466 <__libc_init_array+0x2e>
 800345a:	bd70      	pop	{r4, r5, r6, pc}
 800345c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003460:	4798      	blx	r3
 8003462:	3601      	adds	r6, #1
 8003464:	e7ee      	b.n	8003444 <__libc_init_array+0xc>
 8003466:	f855 3b04 	ldr.w	r3, [r5], #4
 800346a:	4798      	blx	r3
 800346c:	3601      	adds	r6, #1
 800346e:	e7f2      	b.n	8003456 <__libc_init_array+0x1e>
 8003470:	080040cc 	.word	0x080040cc
 8003474:	080040cc 	.word	0x080040cc
 8003478:	080040cc 	.word	0x080040cc
 800347c:	080040d0 	.word	0x080040d0

08003480 <__retarget_lock_init_recursive>:
 8003480:	4770      	bx	lr

08003482 <__retarget_lock_acquire_recursive>:
 8003482:	4770      	bx	lr

08003484 <__retarget_lock_release_recursive>:
 8003484:	4770      	bx	lr
	...

08003488 <_free_r>:
 8003488:	b538      	push	{r3, r4, r5, lr}
 800348a:	4605      	mov	r5, r0
 800348c:	2900      	cmp	r1, #0
 800348e:	d041      	beq.n	8003514 <_free_r+0x8c>
 8003490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003494:	1f0c      	subs	r4, r1, #4
 8003496:	2b00      	cmp	r3, #0
 8003498:	bfb8      	it	lt
 800349a:	18e4      	addlt	r4, r4, r3
 800349c:	f000 f8e0 	bl	8003660 <__malloc_lock>
 80034a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003518 <_free_r+0x90>)
 80034a2:	6813      	ldr	r3, [r2, #0]
 80034a4:	b933      	cbnz	r3, 80034b4 <_free_r+0x2c>
 80034a6:	6063      	str	r3, [r4, #4]
 80034a8:	6014      	str	r4, [r2, #0]
 80034aa:	4628      	mov	r0, r5
 80034ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034b0:	f000 b8dc 	b.w	800366c <__malloc_unlock>
 80034b4:	42a3      	cmp	r3, r4
 80034b6:	d908      	bls.n	80034ca <_free_r+0x42>
 80034b8:	6820      	ldr	r0, [r4, #0]
 80034ba:	1821      	adds	r1, r4, r0
 80034bc:	428b      	cmp	r3, r1
 80034be:	bf01      	itttt	eq
 80034c0:	6819      	ldreq	r1, [r3, #0]
 80034c2:	685b      	ldreq	r3, [r3, #4]
 80034c4:	1809      	addeq	r1, r1, r0
 80034c6:	6021      	streq	r1, [r4, #0]
 80034c8:	e7ed      	b.n	80034a6 <_free_r+0x1e>
 80034ca:	461a      	mov	r2, r3
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	b10b      	cbz	r3, 80034d4 <_free_r+0x4c>
 80034d0:	42a3      	cmp	r3, r4
 80034d2:	d9fa      	bls.n	80034ca <_free_r+0x42>
 80034d4:	6811      	ldr	r1, [r2, #0]
 80034d6:	1850      	adds	r0, r2, r1
 80034d8:	42a0      	cmp	r0, r4
 80034da:	d10b      	bne.n	80034f4 <_free_r+0x6c>
 80034dc:	6820      	ldr	r0, [r4, #0]
 80034de:	4401      	add	r1, r0
 80034e0:	1850      	adds	r0, r2, r1
 80034e2:	4283      	cmp	r3, r0
 80034e4:	6011      	str	r1, [r2, #0]
 80034e6:	d1e0      	bne.n	80034aa <_free_r+0x22>
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	6053      	str	r3, [r2, #4]
 80034ee:	4408      	add	r0, r1
 80034f0:	6010      	str	r0, [r2, #0]
 80034f2:	e7da      	b.n	80034aa <_free_r+0x22>
 80034f4:	d902      	bls.n	80034fc <_free_r+0x74>
 80034f6:	230c      	movs	r3, #12
 80034f8:	602b      	str	r3, [r5, #0]
 80034fa:	e7d6      	b.n	80034aa <_free_r+0x22>
 80034fc:	6820      	ldr	r0, [r4, #0]
 80034fe:	1821      	adds	r1, r4, r0
 8003500:	428b      	cmp	r3, r1
 8003502:	bf04      	itt	eq
 8003504:	6819      	ldreq	r1, [r3, #0]
 8003506:	685b      	ldreq	r3, [r3, #4]
 8003508:	6063      	str	r3, [r4, #4]
 800350a:	bf04      	itt	eq
 800350c:	1809      	addeq	r1, r1, r0
 800350e:	6021      	streq	r1, [r4, #0]
 8003510:	6054      	str	r4, [r2, #4]
 8003512:	e7ca      	b.n	80034aa <_free_r+0x22>
 8003514:	bd38      	pop	{r3, r4, r5, pc}
 8003516:	bf00      	nop
 8003518:	2000025c 	.word	0x2000025c

0800351c <sbrk_aligned>:
 800351c:	b570      	push	{r4, r5, r6, lr}
 800351e:	4e0f      	ldr	r6, [pc, #60]	@ (800355c <sbrk_aligned+0x40>)
 8003520:	460c      	mov	r4, r1
 8003522:	6831      	ldr	r1, [r6, #0]
 8003524:	4605      	mov	r5, r0
 8003526:	b911      	cbnz	r1, 800352e <sbrk_aligned+0x12>
 8003528:	f000 fca4 	bl	8003e74 <_sbrk_r>
 800352c:	6030      	str	r0, [r6, #0]
 800352e:	4621      	mov	r1, r4
 8003530:	4628      	mov	r0, r5
 8003532:	f000 fc9f 	bl	8003e74 <_sbrk_r>
 8003536:	1c43      	adds	r3, r0, #1
 8003538:	d103      	bne.n	8003542 <sbrk_aligned+0x26>
 800353a:	f04f 34ff 	mov.w	r4, #4294967295
 800353e:	4620      	mov	r0, r4
 8003540:	bd70      	pop	{r4, r5, r6, pc}
 8003542:	1cc4      	adds	r4, r0, #3
 8003544:	f024 0403 	bic.w	r4, r4, #3
 8003548:	42a0      	cmp	r0, r4
 800354a:	d0f8      	beq.n	800353e <sbrk_aligned+0x22>
 800354c:	1a21      	subs	r1, r4, r0
 800354e:	4628      	mov	r0, r5
 8003550:	f000 fc90 	bl	8003e74 <_sbrk_r>
 8003554:	3001      	adds	r0, #1
 8003556:	d1f2      	bne.n	800353e <sbrk_aligned+0x22>
 8003558:	e7ef      	b.n	800353a <sbrk_aligned+0x1e>
 800355a:	bf00      	nop
 800355c:	20000258 	.word	0x20000258

08003560 <_malloc_r>:
 8003560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003564:	1ccd      	adds	r5, r1, #3
 8003566:	f025 0503 	bic.w	r5, r5, #3
 800356a:	3508      	adds	r5, #8
 800356c:	2d0c      	cmp	r5, #12
 800356e:	bf38      	it	cc
 8003570:	250c      	movcc	r5, #12
 8003572:	2d00      	cmp	r5, #0
 8003574:	4606      	mov	r6, r0
 8003576:	db01      	blt.n	800357c <_malloc_r+0x1c>
 8003578:	42a9      	cmp	r1, r5
 800357a:	d904      	bls.n	8003586 <_malloc_r+0x26>
 800357c:	230c      	movs	r3, #12
 800357e:	6033      	str	r3, [r6, #0]
 8003580:	2000      	movs	r0, #0
 8003582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003586:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800365c <_malloc_r+0xfc>
 800358a:	f000 f869 	bl	8003660 <__malloc_lock>
 800358e:	f8d8 3000 	ldr.w	r3, [r8]
 8003592:	461c      	mov	r4, r3
 8003594:	bb44      	cbnz	r4, 80035e8 <_malloc_r+0x88>
 8003596:	4629      	mov	r1, r5
 8003598:	4630      	mov	r0, r6
 800359a:	f7ff ffbf 	bl	800351c <sbrk_aligned>
 800359e:	1c43      	adds	r3, r0, #1
 80035a0:	4604      	mov	r4, r0
 80035a2:	d158      	bne.n	8003656 <_malloc_r+0xf6>
 80035a4:	f8d8 4000 	ldr.w	r4, [r8]
 80035a8:	4627      	mov	r7, r4
 80035aa:	2f00      	cmp	r7, #0
 80035ac:	d143      	bne.n	8003636 <_malloc_r+0xd6>
 80035ae:	2c00      	cmp	r4, #0
 80035b0:	d04b      	beq.n	800364a <_malloc_r+0xea>
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	4639      	mov	r1, r7
 80035b6:	4630      	mov	r0, r6
 80035b8:	eb04 0903 	add.w	r9, r4, r3
 80035bc:	f000 fc5a 	bl	8003e74 <_sbrk_r>
 80035c0:	4581      	cmp	r9, r0
 80035c2:	d142      	bne.n	800364a <_malloc_r+0xea>
 80035c4:	6821      	ldr	r1, [r4, #0]
 80035c6:	1a6d      	subs	r5, r5, r1
 80035c8:	4629      	mov	r1, r5
 80035ca:	4630      	mov	r0, r6
 80035cc:	f7ff ffa6 	bl	800351c <sbrk_aligned>
 80035d0:	3001      	adds	r0, #1
 80035d2:	d03a      	beq.n	800364a <_malloc_r+0xea>
 80035d4:	6823      	ldr	r3, [r4, #0]
 80035d6:	442b      	add	r3, r5
 80035d8:	6023      	str	r3, [r4, #0]
 80035da:	f8d8 3000 	ldr.w	r3, [r8]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	bb62      	cbnz	r2, 800363c <_malloc_r+0xdc>
 80035e2:	f8c8 7000 	str.w	r7, [r8]
 80035e6:	e00f      	b.n	8003608 <_malloc_r+0xa8>
 80035e8:	6822      	ldr	r2, [r4, #0]
 80035ea:	1b52      	subs	r2, r2, r5
 80035ec:	d420      	bmi.n	8003630 <_malloc_r+0xd0>
 80035ee:	2a0b      	cmp	r2, #11
 80035f0:	d917      	bls.n	8003622 <_malloc_r+0xc2>
 80035f2:	1961      	adds	r1, r4, r5
 80035f4:	42a3      	cmp	r3, r4
 80035f6:	6025      	str	r5, [r4, #0]
 80035f8:	bf18      	it	ne
 80035fa:	6059      	strne	r1, [r3, #4]
 80035fc:	6863      	ldr	r3, [r4, #4]
 80035fe:	bf08      	it	eq
 8003600:	f8c8 1000 	streq.w	r1, [r8]
 8003604:	5162      	str	r2, [r4, r5]
 8003606:	604b      	str	r3, [r1, #4]
 8003608:	4630      	mov	r0, r6
 800360a:	f000 f82f 	bl	800366c <__malloc_unlock>
 800360e:	f104 000b 	add.w	r0, r4, #11
 8003612:	1d23      	adds	r3, r4, #4
 8003614:	f020 0007 	bic.w	r0, r0, #7
 8003618:	1ac2      	subs	r2, r0, r3
 800361a:	bf1c      	itt	ne
 800361c:	1a1b      	subne	r3, r3, r0
 800361e:	50a3      	strne	r3, [r4, r2]
 8003620:	e7af      	b.n	8003582 <_malloc_r+0x22>
 8003622:	6862      	ldr	r2, [r4, #4]
 8003624:	42a3      	cmp	r3, r4
 8003626:	bf0c      	ite	eq
 8003628:	f8c8 2000 	streq.w	r2, [r8]
 800362c:	605a      	strne	r2, [r3, #4]
 800362e:	e7eb      	b.n	8003608 <_malloc_r+0xa8>
 8003630:	4623      	mov	r3, r4
 8003632:	6864      	ldr	r4, [r4, #4]
 8003634:	e7ae      	b.n	8003594 <_malloc_r+0x34>
 8003636:	463c      	mov	r4, r7
 8003638:	687f      	ldr	r7, [r7, #4]
 800363a:	e7b6      	b.n	80035aa <_malloc_r+0x4a>
 800363c:	461a      	mov	r2, r3
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	42a3      	cmp	r3, r4
 8003642:	d1fb      	bne.n	800363c <_malloc_r+0xdc>
 8003644:	2300      	movs	r3, #0
 8003646:	6053      	str	r3, [r2, #4]
 8003648:	e7de      	b.n	8003608 <_malloc_r+0xa8>
 800364a:	230c      	movs	r3, #12
 800364c:	6033      	str	r3, [r6, #0]
 800364e:	4630      	mov	r0, r6
 8003650:	f000 f80c 	bl	800366c <__malloc_unlock>
 8003654:	e794      	b.n	8003580 <_malloc_r+0x20>
 8003656:	6005      	str	r5, [r0, #0]
 8003658:	e7d6      	b.n	8003608 <_malloc_r+0xa8>
 800365a:	bf00      	nop
 800365c:	2000025c 	.word	0x2000025c

08003660 <__malloc_lock>:
 8003660:	4801      	ldr	r0, [pc, #4]	@ (8003668 <__malloc_lock+0x8>)
 8003662:	f7ff bf0e 	b.w	8003482 <__retarget_lock_acquire_recursive>
 8003666:	bf00      	nop
 8003668:	20000254 	.word	0x20000254

0800366c <__malloc_unlock>:
 800366c:	4801      	ldr	r0, [pc, #4]	@ (8003674 <__malloc_unlock+0x8>)
 800366e:	f7ff bf09 	b.w	8003484 <__retarget_lock_release_recursive>
 8003672:	bf00      	nop
 8003674:	20000254 	.word	0x20000254

08003678 <__sfputc_r>:
 8003678:	6893      	ldr	r3, [r2, #8]
 800367a:	3b01      	subs	r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	b410      	push	{r4}
 8003680:	6093      	str	r3, [r2, #8]
 8003682:	da08      	bge.n	8003696 <__sfputc_r+0x1e>
 8003684:	6994      	ldr	r4, [r2, #24]
 8003686:	42a3      	cmp	r3, r4
 8003688:	db01      	blt.n	800368e <__sfputc_r+0x16>
 800368a:	290a      	cmp	r1, #10
 800368c:	d103      	bne.n	8003696 <__sfputc_r+0x1e>
 800368e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003692:	f7ff bde8 	b.w	8003266 <__swbuf_r>
 8003696:	6813      	ldr	r3, [r2, #0]
 8003698:	1c58      	adds	r0, r3, #1
 800369a:	6010      	str	r0, [r2, #0]
 800369c:	7019      	strb	r1, [r3, #0]
 800369e:	4608      	mov	r0, r1
 80036a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <__sfputs_r>:
 80036a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036a8:	4606      	mov	r6, r0
 80036aa:	460f      	mov	r7, r1
 80036ac:	4614      	mov	r4, r2
 80036ae:	18d5      	adds	r5, r2, r3
 80036b0:	42ac      	cmp	r4, r5
 80036b2:	d101      	bne.n	80036b8 <__sfputs_r+0x12>
 80036b4:	2000      	movs	r0, #0
 80036b6:	e007      	b.n	80036c8 <__sfputs_r+0x22>
 80036b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036bc:	463a      	mov	r2, r7
 80036be:	4630      	mov	r0, r6
 80036c0:	f7ff ffda 	bl	8003678 <__sfputc_r>
 80036c4:	1c43      	adds	r3, r0, #1
 80036c6:	d1f3      	bne.n	80036b0 <__sfputs_r+0xa>
 80036c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036cc <_vfiprintf_r>:
 80036cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036d0:	460d      	mov	r5, r1
 80036d2:	b09d      	sub	sp, #116	@ 0x74
 80036d4:	4614      	mov	r4, r2
 80036d6:	4698      	mov	r8, r3
 80036d8:	4606      	mov	r6, r0
 80036da:	b118      	cbz	r0, 80036e4 <_vfiprintf_r+0x18>
 80036dc:	6a03      	ldr	r3, [r0, #32]
 80036de:	b90b      	cbnz	r3, 80036e4 <_vfiprintf_r+0x18>
 80036e0:	f7ff fcd8 	bl	8003094 <__sinit>
 80036e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036e6:	07d9      	lsls	r1, r3, #31
 80036e8:	d405      	bmi.n	80036f6 <_vfiprintf_r+0x2a>
 80036ea:	89ab      	ldrh	r3, [r5, #12]
 80036ec:	059a      	lsls	r2, r3, #22
 80036ee:	d402      	bmi.n	80036f6 <_vfiprintf_r+0x2a>
 80036f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036f2:	f7ff fec6 	bl	8003482 <__retarget_lock_acquire_recursive>
 80036f6:	89ab      	ldrh	r3, [r5, #12]
 80036f8:	071b      	lsls	r3, r3, #28
 80036fa:	d501      	bpl.n	8003700 <_vfiprintf_r+0x34>
 80036fc:	692b      	ldr	r3, [r5, #16]
 80036fe:	b99b      	cbnz	r3, 8003728 <_vfiprintf_r+0x5c>
 8003700:	4629      	mov	r1, r5
 8003702:	4630      	mov	r0, r6
 8003704:	f7ff fdee 	bl	80032e4 <__swsetup_r>
 8003708:	b170      	cbz	r0, 8003728 <_vfiprintf_r+0x5c>
 800370a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800370c:	07dc      	lsls	r4, r3, #31
 800370e:	d504      	bpl.n	800371a <_vfiprintf_r+0x4e>
 8003710:	f04f 30ff 	mov.w	r0, #4294967295
 8003714:	b01d      	add	sp, #116	@ 0x74
 8003716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800371a:	89ab      	ldrh	r3, [r5, #12]
 800371c:	0598      	lsls	r0, r3, #22
 800371e:	d4f7      	bmi.n	8003710 <_vfiprintf_r+0x44>
 8003720:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003722:	f7ff feaf 	bl	8003484 <__retarget_lock_release_recursive>
 8003726:	e7f3      	b.n	8003710 <_vfiprintf_r+0x44>
 8003728:	2300      	movs	r3, #0
 800372a:	9309      	str	r3, [sp, #36]	@ 0x24
 800372c:	2320      	movs	r3, #32
 800372e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003732:	f8cd 800c 	str.w	r8, [sp, #12]
 8003736:	2330      	movs	r3, #48	@ 0x30
 8003738:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80038e8 <_vfiprintf_r+0x21c>
 800373c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003740:	f04f 0901 	mov.w	r9, #1
 8003744:	4623      	mov	r3, r4
 8003746:	469a      	mov	sl, r3
 8003748:	f813 2b01 	ldrb.w	r2, [r3], #1
 800374c:	b10a      	cbz	r2, 8003752 <_vfiprintf_r+0x86>
 800374e:	2a25      	cmp	r2, #37	@ 0x25
 8003750:	d1f9      	bne.n	8003746 <_vfiprintf_r+0x7a>
 8003752:	ebba 0b04 	subs.w	fp, sl, r4
 8003756:	d00b      	beq.n	8003770 <_vfiprintf_r+0xa4>
 8003758:	465b      	mov	r3, fp
 800375a:	4622      	mov	r2, r4
 800375c:	4629      	mov	r1, r5
 800375e:	4630      	mov	r0, r6
 8003760:	f7ff ffa1 	bl	80036a6 <__sfputs_r>
 8003764:	3001      	adds	r0, #1
 8003766:	f000 80a7 	beq.w	80038b8 <_vfiprintf_r+0x1ec>
 800376a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800376c:	445a      	add	r2, fp
 800376e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003770:	f89a 3000 	ldrb.w	r3, [sl]
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 809f 	beq.w	80038b8 <_vfiprintf_r+0x1ec>
 800377a:	2300      	movs	r3, #0
 800377c:	f04f 32ff 	mov.w	r2, #4294967295
 8003780:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003784:	f10a 0a01 	add.w	sl, sl, #1
 8003788:	9304      	str	r3, [sp, #16]
 800378a:	9307      	str	r3, [sp, #28]
 800378c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003790:	931a      	str	r3, [sp, #104]	@ 0x68
 8003792:	4654      	mov	r4, sl
 8003794:	2205      	movs	r2, #5
 8003796:	f814 1b01 	ldrb.w	r1, [r4], #1
 800379a:	4853      	ldr	r0, [pc, #332]	@ (80038e8 <_vfiprintf_r+0x21c>)
 800379c:	f7fc fd38 	bl	8000210 <memchr>
 80037a0:	9a04      	ldr	r2, [sp, #16]
 80037a2:	b9d8      	cbnz	r0, 80037dc <_vfiprintf_r+0x110>
 80037a4:	06d1      	lsls	r1, r2, #27
 80037a6:	bf44      	itt	mi
 80037a8:	2320      	movmi	r3, #32
 80037aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037ae:	0713      	lsls	r3, r2, #28
 80037b0:	bf44      	itt	mi
 80037b2:	232b      	movmi	r3, #43	@ 0x2b
 80037b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037b8:	f89a 3000 	ldrb.w	r3, [sl]
 80037bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80037be:	d015      	beq.n	80037ec <_vfiprintf_r+0x120>
 80037c0:	9a07      	ldr	r2, [sp, #28]
 80037c2:	4654      	mov	r4, sl
 80037c4:	2000      	movs	r0, #0
 80037c6:	f04f 0c0a 	mov.w	ip, #10
 80037ca:	4621      	mov	r1, r4
 80037cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037d0:	3b30      	subs	r3, #48	@ 0x30
 80037d2:	2b09      	cmp	r3, #9
 80037d4:	d94b      	bls.n	800386e <_vfiprintf_r+0x1a2>
 80037d6:	b1b0      	cbz	r0, 8003806 <_vfiprintf_r+0x13a>
 80037d8:	9207      	str	r2, [sp, #28]
 80037da:	e014      	b.n	8003806 <_vfiprintf_r+0x13a>
 80037dc:	eba0 0308 	sub.w	r3, r0, r8
 80037e0:	fa09 f303 	lsl.w	r3, r9, r3
 80037e4:	4313      	orrs	r3, r2
 80037e6:	9304      	str	r3, [sp, #16]
 80037e8:	46a2      	mov	sl, r4
 80037ea:	e7d2      	b.n	8003792 <_vfiprintf_r+0xc6>
 80037ec:	9b03      	ldr	r3, [sp, #12]
 80037ee:	1d19      	adds	r1, r3, #4
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	9103      	str	r1, [sp, #12]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	bfbb      	ittet	lt
 80037f8:	425b      	neglt	r3, r3
 80037fa:	f042 0202 	orrlt.w	r2, r2, #2
 80037fe:	9307      	strge	r3, [sp, #28]
 8003800:	9307      	strlt	r3, [sp, #28]
 8003802:	bfb8      	it	lt
 8003804:	9204      	strlt	r2, [sp, #16]
 8003806:	7823      	ldrb	r3, [r4, #0]
 8003808:	2b2e      	cmp	r3, #46	@ 0x2e
 800380a:	d10a      	bne.n	8003822 <_vfiprintf_r+0x156>
 800380c:	7863      	ldrb	r3, [r4, #1]
 800380e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003810:	d132      	bne.n	8003878 <_vfiprintf_r+0x1ac>
 8003812:	9b03      	ldr	r3, [sp, #12]
 8003814:	1d1a      	adds	r2, r3, #4
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	9203      	str	r2, [sp, #12]
 800381a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800381e:	3402      	adds	r4, #2
 8003820:	9305      	str	r3, [sp, #20]
 8003822:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80038f8 <_vfiprintf_r+0x22c>
 8003826:	7821      	ldrb	r1, [r4, #0]
 8003828:	2203      	movs	r2, #3
 800382a:	4650      	mov	r0, sl
 800382c:	f7fc fcf0 	bl	8000210 <memchr>
 8003830:	b138      	cbz	r0, 8003842 <_vfiprintf_r+0x176>
 8003832:	9b04      	ldr	r3, [sp, #16]
 8003834:	eba0 000a 	sub.w	r0, r0, sl
 8003838:	2240      	movs	r2, #64	@ 0x40
 800383a:	4082      	lsls	r2, r0
 800383c:	4313      	orrs	r3, r2
 800383e:	3401      	adds	r4, #1
 8003840:	9304      	str	r3, [sp, #16]
 8003842:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003846:	4829      	ldr	r0, [pc, #164]	@ (80038ec <_vfiprintf_r+0x220>)
 8003848:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800384c:	2206      	movs	r2, #6
 800384e:	f7fc fcdf 	bl	8000210 <memchr>
 8003852:	2800      	cmp	r0, #0
 8003854:	d03f      	beq.n	80038d6 <_vfiprintf_r+0x20a>
 8003856:	4b26      	ldr	r3, [pc, #152]	@ (80038f0 <_vfiprintf_r+0x224>)
 8003858:	bb1b      	cbnz	r3, 80038a2 <_vfiprintf_r+0x1d6>
 800385a:	9b03      	ldr	r3, [sp, #12]
 800385c:	3307      	adds	r3, #7
 800385e:	f023 0307 	bic.w	r3, r3, #7
 8003862:	3308      	adds	r3, #8
 8003864:	9303      	str	r3, [sp, #12]
 8003866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003868:	443b      	add	r3, r7
 800386a:	9309      	str	r3, [sp, #36]	@ 0x24
 800386c:	e76a      	b.n	8003744 <_vfiprintf_r+0x78>
 800386e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003872:	460c      	mov	r4, r1
 8003874:	2001      	movs	r0, #1
 8003876:	e7a8      	b.n	80037ca <_vfiprintf_r+0xfe>
 8003878:	2300      	movs	r3, #0
 800387a:	3401      	adds	r4, #1
 800387c:	9305      	str	r3, [sp, #20]
 800387e:	4619      	mov	r1, r3
 8003880:	f04f 0c0a 	mov.w	ip, #10
 8003884:	4620      	mov	r0, r4
 8003886:	f810 2b01 	ldrb.w	r2, [r0], #1
 800388a:	3a30      	subs	r2, #48	@ 0x30
 800388c:	2a09      	cmp	r2, #9
 800388e:	d903      	bls.n	8003898 <_vfiprintf_r+0x1cc>
 8003890:	2b00      	cmp	r3, #0
 8003892:	d0c6      	beq.n	8003822 <_vfiprintf_r+0x156>
 8003894:	9105      	str	r1, [sp, #20]
 8003896:	e7c4      	b.n	8003822 <_vfiprintf_r+0x156>
 8003898:	fb0c 2101 	mla	r1, ip, r1, r2
 800389c:	4604      	mov	r4, r0
 800389e:	2301      	movs	r3, #1
 80038a0:	e7f0      	b.n	8003884 <_vfiprintf_r+0x1b8>
 80038a2:	ab03      	add	r3, sp, #12
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	462a      	mov	r2, r5
 80038a8:	4b12      	ldr	r3, [pc, #72]	@ (80038f4 <_vfiprintf_r+0x228>)
 80038aa:	a904      	add	r1, sp, #16
 80038ac:	4630      	mov	r0, r6
 80038ae:	f3af 8000 	nop.w
 80038b2:	4607      	mov	r7, r0
 80038b4:	1c78      	adds	r0, r7, #1
 80038b6:	d1d6      	bne.n	8003866 <_vfiprintf_r+0x19a>
 80038b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80038ba:	07d9      	lsls	r1, r3, #31
 80038bc:	d405      	bmi.n	80038ca <_vfiprintf_r+0x1fe>
 80038be:	89ab      	ldrh	r3, [r5, #12]
 80038c0:	059a      	lsls	r2, r3, #22
 80038c2:	d402      	bmi.n	80038ca <_vfiprintf_r+0x1fe>
 80038c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038c6:	f7ff fddd 	bl	8003484 <__retarget_lock_release_recursive>
 80038ca:	89ab      	ldrh	r3, [r5, #12]
 80038cc:	065b      	lsls	r3, r3, #25
 80038ce:	f53f af1f 	bmi.w	8003710 <_vfiprintf_r+0x44>
 80038d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80038d4:	e71e      	b.n	8003714 <_vfiprintf_r+0x48>
 80038d6:	ab03      	add	r3, sp, #12
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	462a      	mov	r2, r5
 80038dc:	4b05      	ldr	r3, [pc, #20]	@ (80038f4 <_vfiprintf_r+0x228>)
 80038de:	a904      	add	r1, sp, #16
 80038e0:	4630      	mov	r0, r6
 80038e2:	f000 f879 	bl	80039d8 <_printf_i>
 80038e6:	e7e4      	b.n	80038b2 <_vfiprintf_r+0x1e6>
 80038e8:	08004090 	.word	0x08004090
 80038ec:	0800409a 	.word	0x0800409a
 80038f0:	00000000 	.word	0x00000000
 80038f4:	080036a7 	.word	0x080036a7
 80038f8:	08004096 	.word	0x08004096

080038fc <_printf_common>:
 80038fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003900:	4616      	mov	r6, r2
 8003902:	4698      	mov	r8, r3
 8003904:	688a      	ldr	r2, [r1, #8]
 8003906:	690b      	ldr	r3, [r1, #16]
 8003908:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800390c:	4293      	cmp	r3, r2
 800390e:	bfb8      	it	lt
 8003910:	4613      	movlt	r3, r2
 8003912:	6033      	str	r3, [r6, #0]
 8003914:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003918:	4607      	mov	r7, r0
 800391a:	460c      	mov	r4, r1
 800391c:	b10a      	cbz	r2, 8003922 <_printf_common+0x26>
 800391e:	3301      	adds	r3, #1
 8003920:	6033      	str	r3, [r6, #0]
 8003922:	6823      	ldr	r3, [r4, #0]
 8003924:	0699      	lsls	r1, r3, #26
 8003926:	bf42      	ittt	mi
 8003928:	6833      	ldrmi	r3, [r6, #0]
 800392a:	3302      	addmi	r3, #2
 800392c:	6033      	strmi	r3, [r6, #0]
 800392e:	6825      	ldr	r5, [r4, #0]
 8003930:	f015 0506 	ands.w	r5, r5, #6
 8003934:	d106      	bne.n	8003944 <_printf_common+0x48>
 8003936:	f104 0a19 	add.w	sl, r4, #25
 800393a:	68e3      	ldr	r3, [r4, #12]
 800393c:	6832      	ldr	r2, [r6, #0]
 800393e:	1a9b      	subs	r3, r3, r2
 8003940:	42ab      	cmp	r3, r5
 8003942:	dc26      	bgt.n	8003992 <_printf_common+0x96>
 8003944:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003948:	6822      	ldr	r2, [r4, #0]
 800394a:	3b00      	subs	r3, #0
 800394c:	bf18      	it	ne
 800394e:	2301      	movne	r3, #1
 8003950:	0692      	lsls	r2, r2, #26
 8003952:	d42b      	bmi.n	80039ac <_printf_common+0xb0>
 8003954:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003958:	4641      	mov	r1, r8
 800395a:	4638      	mov	r0, r7
 800395c:	47c8      	blx	r9
 800395e:	3001      	adds	r0, #1
 8003960:	d01e      	beq.n	80039a0 <_printf_common+0xa4>
 8003962:	6823      	ldr	r3, [r4, #0]
 8003964:	6922      	ldr	r2, [r4, #16]
 8003966:	f003 0306 	and.w	r3, r3, #6
 800396a:	2b04      	cmp	r3, #4
 800396c:	bf02      	ittt	eq
 800396e:	68e5      	ldreq	r5, [r4, #12]
 8003970:	6833      	ldreq	r3, [r6, #0]
 8003972:	1aed      	subeq	r5, r5, r3
 8003974:	68a3      	ldr	r3, [r4, #8]
 8003976:	bf0c      	ite	eq
 8003978:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800397c:	2500      	movne	r5, #0
 800397e:	4293      	cmp	r3, r2
 8003980:	bfc4      	itt	gt
 8003982:	1a9b      	subgt	r3, r3, r2
 8003984:	18ed      	addgt	r5, r5, r3
 8003986:	2600      	movs	r6, #0
 8003988:	341a      	adds	r4, #26
 800398a:	42b5      	cmp	r5, r6
 800398c:	d11a      	bne.n	80039c4 <_printf_common+0xc8>
 800398e:	2000      	movs	r0, #0
 8003990:	e008      	b.n	80039a4 <_printf_common+0xa8>
 8003992:	2301      	movs	r3, #1
 8003994:	4652      	mov	r2, sl
 8003996:	4641      	mov	r1, r8
 8003998:	4638      	mov	r0, r7
 800399a:	47c8      	blx	r9
 800399c:	3001      	adds	r0, #1
 800399e:	d103      	bne.n	80039a8 <_printf_common+0xac>
 80039a0:	f04f 30ff 	mov.w	r0, #4294967295
 80039a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039a8:	3501      	adds	r5, #1
 80039aa:	e7c6      	b.n	800393a <_printf_common+0x3e>
 80039ac:	18e1      	adds	r1, r4, r3
 80039ae:	1c5a      	adds	r2, r3, #1
 80039b0:	2030      	movs	r0, #48	@ 0x30
 80039b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80039b6:	4422      	add	r2, r4
 80039b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80039bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80039c0:	3302      	adds	r3, #2
 80039c2:	e7c7      	b.n	8003954 <_printf_common+0x58>
 80039c4:	2301      	movs	r3, #1
 80039c6:	4622      	mov	r2, r4
 80039c8:	4641      	mov	r1, r8
 80039ca:	4638      	mov	r0, r7
 80039cc:	47c8      	blx	r9
 80039ce:	3001      	adds	r0, #1
 80039d0:	d0e6      	beq.n	80039a0 <_printf_common+0xa4>
 80039d2:	3601      	adds	r6, #1
 80039d4:	e7d9      	b.n	800398a <_printf_common+0x8e>
	...

080039d8 <_printf_i>:
 80039d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039dc:	7e0f      	ldrb	r7, [r1, #24]
 80039de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80039e0:	2f78      	cmp	r7, #120	@ 0x78
 80039e2:	4691      	mov	r9, r2
 80039e4:	4680      	mov	r8, r0
 80039e6:	460c      	mov	r4, r1
 80039e8:	469a      	mov	sl, r3
 80039ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80039ee:	d807      	bhi.n	8003a00 <_printf_i+0x28>
 80039f0:	2f62      	cmp	r7, #98	@ 0x62
 80039f2:	d80a      	bhi.n	8003a0a <_printf_i+0x32>
 80039f4:	2f00      	cmp	r7, #0
 80039f6:	f000 80d1 	beq.w	8003b9c <_printf_i+0x1c4>
 80039fa:	2f58      	cmp	r7, #88	@ 0x58
 80039fc:	f000 80b8 	beq.w	8003b70 <_printf_i+0x198>
 8003a00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003a08:	e03a      	b.n	8003a80 <_printf_i+0xa8>
 8003a0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003a0e:	2b15      	cmp	r3, #21
 8003a10:	d8f6      	bhi.n	8003a00 <_printf_i+0x28>
 8003a12:	a101      	add	r1, pc, #4	@ (adr r1, 8003a18 <_printf_i+0x40>)
 8003a14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a18:	08003a71 	.word	0x08003a71
 8003a1c:	08003a85 	.word	0x08003a85
 8003a20:	08003a01 	.word	0x08003a01
 8003a24:	08003a01 	.word	0x08003a01
 8003a28:	08003a01 	.word	0x08003a01
 8003a2c:	08003a01 	.word	0x08003a01
 8003a30:	08003a85 	.word	0x08003a85
 8003a34:	08003a01 	.word	0x08003a01
 8003a38:	08003a01 	.word	0x08003a01
 8003a3c:	08003a01 	.word	0x08003a01
 8003a40:	08003a01 	.word	0x08003a01
 8003a44:	08003b83 	.word	0x08003b83
 8003a48:	08003aaf 	.word	0x08003aaf
 8003a4c:	08003b3d 	.word	0x08003b3d
 8003a50:	08003a01 	.word	0x08003a01
 8003a54:	08003a01 	.word	0x08003a01
 8003a58:	08003ba5 	.word	0x08003ba5
 8003a5c:	08003a01 	.word	0x08003a01
 8003a60:	08003aaf 	.word	0x08003aaf
 8003a64:	08003a01 	.word	0x08003a01
 8003a68:	08003a01 	.word	0x08003a01
 8003a6c:	08003b45 	.word	0x08003b45
 8003a70:	6833      	ldr	r3, [r6, #0]
 8003a72:	1d1a      	adds	r2, r3, #4
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6032      	str	r2, [r6, #0]
 8003a78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a80:	2301      	movs	r3, #1
 8003a82:	e09c      	b.n	8003bbe <_printf_i+0x1e6>
 8003a84:	6833      	ldr	r3, [r6, #0]
 8003a86:	6820      	ldr	r0, [r4, #0]
 8003a88:	1d19      	adds	r1, r3, #4
 8003a8a:	6031      	str	r1, [r6, #0]
 8003a8c:	0606      	lsls	r6, r0, #24
 8003a8e:	d501      	bpl.n	8003a94 <_printf_i+0xbc>
 8003a90:	681d      	ldr	r5, [r3, #0]
 8003a92:	e003      	b.n	8003a9c <_printf_i+0xc4>
 8003a94:	0645      	lsls	r5, r0, #25
 8003a96:	d5fb      	bpl.n	8003a90 <_printf_i+0xb8>
 8003a98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a9c:	2d00      	cmp	r5, #0
 8003a9e:	da03      	bge.n	8003aa8 <_printf_i+0xd0>
 8003aa0:	232d      	movs	r3, #45	@ 0x2d
 8003aa2:	426d      	negs	r5, r5
 8003aa4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003aa8:	4858      	ldr	r0, [pc, #352]	@ (8003c0c <_printf_i+0x234>)
 8003aaa:	230a      	movs	r3, #10
 8003aac:	e011      	b.n	8003ad2 <_printf_i+0xfa>
 8003aae:	6821      	ldr	r1, [r4, #0]
 8003ab0:	6833      	ldr	r3, [r6, #0]
 8003ab2:	0608      	lsls	r0, r1, #24
 8003ab4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ab8:	d402      	bmi.n	8003ac0 <_printf_i+0xe8>
 8003aba:	0649      	lsls	r1, r1, #25
 8003abc:	bf48      	it	mi
 8003abe:	b2ad      	uxthmi	r5, r5
 8003ac0:	2f6f      	cmp	r7, #111	@ 0x6f
 8003ac2:	4852      	ldr	r0, [pc, #328]	@ (8003c0c <_printf_i+0x234>)
 8003ac4:	6033      	str	r3, [r6, #0]
 8003ac6:	bf14      	ite	ne
 8003ac8:	230a      	movne	r3, #10
 8003aca:	2308      	moveq	r3, #8
 8003acc:	2100      	movs	r1, #0
 8003ace:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003ad2:	6866      	ldr	r6, [r4, #4]
 8003ad4:	60a6      	str	r6, [r4, #8]
 8003ad6:	2e00      	cmp	r6, #0
 8003ad8:	db05      	blt.n	8003ae6 <_printf_i+0x10e>
 8003ada:	6821      	ldr	r1, [r4, #0]
 8003adc:	432e      	orrs	r6, r5
 8003ade:	f021 0104 	bic.w	r1, r1, #4
 8003ae2:	6021      	str	r1, [r4, #0]
 8003ae4:	d04b      	beq.n	8003b7e <_printf_i+0x1a6>
 8003ae6:	4616      	mov	r6, r2
 8003ae8:	fbb5 f1f3 	udiv	r1, r5, r3
 8003aec:	fb03 5711 	mls	r7, r3, r1, r5
 8003af0:	5dc7      	ldrb	r7, [r0, r7]
 8003af2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003af6:	462f      	mov	r7, r5
 8003af8:	42bb      	cmp	r3, r7
 8003afa:	460d      	mov	r5, r1
 8003afc:	d9f4      	bls.n	8003ae8 <_printf_i+0x110>
 8003afe:	2b08      	cmp	r3, #8
 8003b00:	d10b      	bne.n	8003b1a <_printf_i+0x142>
 8003b02:	6823      	ldr	r3, [r4, #0]
 8003b04:	07df      	lsls	r7, r3, #31
 8003b06:	d508      	bpl.n	8003b1a <_printf_i+0x142>
 8003b08:	6923      	ldr	r3, [r4, #16]
 8003b0a:	6861      	ldr	r1, [r4, #4]
 8003b0c:	4299      	cmp	r1, r3
 8003b0e:	bfde      	ittt	le
 8003b10:	2330      	movle	r3, #48	@ 0x30
 8003b12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b1a:	1b92      	subs	r2, r2, r6
 8003b1c:	6122      	str	r2, [r4, #16]
 8003b1e:	f8cd a000 	str.w	sl, [sp]
 8003b22:	464b      	mov	r3, r9
 8003b24:	aa03      	add	r2, sp, #12
 8003b26:	4621      	mov	r1, r4
 8003b28:	4640      	mov	r0, r8
 8003b2a:	f7ff fee7 	bl	80038fc <_printf_common>
 8003b2e:	3001      	adds	r0, #1
 8003b30:	d14a      	bne.n	8003bc8 <_printf_i+0x1f0>
 8003b32:	f04f 30ff 	mov.w	r0, #4294967295
 8003b36:	b004      	add	sp, #16
 8003b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b3c:	6823      	ldr	r3, [r4, #0]
 8003b3e:	f043 0320 	orr.w	r3, r3, #32
 8003b42:	6023      	str	r3, [r4, #0]
 8003b44:	4832      	ldr	r0, [pc, #200]	@ (8003c10 <_printf_i+0x238>)
 8003b46:	2778      	movs	r7, #120	@ 0x78
 8003b48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b4c:	6823      	ldr	r3, [r4, #0]
 8003b4e:	6831      	ldr	r1, [r6, #0]
 8003b50:	061f      	lsls	r7, r3, #24
 8003b52:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b56:	d402      	bmi.n	8003b5e <_printf_i+0x186>
 8003b58:	065f      	lsls	r7, r3, #25
 8003b5a:	bf48      	it	mi
 8003b5c:	b2ad      	uxthmi	r5, r5
 8003b5e:	6031      	str	r1, [r6, #0]
 8003b60:	07d9      	lsls	r1, r3, #31
 8003b62:	bf44      	itt	mi
 8003b64:	f043 0320 	orrmi.w	r3, r3, #32
 8003b68:	6023      	strmi	r3, [r4, #0]
 8003b6a:	b11d      	cbz	r5, 8003b74 <_printf_i+0x19c>
 8003b6c:	2310      	movs	r3, #16
 8003b6e:	e7ad      	b.n	8003acc <_printf_i+0xf4>
 8003b70:	4826      	ldr	r0, [pc, #152]	@ (8003c0c <_printf_i+0x234>)
 8003b72:	e7e9      	b.n	8003b48 <_printf_i+0x170>
 8003b74:	6823      	ldr	r3, [r4, #0]
 8003b76:	f023 0320 	bic.w	r3, r3, #32
 8003b7a:	6023      	str	r3, [r4, #0]
 8003b7c:	e7f6      	b.n	8003b6c <_printf_i+0x194>
 8003b7e:	4616      	mov	r6, r2
 8003b80:	e7bd      	b.n	8003afe <_printf_i+0x126>
 8003b82:	6833      	ldr	r3, [r6, #0]
 8003b84:	6825      	ldr	r5, [r4, #0]
 8003b86:	6961      	ldr	r1, [r4, #20]
 8003b88:	1d18      	adds	r0, r3, #4
 8003b8a:	6030      	str	r0, [r6, #0]
 8003b8c:	062e      	lsls	r6, r5, #24
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	d501      	bpl.n	8003b96 <_printf_i+0x1be>
 8003b92:	6019      	str	r1, [r3, #0]
 8003b94:	e002      	b.n	8003b9c <_printf_i+0x1c4>
 8003b96:	0668      	lsls	r0, r5, #25
 8003b98:	d5fb      	bpl.n	8003b92 <_printf_i+0x1ba>
 8003b9a:	8019      	strh	r1, [r3, #0]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	6123      	str	r3, [r4, #16]
 8003ba0:	4616      	mov	r6, r2
 8003ba2:	e7bc      	b.n	8003b1e <_printf_i+0x146>
 8003ba4:	6833      	ldr	r3, [r6, #0]
 8003ba6:	1d1a      	adds	r2, r3, #4
 8003ba8:	6032      	str	r2, [r6, #0]
 8003baa:	681e      	ldr	r6, [r3, #0]
 8003bac:	6862      	ldr	r2, [r4, #4]
 8003bae:	2100      	movs	r1, #0
 8003bb0:	4630      	mov	r0, r6
 8003bb2:	f7fc fb2d 	bl	8000210 <memchr>
 8003bb6:	b108      	cbz	r0, 8003bbc <_printf_i+0x1e4>
 8003bb8:	1b80      	subs	r0, r0, r6
 8003bba:	6060      	str	r0, [r4, #4]
 8003bbc:	6863      	ldr	r3, [r4, #4]
 8003bbe:	6123      	str	r3, [r4, #16]
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bc6:	e7aa      	b.n	8003b1e <_printf_i+0x146>
 8003bc8:	6923      	ldr	r3, [r4, #16]
 8003bca:	4632      	mov	r2, r6
 8003bcc:	4649      	mov	r1, r9
 8003bce:	4640      	mov	r0, r8
 8003bd0:	47d0      	blx	sl
 8003bd2:	3001      	adds	r0, #1
 8003bd4:	d0ad      	beq.n	8003b32 <_printf_i+0x15a>
 8003bd6:	6823      	ldr	r3, [r4, #0]
 8003bd8:	079b      	lsls	r3, r3, #30
 8003bda:	d413      	bmi.n	8003c04 <_printf_i+0x22c>
 8003bdc:	68e0      	ldr	r0, [r4, #12]
 8003bde:	9b03      	ldr	r3, [sp, #12]
 8003be0:	4298      	cmp	r0, r3
 8003be2:	bfb8      	it	lt
 8003be4:	4618      	movlt	r0, r3
 8003be6:	e7a6      	b.n	8003b36 <_printf_i+0x15e>
 8003be8:	2301      	movs	r3, #1
 8003bea:	4632      	mov	r2, r6
 8003bec:	4649      	mov	r1, r9
 8003bee:	4640      	mov	r0, r8
 8003bf0:	47d0      	blx	sl
 8003bf2:	3001      	adds	r0, #1
 8003bf4:	d09d      	beq.n	8003b32 <_printf_i+0x15a>
 8003bf6:	3501      	adds	r5, #1
 8003bf8:	68e3      	ldr	r3, [r4, #12]
 8003bfa:	9903      	ldr	r1, [sp, #12]
 8003bfc:	1a5b      	subs	r3, r3, r1
 8003bfe:	42ab      	cmp	r3, r5
 8003c00:	dcf2      	bgt.n	8003be8 <_printf_i+0x210>
 8003c02:	e7eb      	b.n	8003bdc <_printf_i+0x204>
 8003c04:	2500      	movs	r5, #0
 8003c06:	f104 0619 	add.w	r6, r4, #25
 8003c0a:	e7f5      	b.n	8003bf8 <_printf_i+0x220>
 8003c0c:	080040a1 	.word	0x080040a1
 8003c10:	080040b2 	.word	0x080040b2

08003c14 <__sflush_r>:
 8003c14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c1c:	0716      	lsls	r6, r2, #28
 8003c1e:	4605      	mov	r5, r0
 8003c20:	460c      	mov	r4, r1
 8003c22:	d454      	bmi.n	8003cce <__sflush_r+0xba>
 8003c24:	684b      	ldr	r3, [r1, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	dc02      	bgt.n	8003c30 <__sflush_r+0x1c>
 8003c2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	dd48      	ble.n	8003cc2 <__sflush_r+0xae>
 8003c30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c32:	2e00      	cmp	r6, #0
 8003c34:	d045      	beq.n	8003cc2 <__sflush_r+0xae>
 8003c36:	2300      	movs	r3, #0
 8003c38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003c3c:	682f      	ldr	r7, [r5, #0]
 8003c3e:	6a21      	ldr	r1, [r4, #32]
 8003c40:	602b      	str	r3, [r5, #0]
 8003c42:	d030      	beq.n	8003ca6 <__sflush_r+0x92>
 8003c44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c46:	89a3      	ldrh	r3, [r4, #12]
 8003c48:	0759      	lsls	r1, r3, #29
 8003c4a:	d505      	bpl.n	8003c58 <__sflush_r+0x44>
 8003c4c:	6863      	ldr	r3, [r4, #4]
 8003c4e:	1ad2      	subs	r2, r2, r3
 8003c50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c52:	b10b      	cbz	r3, 8003c58 <__sflush_r+0x44>
 8003c54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c56:	1ad2      	subs	r2, r2, r3
 8003c58:	2300      	movs	r3, #0
 8003c5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c5c:	6a21      	ldr	r1, [r4, #32]
 8003c5e:	4628      	mov	r0, r5
 8003c60:	47b0      	blx	r6
 8003c62:	1c43      	adds	r3, r0, #1
 8003c64:	89a3      	ldrh	r3, [r4, #12]
 8003c66:	d106      	bne.n	8003c76 <__sflush_r+0x62>
 8003c68:	6829      	ldr	r1, [r5, #0]
 8003c6a:	291d      	cmp	r1, #29
 8003c6c:	d82b      	bhi.n	8003cc6 <__sflush_r+0xb2>
 8003c6e:	4a2a      	ldr	r2, [pc, #168]	@ (8003d18 <__sflush_r+0x104>)
 8003c70:	40ca      	lsrs	r2, r1
 8003c72:	07d6      	lsls	r6, r2, #31
 8003c74:	d527      	bpl.n	8003cc6 <__sflush_r+0xb2>
 8003c76:	2200      	movs	r2, #0
 8003c78:	6062      	str	r2, [r4, #4]
 8003c7a:	04d9      	lsls	r1, r3, #19
 8003c7c:	6922      	ldr	r2, [r4, #16]
 8003c7e:	6022      	str	r2, [r4, #0]
 8003c80:	d504      	bpl.n	8003c8c <__sflush_r+0x78>
 8003c82:	1c42      	adds	r2, r0, #1
 8003c84:	d101      	bne.n	8003c8a <__sflush_r+0x76>
 8003c86:	682b      	ldr	r3, [r5, #0]
 8003c88:	b903      	cbnz	r3, 8003c8c <__sflush_r+0x78>
 8003c8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c8e:	602f      	str	r7, [r5, #0]
 8003c90:	b1b9      	cbz	r1, 8003cc2 <__sflush_r+0xae>
 8003c92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c96:	4299      	cmp	r1, r3
 8003c98:	d002      	beq.n	8003ca0 <__sflush_r+0x8c>
 8003c9a:	4628      	mov	r0, r5
 8003c9c:	f7ff fbf4 	bl	8003488 <_free_r>
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	6363      	str	r3, [r4, #52]	@ 0x34
 8003ca4:	e00d      	b.n	8003cc2 <__sflush_r+0xae>
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	4628      	mov	r0, r5
 8003caa:	47b0      	blx	r6
 8003cac:	4602      	mov	r2, r0
 8003cae:	1c50      	adds	r0, r2, #1
 8003cb0:	d1c9      	bne.n	8003c46 <__sflush_r+0x32>
 8003cb2:	682b      	ldr	r3, [r5, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0c6      	beq.n	8003c46 <__sflush_r+0x32>
 8003cb8:	2b1d      	cmp	r3, #29
 8003cba:	d001      	beq.n	8003cc0 <__sflush_r+0xac>
 8003cbc:	2b16      	cmp	r3, #22
 8003cbe:	d11e      	bne.n	8003cfe <__sflush_r+0xea>
 8003cc0:	602f      	str	r7, [r5, #0]
 8003cc2:	2000      	movs	r0, #0
 8003cc4:	e022      	b.n	8003d0c <__sflush_r+0xf8>
 8003cc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cca:	b21b      	sxth	r3, r3
 8003ccc:	e01b      	b.n	8003d06 <__sflush_r+0xf2>
 8003cce:	690f      	ldr	r7, [r1, #16]
 8003cd0:	2f00      	cmp	r7, #0
 8003cd2:	d0f6      	beq.n	8003cc2 <__sflush_r+0xae>
 8003cd4:	0793      	lsls	r3, r2, #30
 8003cd6:	680e      	ldr	r6, [r1, #0]
 8003cd8:	bf08      	it	eq
 8003cda:	694b      	ldreq	r3, [r1, #20]
 8003cdc:	600f      	str	r7, [r1, #0]
 8003cde:	bf18      	it	ne
 8003ce0:	2300      	movne	r3, #0
 8003ce2:	eba6 0807 	sub.w	r8, r6, r7
 8003ce6:	608b      	str	r3, [r1, #8]
 8003ce8:	f1b8 0f00 	cmp.w	r8, #0
 8003cec:	dde9      	ble.n	8003cc2 <__sflush_r+0xae>
 8003cee:	6a21      	ldr	r1, [r4, #32]
 8003cf0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003cf2:	4643      	mov	r3, r8
 8003cf4:	463a      	mov	r2, r7
 8003cf6:	4628      	mov	r0, r5
 8003cf8:	47b0      	blx	r6
 8003cfa:	2800      	cmp	r0, #0
 8003cfc:	dc08      	bgt.n	8003d10 <__sflush_r+0xfc>
 8003cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d06:	81a3      	strh	r3, [r4, #12]
 8003d08:	f04f 30ff 	mov.w	r0, #4294967295
 8003d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d10:	4407      	add	r7, r0
 8003d12:	eba8 0800 	sub.w	r8, r8, r0
 8003d16:	e7e7      	b.n	8003ce8 <__sflush_r+0xd4>
 8003d18:	20400001 	.word	0x20400001

08003d1c <_fflush_r>:
 8003d1c:	b538      	push	{r3, r4, r5, lr}
 8003d1e:	690b      	ldr	r3, [r1, #16]
 8003d20:	4605      	mov	r5, r0
 8003d22:	460c      	mov	r4, r1
 8003d24:	b913      	cbnz	r3, 8003d2c <_fflush_r+0x10>
 8003d26:	2500      	movs	r5, #0
 8003d28:	4628      	mov	r0, r5
 8003d2a:	bd38      	pop	{r3, r4, r5, pc}
 8003d2c:	b118      	cbz	r0, 8003d36 <_fflush_r+0x1a>
 8003d2e:	6a03      	ldr	r3, [r0, #32]
 8003d30:	b90b      	cbnz	r3, 8003d36 <_fflush_r+0x1a>
 8003d32:	f7ff f9af 	bl	8003094 <__sinit>
 8003d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d0f3      	beq.n	8003d26 <_fflush_r+0xa>
 8003d3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d40:	07d0      	lsls	r0, r2, #31
 8003d42:	d404      	bmi.n	8003d4e <_fflush_r+0x32>
 8003d44:	0599      	lsls	r1, r3, #22
 8003d46:	d402      	bmi.n	8003d4e <_fflush_r+0x32>
 8003d48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d4a:	f7ff fb9a 	bl	8003482 <__retarget_lock_acquire_recursive>
 8003d4e:	4628      	mov	r0, r5
 8003d50:	4621      	mov	r1, r4
 8003d52:	f7ff ff5f 	bl	8003c14 <__sflush_r>
 8003d56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d58:	07da      	lsls	r2, r3, #31
 8003d5a:	4605      	mov	r5, r0
 8003d5c:	d4e4      	bmi.n	8003d28 <_fflush_r+0xc>
 8003d5e:	89a3      	ldrh	r3, [r4, #12]
 8003d60:	059b      	lsls	r3, r3, #22
 8003d62:	d4e1      	bmi.n	8003d28 <_fflush_r+0xc>
 8003d64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d66:	f7ff fb8d 	bl	8003484 <__retarget_lock_release_recursive>
 8003d6a:	e7dd      	b.n	8003d28 <_fflush_r+0xc>

08003d6c <__swhatbuf_r>:
 8003d6c:	b570      	push	{r4, r5, r6, lr}
 8003d6e:	460c      	mov	r4, r1
 8003d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d74:	2900      	cmp	r1, #0
 8003d76:	b096      	sub	sp, #88	@ 0x58
 8003d78:	4615      	mov	r5, r2
 8003d7a:	461e      	mov	r6, r3
 8003d7c:	da0d      	bge.n	8003d9a <__swhatbuf_r+0x2e>
 8003d7e:	89a3      	ldrh	r3, [r4, #12]
 8003d80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003d84:	f04f 0100 	mov.w	r1, #0
 8003d88:	bf14      	ite	ne
 8003d8a:	2340      	movne	r3, #64	@ 0x40
 8003d8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003d90:	2000      	movs	r0, #0
 8003d92:	6031      	str	r1, [r6, #0]
 8003d94:	602b      	str	r3, [r5, #0]
 8003d96:	b016      	add	sp, #88	@ 0x58
 8003d98:	bd70      	pop	{r4, r5, r6, pc}
 8003d9a:	466a      	mov	r2, sp
 8003d9c:	f000 f848 	bl	8003e30 <_fstat_r>
 8003da0:	2800      	cmp	r0, #0
 8003da2:	dbec      	blt.n	8003d7e <__swhatbuf_r+0x12>
 8003da4:	9901      	ldr	r1, [sp, #4]
 8003da6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003daa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003dae:	4259      	negs	r1, r3
 8003db0:	4159      	adcs	r1, r3
 8003db2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003db6:	e7eb      	b.n	8003d90 <__swhatbuf_r+0x24>

08003db8 <__smakebuf_r>:
 8003db8:	898b      	ldrh	r3, [r1, #12]
 8003dba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003dbc:	079d      	lsls	r5, r3, #30
 8003dbe:	4606      	mov	r6, r0
 8003dc0:	460c      	mov	r4, r1
 8003dc2:	d507      	bpl.n	8003dd4 <__smakebuf_r+0x1c>
 8003dc4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003dc8:	6023      	str	r3, [r4, #0]
 8003dca:	6123      	str	r3, [r4, #16]
 8003dcc:	2301      	movs	r3, #1
 8003dce:	6163      	str	r3, [r4, #20]
 8003dd0:	b003      	add	sp, #12
 8003dd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dd4:	ab01      	add	r3, sp, #4
 8003dd6:	466a      	mov	r2, sp
 8003dd8:	f7ff ffc8 	bl	8003d6c <__swhatbuf_r>
 8003ddc:	9f00      	ldr	r7, [sp, #0]
 8003dde:	4605      	mov	r5, r0
 8003de0:	4639      	mov	r1, r7
 8003de2:	4630      	mov	r0, r6
 8003de4:	f7ff fbbc 	bl	8003560 <_malloc_r>
 8003de8:	b948      	cbnz	r0, 8003dfe <__smakebuf_r+0x46>
 8003dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dee:	059a      	lsls	r2, r3, #22
 8003df0:	d4ee      	bmi.n	8003dd0 <__smakebuf_r+0x18>
 8003df2:	f023 0303 	bic.w	r3, r3, #3
 8003df6:	f043 0302 	orr.w	r3, r3, #2
 8003dfa:	81a3      	strh	r3, [r4, #12]
 8003dfc:	e7e2      	b.n	8003dc4 <__smakebuf_r+0xc>
 8003dfe:	89a3      	ldrh	r3, [r4, #12]
 8003e00:	6020      	str	r0, [r4, #0]
 8003e02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e06:	81a3      	strh	r3, [r4, #12]
 8003e08:	9b01      	ldr	r3, [sp, #4]
 8003e0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003e0e:	b15b      	cbz	r3, 8003e28 <__smakebuf_r+0x70>
 8003e10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e14:	4630      	mov	r0, r6
 8003e16:	f000 f81d 	bl	8003e54 <_isatty_r>
 8003e1a:	b128      	cbz	r0, 8003e28 <__smakebuf_r+0x70>
 8003e1c:	89a3      	ldrh	r3, [r4, #12]
 8003e1e:	f023 0303 	bic.w	r3, r3, #3
 8003e22:	f043 0301 	orr.w	r3, r3, #1
 8003e26:	81a3      	strh	r3, [r4, #12]
 8003e28:	89a3      	ldrh	r3, [r4, #12]
 8003e2a:	431d      	orrs	r5, r3
 8003e2c:	81a5      	strh	r5, [r4, #12]
 8003e2e:	e7cf      	b.n	8003dd0 <__smakebuf_r+0x18>

08003e30 <_fstat_r>:
 8003e30:	b538      	push	{r3, r4, r5, lr}
 8003e32:	4d07      	ldr	r5, [pc, #28]	@ (8003e50 <_fstat_r+0x20>)
 8003e34:	2300      	movs	r3, #0
 8003e36:	4604      	mov	r4, r0
 8003e38:	4608      	mov	r0, r1
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	602b      	str	r3, [r5, #0]
 8003e3e:	f7fc ff1b 	bl	8000c78 <_fstat>
 8003e42:	1c43      	adds	r3, r0, #1
 8003e44:	d102      	bne.n	8003e4c <_fstat_r+0x1c>
 8003e46:	682b      	ldr	r3, [r5, #0]
 8003e48:	b103      	cbz	r3, 8003e4c <_fstat_r+0x1c>
 8003e4a:	6023      	str	r3, [r4, #0]
 8003e4c:	bd38      	pop	{r3, r4, r5, pc}
 8003e4e:	bf00      	nop
 8003e50:	20000250 	.word	0x20000250

08003e54 <_isatty_r>:
 8003e54:	b538      	push	{r3, r4, r5, lr}
 8003e56:	4d06      	ldr	r5, [pc, #24]	@ (8003e70 <_isatty_r+0x1c>)
 8003e58:	2300      	movs	r3, #0
 8003e5a:	4604      	mov	r4, r0
 8003e5c:	4608      	mov	r0, r1
 8003e5e:	602b      	str	r3, [r5, #0]
 8003e60:	f7fc ff1a 	bl	8000c98 <_isatty>
 8003e64:	1c43      	adds	r3, r0, #1
 8003e66:	d102      	bne.n	8003e6e <_isatty_r+0x1a>
 8003e68:	682b      	ldr	r3, [r5, #0]
 8003e6a:	b103      	cbz	r3, 8003e6e <_isatty_r+0x1a>
 8003e6c:	6023      	str	r3, [r4, #0]
 8003e6e:	bd38      	pop	{r3, r4, r5, pc}
 8003e70:	20000250 	.word	0x20000250

08003e74 <_sbrk_r>:
 8003e74:	b538      	push	{r3, r4, r5, lr}
 8003e76:	4d06      	ldr	r5, [pc, #24]	@ (8003e90 <_sbrk_r+0x1c>)
 8003e78:	2300      	movs	r3, #0
 8003e7a:	4604      	mov	r4, r0
 8003e7c:	4608      	mov	r0, r1
 8003e7e:	602b      	str	r3, [r5, #0]
 8003e80:	f7fc ff22 	bl	8000cc8 <_sbrk>
 8003e84:	1c43      	adds	r3, r0, #1
 8003e86:	d102      	bne.n	8003e8e <_sbrk_r+0x1a>
 8003e88:	682b      	ldr	r3, [r5, #0]
 8003e8a:	b103      	cbz	r3, 8003e8e <_sbrk_r+0x1a>
 8003e8c:	6023      	str	r3, [r4, #0]
 8003e8e:	bd38      	pop	{r3, r4, r5, pc}
 8003e90:	20000250 	.word	0x20000250

08003e94 <_init>:
 8003e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e96:	bf00      	nop
 8003e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e9a:	bc08      	pop	{r3}
 8003e9c:	469e      	mov	lr, r3
 8003e9e:	4770      	bx	lr

08003ea0 <_fini>:
 8003ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ea2:	bf00      	nop
 8003ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ea6:	bc08      	pop	{r3}
 8003ea8:	469e      	mov	lr, r3
 8003eaa:	4770      	bx	lr
