<page>
    <title>Edgewater Networks EdgeMarc 4500T4</title>
    <ns>0</ns>
    <id>77000</id>
    <revision>
      <id>374645</id>
      <parentid>374046</parentid>
      <timestamp>2021-02-14T08:31:29Z</timestamp>
      <contributor>
        <username>Rayknight</username>
        <id>37</id>
      </contributor>
      <comment>Add images</comment>
      <origin>374645</origin>
      <model>wikitext</model>
      <format>text/x-wiki</format>
      <text bytes="2647" sha1="3dz4tbivbmx34pi0sofc60my7m0omui" xml:space="preserve">{{Wired embedded system
|brand=Edgewater Networks
|model=EdgeMarc 4500
|revision=T4
|manuf_country=China
|is_manuf=No
|manuf=Runtop
|manuf_model=GVR6202
|manuf_rev=IV
|availability=EoL
|est_release_date=02/2007
|type=router
|pwr_v=12
|pwr_amp=3
|pwr_conn=barrel
|pwr_barrel_outer=5.5
|pwr_barrel_inner=2.1
|pwr_barrel_len=9.5
|cpu1_brand=Intel XScale
|cpu1_model=IXP425;PRIXP425ABD;
|cpu1_cspeed=533
|fla1=16
|fla1_brand=Intel
|fla1_model=JS28F128J3D75
|ram1=64
|ram1_brand=Mira
|ram1_model=P2V56S40BTP-G6
|ram1_num=2
|expansion_if_types=USB 2.0
|expansion_usb_num=2
|jtag=yes,, 20-pin header,, unpopulated,, CON4
|serial=yes,, console port,, DE-9,, (9600 8N1)
|eth_cpu=true
|eth_chip2_brand=IC+
|eth_chip2_model=IP101A
|sw_brand=Realtek
|sw_model=RTL8305SC
|lan_speed=100M
|lan_ports=4
|wan_speed=100M
|wan_ports=1
|addl_chips=I2C Real Time Clock;Intersil;ISL12026;;1;,,,
Low EMI Clock Generator;Renesas;MK1707;;1;,,,
5A Adjustable LDO Linear Regulator;Niko-Sem;L1084;;1;,,,
USB 2.0/MS Combo Interface Host Controller;nVidia;M5273;;1;,,,
4-channel E1/T1/J1 Framer &amp; Line Interface;Infineon;PEF 22554;;1;,,,
3A, 23V Step-Down Converter;Monolithic Power Systems;MP1583DN;;3;,,,
Octal Transparent D-Type Latches w/ 3-State Output;TI;SN74LV373A;;1;,,,
1A Fixed and Adjustable LDO Linear Regulator;Niko-Sem;L1117;;5;,,,
Octal D-Type Flip Flop w/ 3-State Output;Philips;74ACH574;;1;,,,
Octal Bus Transceiver w/ 3-State Output;NXP;74LVC244A;;1;,,,
3-to-8 Line Decoder/Demultiplexer;NXP;74LVC138A;;1;,,,
3-State Quad Buffer/Line Driver;NXP;74LVC125A;;3;,,,
Hex Inverting Schmitt Trigger;NXP;74AHC14;;1;,,,
3.3V Zero Delay Buffer;Cypress;CY2305S;;1;,,,
Quad 2-Input AND Gate;NXP;74AHC08;;1;,,,
Quad 2-Input OR Gate;NXP;74LVC32A;;1;,,,
3V RS232 Transceiver;Zywyn;ZT3243;;1;
|flags=T1/E1 Interface, RTC w/ battery backup, metal case,
|stock_boot=RedBoot;2.02;
|stock_os=Linux
|default_ip=192.168.1.1
|default_user=root
|default_pass=default
|oui_eth=00:03:6D
}}
{{TagLine|EdgeMarc 4500T4 Networking Gateway}}
:''EdgeMarc 4500 Network Services Gateway''
:â€¢ [ftp://ftp.edgewaternetworks.com/pub/docs/datasheets/EM_4500T4_Datasheet.pdf Datasheet]

*&quot;A/N:GPCVR6202-000-IV301&quot;, &quot;P/N:GVR6202 Rev.IV&quot; and 
:&quot;START:2007/02/09&quot; are silkscreened on base board.

*&quot;A/N:GPCVI4461-TED-IV300, &quot;P/N:GVI4461 Rev.IV&quot; and 
:&quot;START:2006/11/10&quot; are silkscreened on T1 daughter board.

Device has 4x T1/E1 RJ-45 interfaces.
{{See also|Edgewater}}

==Images==
&lt;gallery&gt;
File:Edgewater 4500T4 Internal.jpeg|Internal view
File:Edgewater 4500T4 Top.jpeg|Top of main board
File:Edgewater 4500T4 Bottom.jpeg|Bottom of main board board
&lt;/gallery&gt;[[Has images::internal| ]]

__NOTOC__</text>
      <sha1>3dz4tbivbmx34pi0sofc60my7m0omui</sha1>
    </revision>
  </page>