
examples/test_second_version/test_second_version.o:	file format elf32-tsl

Disassembly of section .text:

00000000 <main>:
       0: 77 00 00 00 05 00 00 00      	mov %counter0, 10
       8: 77 80 00 00 06 00 00 00      	mov %counter1, 12
      10: f3 ee 6b 28 00 10 40 00      	timer_set 0, 3, 4000000000, 65
      18: 4b 40        	trigger_pos	90
      1a: 70 08 00 e6 66 00 00 00      	mov %r0, 268553420
      22: d1 00 00 04  	load %r1, 4
      26: 01 10 01 00  	jmpc 1, %r1, %r0, 1
      2a: 30           	trigger
      2b: 90 04        	bl	1
      2d: 80           	ret

0000002e <inst1>:
      2e: a0 00        	domain_set 0
      30: d4 00 10 08  	load %r4, 4104
      34: 60 42 94 00  	bit_slice %r0, %r4, 5, 5
      38: e0 02        	edge_detect %r0, %r0, 1
      3a: 71 00 00 00 00 80 00 00      	mov %r2, 1
      42: 00 02 02 00  	jmpc 0, %r0, %r2, 2
      46: 51 10        	jmp	17
      48: 18 ee 20 00  	arith_op %counter0, %counter0, %r2, 8
      4c: f0 ee 6b 28 00 01 40 00      	timer_set 0, 0, 4000000000, 5
      54: b0 00        	display	0
      56: c0 00        	exec 0
      58: 80           	ret
      59: a0 10        	domain_set 1
      5b: 70 7f ff ff ff 80 00 00      	mov %r0, 4294967295
      63: 18 ee 00 00  	arith_op %counter0, %counter0, %r0, 8
      67: d3 00 10 00  	load %r3, 4096
      6b: d0 00 00 04  	load %r0, 4
      6f: 61 01 80 00  	bit_slice %r1, %r0, 3, 0
      73: 65 31 80 00  	bit_slice %r5, %r3, 3, 0
      77: 16 51 50 00  	arith_op %r5, %r1, %r5, 6
      7b: b0 04        	display	1
      7d: 70 80 00 00 00 00 00 00      	mov %r1, 0
      85: 17 60 10 00  	arith_op %r6, %r0, %r1, 7
      89: 12 60 30 00  	arith_op %r6, %r0, %r3, 2
      8d: 17 76 10 00  	arith_op %r7, %r6, %r1, 7
      91: 17 55 10 00  	arith_op %r5, %r5, %r1, 7
      95: b0 08        	display	2
      97: b0 0c        	display	3
      99: b0 10        	display	4
      9b: 66 61 80 00  	bit_slice %r6, %r6, 3, 0
      9f: 73 80 00 00 06 80 00 00      	mov %r7, 13
      a7: 72 80 00 00 07 80 00 00      	mov %r5, 15
      af: 03 67 13 00  	jmpc 3, %r6, %r7, 19
      b3: 01 e5 02 00  	jmpc 1, %counter0, %r5, 2
      b7: 50 d0        	jmp	13
      b9: f1 ee 6b 28 00 e6 00 00      	timer_set 0, 1, 4000000000, -104
      c1: b0 14        	display	5
      c3: c0 04        	exec 1
      c5: 80           	ret
      c6: 00 f5 7a 00  	jmpc 0, %counter1, %r5, 122
      ca: 01 e5 02 00  	jmpc 1, %counter0, %r5, 2
      ce: 57 40        	jmp	116
      d0: a0 20        	domain_set 2
      d2: 7f 88        	mov %counter1, %r1
      d4: 7f 08        	mov %counter0, %r1
      d6: 66 40 80 00  	bit_slice %r6, %r4, 1, 0
      da: 67 30 80 00  	bit_slice %r7, %r3, 1, 0
      de: d5 00 10 04  	load %r5, 4100
      e2: 68 50 80 00  	bit_slice %r8, %r5, 1, 0
      e6: 16 77 80 00  	arith_op %r7, %r7, %r8, 6
      ea: 16 66 70 00  	arith_op %r6, %r6, %r7, 6
      ee: b0 18        	display	6
      f0: 17 74 10 00  	arith_op %r7, %r4, %r1, 7
      f4: 17 66 10 00  	arith_op %r6, %r6, %r1, 7
      f8: b0 1c        	display	7
      fa: b0 20        	display	8
      fc: 66 41 80 00  	bit_slice %r6, %r4, 3, 0
     100: 67 61 8c 00  	bit_slice %r7, %r6, 3, 3
     104: e8 70        	edge_detect %r8, %r7, 0
     106: 67 60 84 00  	bit_slice %r7, %r6, 1, 1
     10a: e7 74        	edge_detect %r7, %r7, 2
     10c: 66 60 00 00  	bit_slice %r6, %r6, 0, 0
     110: e6 68        	edge_detect %r6, %r6, 4
     112: 01 82 0c 00  	jmpc 1, %r8, %r2, 12
     116: 00 12 08 00  	jmpc 0, %r1, %r2, 8
     11a: 01 72 04 00  	jmpc 1, %r7, %r2, 4
     11e: 00 62 22 00  	jmpc 0, %r6, %r2, 34
     122: 10 63 50 00  	arith_op %r6, %r3, %r5, 0
     126: 67 60 00 00  	bit_slice %r7, %r6, 0, 0
     12a: 64 40 00 00  	bit_slice %r4, %r4, 0, 0
     12e: 16 47 40 00  	arith_op %r4, %r7, %r4, 6
     132: 17 44 10 00  	arith_op %r4, %r4, %r1, 7
     136: b0 24        	display	9
     138: b0 28        	display	10
     13a: 64 60 84 00  	bit_slice %r4, %r6, 1, 1
     13e: e4 42        	edge_detect %r4, %r4, 1
     140: 01 42 02 00  	jmpc 1, %r4, %r2, 2
     144: 30           	trigger
     145: 80           	ret
     146: b0 2c        	display	11
     148: a0 00        	domain_set 0
     14a: 62 03 80 00  	bit_slice %r2, %r0, 7, 0
     14e: 15 42 10 00  	arith_op %r4, %r2, %r1, 5
     152: b0 30        	display	12
     154: 62 31 80 00  	bit_slice %r2, %r3, 3, 0
     158: 13 22 10 00  	arith_op %r2, %r2, %r1, 3
     15c: b0 34        	display	13
     15e: 63 53 80 00  	bit_slice %r3, %r5, 7, 0
     162: 14 33 10 00  	arith_op %r3, %r3, %r1, 4
     166: b0 38        	display	14
     168: 60 03 80 00  	bit_slice %r0, %r0, 7, 0
     16c: b0 3c        	display	15
     16e: 01 41 02 00  	jmpc 1, %r4, %r1, 2
     172: 50 50        	jmp	5
     174: b0 40        	display	16
     176: c0 08        	exec 2
     178: 80           	ret
     179: 01 21 02 00  	jmpc 1, %r2, %r1, 2
     17d: 50 40        	jmp	4
     17f: b0 48        	display	18
     181: 30           	trigger
     182: 80           	ret
     183: b0 44        	display	17
     185: 30           	trigger
     186: 80           	ret
