/*
Developer   - Sriram Venkata Krishna
Date        - 13-09-2025
Platform    - HDL Bits
*/

//059. Gates and Vectors

module top_module
    ( 
        input [3:0] in,
        output [2:0] out_both,
        output [3:1] out_any,
        output [3:0] out_different 
    );
    
    genvar i;
    
    generate
        for(i = 0; i < 3; i = i + 1) begin : out_vectors
            assign out_both[i] = (in[i] & in[i+1]);
            assign out_any[i+1] = (in[i+1] | in[i]);
            assign out_different[i] = (in[i] ^ in[i+1]);
        end
    endgenerate
    
    assign out_different[3] = (in[0] ^ in[3]);

endmodule
