<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `otg_hs_device` mod in crate `stm32f4`."><meta name="keywords" content="rust, rustlang, rust-lang, otg_hs_device"><title>stm32f4::stm32f405::otg_hs_device - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../stm32f4/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><p class="location">Module otg_hs_device</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../../index.html">stm32f4</a>::<wbr><a href="../index.html">stm32f405</a></p><script>window.sidebarCurrent = {name: "otg_hs_device", ty: "mod", relpath: "../"};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/stm32f4/stm32f405/otg_hs_device.rs.html#1-503" title="goto source code">[src]</a></span><span class="in-band">Module <a href="../../index.html">stm32f4</a>::<wbr><a href="../index.html">stm32f405</a>::<wbr><a class="mod" href="">otg_hs_device</a></span></h1><div class="docblock"><p>USB on the go high speed</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="daint/index.html" title="stm32f4::stm32f405::otg_hs_device::daint mod">daint</a></td><td class="docblock-short"><p>OTG_HS device all endpoints interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="daintmsk/index.html" title="stm32f4::stm32f405::otg_hs_device::daintmsk mod">daintmsk</a></td><td class="docblock-short"><p>OTG_HS all endpoints interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dcfg/index.html" title="stm32f4::stm32f405::otg_hs_device::dcfg mod">dcfg</a></td><td class="docblock-short"><p>OTG_HS device configuration register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dctl/index.html" title="stm32f4::stm32f405::otg_hs_device::dctl mod">dctl</a></td><td class="docblock-short"><p>OTG_HS device control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="deachint/index.html" title="stm32f4::stm32f405::otg_hs_device::deachint mod">deachint</a></td><td class="docblock-short"><p>OTG_HS device each endpoint interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="deachintmsk/index.html" title="stm32f4::stm32f405::otg_hs_device::deachintmsk mod">deachintmsk</a></td><td class="docblock-short"><p>OTG_HS device each endpoint interrupt register mask</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepctl/index.html" title="stm32f4::stm32f405::otg_hs_device::diepctl mod">diepctl</a></td><td class="docblock-short"><p>OTG device endpoint-1 control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepctl0/index.html" title="stm32f4::stm32f405::otg_hs_device::diepctl0 mod">diepctl0</a></td><td class="docblock-short"><p>OTG device endpoint-0 control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepdma1/index.html" title="stm32f4::stm32f405::otg_hs_device::diepdma1 mod">diepdma1</a></td><td class="docblock-short"><p>OTG_HS device endpoint-1 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepdma2/index.html" title="stm32f4::stm32f405::otg_hs_device::diepdma2 mod">diepdma2</a></td><td class="docblock-short"><p>OTG_HS device endpoint-2 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepdma3/index.html" title="stm32f4::stm32f405::otg_hs_device::diepdma3 mod">diepdma3</a></td><td class="docblock-short"><p>OTG_HS device endpoint-3 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepdma4/index.html" title="stm32f4::stm32f405::otg_hs_device::diepdma4 mod">diepdma4</a></td><td class="docblock-short"><p>OTG_HS device endpoint-4 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepdma5/index.html" title="stm32f4::stm32f405::otg_hs_device::diepdma5 mod">diepdma5</a></td><td class="docblock-short"><p>OTG_HS device endpoint-5 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepeachmsk1/index.html" title="stm32f4::stm32f405::otg_hs_device::diepeachmsk1 mod">diepeachmsk1</a></td><td class="docblock-short"><p>OTG_HS device each in endpoint-1 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepempmsk/index.html" title="stm32f4::stm32f405::otg_hs_device::diepempmsk mod">diepempmsk</a></td><td class="docblock-short"><p>OTG_HS device IN endpoint FIFO empty interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepint/index.html" title="stm32f4::stm32f405::otg_hs_device::diepint mod">diepint</a></td><td class="docblock-short"><p>OTG device endpoint-0 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="diepmsk/index.html" title="stm32f4::stm32f405::otg_hs_device::diepmsk mod">diepmsk</a></td><td class="docblock-short"><p>OTG_HS device IN endpoint common interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dieptsiz/index.html" title="stm32f4::stm32f405::otg_hs_device::dieptsiz mod">dieptsiz</a></td><td class="docblock-short"><p>OTG_HS device endpoint transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dieptsiz0/index.html" title="stm32f4::stm32f405::otg_hs_device::dieptsiz0 mod">dieptsiz0</a></td><td class="docblock-short"><p>OTG_HS device IN endpoint 0 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="doepctl/index.html" title="stm32f4::stm32f405::otg_hs_device::doepctl mod">doepctl</a></td><td class="docblock-short"><p>OTG device endpoint-1 control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="doepctl0/index.html" title="stm32f4::stm32f405::otg_hs_device::doepctl0 mod">doepctl0</a></td><td class="docblock-short"><p>OTG_HS device control OUT endpoint 0 control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="doepeachmsk1/index.html" title="stm32f4::stm32f405::otg_hs_device::doepeachmsk1 mod">doepeachmsk1</a></td><td class="docblock-short"><p>OTG_HS device each OUT endpoint-1 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="doepint/index.html" title="stm32f4::stm32f405::otg_hs_device::doepint mod">doepint</a></td><td class="docblock-short"><p>OTG_HS device endpoint-0 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="doepmsk/index.html" title="stm32f4::stm32f405::otg_hs_device::doepmsk mod">doepmsk</a></td><td class="docblock-short"><p>OTG_HS device OUT endpoint common interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="doeptsiz/index.html" title="stm32f4::stm32f405::otg_hs_device::doeptsiz mod">doeptsiz</a></td><td class="docblock-short"><p>OTG_HS device endpoint-2 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="doeptsiz0/index.html" title="stm32f4::stm32f405::otg_hs_device::doeptsiz0 mod">doeptsiz0</a></td><td class="docblock-short"><p>OTG_HS device endpoint-1 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dsts/index.html" title="stm32f4::stm32f405::otg_hs_device::dsts mod">dsts</a></td><td class="docblock-short"><p>OTG_HS device status register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dthrctl/index.html" title="stm32f4::stm32f405::otg_hs_device::dthrctl mod">dthrctl</a></td><td class="docblock-short"><p>OTG_HS Device threshold control register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dtxfsts/index.html" title="stm32f4::stm32f405::otg_hs_device::dtxfsts mod">dtxfsts</a></td><td class="docblock-short"><p>OTG_HS device IN endpoint transmit FIFO status register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dvbusdis/index.html" title="stm32f4::stm32f405::otg_hs_device::dvbusdis mod">dvbusdis</a></td><td class="docblock-short"><p>OTG_HS device VBUS discharge time register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dvbuspulse/index.html" title="stm32f4::stm32f405::otg_hs_device::dvbuspulse mod">dvbuspulse</a></td><td class="docblock-short"><p>OTG_HS device VBUS pulsing time register</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="stm32f4::stm32f405::otg_hs_device::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.DAINT.html" title="stm32f4::stm32f405::otg_hs_device::DAINT type">DAINT</a></td><td class="docblock-short"><p>OTG_HS device all endpoints interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DAINTMSK.html" title="stm32f4::stm32f405::otg_hs_device::DAINTMSK type">DAINTMSK</a></td><td class="docblock-short"><p>OTG_HS all endpoints interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DCFG.html" title="stm32f4::stm32f405::otg_hs_device::DCFG type">DCFG</a></td><td class="docblock-short"><p>OTG_HS device configuration register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DCTL.html" title="stm32f4::stm32f405::otg_hs_device::DCTL type">DCTL</a></td><td class="docblock-short"><p>OTG_HS device control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DEACHINT.html" title="stm32f4::stm32f405::otg_hs_device::DEACHINT type">DEACHINT</a></td><td class="docblock-short"><p>OTG_HS device each endpoint interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DEACHINTMSK.html" title="stm32f4::stm32f405::otg_hs_device::DEACHINTMSK type">DEACHINTMSK</a></td><td class="docblock-short"><p>OTG_HS device each endpoint interrupt register mask</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPCTL.html" title="stm32f4::stm32f405::otg_hs_device::DIEPCTL type">DIEPCTL</a></td><td class="docblock-short"><p>OTG device endpoint-1 control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPCTL0.html" title="stm32f4::stm32f405::otg_hs_device::DIEPCTL0 type">DIEPCTL0</a></td><td class="docblock-short"><p>OTG device endpoint-0 control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPDMA1.html" title="stm32f4::stm32f405::otg_hs_device::DIEPDMA1 type">DIEPDMA1</a></td><td class="docblock-short"><p>OTG_HS device endpoint-1 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPDMA2.html" title="stm32f4::stm32f405::otg_hs_device::DIEPDMA2 type">DIEPDMA2</a></td><td class="docblock-short"><p>OTG_HS device endpoint-2 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPDMA3.html" title="stm32f4::stm32f405::otg_hs_device::DIEPDMA3 type">DIEPDMA3</a></td><td class="docblock-short"><p>OTG_HS device endpoint-3 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPDMA4.html" title="stm32f4::stm32f405::otg_hs_device::DIEPDMA4 type">DIEPDMA4</a></td><td class="docblock-short"><p>OTG_HS device endpoint-4 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPDMA5.html" title="stm32f4::stm32f405::otg_hs_device::DIEPDMA5 type">DIEPDMA5</a></td><td class="docblock-short"><p>OTG_HS device endpoint-5 DMA address register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPEACHMSK1.html" title="stm32f4::stm32f405::otg_hs_device::DIEPEACHMSK1 type">DIEPEACHMSK1</a></td><td class="docblock-short"><p>OTG_HS device each in endpoint-1 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPEMPMSK.html" title="stm32f4::stm32f405::otg_hs_device::DIEPEMPMSK type">DIEPEMPMSK</a></td><td class="docblock-short"><p>OTG_HS device IN endpoint FIFO empty interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPINT.html" title="stm32f4::stm32f405::otg_hs_device::DIEPINT type">DIEPINT</a></td><td class="docblock-short"><p>OTG device endpoint-0 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPMSK.html" title="stm32f4::stm32f405::otg_hs_device::DIEPMSK type">DIEPMSK</a></td><td class="docblock-short"><p>OTG_HS device IN endpoint common interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPTSIZ.html" title="stm32f4::stm32f405::otg_hs_device::DIEPTSIZ type">DIEPTSIZ</a></td><td class="docblock-short"><p>OTG_HS device endpoint transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DIEPTSIZ0.html" title="stm32f4::stm32f405::otg_hs_device::DIEPTSIZ0 type">DIEPTSIZ0</a></td><td class="docblock-short"><p>OTG_HS device IN endpoint 0 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DOEPCTL.html" title="stm32f4::stm32f405::otg_hs_device::DOEPCTL type">DOEPCTL</a></td><td class="docblock-short"><p>OTG device endpoint-1 control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DOEPCTL0.html" title="stm32f4::stm32f405::otg_hs_device::DOEPCTL0 type">DOEPCTL0</a></td><td class="docblock-short"><p>OTG_HS device control OUT endpoint 0 control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DOEPEACHMSK1.html" title="stm32f4::stm32f405::otg_hs_device::DOEPEACHMSK1 type">DOEPEACHMSK1</a></td><td class="docblock-short"><p>OTG_HS device each OUT endpoint-1 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DOEPINT.html" title="stm32f4::stm32f405::otg_hs_device::DOEPINT type">DOEPINT</a></td><td class="docblock-short"><p>OTG_HS device endpoint-0 interrupt register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DOEPMSK.html" title="stm32f4::stm32f405::otg_hs_device::DOEPMSK type">DOEPMSK</a></td><td class="docblock-short"><p>OTG_HS device OUT endpoint common interrupt mask register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DOEPTSIZ.html" title="stm32f4::stm32f405::otg_hs_device::DOEPTSIZ type">DOEPTSIZ</a></td><td class="docblock-short"><p>OTG_HS device endpoint-2 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DOEPTSIZ0.html" title="stm32f4::stm32f405::otg_hs_device::DOEPTSIZ0 type">DOEPTSIZ0</a></td><td class="docblock-short"><p>OTG_HS device endpoint-1 transfer size register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DSTS.html" title="stm32f4::stm32f405::otg_hs_device::DSTS type">DSTS</a></td><td class="docblock-short"><p>OTG_HS device status register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DTHRCTL.html" title="stm32f4::stm32f405::otg_hs_device::DTHRCTL type">DTHRCTL</a></td><td class="docblock-short"><p>OTG_HS Device threshold control register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DTXFSTS.html" title="stm32f4::stm32f405::otg_hs_device::DTXFSTS type">DTXFSTS</a></td><td class="docblock-short"><p>OTG_HS device IN endpoint transmit FIFO status register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DVBUSDIS.html" title="stm32f4::stm32f405::otg_hs_device::DVBUSDIS type">DVBUSDIS</a></td><td class="docblock-short"><p>OTG_HS device VBUS discharge time register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DVBUSPULSE.html" title="stm32f4::stm32f405::otg_hs_device::DVBUSPULSE type">DVBUSPULSE</a></td><td class="docblock-short"><p>OTG_HS device VBUS pulsing time register</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "stm32f4";</script><script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>