<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Mar 22 12:31:37 2023" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="CPU_mem" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CPU_mips_wrapper_0" PORT="clk"/>
        <CONNECTION INSTANCE="memory" PORT="Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CPU_mips_wrapper_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="5" FULLNAME="/CPU_mips_wrapper_0" HWVERSION="1.0" INSTANCE="CPU_mips_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CPU_mips_wrapper" VLNV="xilinx.com:user:CPU_mips_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mem_CPU_mips_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="memoryAddress" RIGHT="0" SIGIS="undef" SIGNAME="CPU_mips_wrapper_0_memoryAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="memoryData" RIGHT="0" SIGIS="undef" SIGNAME="CPU_mips_wrapper_0_memoryData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="dataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memoryDataIn" RIGHT="0" SIGIS="undef" SIGNAME="memory_dataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="dataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memoryRead" SIGIS="undef"/>
        <PORT DIR="O" NAME="memoryWrite" SIGIS="undef" SIGNAME="CPU_mips_wrapper_0_memoryWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="MemWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memory" HWVERSION="1.0" INSTANCE="memory" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CPU_memory" VLNV="xilinx.com:module_ref:CPU_memory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CPU_mem_CPU_memory_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MemWrite" SIGIS="undef" SIGNAME="CPU_mips_wrapper_0_memoryWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_mips_wrapper_0" PORT="memoryWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_mips_wrapper_0_memoryAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_mips_wrapper_0" PORT="memoryAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="CPU_mips_wrapper_0_memoryData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_mips_wrapper_0" PORT="memoryData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dataOut" RIGHT="0" SIGIS="undef" SIGNAME="memory_dataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_mips_wrapper_0" PORT="memoryDataIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
