###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       202120   # Number of WRITE/WRITEP commands
num_reads_done                 =      1376575   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1064357   # Number of read row buffer hits
num_read_cmds                  =      1376571   # Number of READ/READP commands
num_writes_done                =       202148   # Number of read requests issued
num_write_row_hits             =       138243   # Number of write row buffer hits
num_act_cmds                   =       378884   # Number of ACT commands
num_pre_cmds                   =       378855   # Number of PRE commands
num_ondemand_pres              =       354167   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9572478   # Cyles of rank active rank.0
rank_active_cycles.1           =      9364036   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       427522   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       635964   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1505389   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        23879   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5871   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5555   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4872   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3155   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3946   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1481   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          840   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          972   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22802   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =           90   # Write cmd latency (cycles)
write_latency[40-59]           =          123   # Write cmd latency (cycles)
write_latency[60-79]           =          209   # Write cmd latency (cycles)
write_latency[80-99]           =          360   # Write cmd latency (cycles)
write_latency[100-119]         =          452   # Write cmd latency (cycles)
write_latency[120-139]         =          796   # Write cmd latency (cycles)
write_latency[140-159]         =         1123   # Write cmd latency (cycles)
write_latency[160-179]         =         1623   # Write cmd latency (cycles)
write_latency[180-199]         =         2245   # Write cmd latency (cycles)
write_latency[200-]            =       195073   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       337471   # Read request latency (cycles)
read_latency[40-59]            =       132867   # Read request latency (cycles)
read_latency[60-79]            =       146332   # Read request latency (cycles)
read_latency[80-99]            =        87352   # Read request latency (cycles)
read_latency[100-119]          =        72204   # Read request latency (cycles)
read_latency[120-139]          =        62941   # Read request latency (cycles)
read_latency[140-159]          =        50055   # Read request latency (cycles)
read_latency[160-179]          =        42223   # Read request latency (cycles)
read_latency[180-199]          =        36394   # Read request latency (cycles)
read_latency[200-]             =       408726   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.00898e+09   # Write energy
read_energy                    =  5.55033e+09   # Read energy
act_energy                     =  1.03663e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.05211e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.05263e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97323e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84316e+09   # Active standby energy rank.1
average_read_latency           =      217.189   # Average read request latency (cycles)
average_interarrival           =      6.33402   # Average request interarrival latency (cycles)
total_energy                   =  2.06275e+10   # Total energy (pJ)
average_power                  =      2062.75   # Average power (mW)
average_bandwidth              =      13.4718   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       196538   # Number of WRITE/WRITEP commands
num_reads_done                 =      1403793   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1118558   # Number of read row buffer hits
num_read_cmds                  =      1403787   # Number of READ/READP commands
num_writes_done                =       196578   # Number of read requests issued
num_write_row_hits             =       129779   # Number of write row buffer hits
num_act_cmds                   =       354591   # Number of ACT commands
num_pre_cmds                   =       354561   # Number of PRE commands
num_ondemand_pres              =       328456   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9492664   # Cyles of rank active rank.0
rank_active_cycles.1           =      9429295   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       507336   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       570705   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1526617   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24102   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5870   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5481   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4825   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3251   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3963   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1471   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          930   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1040   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22846   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =           68   # Write cmd latency (cycles)
write_latency[40-59]           =           84   # Write cmd latency (cycles)
write_latency[60-79]           =          206   # Write cmd latency (cycles)
write_latency[80-99]           =          339   # Write cmd latency (cycles)
write_latency[100-119]         =          505   # Write cmd latency (cycles)
write_latency[120-139]         =          807   # Write cmd latency (cycles)
write_latency[140-159]         =         1241   # Write cmd latency (cycles)
write_latency[160-179]         =         1865   # Write cmd latency (cycles)
write_latency[180-199]         =         2475   # Write cmd latency (cycles)
write_latency[200-]            =       188927   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       359672   # Read request latency (cycles)
read_latency[40-59]            =       145695   # Read request latency (cycles)
read_latency[60-79]            =       151543   # Read request latency (cycles)
read_latency[80-99]            =        93102   # Read request latency (cycles)
read_latency[100-119]          =        75969   # Read request latency (cycles)
read_latency[120-139]          =        65473   # Read request latency (cycles)
read_latency[140-159]          =        52716   # Read request latency (cycles)
read_latency[160-179]          =        44469   # Read request latency (cycles)
read_latency[180-199]          =        37491   # Read request latency (cycles)
read_latency[200-]             =       377657   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.81118e+08   # Write energy
read_energy                    =  5.66007e+09   # Read energy
act_energy                     =  9.70161e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.43521e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.73938e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92342e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88388e+09   # Active standby energy rank.1
average_read_latency           =      189.551   # Average read request latency (cycles)
average_interarrival           =       6.2484   # Average request interarrival latency (cycles)
total_energy                   =  2.06408e+10   # Total energy (pJ)
average_power                  =      2064.08   # Average power (mW)
average_bandwidth              =      13.6565   # Average bandwidth
