{"vcs1":{"timestamp_begin":1677635617.170536766, "rt":0.37, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1677635617.600393796, "rt":0.38, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1677635618.027714077, "rt":0.19, "ut":0.05, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677635616.855027520}
{"VCS_COMP_START_TIME": 1677635616.855027520}
{"VCS_COMP_END_TIME": 1677635618.284959175}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 238980}}
