// Seed: 3647015180
module module_0 ();
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wand id_15,
    output tri1 id_16,
    input supply0 id_17,
    output wire id_18,
    output tri0 id_19,
    output tri1 id_20,
    input tri0 id_21
);
  wire id_23;
  module_0 modCall_1 ();
  id_24(
      .id_0(1'b0),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(~1),
      .id_5(1),
      .id_6(1),
      .id_7({1, id_2, id_7}),
      .id_8(id_20),
      .id_9(1'b0),
      .id_10(id_4),
      .id_11(id_7),
      .id_12(1),
      .id_13(1),
      .id_14(1),
      .id_15(1)
  );
  always @* assert (1);
endmodule
