

================================================================
== Vivado HLS Report for 'createRoundKey'
================================================================
* Date:           Fri Dec 13 15:48:01 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     71|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      33|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      33|    116|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln318_1_fu_136_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln318_2_fu_158_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln318_fu_131_p2    |     +    |      0|  0|   8|           8|           8|
    |i_fu_93_p2             |     +    |      0|  0|  12|           3|           1|
    |j_fu_125_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln314_fu_87_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln317_fu_119_p2   |   icmp   |      0|  0|   9|           3|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  71|          32|          30|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |i_0_reg_57  |   9|          2|    3|          6|
    |j_0_reg_68  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  45|          9|    7|         17|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |add_ln318_2_reg_203   |  4|   0|    4|          0|
    |ap_CS_fsm             |  4|   0|    4|          0|
    |i_0_reg_57            |  3|   0|    3|          0|
    |i_reg_180             |  3|   0|    3|          0|
    |j_0_reg_68            |  3|   0|    3|          0|
    |j_reg_193             |  3|   0|    3|          0|
    |trunc_ln318_reg_167   |  8|   0|    8|          0|
    |zext_ln314_reg_172    |  3|   0|    4|          1|
    |zext_ln318_1_reg_185  |  2|   0|    8|          6|
    +----------------------+---+----+-----+-----------+
    |Total                 | 33|   0|   40|          7|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_start              |  in |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_done               | out |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_idle               | out |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_ready              | out |    1| ap_ctrl_hs | createRoundKey | return value |
|expandedKey_address0  | out |    8|  ap_memory |   expandedKey  |     array    |
|expandedKey_ce0       | out |    1|  ap_memory |   expandedKey  |     array    |
|expandedKey_q0        |  in |    8|  ap_memory |   expandedKey  |     array    |
|roundKey_address0     | out |    4|  ap_memory |    roundKey    |     array    |
|roundKey_ce0          | out |    1|  ap_memory |    roundKey    |     array    |
|roundKey_we0          | out |    1|  ap_memory |    roundKey    |     array    |
|roundKey_d0           | out |    8|  ap_memory |    roundKey    |     array    |
|ptr                   |  in |    9|   ap_none  |       ptr      |    scalar    |
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ptr_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %ptr)" [./../../refactored/helper.cpp:310]   --->   Operation 5 'read' 'ptr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln318 = trunc i9 %ptr_read to i8" [./../../refactored/helper.cpp:318]   --->   Operation 6 'trunc' 'trunc_ln318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [./../../refactored/helper.cpp:314]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i3 %i_0 to i4" [./../../refactored/helper.cpp:314]   --->   Operation 9 'zext' 'zext_ln314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.13ns)   --->   "%icmp_ln314 = icmp eq i3 %i_0, -4" [./../../refactored/helper.cpp:314]   --->   Operation 10 'icmp' 'icmp_ln314' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./../../refactored/helper.cpp:314]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln314, label %2, label %.preheader.preheader" [./../../refactored/helper.cpp:314]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln318_1 = trunc i3 %i_0 to i2" [./../../refactored/helper.cpp:318]   --->   Operation 14 'trunc' 'trunc_ln318_1' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln318_1, i2 0)" [./../../refactored/helper.cpp:318]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i4 %shl_ln to i8" [./../../refactored/helper.cpp:318]   --->   Operation 16 'zext' 'zext_ln318_1' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader" [./../../refactored/helper.cpp:317]   --->   Operation 17 'br' <Predicate = (!icmp_ln314)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [./../../refactored/helper.cpp:320]   --->   Operation 18 'ret' <Predicate = (icmp_ln314)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.92>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 19 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i3 %j_0 to i8" [./../../refactored/helper.cpp:317]   --->   Operation 20 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln317 = icmp eq i3 %j_0, -4" [./../../refactored/helper.cpp:317]   --->   Operation 21 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 22 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./../../refactored/helper.cpp:317]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %.loopexit.loopexit, label %1" [./../../refactored/helper.cpp:317]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln318 = add i8 %trunc_ln318, %zext_ln317" [./../../refactored/helper.cpp:318]   --->   Operation 25 'add' 'add_ln318' <Predicate = (!icmp_ln317)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln318_1 = add i8 %zext_ln318_1, %add_ln318" [./../../refactored/helper.cpp:318]   --->   Operation 26 'add' 'add_ln318_1' <Predicate = (!icmp_ln317)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln318_2 = zext i8 %add_ln318_1 to i64" [./../../refactored/helper.cpp:318]   --->   Operation 27 'zext' 'zext_ln318_2' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln318_2" [./../../refactored/helper.cpp:318]   --->   Operation 28 'getelementptr' 'expandedKey_addr' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (3.25ns)   --->   "%expandedKey_load = load i8* %expandedKey_addr, align 1" [./../../refactored/helper.cpp:318]   --->   Operation 29 'load' 'expandedKey_load' <Predicate = (!icmp_ln317)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln318_2 = trunc i3 %j_0 to i2" [./../../refactored/helper.cpp:318]   --->   Operation 30 'trunc' 'trunc_ln318_2' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln318_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln318_2, i2 0)" [./../../refactored/helper.cpp:318]   --->   Operation 31 'bitconcatenate' 'shl_ln318_1' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln318_2 = add i4 %zext_ln314, %shl_ln318_1" [./../../refactored/helper.cpp:318]   --->   Operation 32 'add' 'add_ln318_2' <Predicate = (!icmp_ln317)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (icmp_ln317)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 34 [1/2] (3.25ns)   --->   "%expandedKey_load = load i8* %expandedKey_addr, align 1" [./../../refactored/helper.cpp:318]   --->   Operation 34 'load' 'expandedKey_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i4 %add_ln318_2 to i64" [./../../refactored/helper.cpp:318]   --->   Operation 35 'zext' 'zext_ln318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln318" [./../../refactored/helper.cpp:318]   --->   Operation 36 'getelementptr' 'roundKey_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.32ns)   --->   "store i8 %expandedKey_load, i8* %roundKey_addr, align 1" [./../../refactored/helper.cpp:318]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader" [./../../refactored/helper.cpp:317]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ expandedKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ roundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ptr_read         (read             ) [ 00000]
trunc_ln318      (trunc            ) [ 00111]
br_ln314         (br               ) [ 01111]
i_0              (phi              ) [ 00100]
zext_ln314       (zext             ) [ 00011]
icmp_ln314       (icmp             ) [ 00111]
empty            (speclooptripcount) [ 00000]
i                (add              ) [ 01111]
br_ln314         (br               ) [ 00000]
trunc_ln318_1    (trunc            ) [ 00000]
shl_ln           (bitconcatenate   ) [ 00000]
zext_ln318_1     (zext             ) [ 00011]
br_ln317         (br               ) [ 00111]
ret_ln320        (ret              ) [ 00000]
j_0              (phi              ) [ 00010]
zext_ln317       (zext             ) [ 00000]
icmp_ln317       (icmp             ) [ 00111]
empty_50         (speclooptripcount) [ 00000]
j                (add              ) [ 00111]
br_ln317         (br               ) [ 00000]
add_ln318        (add              ) [ 00000]
add_ln318_1      (add              ) [ 00000]
zext_ln318_2     (zext             ) [ 00000]
expandedKey_addr (getelementptr    ) [ 00001]
trunc_ln318_2    (trunc            ) [ 00000]
shl_ln318_1      (bitconcatenate   ) [ 00000]
add_ln318_2      (add              ) [ 00001]
br_ln0           (br               ) [ 01111]
expandedKey_load (load             ) [ 00000]
zext_ln318       (zext             ) [ 00000]
roundKey_addr    (getelementptr    ) [ 00000]
store_ln318      (store            ) [ 00000]
br_ln317         (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="expandedKey">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="roundKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundKey"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ptr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="ptr_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="9" slack="0"/>
<pin id="26" dir="0" index="1" bw="9" slack="0"/>
<pin id="27" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ptr_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="expandedKey_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="8" slack="0"/>
<pin id="34" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="8" slack="0"/>
<pin id="39" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="expandedKey_load/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="roundKey_addr_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="4" slack="0"/>
<pin id="47" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr/4 "/>
</bind>
</comp>

<comp id="50" class="1004" name="store_ln318_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/4 "/>
</bind>
</comp>

<comp id="57" class="1005" name="i_0_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="3" slack="1"/>
<pin id="59" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="i_0_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="j_0_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="1"/>
<pin id="70" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="j_0_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="trunc_ln318_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln318/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln314_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="0"/>
<pin id="85" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln314/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln314_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="3" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln314/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="trunc_ln318_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln318_1/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="shl_ln_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="2" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln318_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln318_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln317_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln317_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln318_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="2"/>
<pin id="133" dir="0" index="1" bw="3" slack="0"/>
<pin id="134" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln318_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="1"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln318_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln318_2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln318_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln318_2/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="shl_ln318_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln318_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln318_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="1"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318_2/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln318_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln318/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="trunc_ln318_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="2"/>
<pin id="169" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln318 "/>
</bind>
</comp>

<comp id="172" class="1005" name="zext_ln314_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="1"/>
<pin id="174" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln314 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="185" class="1005" name="zext_ln318_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln318_1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="j_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="198" class="1005" name="expandedKey_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="add_ln318_2_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln318_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="22" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="22" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="37" pin="3"/><net_sink comp="50" pin=1"/></net>

<net id="56"><net_src comp="43" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="82"><net_src comp="24" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="61" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="61" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="61" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="61" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="72" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="72" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="72" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="115" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="136" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="149"><net_src comp="72" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="170"><net_src comp="79" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="175"><net_src comp="83" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="183"><net_src comp="93" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="188"><net_src comp="111" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="196"><net_src comp="125" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="201"><net_src comp="30" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="206"><net_src comp="158" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="163" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: expandedKey | {}
	Port: roundKey | {4 }
 - Input state : 
	Port: createRoundKey : expandedKey | {3 4 }
	Port: createRoundKey : ptr | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln314 : 1
		icmp_ln314 : 1
		i : 1
		br_ln314 : 2
		trunc_ln318_1 : 1
		shl_ln : 2
		zext_ln318_1 : 3
	State 3
		zext_ln317 : 1
		icmp_ln317 : 1
		j : 1
		br_ln317 : 2
		add_ln318 : 2
		add_ln318_1 : 3
		zext_ln318_2 : 4
		expandedKey_addr : 5
		expandedKey_load : 6
		trunc_ln318_2 : 1
		shl_ln318_1 : 2
		add_ln318_2 : 3
	State 4
		roundKey_addr : 1
		store_ln318 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |        i_fu_93       |    0    |    12   |
|          |       j_fu_125       |    0    |    12   |
|    add   |   add_ln318_fu_131   |    0    |    8    |
|          |  add_ln318_1_fu_136  |    0    |    8    |
|          |  add_ln318_2_fu_158  |    0    |    13   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln314_fu_87   |    0    |    9    |
|          |   icmp_ln317_fu_119  |    0    |    9    |
|----------|----------------------|---------|---------|
|   read   |  ptr_read_read_fu_24 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln318_fu_79  |    0    |    0    |
|   trunc  |  trunc_ln318_1_fu_99 |    0    |    0    |
|          | trunc_ln318_2_fu_146 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln314_fu_83   |    0    |    0    |
|          |  zext_ln318_1_fu_111 |    0    |    0    |
|   zext   |   zext_ln317_fu_115  |    0    |    0    |
|          |  zext_ln318_2_fu_141 |    0    |    0    |
|          |   zext_ln318_fu_163  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_103    |    0    |    0    |
|          |  shl_ln318_1_fu_150  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    71   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln318_2_reg_203  |    4   |
|expandedKey_addr_reg_198|    8   |
|       i_0_reg_57       |    3   |
|        i_reg_180       |    3   |
|       j_0_reg_68       |    3   |
|        j_reg_193       |    3   |
|   trunc_ln318_reg_167  |    8   |
|   zext_ln314_reg_172   |    4   |
|  zext_ln318_1_reg_185  |    8   |
+------------------------+--------+
|          Total         |   44   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_37 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   44   |   80   |
+-----------+--------+--------+--------+
