{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "\n",
      "@cache_definition\n",
      "def DefineSilicaMux(height, width, strategy):\n",
      "    if strategy == \"one-hot\":\n",
      "        if width is None:\n",
      "            T = Bit\n",
      "        else:\n",
      "            T = Bits(width)\n",
      "        inputs = []\n",
      "        for i in range(height):\n",
      "            inputs += [f\"I{i}\", In(T)]\n",
      "        class OneHotMux(Circuit):\n",
      "            name = \"SilicaOneHotMux{}{}\".format(height, width)\n",
      "            IO = inputs + [\"S\", In(Bits(height)), \"O\", Out(T)]\n",
      "            @classmethod\n",
      "            def definition(io):\n",
      "                or_ = Or(height, width)\n",
      "                wire(io.O, or_.O)\n",
      "                for i in range(height):\n",
      "                    and_ = And(2, width)\n",
      "                    wire(and_.I0, getattr(io, f\"I{i}\"))\n",
      "                    if width is not None:\n",
      "                        for j in range(width):\n",
      "                            wire(and_.I1[j], io.S[i])\n",
      "                    else:\n",
      "                        wire(and_.I1, io.S[i])\n",
      "                    wire(getattr(or_, f\"I{i}\"), and_.O)\n",
      "        return OneHotMux\n",
      "    else:\n",
      "        raise NotImplementedError()\n",
      "\n",
      "\n",
      "Fifo = DefineCircuit(\"Fifo\", \"rdata\", Out(Bits(4)), \"empty\", Out(Bit), \"full\", Out(Bit), \"wdata\", In(Bits(4)), \"wen\", In(Bit), \"ren\", In(Bit), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferFifo\", \"I\", In(Bits(8)), \"O\", Out(Bits(8)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "__silica_yield_state = Register(2, init=1, has_ce=False)\n",
      "\n",
      "wireclock(Fifo, __silica_yield_state)\n",
      "wire(bits(1 << 1, 2), __silica_yield_state.I)\n",
      "wdata = Fifo.wdata\n",
      "wen = Fifo.wen\n",
      "ren = Fifo.ren\n",
      "raddr = Register(2, has_ce=False)\n",
      "wireclock(Fifo, raddr)\n",
      "raddr_next = DefineSilicaMux(8, 2, strategy=\"one-hot\")()\n",
      "wire(__silica_path_state.O, raddr_next.S)\n",
      "wire(raddr_next.O, raddr.I)\n",
      "prev_empty = DFF(has_ce=False, name=\"prev_empty\", init=1)\n",
      "wireclock(Fifo, prev_empty)\n",
      "prev_empty_next = DefineSilicaMux(8, None, strategy=\"one-hot\")()\n",
      "wire(__silica_path_state.O, prev_empty_next.S)\n",
      "wire(prev_empty_next.O, prev_empty.I)\n",
      "memory = [Register(4, has_ce=False) for _ in range(4)]\n",
      "memory_next = [DefineSilicaMux(8, 4, strategy=\"one-hot\")() for _ in range(4)]\n",
      "for __silica_i in range(4):\n",
      "    wire(__silica_path_state.O, memory_next[__silica_i].S)\n",
      "\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next[__silica_i].O, memory[__silica_i].I)\n",
      "memory_next_0_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_0_tmp.append(memory[__silica_j].O)\n",
      "memory_next_1_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_1_tmp.append(memory[__silica_j].O)\n",
      "memory_next_2_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_2_tmp.append(memory[__silica_j].O)\n",
      "memory_next_3_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_3_tmp.append(memory[__silica_j].O)\n",
      "memory_next_4_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_4_tmp.append(memory[__silica_j].O)\n",
      "memory_next_5_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_5_tmp.append(memory[__silica_j].O)\n",
      "memory_next_6_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_6_tmp.append(memory[__silica_j].O)\n",
      "memory_next_7_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_7_tmp.append(memory[__silica_j].O)\n",
      "waddr = Register(2, has_ce=False)\n",
      "wireclock(Fifo, waddr)\n",
      "waddr_next = DefineSilicaMux(8, 2, strategy=\"one-hot\")()\n",
      "wire(__silica_path_state.O, waddr_next.S)\n",
      "wire(waddr_next.O, waddr.I)\n",
      "prev_full = DFF(has_ce=False, name=\"prev_full\", init=0)\n",
      "wireclock(Fifo, prev_full)\n",
      "prev_full_next = DefineSilicaMux(8, None, strategy=\"one-hot\")()\n",
      "wire(__silica_path_state.O, prev_full_next.S)\n",
      "wire(prev_full_next.O, prev_full.I)\n",
      "rdata = DefineSilicaMux(8, 4, strategy=\"one-hot\")()\n",
      "wire(__silica_path_state.O, rdata.S)\n",
      "wire(rdata.O, Fifo.rdata)\n",
      "empty = DefineSilicaMux(8, None, strategy=\"one-hot\")()\n",
      "wire(__silica_path_state.O, empty.S)\n",
      "wire(empty.O, Fifo.empty)\n",
      "full = DefineSilicaMux(8, None, strategy=\"one-hot\")()\n",
      "wire(__silica_path_state.O, full.S)\n",
      "wire(full.O, Fifo.full)\n",
      "raddr_next_0_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_empty_next_0_tmp = prev_empty.O\n",
      "waddr_next_0_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_full_next_0_tmp = prev_full.O\n",
      "full_0_tmp = prev_full.O\n",
      "empty_0_tmp = prev_empty.O\n",
      "__silica_cond_0 = and_(wen, not_(prev_full.O))\n",
      "__silica_decoder_8 = decoder(waddr.O)\n",
      "for i in range(len(memory_next_0_tmp)):\n",
      "    memory_next_0_tmp[i] = Mux(2, len(mux([x for x in memory_next_0_tmp], i)))(\n",
      "        mux([x for x in memory_next_0_tmp], i), wdata, __silica_decoder_8[i])\n",
      "waddr_next_0_tmp = add(waddr.O, uint(1, 2))\n",
      "full_0_tmp = eq(raddr.O, waddr_next_0_tmp)\n",
      "empty_0_tmp = bit(False)\n",
      "rdata_0_tmp = mux([x for x in memory_next_0_tmp], raddr.O)\n",
      "__silica_cond_1 = and_(ren, not_(prev_empty.O))\n",
      "raddr_next_0_tmp = add(raddr.O, uint(1, 2))\n",
      "empty_0_tmp = eq(raddr_next_0_tmp, waddr_next_0_tmp)\n",
      "full_0_tmp = bit(False)\n",
      "prev_full_next_0_tmp = full_0_tmp\n",
      "prev_empty_next_0_tmp = empty_0_tmp\n",
      "wire(bits(raddr_next_0_tmp), raddr_next.I0)\n",
      "wire(prev_empty_next_0_tmp, prev_empty_next.I0)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_0_tmp[__silica_i], memory_next[__silica_i].I0)\n",
      "wire(bits(waddr_next_0_tmp), waddr_next.I0)\n",
      "wire(prev_full_next_0_tmp, prev_full_next.I0)\n",
      "wire(rdata_0_tmp, rdata.I0)\n",
      "wire(empty_0_tmp, empty.I0)\n",
      "wire(full_0_tmp, full.I0)\n",
      "wire(__silica_path_state.I[0], and_(__silica_yield_state.O[0], __silica_cond_0, __silica_cond_1))\n",
      "raddr_next_1_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_empty_next_1_tmp = prev_empty.O\n",
      "waddr_next_1_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_full_next_1_tmp = prev_full.O\n",
      "full_1_tmp = prev_full.O\n",
      "empty_1_tmp = prev_empty.O\n",
      "__silica_cond_2 = and_(wen, not_(prev_full.O))\n",
      "__silica_decoder_8 = decoder(waddr.O)\n",
      "for i in range(len(memory_next_1_tmp)):\n",
      "    memory_next_1_tmp[i] = Mux(2, len(mux([x for x in memory_next_1_tmp], i)))(\n",
      "        mux([x for x in memory_next_1_tmp], i), wdata, __silica_decoder_8[i])\n",
      "waddr_next_1_tmp = add(waddr.O, uint(1, 2))\n",
      "full_1_tmp = eq(raddr.O, waddr_next_1_tmp)\n",
      "empty_1_tmp = bit(False)\n",
      "rdata_1_tmp = mux([x for x in memory_next_1_tmp], raddr.O)\n",
      "__silica_cond_3 = not_(and_(ren, not_(prev_empty.O)))\n",
      "prev_full_next_1_tmp = full_1_tmp\n",
      "prev_empty_next_1_tmp = empty_1_tmp\n",
      "wire(bits(raddr_next_1_tmp), raddr_next.I1)\n",
      "wire(prev_empty_next_1_tmp, prev_empty_next.I1)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_1_tmp[__silica_i], memory_next[__silica_i].I1)\n",
      "wire(bits(waddr_next_1_tmp), waddr_next.I1)\n",
      "wire(prev_full_next_1_tmp, prev_full_next.I1)\n",
      "wire(rdata_1_tmp, rdata.I1)\n",
      "wire(empty_1_tmp, empty.I1)\n",
      "wire(full_1_tmp, full.I1)\n",
      "wire(__silica_path_state.I[1], and_(__silica_yield_state.O[0], __silica_cond_2, __silica_cond_3))\n",
      "raddr_next_2_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_empty_next_2_tmp = prev_empty.O\n",
      "waddr_next_2_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_full_next_2_tmp = prev_full.O\n",
      "full_2_tmp = prev_full.O\n",
      "empty_2_tmp = prev_empty.O\n",
      "__silica_cond_4 = not_(and_(wen, not_(prev_full.O)))\n",
      "rdata_2_tmp = mux([x for x in memory_next_2_tmp], raddr.O)\n",
      "__silica_cond_5 = and_(ren, not_(prev_empty.O))\n",
      "raddr_next_2_tmp = add(raddr.O, uint(1, 2))\n",
      "empty_2_tmp = eq(raddr_next_2_tmp, waddr.O)\n",
      "full_2_tmp = bit(False)\n",
      "prev_full_next_2_tmp = full_2_tmp\n",
      "prev_empty_next_2_tmp = empty_2_tmp\n",
      "wire(bits(raddr_next_2_tmp), raddr_next.I2)\n",
      "wire(prev_empty_next_2_tmp, prev_empty_next.I2)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_2_tmp[__silica_i], memory_next[__silica_i].I2)\n",
      "wire(bits(waddr_next_2_tmp), waddr_next.I2)\n",
      "wire(prev_full_next_2_tmp, prev_full_next.I2)\n",
      "wire(rdata_2_tmp, rdata.I2)\n",
      "wire(empty_2_tmp, empty.I2)\n",
      "wire(full_2_tmp, full.I2)\n",
      "wire(__silica_path_state.I[2], and_(__silica_yield_state.O[0], __silica_cond_4, __silica_cond_5))\n",
      "raddr_next_3_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_empty_next_3_tmp = prev_empty.O\n",
      "waddr_next_3_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_full_next_3_tmp = prev_full.O\n",
      "full_3_tmp = prev_full.O\n",
      "empty_3_tmp = prev_empty.O\n",
      "__silica_cond_6 = not_(and_(wen, not_(prev_full.O)))\n",
      "rdata_3_tmp = mux([x for x in memory_next_3_tmp], raddr.O)\n",
      "__silica_cond_7 = not_(and_(ren, not_(prev_empty.O)))\n",
      "prev_full_next_3_tmp = full_3_tmp\n",
      "prev_empty_next_3_tmp = empty_3_tmp\n",
      "wire(bits(raddr_next_3_tmp), raddr_next.I3)\n",
      "wire(prev_empty_next_3_tmp, prev_empty_next.I3)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_3_tmp[__silica_i], memory_next[__silica_i].I3)\n",
      "wire(bits(waddr_next_3_tmp), waddr_next.I3)\n",
      "wire(prev_full_next_3_tmp, prev_full_next.I3)\n",
      "wire(rdata_3_tmp, rdata.I3)\n",
      "wire(empty_3_tmp, empty.I3)\n",
      "wire(full_3_tmp, full.I3)\n",
      "wire(__silica_path_state.I[3], and_(__silica_yield_state.O[0], __silica_cond_6, __silica_cond_7))\n",
      "raddr_next_4_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_empty_next_4_tmp = prev_empty.O\n",
      "waddr_next_4_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_full_next_4_tmp = prev_full.O\n",
      "full_4_tmp = prev_full.O\n",
      "empty_4_tmp = prev_empty.O\n",
      "__silica_cond_8 = and_(wen, not_(prev_full.O))\n",
      "__silica_decoder_8 = decoder(waddr.O)\n",
      "for i in range(len(memory_next_4_tmp)):\n",
      "    memory_next_4_tmp[i] = Mux(2, len(mux([x for x in memory_next_4_tmp], i)))(\n",
      "        mux([x for x in memory_next_4_tmp], i), wdata, __silica_decoder_8[i])\n",
      "waddr_next_4_tmp = add(waddr.O, uint(1, 2))\n",
      "full_4_tmp = eq(raddr.O, waddr_next_4_tmp)\n",
      "empty_4_tmp = bit(False)\n",
      "rdata_4_tmp = mux([x for x in memory_next_4_tmp], raddr.O)\n",
      "__silica_cond_9 = and_(ren, not_(prev_empty.O))\n",
      "raddr_next_4_tmp = add(raddr.O, uint(1, 2))\n",
      "empty_4_tmp = eq(raddr_next_4_tmp, waddr_next_4_tmp)\n",
      "full_4_tmp = bit(False)\n",
      "prev_full_next_4_tmp = full_4_tmp\n",
      "prev_empty_next_4_tmp = empty_4_tmp\n",
      "wire(bits(raddr_next_4_tmp), raddr_next.I4)\n",
      "wire(prev_empty_next_4_tmp, prev_empty_next.I4)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_4_tmp[__silica_i], memory_next[__silica_i].I4)\n",
      "wire(bits(waddr_next_4_tmp), waddr_next.I4)\n",
      "wire(prev_full_next_4_tmp, prev_full_next.I4)\n",
      "wire(rdata_4_tmp, rdata.I4)\n",
      "wire(empty_4_tmp, empty.I4)\n",
      "wire(full_4_tmp, full.I4)\n",
      "wire(__silica_path_state.I[4], and_(__silica_yield_state.O[1], __silica_cond_8, __silica_cond_9))\n",
      "raddr_next_5_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_empty_next_5_tmp = prev_empty.O\n",
      "waddr_next_5_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_full_next_5_tmp = prev_full.O\n",
      "full_5_tmp = prev_full.O\n",
      "empty_5_tmp = prev_empty.O\n",
      "__silica_cond_10 = and_(wen, not_(prev_full.O))\n",
      "__silica_decoder_8 = decoder(waddr.O)\n",
      "for i in range(len(memory_next_5_tmp)):\n",
      "    memory_next_5_tmp[i] = Mux(2, len(mux([x for x in memory_next_5_tmp], i)))(\n",
      "        mux([x for x in memory_next_5_tmp], i), wdata, __silica_decoder_8[i])\n",
      "waddr_next_5_tmp = add(waddr.O, uint(1, 2))\n",
      "full_5_tmp = eq(raddr.O, waddr_next_5_tmp)\n",
      "empty_5_tmp = bit(False)\n",
      "rdata_5_tmp = mux([x for x in memory_next_5_tmp], raddr.O)\n",
      "__silica_cond_11 = not_(and_(ren, not_(prev_empty.O)))\n",
      "prev_full_next_5_tmp = full_5_tmp\n",
      "prev_empty_next_5_tmp = empty_5_tmp\n",
      "wire(bits(raddr_next_5_tmp), raddr_next.I5)\n",
      "wire(prev_empty_next_5_tmp, prev_empty_next.I5)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_5_tmp[__silica_i], memory_next[__silica_i].I5)\n",
      "wire(bits(waddr_next_5_tmp), waddr_next.I5)\n",
      "wire(prev_full_next_5_tmp, prev_full_next.I5)\n",
      "wire(rdata_5_tmp, rdata.I5)\n",
      "wire(empty_5_tmp, empty.I5)\n",
      "wire(full_5_tmp, full.I5)\n",
      "wire(__silica_path_state.I[5], and_(__silica_yield_state.O[1], __silica_cond_10, __silica_cond_11))\n",
      "raddr_next_6_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_empty_next_6_tmp = prev_empty.O\n",
      "waddr_next_6_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_full_next_6_tmp = prev_full.O\n",
      "full_6_tmp = prev_full.O\n",
      "empty_6_tmp = prev_empty.O\n",
      "__silica_cond_12 = not_(and_(wen, not_(prev_full.O)))\n",
      "rdata_6_tmp = mux([x for x in memory_next_6_tmp], raddr.O)\n",
      "__silica_cond_13 = and_(ren, not_(prev_empty.O))\n",
      "raddr_next_6_tmp = add(raddr.O, uint(1, 2))\n",
      "empty_6_tmp = eq(raddr_next_6_tmp, waddr.O)\n",
      "full_6_tmp = bit(False)\n",
      "prev_full_next_6_tmp = full_6_tmp\n",
      "prev_empty_next_6_tmp = empty_6_tmp\n",
      "wire(bits(raddr_next_6_tmp), raddr_next.I6)\n",
      "wire(prev_empty_next_6_tmp, prev_empty_next.I6)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_6_tmp[__silica_i], memory_next[__silica_i].I6)\n",
      "wire(bits(waddr_next_6_tmp), waddr_next.I6)\n",
      "wire(prev_full_next_6_tmp, prev_full_next.I6)\n",
      "wire(rdata_6_tmp, rdata.I6)\n",
      "wire(empty_6_tmp, empty.I6)\n",
      "wire(full_6_tmp, full.I6)\n",
      "wire(__silica_path_state.I[6], and_(__silica_yield_state.O[1], __silica_cond_12, __silica_cond_13))\n",
      "raddr_next_7_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_empty_next_7_tmp = prev_empty.O\n",
      "waddr_next_7_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "prev_full_next_7_tmp = prev_full.O\n",
      "full_7_tmp = prev_full.O\n",
      "empty_7_tmp = prev_empty.O\n",
      "__silica_cond_14 = not_(and_(wen, not_(prev_full.O)))\n",
      "rdata_7_tmp = mux([x for x in memory_next_7_tmp], raddr.O)\n",
      "__silica_cond_15 = not_(and_(ren, not_(prev_empty.O)))\n",
      "prev_full_next_7_tmp = full_7_tmp\n",
      "prev_empty_next_7_tmp = empty_7_tmp\n",
      "wire(bits(raddr_next_7_tmp), raddr_next.I7)\n",
      "wire(prev_empty_next_7_tmp, prev_empty_next.I7)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_7_tmp[__silica_i], memory_next[__silica_i].I7)\n",
      "wire(bits(waddr_next_7_tmp), waddr_next.I7)\n",
      "wire(prev_full_next_7_tmp, prev_full_next.I7)\n",
      "wire(rdata_7_tmp, rdata.I7)\n",
      "wire(empty_7_tmp, empty.I7)\n",
      "wire(full_7_tmp, full.I7)\n",
      "wire(__silica_path_state.I[7], and_(__silica_yield_state.O[1], __silica_cond_14, __silica_cond_15))\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, uint\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "@si.coroutine(inputs={\"wdata\": si.Bits(4), \"wen\": si.Bit, \"ren\": si.Bit})\n",
    "def Fifo():\n",
    "    memory = list(bits(0, 4) for i in range(4))\n",
    "    raddr = uint(0, 2)\n",
    "    waddr = uint(0, 2)\n",
    "    prev_empty = True\n",
    "    prev_full  = False\n",
    "    wdata, wen, ren = yield\n",
    "    while True:\n",
    "        full = prev_full\n",
    "        empty = prev_empty\n",
    "        if wen and not prev_full:\n",
    "            memory[waddr] = wdata\n",
    "            waddr = waddr + 1\n",
    "            full = raddr == waddr\n",
    "            empty = False\n",
    "        rdata = memory[raddr]\n",
    "        if ren and not prev_empty:\n",
    "            raddr = raddr + 1\n",
    "            empty = raddr == waddr\n",
    "            full = False\n",
    "        prev_full = full\n",
    "        prev_empty = empty\n",
    "        wdata, wen, ren = yield rdata, empty, full\n",
    "\n",
    "\n",
    "        \n",
    "si.compile(Fifo(), file_name=\"build/silica_fifo.py\")\n",
    "with open(\"build/silica_fifo.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== Fifo ===\n",
      "\n",
      "   Number of wires:               2286\n",
      "   Number of wire bits:           3638\n",
      "   Number of public wires:        2237\n",
      "   Number of public wire bits:    3589\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 98\n",
      "     SB_DFF                         24\n",
      "     SB_LUT4                        74\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_fifo.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          13 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          77 / 1280\n",
      "  DFF        24\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   3\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 24 / 24\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 470\n",
      "  at iteration #50: temp = 4.20868, wire length = 687\n",
      "  at iteration #100: temp = 1.22889, wire length = 330\n",
      "  at iteration #150: temp = 0.195864, wire length = 141\n",
      "  final wire length = 135\n",
      "\n",
      "After placement:\n",
      "PIOs       9 / 96\n",
      "PLBs       15 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.17s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     73 / 6944\n",
      "span_12    17 / 1440\n",
      "\n",
      "  route time 0.09s\n",
      "write_txt build/silica_fifo.txt...\n",
      "\n",
      "Total number of logic levels: 4\n",
      "Total path delay: 6.58 ns (151.97 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t Fifo build/silica_fifo.py\n",
    "!coreir -i build/silica_fifo.json -o build/silica_fifo.v\n",
    "# !magma -o verilog -m lattice -t Fifo build/silica_fifo.py\n",
    "!yosys -p 'synth_ice40 -top Fifo -blif build/silica_fifo.blif' build/silica_fifo.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_fifo.txt build/silica_fifo.blif\n",
    "!icetime -tmd hx1k build/silica_fifo.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== fifo ===\n",
      "\n",
      "   Number of wires:                 26\n",
      "   Number of wire bits:            107\n",
      "   Number of public wires:          12\n",
      "   Number of public wire bits:      69\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 68\n",
      "     SB_CARRY                       10\n",
      "     SB_DFFE                        30\n",
      "     SB_LUT4                        28\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/verilog_fifo.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          37 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          48 / 1280\n",
      "  DFF        22\n",
      "  CARRY      4\n",
      "  CARRY, DFF 8\n",
      "  DFF PASS   16\n",
      "  CARRY PASS 2\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted clk$2, 30 / 30\n",
      "  promoted $abc$886$n57, 16 / 16\n",
      "  promoted wvalid, 8 / 8\n",
      "  promoted rvalid, 6 / 6\n",
      "  promoted 4 nets\n",
      "    3 cen/wclke\n",
      "    1 clk\n",
      "  4 globals\n",
      "    3 cen/wclke\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 780\n",
      "  at iteration #50: temp = 6.02671, wire length = 535\n",
      "  at iteration #100: temp = 2.79212, wire length = 360\n",
      "  at iteration #150: temp = 0.606978, wire length = 140\n",
      "  at iteration #200: temp = 0.0022931, wire length = 101\n",
      "  final wire length = 101\n",
      "\n",
      "After placement:\n",
      "PIOs       20 / 96\n",
      "PLBs       28 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.14s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     11 / 6944\n",
      "span_12    9 / 1440\n",
      "\n",
      "  route time 0.02s\n",
      "write_txt build/verilog_fifo.txt...\n",
      "\n",
      "Total number of logic levels: 5\n",
      "Total path delay: 7.44 ns (134.48 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top fifo -blif build/verilog_fifo.blif' ../verilog/fifo.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/verilog_fifo.txt build/verilog_fifo.blif\n",
    "!icetime -tmd hx1k build/verilog_fifo.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
