/*****************************************************************************
 *
 * Copyright (C) 2018-2024 Advanced Micro Devices, Inc. All rights reserved.
 *
 *****************************************************************************/

#include <Library/IoLib.h>
#include <Library/PcdLib.h>
#include <Library/TimerLib.h>
#include <Library/PciLib.h>
#include <Protocol/SpiSmmHc.h>
#include "AmdSpiHc.h"
#include "AmdSpiHcInternal.h"

/**
  Check that SPI Conroller is Not Busy

  @param[in] Instance   SpiHostControllerInstance;

  @retval EFI_SUCCESS       Spi Execute command executed properly
  @retval EFI_DEVICE_ERROR  Spi Execute command failed
**/
EFI_STATUS
EFIAPI
FchSpiControllerNotBusy (
  SPI_HOST_CONTROLLER_INSTANCE *Instance
  )
{
  UINT32 SpiReg00;
  UINT32 LpcDmaStatus;
  UINT32 RetryCount;
  UINTN DelayMicroseconds;

  if (Instance->PspMailboxSpiMode) {
    return EFI_DEVICE_ERROR;
  }
  DelayMicroseconds = FixedPcdGet32 (PcdAmdSpiDelayMicroseconds);
  SpiReg00 = FCH_SPI_BUSY;
  RetryCount = FixedPcdGet32 (PcdAmdSpiRetryCount);
  do {
    SpiReg00 = MmioRead32 (Instance->HcAddress + FCH_SPI_MMIO_REG4C_SPISTATUS);
    LpcDmaStatus = PciRead32 (PCI_LIB_ADDRESS (FCH_LPC_BUS,
                                               FCH_LPC_DEV,
                                               FCH_LPC_FUNC,
                                               FCH_LPC_REGB8));
    if ((SpiReg00 & FCH_SPI_BUSY) == 0
        && (LpcDmaStatus & FCH_LPC_DMA_SPI_BUSY) == 0) {
      break;
    }
    MicroSecondDelay (DelayMicroseconds);
    RetryCount--;
  } while (RetryCount > 0);
  if (RetryCount == 0) {
    return EFI_DEVICE_ERROR;
  }
  return EFI_SUCCESS;
}

/**
  Check for SPI transaction failure(s)

  @param[in] Instance   SpiHostControllerInstance;

  @retval EFI_SUCCESS   Spi Execute command executed properly
  @retval others        Spi Execute command failed
**/
EFI_STATUS
EFIAPI
FchSpiTransactionCheckFailure (
  SPI_HOST_CONTROLLER_INSTANCE *Instance
  )
{
  EFI_STATUS Status;
  UINT32 Data;

  if (Instance->PspMailboxSpiMode) {
    return EFI_DEVICE_ERROR;
  }
  Status = FchSpiControllerNotBusy (Instance);
  if (!EFI_ERROR (Status)) {
    Data = MmioRead32 (Instance->HcAddress + FCH_SPI_MMIO_REG00);
    if ((Data & FCH_SPI_FIFO_PTR_CRL) != 0) {
      Status = EFI_ACCESS_DENIED;
    }
  }
  return Status;
}

/**
  If SPI controller is not busy, execute SPI command.  Then wait until SPI
  controller is not busy.

  @param[in] Instance   SpiHostControllerInstance;

  @retval EFI_SUCCESS   Spi Execute command executed properly
  @retval others        Spi Execute command failed
**/
EFI_STATUS
EFIAPI
FchSpiExecute (
  SPI_HOST_CONTROLLER_INSTANCE *Instance
  )
{
  EFI_STATUS Status;

  if (Instance->PspMailboxSpiMode) {
    return EFI_DEVICE_ERROR;
  }
  Status = FchSpiControllerNotBusy (Instance);
  if (!EFI_ERROR (Status)) {
    MmioOr8 (Instance->HcAddress + FCH_SPI_MMIO_REG47_CMDTRIGGER, BIT7);
    Status = FchSpiControllerNotBusy (Instance);
    if (!EFI_ERROR (Status)) {
      Status = FchSpiTransactionCheckFailure (Instance);
    }
  }
  return Status;
}

/**
  Block SPI Flash Write Enable Opcode.  This will block anything that requires
  the Opcode equivalent to the SPI Flash Memory Write Enable Opcode.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)

  Calls during DXE will only work until the SPI controller is locked.

  Calls to these functions from SMM will only be valid during SMM, restore state
  will wipe out any changes.
**/
EFI_STATUS
EFIAPI
InternalFchSpiBlockOpcode (
  IN CONST EFI_PHYSICAL_ADDRESS  HcAddress,
  IN UINT8 Opcode
  )
{
  EFI_STATUS Status;
  BOOLEAN OpcodeBlocked;
  UINTN RestrictedCmd;
  UINT8 Data;

  Status = EFI_OUT_OF_RESOURCES;
  OpcodeBlocked = FALSE;

  // Allow only one copy of Opcode in RestrictedCmd register
  for (RestrictedCmd = 0; RestrictedCmd <= 3; RestrictedCmd++) {
    Data = MmioRead8 (HcAddress + FCH_SPI_MMIO_REG04 + RestrictedCmd);

    if (Data == Opcode && OpcodeBlocked == FALSE) {
      OpcodeBlocked = TRUE;
    } else if (Data == Opcode && OpcodeBlocked == TRUE) {
      MmioWrite8 (HcAddress + FCH_SPI_MMIO_REG04 + RestrictedCmd, 0x00);
    } else if (Data == 0x00 && OpcodeBlocked == FALSE) {
      MmioWrite8 (HcAddress + FCH_SPI_MMIO_REG04 + RestrictedCmd, Opcode);
      OpcodeBlocked = TRUE;
    }
  }
  if (OpcodeBlocked) {
    Status = EFI_SUCCESS;
  }

  return Status;
}

/**
  Un-Block SPI Flash Write Enable Opcode.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)

  Calls during DXE will only work until the SPI controller is locked.

  Calls to these functions from SMM will only be valid during SMM, restore state
  will wipe out any changes.
**/
EFI_STATUS
EFIAPI
InternalFchSpiUnblockOpcode (
  IN CONST EFI_PHYSICAL_ADDRESS  HcAddress,
  IN UINT8 Opcode
  )
{
  UINTN RestrictedCmd;

  // Unblock any copies of the Opcode
  for (RestrictedCmd = 0; RestrictedCmd <= 3; RestrictedCmd++) {
    if (MmioRead8 (HcAddress + FCH_SPI_MMIO_REG04 + RestrictedCmd) == Opcode) {
      MmioWrite8 (HcAddress + FCH_SPI_MMIO_REG04 + RestrictedCmd, 0x00);
    }
  }
  return EFI_SUCCESS;
}

/**
  Un-Block any blocked SPI Opcodes.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)

  Calls during DXE will only work until the SPI controller is locked.

  Calls to these functions from SMM will only be valid during SMM, restore state
  will wipe out any changes.
**/
EFI_STATUS
EFIAPI
InternalFchSpiUnblockAllOpcodes (
  IN CONST EFI_PHYSICAL_ADDRESS  HcAddress
  )
{
  MmioWrite32 (HcAddress + FCH_SPI_MMIO_REG04, 0x00);
  return EFI_SUCCESS;
}

/**
  Lock SPI host controller registers.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)
**/
EFI_STATUS
EFIAPI
InternalFchSpiLockSpiHostControllerRegisters (
  IN CONST EFI_PHYSICAL_ADDRESS  HcAddress
  )
{
  MmioBitFieldAnd32 (
    HcAddress + FCH_SPI_MMIO_REG00,
    22,
    23,
    0x0
    );
  if (MmioBitFieldRead32 (HcAddress + FCH_SPI_MMIO_REG00, 22, 23)
      == 0x0) {
    return EFI_SUCCESS;
  }
  return EFI_DEVICE_ERROR;
}

/**
  Unlock SPI host controller registers.  This unlock function will only work in
  SMM.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)
**/
EFI_STATUS
EFIAPI
InternalFchSpiUnlockSpiHostControllerRegisters (
  IN CONST EFI_PHYSICAL_ADDRESS  HcAddress
  )
{
  MmioBitFieldOr32 (
    HcAddress + FCH_SPI_MMIO_REG00,
    22,
    23,
    BIT0 | BIT1
    );
  if (MmioBitFieldRead32 (HcAddress + FCH_SPI_MMIO_REG00, 22, 23)
      == (BIT0 | BIT1)) {
    return EFI_SUCCESS;
  }
  return EFI_DEVICE_ERROR;
}
