
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _32983_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: housekeeping (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.92    1.42 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.47 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.28    1.75 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.49    0.00    1.75 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.60    1.09    2.85 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.60    0.03    2.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.47    3.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27    3.62 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.62 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.38    3.99 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.01    4.01 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31    4.31 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.32 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.64 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.64 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    4.92 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.93 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    5.17 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.17 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    5.49 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.21    0.00    5.49 ^ clkbuf_4_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    5.83 ^ clkbuf_4_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_7_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.83 ^ clkbuf_5_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.13 ^ clkbuf_5_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_15_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.13 ^ clkbuf_6_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.43 ^ clkbuf_6_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_30_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.43 ^ clkbuf_7_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.47    0.50    6.92 ^ clkbuf_7_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.22                           clknet_7_61_0_clock_ctrl.core_clk (net)
                  0.47    0.00    6.93 ^ clkbuf_leaf_504_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.32    7.25 ^ clkbuf_leaf_504_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04                           clknet_leaf_504_clock_ctrl.core_clk (net)
                  0.11    0.00    7.25 ^ _32983_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.21    0.80    8.05 ^ _32983_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.dBusWishbone_ADR[6] (net)
                  0.21    0.00    8.05 ^ hold14/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_4)
                  0.23    2.64   10.69 ^ hold14/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_4)
     1    0.02                           net1760 (net)
                  0.23    0.00   10.69 ^ _15319_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_4)
                  0.56    0.35   11.04 v _15319_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_4)
     4    0.06                           _05807_ (net)
                  0.56    0.00   11.05 v hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_4)
                  0.46    3.25   14.29 v hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_4)
     1    0.03                           net1761 (net)
                  0.46    0.00   14.29 v _15320_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.42    0.37   14.66 ^ _15320_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     3    0.18                           mgmt_buffers.mprj_adr_o_core[8] (net)
                  0.42    0.00   14.66 ^ max_length1046/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.82    0.64   15.30 ^ max_length1046/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.20                           net1046 (net)
                  0.82    0.04   15.34 ^ housekeeping/wb_adr_i[8] (housekeeping)
                                 15.34   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51   30.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01   30.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85   31.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05   31.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   31.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00   31.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96   32.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02   32.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44   33.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24   33.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00   33.34 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37   33.70 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   33.72 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.02 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.02 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   34.31 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.18    0.00   34.31 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25   34.56 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.56 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   34.79 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.79 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.07 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.07 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29   35.36 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.17    0.00   35.37 ^ clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   35.62 ^ clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.63 ^ clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   35.89 ^ clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.89 ^ clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.46    0.45   36.34 ^ clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.21                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.46    0.00   36.34 ^ clkbuf_opt_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   36.64 ^ clkbuf_opt_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.05                           clknet_opt_3_0_clock_ctrl.core_clk (net)
                  0.12    0.00   36.65 ^ clkbuf_opt_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.23   36.88 ^ clkbuf_opt_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.04                           clknet_opt_3_1_clock_ctrl.core_clk (net)
                  0.11    0.00   36.88 ^ clkbuf_opt_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.28   37.16 ^ clkbuf_opt_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.12                           clknet_opt_3_2_clock_ctrl.core_clk (net)
                  0.17    0.00   37.16 ^ housekeeping/wb_clk_i (housekeeping)
                         -0.10   37.06   clock uncertainty
                          0.24   37.31   clock reconvergence pessimism
                        -14.79   22.52   library setup time
                                 22.52   data required time
-----------------------------------------------------------------------------
                                 22.52   data required time
                                -15.34   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: _32497_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: housekeeping (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.92    1.42 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.47 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.28    1.75 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.49    0.00    1.75 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.60    1.09    2.85 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.60    0.03    2.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.47    3.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.35 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00    3.60 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.39    4.00 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.03    4.02 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    4.34 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.34 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.69 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.69 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.99 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.23 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.23 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.53 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.54 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    5.87 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.88 ^ clkbuf_5_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31    6.19 ^ clkbuf_5_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_24_0_clock_ctrl.core_clk (net)
                  0.17    0.00    6.19 ^ clkbuf_6_49_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    6.48 ^ clkbuf_6_49_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_49_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.48 ^ clkbuf_7_98_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.51    6.98 ^ clkbuf_7_98_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.23                           clknet_7_98_0_clock_ctrl.core_clk (net)
                  0.50    0.01    6.99 ^ clkbuf_leaf_502_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.32    7.31 ^ clkbuf_leaf_502_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02                           clknet_leaf_502_clock_ctrl.core_clk (net)
                  0.10    0.00    7.31 ^ _32497_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.54    1.00    8.31 ^ _32497_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.03                           soc.core.grant[1] (net)
                  0.54    0.00    8.31 ^ fanout1356/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.54    0.48    8.79 ^ fanout1356/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    18    0.39                           net1356 (net)
                  0.54    0.01    8.80 ^ fanout1354/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.46    0.44    9.24 ^ fanout1354/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    18    0.32                           net1354 (net)
                  0.46    0.01    9.25 ^ _15114_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.40    0.35    9.60 v _15114_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     2    0.04                           _05665_ (net)
                  0.40    0.00    9.60 v fanout1234/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.49    0.60   10.20 v fanout1234/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.21                           net1234 (net)
                  0.49    0.01   10.21 v _15294_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_4)
                  1.98    1.32   11.53 ^ _15294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_4)
     8    0.13                           _05789_ (net)
                  1.98    0.00   11.54 ^ _15295_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                  1.85    1.55   13.09 v _15295_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     3    0.22                           mgmt_buffers.mprj_adr_o_core[16] (net)
                  1.85    0.04   13.12 v housekeeping/wb_adr_i[16] (housekeeping)
                                 13.12   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51   30.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01   30.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85   31.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05   31.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   31.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00   31.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96   32.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02   32.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44   33.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24   33.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00   33.34 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37   33.70 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   33.72 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.02 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.02 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   34.31 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.18    0.00   34.31 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25   34.56 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.56 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   34.79 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.79 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.07 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.07 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29   35.36 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.17    0.00   35.37 ^ clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   35.62 ^ clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.63 ^ clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   35.89 ^ clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.89 ^ clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.46    0.45   36.34 ^ clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.21                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.46    0.00   36.34 ^ clkbuf_opt_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   36.64 ^ clkbuf_opt_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.05                           clknet_opt_3_0_clock_ctrl.core_clk (net)
                  0.12    0.00   36.65 ^ clkbuf_opt_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.23   36.88 ^ clkbuf_opt_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.04                           clknet_opt_3_1_clock_ctrl.core_clk (net)
                  0.11    0.00   36.88 ^ clkbuf_opt_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.28   37.16 ^ clkbuf_opt_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.12                           clknet_opt_3_2_clock_ctrl.core_clk (net)
                  0.17    0.00   37.16 ^ housekeeping/wb_clk_i (housekeeping)
                         -0.10   37.06   clock uncertainty
                          0.29   37.36   clock reconvergence pessimism
                        -14.58   22.78   library setup time
                                 22.78   data required time
-----------------------------------------------------------------------------
                                 22.78   data required time
                                -13.12   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: _32497_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: housekeeping (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.92    1.42 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.47 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.28    1.75 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.49    0.00    1.75 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.60    1.09    2.85 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.60    0.03    2.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.47    3.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.35 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00    3.60 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.39    4.00 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.03    4.02 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    4.34 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.34 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.69 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.69 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.99 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.23 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.23 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.53 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.54 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    5.87 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.88 ^ clkbuf_5_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31    6.19 ^ clkbuf_5_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_24_0_clock_ctrl.core_clk (net)
                  0.17    0.00    6.19 ^ clkbuf_6_49_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    6.48 ^ clkbuf_6_49_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_49_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.48 ^ clkbuf_7_98_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.51    6.98 ^ clkbuf_7_98_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.23                           clknet_7_98_0_clock_ctrl.core_clk (net)
                  0.50    0.01    6.99 ^ clkbuf_leaf_502_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.32    7.31 ^ clkbuf_leaf_502_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02                           clknet_leaf_502_clock_ctrl.core_clk (net)
                  0.10    0.00    7.31 ^ _32497_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.54    1.00    8.31 ^ _32497_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.03                           soc.core.grant[1] (net)
                  0.54    0.00    8.31 ^ fanout1356/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.54    0.48    8.79 ^ fanout1356/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    18    0.39                           net1356 (net)
                  0.54    0.01    8.80 ^ fanout1354/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.46    0.44    9.24 ^ fanout1354/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    18    0.32                           net1354 (net)
                  0.46    0.01    9.25 ^ _15114_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.40    0.35    9.60 v _15114_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     2    0.04                           _05665_ (net)
                  0.40    0.00    9.60 v fanout1234/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.49    0.60   10.20 v fanout1234/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.21                           net1234 (net)
                  0.49    0.01   10.21 v _15285_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_4)
                  1.99    1.32   11.53 ^ _15285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_4)
     8    0.13                           _05783_ (net)
                  1.99    0.00   11.54 ^ _15286_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                  1.77    1.49   13.03 v _15286_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     3    0.21                           mgmt_buffers.mprj_adr_o_core[19] (net)
                  1.77    0.04   13.06 v housekeeping/wb_adr_i[19] (housekeeping)
                                 13.06   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51   30.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01   30.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85   31.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05   31.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   31.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00   31.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96   32.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02   32.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44   33.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24   33.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00   33.34 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37   33.70 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   33.72 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.02 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.02 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   34.31 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.18    0.00   34.31 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25   34.56 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.56 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   34.79 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.79 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.07 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.07 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29   35.36 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.17    0.00   35.37 ^ clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   35.62 ^ clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.63 ^ clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   35.89 ^ clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.89 ^ clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.46    0.45   36.34 ^ clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.21                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.46    0.00   36.34 ^ clkbuf_opt_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   36.64 ^ clkbuf_opt_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.05                           clknet_opt_3_0_clock_ctrl.core_clk (net)
                  0.12    0.00   36.65 ^ clkbuf_opt_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.23   36.88 ^ clkbuf_opt_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.04                           clknet_opt_3_1_clock_ctrl.core_clk (net)
                  0.11    0.00   36.88 ^ clkbuf_opt_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.28   37.16 ^ clkbuf_opt_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.12                           clknet_opt_3_2_clock_ctrl.core_clk (net)
                  0.17    0.00   37.16 ^ housekeeping/wb_clk_i (housekeeping)
                         -0.10   37.06   clock uncertainty
                          0.29   37.36   clock reconvergence pessimism
                        -14.60   22.75   library setup time
                                 22.75   data required time
-----------------------------------------------------------------------------
                                 22.75   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: _33884_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM02
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.45    1.24   16.24 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.45    0.01   16.25 v wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.75    0.75   17.00 v wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  0.76    0.05   17.05 v _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.52    0.50   17.56 ^ _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.52    0.00   17.56 ^ _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.31    0.92   18.48 v _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.31    0.03   18.50 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.53   19.04 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   19.04 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.30 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.30 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.36    0.43   19.73 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.36    0.02   19.75 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.35   20.11 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   20.11 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33   20.44 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   20.44 v clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   20.74 v clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.74 v clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   21.00 v clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.11    0.00   21.00 v clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   21.33 v clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.21    0.00   21.34 v clkbuf_4_8_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   21.70 v clkbuf_4_8_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_8_0_clock_ctrl.core_clk (net)
                  0.21    0.00   21.70 v clkbuf_5_16_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.33   22.03 v clkbuf_5_16_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_16_0_clock_ctrl.core_clk (net)
                  0.16    0.00   22.03 v clkbuf_6_32_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   22.33 v clkbuf_6_32_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_32_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.33 v clkbuf_7_65_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.63    0.63   22.96 v clkbuf_7_65_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.28                           clknet_7_65_0_clock_ctrl.core_clk (net)
                  0.63    0.00   22.96 v clkbuf_leaf_1133_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.37   23.33 v clkbuf_leaf_1133_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02                           clknet_leaf_1133_clock_ctrl.core_clk (net)
                  0.10    0.00   23.33 v _33884_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.16    0.76   24.09 ^ _33884_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.01                           clock_ctrl.reset_delay[0] (net)
                  0.16    0.00   24.09 ^ _17855_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                  0.21    0.29   24.38 ^ _17855_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.02                           soc.core.core_rst (net)
                  0.21    0.00   24.38 ^ max_length1252/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.79    1.21   25.58 ^ max_length1252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.22                           net1252 (net)
                  1.80    0.05   25.63 ^ wire1251/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.65    1.23   26.87 ^ wire1251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     3    0.30                           net1251 (net)
                  1.65    0.02   26.89 ^ soc.core.sram.ram512x32.RAM02/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 26.89   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51   30.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01   30.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85   31.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05   31.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   31.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00   31.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96   32.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02   32.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44   33.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.10 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25   33.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.12    0.00   33.35 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   33.70 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02   33.72 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.01 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.01 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.31   34.32 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.22    0.00   34.32 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   34.60 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.60 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   34.83 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.11    0.00   34.83 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.12 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.12 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32   35.44 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.22    0.00   35.45 ^ clkbuf_5_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31   35.75 ^ clkbuf_5_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_5_1_0_clock_ctrl.core_clk (net)
                  0.19    0.00   35.75 ^ clkbuf_6_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.03 ^ clkbuf_6_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.03 ^ clkbuf_7_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.49   36.52 ^ clkbuf_7_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.25                           clknet_7_5_0_clock_ctrl.core_clk (net)
                  0.53    0.00   36.52 ^ clkbuf_leaf_12_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.35    0.46   36.98 ^ clkbuf_leaf_12_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.31                           clknet_leaf_12_clock_ctrl.core_clk (net)
                  0.35    0.01   36.99 ^ soc.core.sram.ram512x32.RAM02/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   36.89   clock uncertainty
                          0.24   37.14   clock reconvergence pessimism
                         -0.49   36.65   library setup time
                                 36.65   data required time
-----------------------------------------------------------------------------
                                 36.65   data required time
                                -26.89   data arrival time
-----------------------------------------------------------------------------
                                  9.76   slack (MET)


Startpoint: _33884_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM03
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.45    1.24   16.24 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.45    0.01   16.25 v wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.75    0.75   17.00 v wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  0.76    0.05   17.05 v _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.52    0.50   17.56 ^ _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.52    0.00   17.56 ^ _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.31    0.92   18.48 v _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.31    0.03   18.50 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.53   19.04 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   19.04 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.30 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.30 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.36    0.43   19.73 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.36    0.02   19.75 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.35   20.11 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   20.11 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33   20.44 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   20.44 v clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   20.74 v clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.74 v clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   21.00 v clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.11    0.00   21.00 v clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   21.33 v clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.21    0.00   21.34 v clkbuf_4_8_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   21.70 v clkbuf_4_8_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_8_0_clock_ctrl.core_clk (net)
                  0.21    0.00   21.70 v clkbuf_5_16_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.33   22.03 v clkbuf_5_16_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_16_0_clock_ctrl.core_clk (net)
                  0.16    0.00   22.03 v clkbuf_6_32_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   22.33 v clkbuf_6_32_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_32_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.33 v clkbuf_7_65_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.63    0.63   22.96 v clkbuf_7_65_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.28                           clknet_7_65_0_clock_ctrl.core_clk (net)
                  0.63    0.00   22.96 v clkbuf_leaf_1133_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.37   23.33 v clkbuf_leaf_1133_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02                           clknet_leaf_1133_clock_ctrl.core_clk (net)
                  0.10    0.00   23.33 v _33884_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.16    0.76   24.09 ^ _33884_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.01                           clock_ctrl.reset_delay[0] (net)
                  0.16    0.00   24.09 ^ _17855_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                  0.21    0.29   24.38 ^ _17855_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.02                           soc.core.core_rst (net)
                  0.21    0.00   24.38 ^ max_length1252/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.79    1.21   25.58 ^ max_length1252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.22                           net1252 (net)
                  1.80    0.05   25.63 ^ wire1251/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.65    1.23   26.87 ^ wire1251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     3    0.30                           net1251 (net)
                  1.65    0.05   26.92 ^ soc.core.sram.ram512x32.RAM03/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 26.92   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51   30.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01   30.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85   31.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05   31.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   31.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00   31.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96   32.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02   32.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44   33.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.10 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25   33.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.12    0.00   33.35 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   33.70 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02   33.72 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.01 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.01 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.31   34.32 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.22    0.00   34.32 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   34.60 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.60 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   34.83 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.11    0.00   34.83 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.12 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.12 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32   35.44 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.22    0.00   35.45 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.72 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.72 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   35.99 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.99 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.38   36.37 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.15                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  0.34    0.00   36.37 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.28   36.65 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.04                           clknet_opt_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   36.65 ^ clkbuf_opt_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.34    0.38   37.03 ^ clkbuf_opt_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     1    0.30                           clknet_opt_1_1_clock_ctrl.core_clk (net)
                  0.34    0.01   37.04 ^ soc.core.sram.ram512x32.RAM03/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   36.94   clock uncertainty
                          0.24   37.18   clock reconvergence pessimism
                         -0.49   36.69   library setup time
                                 36.69   data required time
-----------------------------------------------------------------------------
                                 36.69   data required time
                                -26.92   data arrival time
-----------------------------------------------------------------------------
                                  9.77   slack (MET)


Startpoint: _34537_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34517_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  1.32    0.00   25.00 v housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  1.37    0.16   25.16 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.63   25.79 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.28    0.01   25.80 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41   26.21 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   26.22 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   26.62 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01   26.62 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   27.02 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.25    0.01   27.03 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.49   27.52 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.02   27.54 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44   27.98 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.25    0.01   27.99 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.41   28.40 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.27    0.01   28.41 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   28.81 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.25    0.01   28.82 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   29.21 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01   29.21 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.38   29.60 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.23    0.01   29.60 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.38   29.99 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.24    0.01   30.00 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.40   30.40 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.26    0.01   30.41 v _34537_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  1.87    2.04   32.45 ^ _34537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     5    0.11                           gpio_control_in_2[5].serial_data_in (net)
                  1.87    0.02   32.47 ^ _34517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 32.47   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  2.19    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.22    0.15   50.15 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.54   50.69 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.28    0.01   50.70 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35   51.04 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock (net)
                  0.24    0.01   51.05 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   51.39 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01   51.39 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   51.73 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.23    0.01   51.73 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.36    0.41   52.14 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.37    0.02   52.17 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36   52.53 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.24    0.01   52.54 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   52.88 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.25    0.01   52.89 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   53.23 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.23    0.01   53.24 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   53.57 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01   53.57 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32   53.90 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.01   53.90 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   54.23 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.22    0.01   54.23 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34   54.58 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.25    0.01   54.58 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.39   54.98 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.34    0.02   55.00 ^ _34517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   54.90   clock uncertainty
                          0.36   55.26   clock reconvergence pessimism
                         -0.43   54.82   library setup time
                                 54.82   data required time
-----------------------------------------------------------------------------
                                 54.82   data required time
                                -32.47   data arrival time
-----------------------------------------------------------------------------
                                 22.35   slack (MET)


Startpoint: _34245_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34267_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  1.32    0.00   25.00 v housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  1.32    0.00   25.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.62   25.62 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00   25.62 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   26.03 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   26.04 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   26.46 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.27    0.01   26.47 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   26.88 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.00   26.89 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38   27.27 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.01   27.28 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.46    0.52   27.80 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.47    0.04   27.84 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.47   28.30 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.26    0.01   28.31 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39   28.70 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.23    0.00   28.70 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   29.10 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01   29.11 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   29.51 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   29.52 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   29.92 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.00   29.92 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.44   30.36 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.32    0.02   30.38 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.48   30.85 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[4].serial_clock_out (net)
                  0.33    0.01   30.87 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.41   31.28 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00   31.28 v _34245_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  1.22    1.65   32.93 ^ _34245_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.07                           gpio_control_in_1[6].serial_data_out (net)
                  1.22    0.01   32.94 ^ _34267_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 32.94   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  2.19    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00   50.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.53   50.53 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00   50.53 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   50.89 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00   50.89 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35   51.24 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   51.25 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   51.60 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.00   51.60 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   51.93 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   51.93 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.43    0.44   52.37 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.44    0.04   52.41 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38   52.79 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01   52.79 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   53.12 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.21    0.00   53.13 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33   53.46 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01   53.47 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   53.81 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01   53.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   54.15 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.23    0.00   54.15 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.37   54.52 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.02   54.54 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.40   54.93 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01   54.95 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   55.29 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00   55.30 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33   55.63 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01   55.64 ^ _34267_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   55.54   clock uncertainty
                          0.41   55.95   clock reconvergence pessimism
                         -0.41   55.54   library setup time
                                 55.54   data required time
-----------------------------------------------------------------------------
                                 55.54   data required time
                                -32.94   data arrival time
-----------------------------------------------------------------------------
                                 22.60   slack (MET)


Startpoint: _34087_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34077_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.57    0.58 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.58 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    0.95 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.96 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    1.34 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.35 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    1.72 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.00    1.73 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    2.08 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.01    2.08 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.43    0.47    2.55 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.43    0.02    2.57 ^ _34087_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.58    1.85    4.43 ^ _34087_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.10                           gpio_control_in_1a[4].shift_register[9] (net)
                  1.58    0.01    4.44 ^ _34077_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  4.44   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  1.31    0.00   25.00 v housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  1.31    0.00   25.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.57   25.57 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00   25.58 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   25.96 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.00   25.96 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39   26.35 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.27    0.01   26.36 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39   26.75 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.00   26.75 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36   27.11 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.00   27.11 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.46    0.48   27.59 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.47    0.04   27.63 v _34077_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   27.53   clock uncertainty
                          0.18   27.72   clock reconvergence pessimism
                         -0.26   27.46   library setup time
                                 27.46   data required time
-----------------------------------------------------------------------------
                                 27.46   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                 23.02   slack (MET)


Startpoint: _34266_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34288_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  1.32    0.00   25.00 v housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  1.32    0.00   25.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.62   25.62 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00   25.62 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   26.03 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   26.04 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   26.46 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.27    0.01   26.47 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   26.88 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.00   26.89 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38   27.27 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.01   27.28 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.46    0.52   27.80 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.47    0.04   27.84 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.47   28.30 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.26    0.01   28.31 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39   28.70 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.23    0.00   28.70 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   29.10 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01   29.11 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   29.51 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   29.52 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   29.92 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.00   29.92 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.44   30.36 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.32    0.02   30.38 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.48   30.85 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[4].serial_clock_out (net)
                  0.33    0.01   30.87 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.41   31.28 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00   31.28 v gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   31.68 v gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.25    0.01   31.69 v _34266_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  0.62    1.30   32.98 ^ _34266_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.03                           gpio_control_in_1[7].serial_data_out (net)
                  0.62    0.00   32.99 ^ _34288_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 32.99   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  2.19    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00   50.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.53   50.53 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00   50.53 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   50.89 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00   50.89 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35   51.24 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   51.25 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   51.60 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.00   51.60 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   51.93 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   51.93 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.43    0.44   52.37 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.44    0.04   52.41 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38   52.79 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01   52.79 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   53.12 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.21    0.00   53.13 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33   53.46 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01   53.47 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   53.81 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01   53.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   54.15 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.23    0.00   54.15 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.37   54.52 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.02   54.54 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.40   54.93 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01   54.95 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   55.29 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00   55.30 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33   55.63 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01   55.64 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.38   56.01 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.31    0.01   56.03 ^ _34288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   55.93   clock uncertainty
                          0.44   56.36   clock reconvergence pessimism
                         -0.34   56.02   library setup time
                                 56.02   data required time
-----------------------------------------------------------------------------
                                 56.02   data required time
                                -32.99   data arrival time
-----------------------------------------------------------------------------
                                 23.04   slack (MET)


Startpoint: _34287_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34309_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  1.32    0.00   25.00 v housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  1.32    0.00   25.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.62   25.62 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00   25.62 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   26.03 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   26.04 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   26.46 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.27    0.01   26.47 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   26.88 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.00   26.89 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38   27.27 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.01   27.28 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.46    0.52   27.80 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.47    0.04   27.84 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.47   28.30 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.26    0.01   28.31 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39   28.70 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.23    0.00   28.70 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   29.10 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01   29.11 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   29.51 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   29.52 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   29.92 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.00   29.92 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.44   30.36 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.32    0.02   30.38 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.48   30.85 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[4].serial_clock_out (net)
                  0.33    0.01   30.87 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.41   31.28 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00   31.28 v gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   31.68 v gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.25    0.01   31.69 v gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.45   32.14 v gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.33    0.02   32.15 v _34287_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  0.33    1.13   33.29 ^ _34287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.02                           gpio_control_in_1[8].serial_data_out (net)
                  0.33    0.00   33.29 ^ _34309_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 33.29   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  2.19    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00   50.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.53   50.53 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00   50.53 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   50.89 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00   50.89 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35   51.24 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   51.25 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   51.60 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.00   51.60 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   51.93 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   51.93 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.43    0.44   52.37 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.44    0.04   52.41 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38   52.79 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01   52.79 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   53.12 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.21    0.00   53.13 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33   53.46 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01   53.47 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   53.81 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01   53.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   54.15 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.23    0.00   54.15 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.37   54.52 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.02   54.54 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.40   54.93 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01   54.95 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   55.29 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00   55.30 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33   55.63 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01   55.64 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.38   56.01 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.31    0.02   56.03 ^ gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34   56.37 ^ gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.22    0.00   56.37 ^ _34309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   56.27   clock uncertainty
                          0.47   56.74   clock reconvergence pessimism
                         -0.32   56.42   library setup time
                                 56.42   data required time
-----------------------------------------------------------------------------
                                 56.42   data required time
                                -33.29   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


