ADDRESS_ACLR_A=NONE
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
INIT_FILE=e:/casdev/fpgaproj/de0_nano/myproj/ramtest/hw/rom_content.mif
INTENDED_DEVICE_FAMILY="Cyclone IV E"
NUMWORDS_A=32
OPERATION_MODE=ROM
OUTDATA_ACLR_A=NONE
OUTDATA_REG_A=CLOCK0
RAM_BLOCK_TYPE=M9K
WIDTHAD_A=5
WIDTH_A=8
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="Cyclone IV E"
address_a
clock0
q_a
