Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/tes_isim_beh.exe -prj /home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/tes_beh.prj work.tes 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/SumaMedia1.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/SumaMedia.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/SumaParalela1.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/SumaParalela.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/control.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/SumBCD1Bit.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/SumaBCD2bit.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/tes.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95596 KB
Fuse CPU Usage: 1200 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity SumaMedia [sumamedia_default]
Compiling architecture behavioral of entity SumaParalela [sumaparalela_default]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity SumaMedia1 [sumamedia1_default]
Compiling architecture behavioral of entity SumaParalela1 [sumaparalela1_default]
Compiling architecture behavioral of entity SumBCD1Bit [sumbcd1bit_default]
Compiling architecture behavioral of entity SumaBCD2bit [sumabcd2bit_default]
Compiling architecture behavior of entity tes
Time Resolution for simulation is 1ps.
Compiled 17 VHDL Units
Built simulation executable /home/ise/Codigos_VHDL/BloquesAritmeticos/SumaBCD2bit/tes_isim_beh.exe
Fuse Memory Usage: 104228 KB
Fuse CPU Usage: 1290 ms
GCC CPU Usage: 450 ms
