INFO: [VRFC 10-2263] Analyzing Verilog file "/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/VGA_PixelGenerate/VGA_PixelGenerate.srcs/sources_1/new/ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ball
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/VGA_PixelGenerate/VGA_PixelGenerate.srcs/sources_1/new/VGA/counter_mod_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/VGA_PixelGenerate/VGA_PixelGenerate.srcs/sources_1/new/rgb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/VGA_PixelGenerate/VGA_PixelGenerate.srcs/sources_1/new/stick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stick
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/VGA_PixelGenerate/VGA_PixelGenerate.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/VGA_PixelGenerate/VGA_PixelGenerate.srcs/sources_1/new/VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/VGA_PixelGenerate/VGA_PixelGenerate.srcs/sources_1/new/wall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wall
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/VGA_PixelGenerate/VGA_PixelGenerate.srcs/sources_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
