/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
!!GlobalInfo
product: Pins v16.0
processor: MIMXRT1176xxxxx
package_id: MIMXRT1176DVMAA
mcu_data: ksdk2_0
processor_version: 16.3.0
board: MIMXRT1170-EVK
pin_labels:
- {pin_num: K1, pin_signal: GPIO_EMC_B1_40, label: 'SEMC_RDY/U14A[C8]', identifier: SEMC_RDY;LPUART6_TXD}
- {pin_num: L1, pin_signal: GPIO_EMC_B1_41, label: 'SEMC_CSX0/U14A[C6]', identifier: SEMC_CSX0;LPUART6_RXD}
- {pin_num: M1, pin_signal: GPIO_EMC_B2_04, label: 'SEMC_D20/U25[8]', identifier: SEMC_D20;ENET_1G_TXD2}
- {pin_num: N1, pin_signal: GPIO_EMC_B2_05, label: 'SEMC_D21/U25[10]', identifier: SEMC_D21;ENET_1G_RX_CLK}
- {pin_num: P1, pin_signal: GPIO_EMC_B2_08, label: 'SEMC_DM2/U25[15]', identifier: SEMC_DM2;ENET_1G_RXD2}
- {pin_num: R1, pin_signal: GPIO_EMC_B2_03, label: 'SEMC_D19/U25[7]', identifier: SEMC_D19;BG95_RESET}
- {pin_num: T1, pin_signal: GPIO_EMC_B2_06, label: 'SEMC_D22/U25[11]', identifier: SEMC_D22;GPIO8_IO16}
- {pin_num: K2, pin_signal: GPIO_EMC_B2_00, label: 'SEMC_D16/U25[2]', identifier: SEMC_D16;LPSPI1_SCK}
- {pin_num: L2, pin_signal: GPIO_EMC_B2_15, label: 'SEMC_D30/U25[51]', identifier: SEMC_D30;ENET_1G_RXD0}
- {pin_num: M2, pin_signal: GPIO_EMC_B2_12, label: 'SEMC_D27/U25[47]', identifier: SEMC_D27;ENET_1G_TXD1}
- {pin_num: N2, pin_signal: GPIO_EMC_B2_09, label: USER_LED_1, identifier: SEMC_D24;USER_LED_2;USER_LED_1}
- {pin_num: P2, pin_signal: GPIO_EMC_B2_16, label: 'SEMC_D31/U25[53]', identifier: SEMC_D31;ENET_1G_RXD1}
- {pin_num: R2, pin_signal: GPIO_EMC_B2_10, label: USER_LED_2, identifier: USER_LED_2}
- {pin_num: T2, pin_signal: GPIO_EMC_B2_17, label: 'SEMC_DM3/U25[39]', identifier: SEMC_DM3;ENET_1G_RX_EN}
- {pin_num: U2, pin_signal: GPIO_EMC_B2_19, label: ENET_RGMII_MDC, identifier: ENET_RGMII_MDC;ENET_QOS_MDC}
- {pin_num: K3, pin_signal: GPIO_EMC_B2_02, label: 'SEMC_D18/U25[5]', identifier: SEMC_D18;BG95_PWRKEY}
- {pin_num: M3, pin_signal: GPIO_EMC_B2_07, label: 'SEMC_D23/U25[13]', identifier: SEMC_D23;ENET_1G_RXD3}
- {pin_num: N3, pin_signal: GPIO_EMC_B2_18, label: SEMC_DQS4, identifier: SEMC_DQS4;USER_BUTTON}
- {pin_num: R3, pin_signal: GPIO_EMC_B2_20, label: ENET_RGMII_MDIO, identifier: ENET_RGMII_MDIO;ENET_1G_MDIO}
- {pin_num: K4, pin_signal: GPIO_EMC_B2_01, label: 'SEMC_D17/U25[4]', identifier: SEMC_D17;LPSPI1_PCS0}
- {pin_num: L4, pin_signal: GPIO_EMC_B2_11, label: 'SEMC_D26/U25[45]', identifier: SEMC_D26;ENET_1G_T;ENET_1G_TXD0}
- {pin_num: M4, pin_signal: GPIO_EMC_B2_14, label: 'SEMC_D29/U25[50]', identifier: SEMC_D29;ENET_1G_CLKIO}
- {pin_num: K5, pin_signal: GPIO_EMC_B2_13, label: 'SEMC_D28/U25[48]', identifier: SEMC_D28;ENET_1G_TX_EN}
- {pin_num: N12, pin_signal: GPIO_AD_00, label: 'SIM1_TRXD/J44[C7]/J57[9]/CTP_INT/J48[29]/J25[15]/J9[14]', identifier: SIM1_TRXD;CAN2_TX}
- {pin_num: E14, pin_signal: GPIO_SD_B2_05, label: 'FlexSPI_A_DQS/U21[C3]', identifier: FlexSPI_A_DQS;SDHC2_CMD}
- {pin_num: F14, pin_signal: GPIO_SD_B2_04, label: 'FlexSPI_B_CLK/U21[B1]', identifier: FlexSPI_B_CLK;SDHC2_CLK}
- {pin_num: R14, pin_signal: GPIO_AD_01, label: 'SIM1_CLK/J44[C3]/J57[7]/CTP_RST_B/J48[28]/J10[4]/J25[13]', identifier: SIM1_CLK;CAN2_RX}
- {pin_num: H13, pin_signal: GPIO_SD_B2_02, label: 'FlexSPI_B_D1/U21[E3]', identifier: FlexSPI_B_D1;SDHC2_DATA1}
- {pin_num: G14, pin_signal: GPIO_SD_B2_07, label: 'FlexSPI_A_CLK/U23[6]/U21[B2]', identifier: FlexSPI_A_CLK;DIG_IN_1;DIG_IN}
- {pin_num: H14, pin_signal: GPIO_SD_B2_10, label: 'FlexSPI_A_D2/U23[3]/U21[C4]', identifier: FlexSPI_A_D2;DIG_IN_4}
- {pin_num: J14, pin_signal: GPIO_SD_B2_01, label: 'FlexSPI_B_D2/U21[E2]', identifier: FlexSPI_B_D2;SDHC2_DATA2}
- {pin_num: E15, pin_signal: GPIO_SD_B2_03, label: 'FlexSPI_B_D0/U21[D5]', identifier: FlexSPI_B_D0;SDHC2_DATA0}
- {pin_num: F15, pin_signal: GPIO_SD_B2_08, label: 'FlexSPI_A_D0/U23[5]/U21[D3]', identifier: FlexSPI_A_D0;DIG_IN_2}
- {pin_num: H15, pin_signal: GPIO_SD_B2_09, label: 'FlexSPI_A_D1/U23[2]/U21[D2]', identifier: FlexSPI_A_D1;DIG_IN_3}
- {pin_num: J15, pin_signal: GPIO_SD_B2_00, label: 'FlexSPI_B_D3/U21[E1]', identifier: FlexSPI_B_D3;SDHC2_DATA3}
- {pin_num: F16, pin_signal: GPIO_SD_B2_11, label: 'FlexSPI_A_D3/U23[7]/U21[D4]', identifier: FlexSPI_A_D3;RESET_ETH}
- {pin_num: F17, pin_signal: GPIO_SD_B2_06, label: 'FlexSPI_A_SS0/U23[1]/U21[C2]', identifier: FlexSPI_A_SS0;ENET_1G_TXD3}
- {pin_num: P5, pin_signal: GPIO_LPSR_09, label: 'DMIC_DATA0/U41[5]/J50[20]/LPSPI6_CS0/J26[11]', identifier: DMIC_DATA0;LPI2C5_SCL;LPUART11_RXD}
- {pin_num: P6, pin_signal: GPIO_LPSR_02, label: 'BOOT_MODE[0]', identifier: BOOTMOD;BOOTMODE_1}
- {pin_num: T7, pin_signal: GPIO_LPSR_03, label: 'BOOT_MODE[1]', identifier: BOOTMODE_0}
- {pin_num: U8, pin_signal: GPIO_LPSR_08, label: 'DMIC_CLK/U41[1]/U44[1]/J50[18]', identifier: DMIC_CLK;LPI2C5_SDA;LP;LPUART11_TXD}
- {pin_num: E13, pin_signal: GPIO_DISP_B1_00, label: 'ENET_RGMII_RX_EN/U10[26]', identifier: ENET_RGMII_RX_EN;IRQ_PE}
- {pin_num: D13, pin_signal: GPIO_DISP_B1_01, label: 'ENET_RGMII_RXC/U10[27]', identifier: ENET_RGMII_RXC;ENET_QOS_RX_CLK}
- {pin_num: D11, pin_signal: GPIO_DISP_B1_02, label: 'ENET_RGMII_RXD0/U10[25]', identifier: ENET_RGMII_RXD0;DSI_CTP_IRQ}
- {pin_num: E11, pin_signal: GPIO_DISP_B1_03, label: 'ENET_RGMII_RXD1/U10[24]', identifier: ENET_RGMII_RXD1;ADC_INT}
- {pin_num: E10, pin_signal: GPIO_DISP_B1_04, label: 'ENET_RGMII_RXD2/U10[23]', identifier: ENET_RGMII_RXD2;ENET_QOS_RXD2}
- {pin_num: C11, pin_signal: GPIO_DISP_B1_05, label: 'ENET_RGMII_RXD3/U10[22]', identifier: ENET_RGMII_RXD3;ENET_QOS_RXD3}
- {pin_num: D10, pin_signal: GPIO_DISP_B1_06, label: 'ENET_RGMII_TXD3/U10[15]/BT_CFG[0]', identifier: ENET_RGMII_TXD3;ENET_QOS_TXD3}
- {pin_num: E12, pin_signal: GPIO_DISP_B1_07, label: 'ENET_RGMII_TXD2/U10[16]/BT_CFG[1]', identifier: ENET_RGMII_TXD2;ENET_QOS_TXD2}
- {pin_num: A15, pin_signal: GPIO_DISP_B1_08, label: 'ENET_RGMII_TXD1/U10[17]/BT_CFG[2]', identifier: ENET_RGMII_TXD1;BOOTCFG_2}
- {pin_num: C13, pin_signal: GPIO_DISP_B1_09, label: 'ENET_RGMII_TXD0/U10[18]/BT_CFG[3]', identifier: ENET_RGMII_TXD0;BOOTCFG_3}
- {pin_num: B14, pin_signal: GPIO_DISP_B1_10, label: 'ENET_RGMII_TX_EN/U10[19]/BT_CFG[4]', identifier: ENET_RGMII_TX_EN;BOOTCFG_4}
- {pin_num: A14, pin_signal: GPIO_DISP_B1_11, label: 'ENET_RGMII_TXC/U10[20]/BT_CFG[5]', identifier: ENET_RGMII_TXC;BOOTCFG_5}
- {pin_num: E9, pin_signal: GPIO_DISP_B2_02, label: 'ENET_TXD0/U7[24]/BT_CFG[8]', identifier: ENET_TXD0;ENET_QOS_TXD0}
- {pin_num: D7, pin_signal: GPIO_DISP_B2_03, label: 'ENET_TXD1/U7[25]/BT_CFG[9]', identifier: ENET_TXD1;ENET_QOS_TXD1}
- {pin_num: C7, pin_signal: GPIO_DISP_B2_04, label: 'ENET_TXEN/U7[23]/BT_CFG[10]', identifier: ENET_TXEN;ENET_QOS_TX_EN}
- {pin_num: C9, pin_signal: GPIO_DISP_B2_05, label: 'ENET_TX_REF_CLK/U7[9]/BT_CFG[11]', identifier: ENET_TX_REF_CLK;ENET_QOS_TXCLK}
- {pin_num: C6, pin_signal: GPIO_DISP_B2_06, label: 'ENET_RXD0/U7[16]', identifier: ENET_RXD0;ENET_QOS_RXD0}
- {pin_num: D6, pin_signal: GPIO_DISP_B2_07, label: 'ENET_RXD1/U7[15]', identifier: ENET_RXD1;ENET_QOS_RXD1}
- {pin_num: B5, pin_signal: GPIO_DISP_B2_08, label: 'ENET_CRS_DV/U7[18]', identifier: ENET_CRS_DV;ENET_QOS_RX_EN}
- {pin_num: D8, pin_signal: GPIO_DISP_B2_09, label: 'ENET_RXER/U7[20]', identifier: ENET_RXER;BT_PD}
- {pin_num: D9, pin_signal: GPIO_DISP_B2_10, label: 'LPUART2_TXD/BT_UART_TXD/U354[4]/U16[2]/J25[3]/J9[4]', identifier: BT_UART_TXD;LPI2C3_SCL}
- {pin_num: A6, pin_signal: GPIO_DISP_B2_11, label: 'LPUART2_RXD/BT_UART_RXD/U16[3]/U355[20]/J9[2]', identifier: BT_UART_RXD;LPI2C3_SDA}
- {pin_num: B6, pin_signal: GPIO_DISP_B2_12, label: 'RGMII1_PHY_INTB/U10[31]/BT_UART_CTS/U16[5]/U355[19]/J9[6]', identifier: GPIO_DISP_B2_12;LPSPI4_SCK}
- {pin_num: A5, pin_signal: GPIO_DISP_B2_13, label: 'INT1_COMBO/BT_UART_RTS/U16[4]/U354[5]/ETHPHY_RST_B/U10[12]', identifier: BT_UART_RTS;LPSPI4_SIN}
- {pin_num: A7, pin_signal: GPIO_DISP_B2_14, label: INT2_COMBO/CSI_RST_B, identifier: LPSPI4_SOUT}
- {pin_num: A4, pin_signal: GPIO_DISP_B2_15, label: 'WDOG_B/LCM_PWR_EN/J48[32]', identifier: LPSPI4_PCS0}
- {pin_num: R13, pin_signal: GPIO_AD_02, label: RS485_UART_TX / BLUETOOTH_UART_TX, identifier: SIM1_RST;RS485;RS485_TXD;LPUART8_TX}
- {pin_num: P15, pin_signal: GPIO_AD_03, label: RS485_UART_RX / BLUETOOTH_UART_RX, identifier: SIM1_SVEN;RS485_RXD;LPUART8_CTS;LPUART8_RX}
- {pin_num: M13, pin_signal: GPIO_AD_04, label: RS485_UART_CTS / BLUETOOTH_UART_CTS, identifier: SIM1_PD;RS485_CTS;RS485_Transmit_Enable;RS485_TRAN_EN;LPUART8_CTS}
- {pin_num: P13, pin_signal: GPIO_AD_05, label: RS485_UART_RTS / BLUETOOTH_UART_RTS, identifier: SIM1_PWR_FAIL;RS485_RTS;LPUART8_RTS}
- {pin_num: N13, pin_signal: GPIO_AD_06, label: 'USB_OTG2_OC/U18[A2]/J9[10]/AUD_INT', identifier: USB2_OC}
- {pin_num: T17, pin_signal: GPIO_AD_07, label: 'USB_OTG2_PWR/WL_DEV_WAKE/U354[10]/J10[2]', identifier: USB2_PWR}
- {pin_num: R15, pin_signal: GPIO_AD_08, label: 'USB_OTG2_ID/U20[3]/U18[A1]/J26[12]/J18[4]', identifier: USB2_ID}
- {pin_num: R16, pin_signal: GPIO_AD_09, label: 'USB_OTG1_ID/U28[3]/U26[A1]/J26[10]/J20[4]', identifier: USB1_ID}
- {pin_num: R17, pin_signal: GPIO_AD_10, label: 'USB_OTG1_PWR/J26[2]/U26[A1]', identifier: USB1_PWR}
- {pin_num: P16, pin_signal: GPIO_AD_11, label: 'USB_OTG1_OC/U26[A2]/J26[4]', identifier: USB1_OC}
- {pin_num: P17, pin_signal: GPIO_AD_12, label: 'SPDIF_LOCK/J26[6]/ENET_INT/U7[21]', identifier: ADC_RST}
- {pin_num: L12, pin_signal: GPIO_AD_13, label: 'SPDIF_SR_CLK/ANATOP_32K_OUT/J26[8]', identifier: ADC_SYNC}
- {pin_num: N14, pin_signal: GPIO_AD_14, label: ADC_DATA_RDY, identifier: ADC_DATA_RDY;ADC_DATA_RD}
- {pin_num: M14, pin_signal: GPIO_AD_15, label: 'SPDIF_IN/U43[4]/BT_RST#/U16[14]/J54[54]', identifier: SPDIF_IN;DSI_LPTE}
- {pin_num: N17, pin_signal: GPIO_AD_16, label: 'SPDIF_OUT/WIFI_RST_B/U354[3]', identifier: SPDIF_OUT;ENET_1G_MDC}
- {pin_num: L14, pin_signal: GPIO_AD_26, label: 'CSI_PWR_CTL/USER_LED_CTL2/J50[16]', identifier: PWM2_A1}
- {pin_num: N16, pin_signal: GPIO_AD_27, label: 'BT_HOST_WAKE/U16[38]/BT_WAKE_B_3V3/J54[20]', identifier: BT_WAKE_B_3V3;ENET_QOS_MDIO}
- {pin_num: L17, pin_signal: GPIO_AD_28, label: 'LPSPI1_SCK/U27[6]/BT_DEV_WAKE/U354[9]/U16[39]/J10[12]', identifier: LPSPI1_SCK;PWM2_A2}
- {pin_num: M17, pin_signal: GPIO_AD_29, label: 'LPSPI1_PCS0/U27[1]/J10[6]/J10[3]/WL_HOST_WAKE/U16[27]/WIFI_WAKE_B_3V3/U355[21]', identifier: LPSPI1_PCS0;WLAN_PD}
- {pin_num: K17, pin_signal: GPIO_AD_30, label: 'LPSPI1_SDO/U27[5]/J10[8]/Backlight_CTL/J48[34]/U46[4]', identifier: LPSPI1_SDO;LPSPI1_SOUT}
- {pin_num: J17, pin_signal: GPIO_AD_31, label: 'LPSPI1_SDI/U27[2]/J10[10]', identifier: LPSPI1_SDI;LPSPI1_SIN}
- {pin_num: K16, pin_signal: GPIO_AD_32, label: 'ENET_MDC/U7[12]/SD1_CD_B/J15[9]', identifier: ENET_MDC;SDHC1_CD;CD_N;SDHC1_CD_N}
- {pin_num: H17, pin_signal: GPIO_AD_33, label: 'ENET_MDIO/U7[11]', identifier: ENET_MDIO;SDHC1;SDHC1_WP}
- {pin_num: J16, pin_signal: GPIO_AD_34, label: 1588_EVENT0_IN/SD1_VSELECT, identifier: SD1_VSELECT;SDHC1_VSELECT}
- {pin_num: G17, pin_signal: GPIO_AD_35, label: 1588_EVENT0_OUT/SD_PWREN_B, identifier: SD_PWREN_B;SDHC1_RESET;SDHC1_RESET_N}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

#include "fsl_common.h"
#include "fsl_iomuxc.h"
#include "fsl_gpio.h"
#include "pin_mux.h"

/* FUNCTION ************************************************************************************************************
 * 
 * Function Name : BOARD_InitBootPins
 * Description   : Calls initialization functions.
 * 
 * END ****************************************************************************************************************/
void BOARD_InitBootPins(void) {
    BOARD_InitPins();
}

/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: M15, peripheral: LPUART1, signal: RXD, pin_signal: GPIO_AD_25, software_input_on: Disable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper,
    open_drain: Disable, drive_strength: High, slew_rate: Slow}
  - {pin_num: L13, peripheral: LPUART1, signal: TXD, pin_signal: GPIO_AD_24, software_input_on: Disable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper,
    open_drain: Disable, drive_strength: High, slew_rate: Slow}
  - {pin_num: R6, peripheral: CAN3, signal: RX, pin_signal: GPIO_LPSR_01, software_input_on: Enable}
  - {pin_num: N6, peripheral: CAN3, signal: TX, pin_signal: GPIO_LPSR_00, software_input_on: Enable}
  - {pin_num: R14, peripheral: CAN2, signal: RX, pin_signal: GPIO_AD_01, identifier: CAN2_RX, software_input_on: Enable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper}
  - {pin_num: N12, peripheral: CAN2, signal: TX, pin_signal: GPIO_AD_00, identifier: CAN2_TX, software_input_on: Enable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper}
  - {pin_num: R13, peripheral: LPUART8, signal: TXD, pin_signal: GPIO_AD_02, identifier: LPUART8_TX, software_input_on: Enable}
  - {pin_num: P15, peripheral: LPUART8, signal: RXD, pin_signal: GPIO_AD_03, identifier: LPUART8_RX, software_input_on: Enable}
  - {pin_num: R8, peripheral: LPI2C6, signal: SCL, pin_signal: GPIO_LPSR_07, software_input_on: Enable, pull_up_down_config: no_init, slew_rate: Fast}
  - {pin_num: P8, peripheral: LPI2C6, signal: SDA, pin_signal: GPIO_LPSR_06, software_input_on: Enable, pull_up_down_config: no_init, slew_rate: Fast}
  - {pin_num: D13, peripheral: ENET_QOS, signal: enet_rx_clk, pin_signal: GPIO_DISP_B1_01, identifier: ENET_QOS_RX_CLK}
  - {pin_num: E10, peripheral: ENET_QOS, signal: 'enet_rdata, 02', pin_signal: GPIO_DISP_B1_04, identifier: ENET_QOS_RXD2}
  - {pin_num: C11, peripheral: ENET_QOS, signal: 'enet_rdata, 03', pin_signal: GPIO_DISP_B1_05, identifier: ENET_QOS_RXD3}
  - {pin_num: D10, peripheral: ENET_QOS, signal: 'enet_tdata, 03', pin_signal: GPIO_DISP_B1_06, identifier: ENET_QOS_TXD3, pull_down_pull_up_config: No_Pull}
  - {pin_num: E12, peripheral: ENET_QOS, signal: 'enet_tdata, 02', pin_signal: GPIO_DISP_B1_07, identifier: ENET_QOS_TXD2}
  - {pin_num: A3, peripheral: SEMC, signal: 'ADDR, 00', pin_signal: GPIO_EMC_B1_09}
  - {pin_num: A2, peripheral: SEMC, signal: 'ADDR, 01', pin_signal: GPIO_EMC_B1_10}
  - {pin_num: C2, peripheral: SEMC, signal: 'ADDR, 02', pin_signal: GPIO_EMC_B1_11}
  - {pin_num: C5, peripheral: SEMC, signal: 'ADDR, 03', pin_signal: GPIO_EMC_B1_12}
  - {pin_num: D5, peripheral: SEMC, signal: 'ADDR, 04', pin_signal: GPIO_EMC_B1_13}
  - {pin_num: B1, peripheral: SEMC, signal: 'ADDR, 05', pin_signal: GPIO_EMC_B1_14}
  - {pin_num: C1, peripheral: SEMC, signal: 'ADDR, 06', pin_signal: GPIO_EMC_B1_15}
  - {pin_num: D3, peripheral: SEMC, signal: 'ADDR, 07', pin_signal: GPIO_EMC_B1_16}
  - {pin_num: B3, peripheral: SEMC, signal: 'ADDR, 08', pin_signal: GPIO_EMC_B1_17}
  - {pin_num: B4, peripheral: SEMC, signal: 'ADDR, 09', pin_signal: GPIO_EMC_B1_18}
  - {pin_num: B2, peripheral: SEMC, signal: 'ADDR, 10', pin_signal: GPIO_EMC_B1_23}
  - {pin_num: C4, peripheral: SEMC, signal: 'ADDR, 11', pin_signal: GPIO_EMC_B1_19}
  - {pin_num: C3, peripheral: SEMC, signal: 'ADDR, 12', pin_signal: GPIO_EMC_B1_20}
  - {pin_num: F3, peripheral: SEMC, signal: 'DATA, 00', pin_signal: GPIO_EMC_B1_00}
  - {pin_num: F2, peripheral: SEMC, signal: 'DATA, 01', pin_signal: GPIO_EMC_B1_01}
  - {pin_num: G4, peripheral: SEMC, signal: 'DATA, 02', pin_signal: GPIO_EMC_B1_02}
  - {pin_num: E4, peripheral: SEMC, signal: 'DATA, 03', pin_signal: GPIO_EMC_B1_03}
  - {pin_num: H5, peripheral: SEMC, signal: 'DATA, 04', pin_signal: GPIO_EMC_B1_04}
  - {pin_num: F4, peripheral: SEMC, signal: 'DATA, 05', pin_signal: GPIO_EMC_B1_05}
  - {pin_num: H4, peripheral: SEMC, signal: 'DATA, 06', pin_signal: GPIO_EMC_B1_06}
  - {pin_num: H3, peripheral: SEMC, signal: 'DATA, 07', pin_signal: GPIO_EMC_B1_07}
  - {pin_num: E3, peripheral: SEMC, signal: 'DATA, 08', pin_signal: GPIO_EMC_B1_30}
  - {pin_num: D2, peripheral: SEMC, signal: 'DATA, 09', pin_signal: GPIO_EMC_B1_31}
  - {pin_num: D1, peripheral: SEMC, signal: 'DATA, 10', pin_signal: GPIO_EMC_B1_32}
  - {pin_num: E2, peripheral: SEMC, signal: 'DATA, 11', pin_signal: GPIO_EMC_B1_33}
  - {pin_num: E1, peripheral: SEMC, signal: 'DATA, 12', pin_signal: GPIO_EMC_B1_34}
  - {pin_num: F1, peripheral: SEMC, signal: 'DATA, 13', pin_signal: GPIO_EMC_B1_35}
  - {pin_num: G1, peripheral: SEMC, signal: 'DATA, 14', pin_signal: GPIO_EMC_B1_36}
  - {pin_num: J1, peripheral: SEMC, signal: 'DM, 1', pin_signal: GPIO_EMC_B1_38}
  - {pin_num: F5, peripheral: SEMC, signal: 'DM, 0', pin_signal: GPIO_EMC_B1_08}
  - {pin_num: J5, peripheral: SEMC, signal: semc_cas, pin_signal: GPIO_EMC_B1_24}
  - {pin_num: G2, peripheral: SEMC, signal: 'BA, 0', pin_signal: GPIO_EMC_B1_21}
  - {pin_num: H2, peripheral: SEMC, signal: 'BA, 1', pin_signal: GPIO_EMC_B1_22}
  - {pin_num: J4, peripheral: SEMC, signal: semc_ras, pin_signal: GPIO_EMC_B1_25}
  - {pin_num: G5, peripheral: SEMC, signal: semc_cke, pin_signal: GPIO_EMC_B1_27}
  - {pin_num: E5, peripheral: SEMC, signal: semc_we, pin_signal: GPIO_EMC_B1_28}
  - {pin_num: H1, peripheral: SEMC, signal: 'DATA, 15', pin_signal: GPIO_EMC_B1_37}
  - {pin_num: J17, peripheral: LPSPI1, signal: SIN, pin_signal: GPIO_AD_31, identifier: LPSPI1_SIN}
  - {pin_num: K17, peripheral: LPSPI1, signal: SOUT, pin_signal: GPIO_AD_30, identifier: LPSPI1_SOUT}
  - {pin_num: R15, peripheral: USB2, signal: usb2_otg_id, pin_signal: GPIO_AD_08}
  - {pin_num: N13, peripheral: USB2, signal: usb_otg2_oc, pin_signal: GPIO_AD_06}
  - {pin_num: T17, peripheral: USB2, signal: usb_otg2_pwr, pin_signal: GPIO_AD_07}
  - {pin_num: R16, peripheral: USB1, signal: usb1_otg_id, pin_signal: GPIO_AD_09}
  - {pin_num: P16, peripheral: USB1, signal: usb_otg1_oc, pin_signal: GPIO_AD_11}
  - {pin_num: J3, peripheral: SEMC, signal: semc_clk, pin_signal: GPIO_EMC_B1_26}
  - {pin_num: E6, peripheral: SEMC, signal: 'CS, 0', pin_signal: GPIO_EMC_B1_29}
  - {pin_num: E14, peripheral: FLEXSPI1, signal: FLEXSPI_A_DQS, pin_signal: GPIO_SD_B2_05, identifier: SDHC2_CMD, software_input_on: Enable, pull_down_pull_up_config: Pull_Down,
    pdrv_config: Normal_Driver}
  - {pin_num: J16, peripheral: USDHC1, signal: usdhc_vselect, pin_signal: GPIO_AD_34, identifier: SDHC1_VSELECT}
  - {pin_num: B16, peripheral: USDHC1, signal: usdhc_cmd, pin_signal: GPIO_SD_B1_00, software_input_on: Enable, pdrv_config: Normal_Driver}
  - {pin_num: D15, peripheral: USDHC1, signal: usdhc_clk, pin_signal: GPIO_SD_B1_01, software_input_on: Enable, pull_down_pull_up_config: No_Pull, pdrv_config: Normal_Driver}
  - {pin_num: C15, peripheral: USDHC1, signal: 'usdhc_data, 0', pin_signal: GPIO_SD_B1_02, software_input_on: Enable, pdrv_config: Normal_Driver}
  - {pin_num: B17, peripheral: USDHC1, signal: 'usdhc_data, 1', pin_signal: GPIO_SD_B1_03, software_input_on: Enable, pdrv_config: Normal_Driver}
  - {pin_num: B15, peripheral: USDHC1, signal: 'usdhc_data, 2', pin_signal: GPIO_SD_B1_04, software_input_on: Enable, pdrv_config: Normal_Driver}
  - {pin_num: A16, peripheral: USDHC1, signal: 'usdhc_data, 3', pin_signal: GPIO_SD_B1_05, software_input_on: Enable, pull_down_pull_up_config: Pull_Up, pdrv_config: Normal_Driver}
  - {pin_num: P17, peripheral: GPIO9, signal: 'gpio_io, 11', pin_signal: GPIO_AD_12, direction: OUTPUT}
  - {pin_num: L12, peripheral: GPIO9, signal: 'gpio_io, 12', pin_signal: GPIO_AD_13}
  - {pin_num: N14, peripheral: GPIO9, signal: 'gpio_io, 13', pin_signal: GPIO_AD_14, identifier: ADC_DATA_RDY}
  - {pin_num: U2, peripheral: ENET_QOS, signal: enet_mdc, pin_signal: GPIO_EMC_B2_19, identifier: ENET_QOS_MDC, pdrv_config: Normal_Driver}
  - {pin_num: K2, peripheral: LPSPI1, signal: SCK, pin_signal: GPIO_EMC_B2_00, identifier: LPSPI1_SCK}
  - {pin_num: K4, peripheral: LPSPI1, signal: PCS0, pin_signal: GPIO_EMC_B2_01, identifier: LPSPI1_PCS0}
  - {pin_num: K3, peripheral: GPIO8, signal: 'gpio_io, 12', pin_signal: GPIO_EMC_B2_02, identifier: BG95_PWRKEY}
  - {pin_num: R1, peripheral: GPIO8, signal: 'gpio_io, 13', pin_signal: GPIO_EMC_B2_03, identifier: BG95_RESET}
  - {pin_num: M1, peripheral: ENET_1G, signal: 'enet_tdata, 02', pin_signal: GPIO_EMC_B2_04, identifier: ENET_1G_TXD2, pull_down_pull_up_config: No_Pull}
  - {pin_num: N1, peripheral: ENET_1G, signal: enet_rx_clk, pin_signal: GPIO_EMC_B2_05, identifier: ENET_1G_RX_CLK, pull_down_pull_up_config: No_Pull}
  - {pin_num: T1, peripheral: GPIO8, signal: 'gpio_io, 16', pin_signal: GPIO_EMC_B2_06, identifier: GPIO8_IO16}
  - {pin_num: M3, peripheral: ENET_1G, signal: 'enet_rdata, 03', pin_signal: GPIO_EMC_B2_07, identifier: ENET_1G_RXD3, pull_down_pull_up_config: No_Pull}
  - {pin_num: P1, peripheral: ENET_1G, signal: 'enet_rdata, 02', pin_signal: GPIO_EMC_B2_08, identifier: ENET_1G_RXD2, pull_down_pull_up_config: No_Pull}
  - {pin_num: N2, peripheral: GPIO8, signal: 'gpio_io, 19', pin_signal: GPIO_EMC_B2_09, identifier: USER_LED_1, direction: OUTPUT, software_input_on: Enable}
  - {pin_num: R2, peripheral: GPIO8, signal: 'gpio_io, 20', pin_signal: GPIO_EMC_B2_10, direction: OUTPUT, software_input_on: Enable}
  - {pin_num: L4, peripheral: ENET_1G, signal: 'enet_tdata, 00', pin_signal: GPIO_EMC_B2_11, identifier: ENET_1G_TXD0, pull_down_pull_up_config: No_Pull}
  - {pin_num: M2, peripheral: ENET_1G, signal: 'enet_tdata, 01', pin_signal: GPIO_EMC_B2_12, identifier: ENET_1G_TXD1, pull_down_pull_up_config: No_Pull}
  - {pin_num: K5, peripheral: ENET_1G, signal: enet_tx_en, pin_signal: GPIO_EMC_B2_13, identifier: ENET_1G_TX_EN, pull_down_pull_up_config: No_Pull}
  - {pin_num: M4, peripheral: ENET_1G, signal: enet_tx_clk_io, pin_signal: GPIO_EMC_B2_14, identifier: ENET_1G_CLKIO, pull_down_pull_up_config: No_Pull}
  - {pin_num: L2, peripheral: ENET_1G, signal: 'enet_rdata, 00', pin_signal: GPIO_EMC_B2_15, identifier: ENET_1G_RXD0, pull_down_pull_up_config: No_Pull}
  - {pin_num: P2, peripheral: ENET_1G, signal: 'enet_rdata, 01', pin_signal: GPIO_EMC_B2_16, identifier: ENET_1G_RXD1, pull_down_pull_up_config: No_Pull}
  - {pin_num: T2, peripheral: ENET_1G, signal: enet_rx_en, pin_signal: GPIO_EMC_B2_17, identifier: ENET_1G_RX_EN, pull_down_pull_up_config: No_Pull}
  - {pin_num: N3, peripheral: GPIO8, signal: 'gpio_io, 28', pin_signal: GPIO_EMC_B2_18, identifier: USER_BUTTON}
  - {pin_num: R3, peripheral: ENET_1G, signal: enet_mdio, pin_signal: GPIO_EMC_B2_20, identifier: ENET_1G_MDIO, pull_down_pull_up_config: No_Pull}
  - {pin_num: J15, peripheral: USDHC2, signal: 'usdhc_data, 3', pin_signal: GPIO_SD_B2_00, identifier: SDHC2_DATA3}
  - {pin_num: J14, peripheral: USDHC2, signal: 'usdhc_data, 2', pin_signal: GPIO_SD_B2_01, identifier: SDHC2_DATA2}
  - {pin_num: H13, peripheral: USDHC2, signal: 'usdhc_data, 1', pin_signal: GPIO_SD_B2_02, identifier: SDHC2_DATA1}
  - {pin_num: E15, peripheral: USDHC2, signal: 'usdhc_data, 0', pin_signal: GPIO_SD_B2_03, identifier: SDHC2_DATA0}
  - {pin_num: F14, peripheral: USDHC2, signal: usdhc_clk, pin_signal: GPIO_SD_B2_04, identifier: SDHC2_CLK}
  - {pin_num: F17, peripheral: ENET_1G, signal: 'enet_tdata, 03', pin_signal: GPIO_SD_B2_06, identifier: ENET_1G_TXD3, pull_down_pull_up_config: No_Pull}
  - {pin_num: F16, peripheral: GPIO10, signal: 'gpio_io, 20', pin_signal: GPIO_SD_B2_11, identifier: RESET_ETH, direction: OUTPUT, pull_down_pull_up_config: No_Pull}
  - {pin_num: M14, peripheral: GPIO9, signal: 'gpio_io, 14', pin_signal: GPIO_AD_15, identifier: DSI_LPTE}
  - {pin_num: N17, peripheral: ENET_1G, signal: enet_mdc, pin_signal: GPIO_AD_16, identifier: ENET_1G_MDC, pull_keeper_select: Keeper}
  - {pin_num: L14, peripheral: PWM2, signal: 'A, 1', pin_signal: GPIO_AD_26}
  - {pin_num: L17, peripheral: PWM2, signal: 'A, 2', pin_signal: GPIO_AD_28, identifier: PWM2_A2}
  - {pin_num: N16, peripheral: ENET_QOS, signal: enet_mdio, pin_signal: GPIO_AD_27, identifier: ENET_QOS_MDIO}
  - {pin_num: M17, peripheral: GPIO9, signal: 'gpio_io, 28', pin_signal: GPIO_AD_29, identifier: WLAN_PD}
  - {pin_num: A15, peripheral: GPIO10, signal: 'gpio_io, 29', pin_signal: GPIO_DISP_B1_08, identifier: BOOTCFG_2}
  - {pin_num: C13, peripheral: GPIO10, signal: 'gpio_io, 30', pin_signal: GPIO_DISP_B1_09, identifier: BOOTCFG_3}
  - {pin_num: B14, peripheral: GPIO10, signal: 'gpio_io, 31', pin_signal: GPIO_DISP_B1_10, identifier: BOOTCFG_4}
  - {pin_num: A14, peripheral: GPIO11, signal: 'gpio_io, 00', pin_signal: GPIO_DISP_B1_11, identifier: BOOTCFG_5}
  - {pin_num: E9, peripheral: ENET_QOS, signal: 'enet_tdata, 00', pin_signal: GPIO_DISP_B2_02, identifier: ENET_QOS_TXD0}
  - {pin_num: D7, peripheral: ENET_QOS, signal: 'enet_tdata, 01', pin_signal: GPIO_DISP_B2_03, identifier: ENET_QOS_TXD1}
  - {pin_num: C7, peripheral: ENET_QOS, signal: enet_tx_en, pin_signal: GPIO_DISP_B2_04, identifier: ENET_QOS_TX_EN}
  - {pin_num: C9, peripheral: ENET_QOS, signal: enet_tx_clk, pin_signal: GPIO_DISP_B2_05, identifier: ENET_QOS_TXCLK}
  - {pin_num: C6, peripheral: ENET_QOS, signal: 'enet_rdata, 00', pin_signal: GPIO_DISP_B2_06, identifier: ENET_QOS_RXD0}
  - {pin_num: D6, peripheral: ENET_QOS, signal: 'enet_rdata, 01', pin_signal: GPIO_DISP_B2_07, identifier: ENET_QOS_RXD1}
  - {pin_num: B5, peripheral: ENET_QOS, signal: enet_rx_en, pin_signal: GPIO_DISP_B2_08, identifier: ENET_QOS_RX_EN}
  - {pin_num: D8, peripheral: GPIO11, signal: 'gpio_io, 10', pin_signal: GPIO_DISP_B2_09, identifier: BT_PD, direction: OUTPUT, software_input_on: Enable, slew_rate: Fast}
  - {pin_num: D9, peripheral: LPI2C3, signal: SCL, pin_signal: GPIO_DISP_B2_10, identifier: LPI2C3_SCL, software_input_on: Enable, pull_up_down_config: no_init, pull_keeper_select: Pull,
    open_drain: Enable}
  - {pin_num: A6, peripheral: LPI2C3, signal: SDA, pin_signal: GPIO_DISP_B2_11, identifier: LPI2C3_SDA, software_input_on: Enable, pull_up_down_config: no_init, pull_keeper_select: Pull,
    open_drain: Enable}
  - {pin_num: B6, peripheral: LPSPI4, signal: SCK, pin_signal: GPIO_DISP_B2_12, identifier: LPSPI4_SCK, direction: OUTPUT, pull_keeper_select: Keeper}
  - {pin_num: A5, peripheral: LPSPI4, signal: SIN, pin_signal: GPIO_DISP_B2_13, identifier: LPSPI4_SIN, direction: INPUT, pull_keeper_select: Keeper}
  - {pin_num: A7, peripheral: LPSPI4, signal: SOUT, pin_signal: GPIO_DISP_B2_14, direction: OUTPUT, pull_keeper_select: Keeper}
  - {pin_num: A4, peripheral: LPSPI4, signal: PCS0, pin_signal: GPIO_DISP_B2_15, direction: OUTPUT, pull_keeper_select: Keeper}
  - {pin_num: P6, peripheral: GPIO12, signal: 'gpio_io, 02', pin_signal: GPIO_LPSR_02, identifier: BOOTMODE_1}
  - {pin_num: T7, peripheral: GPIO12, signal: 'gpio_io, 03', pin_signal: GPIO_LPSR_03}
  - {pin_num: U8, peripheral: LPUART11, signal: TXD, pin_signal: GPIO_LPSR_08, identifier: LPUART11_TXD}
  - {pin_num: P5, peripheral: LPUART11, signal: RXD, pin_signal: GPIO_LPSR_09, identifier: LPUART11_RXD}
  - {pin_num: N8, peripheral: LPI2C5, signal: SCL, pin_signal: GPIO_LPSR_05, software_input_on: Enable, pull_up_down_config: no_init, open_drain: Enable}
  - {pin_num: N7, peripheral: LPI2C5, signal: SDA, pin_signal: GPIO_LPSR_04, software_input_on: Enable, pull_up_down_config: no_init, open_drain: Enable}
  - {pin_num: K1, peripheral: LPUART6, signal: TXD, pin_signal: GPIO_EMC_B1_40, identifier: LPUART6_TXD, pull_down_pull_up_config: Pull_Up}
  - {pin_num: L1, peripheral: LPUART6, signal: RXD, pin_signal: GPIO_EMC_B1_41, identifier: LPUART6_RXD, pull_down_pull_up_config: Pull_Up}
  - {pin_num: U6, peripheral: JTAG, signal: MOD, pin_signal: GPIO_LPSR_13}
  - {pin_num: T6, peripheral: JTAG, signal: TCK, pin_signal: GPIO_LPSR_14}
  - {pin_num: U5, peripheral: JTAG, signal: TDI, pin_signal: GPIO_LPSR_12}
  - {pin_num: T5, peripheral: JTAG, signal: TDO, pin_signal: GPIO_LPSR_11}
  - {pin_num: U7, peripheral: JTAG, signal: TMS, pin_signal: GPIO_LPSR_15}
  - {pin_num: R5, peripheral: JTAG, signal: TRSTB, pin_signal: GPIO_LPSR_10}
  - {pin_num: M16, peripheral: FLEXSPI1, signal: FLEXSPI_A_SS0_B, pin_signal: GPIO_AD_18}
  - {pin_num: L16, peripheral: FLEXSPI1, signal: FLEXSPI_A_SCLK, pin_signal: GPIO_AD_19}
  - {pin_num: K13, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA0, pin_signal: GPIO_AD_20}
  - {pin_num: K14, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA1, pin_signal: GPIO_AD_21}
  - {pin_num: K12, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA2, pin_signal: GPIO_AD_22}
  - {pin_num: J12, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA3, pin_signal: GPIO_AD_23}
  - {pin_num: M13, peripheral: GPIO3, signal: 'gpio_mux_io, 03', pin_signal: GPIO_AD_04, identifier: LPUART8_CTS, direction: OUTPUT, software_input_on: Enable, pull_keeper_select: Keeper}
  - {pin_num: P13, peripheral: GPIO3, signal: 'gpio_mux_io, 04', pin_signal: GPIO_AD_05, identifier: LPUART8_RTS}
  - {pin_num: R17, peripheral: GPIO9, signal: 'gpio_io, 09', pin_signal: GPIO_AD_10, direction: OUTPUT, software_input_on: Enable}
  - {pin_num: G17, peripheral: GPIO10, signal: 'gpio_io, 02', pin_signal: GPIO_AD_35, identifier: SDHC1_RESET_N, direction: OUTPUT, gpio_init_state: 'false', open_drain: Enable}
  - {pin_num: K16, peripheral: CM7_GPIO3, signal: 'gpio_mux_io_cm7, 31', pin_signal: GPIO_AD_32, identifier: SDHC1_CD_N, direction: INPUT, pull_up_down_config: Pull_Up}
  - {pin_num: H17, peripheral: GPIO10, signal: 'gpio_io, 00', pin_signal: GPIO_AD_33}
  - {pin_num: B10, peripheral: DSI_HOST, signal: 'DP, 1', pin_signal: MIPI_DSI_DP1}
  - {pin_num: A10, peripheral: DSI_HOST, signal: 'DN, 1', pin_signal: MIPI_DSI_DN1}
  - {pin_num: B9, peripheral: DSI_HOST, signal: CLKP, pin_signal: MIPI_DSI_CKP}
  - {pin_num: A9, peripheral: DSI_HOST, signal: CLKN, pin_signal: MIPI_DSI_CKN}
  - {pin_num: B8, peripheral: DSI_HOST, signal: 'DP, 0', pin_signal: MIPI_DSI_DP0}
  - {pin_num: A8, peripheral: DSI_HOST, signal: 'DN, 0', pin_signal: MIPI_DSI_DN0}
  - {pin_num: D11, peripheral: GPIO4, signal: 'gpio_mux_io, 23', pin_signal: GPIO_DISP_B1_02, identifier: DSI_CTP_IRQ, direction: INPUT, gpio_interrupt: kGPIO_IntRisingEdge,
    pull_down_pull_up_config: Pull_Down}
  - {pin_num: E11, peripheral: GPIO4, signal: 'gpio_mux_io, 24', pin_signal: GPIO_DISP_B1_03, identifier: ADC_INT, direction: INPUT, gpio_interrupt: kGPIO_IntFallingEdge,
    pull_down_pull_up_config: Pull_Up}
  - {pin_num: E13, peripheral: GPIO4, signal: 'gpio_mux_io, 21', pin_signal: GPIO_DISP_B1_00, identifier: IRQ_PE, direction: INPUT, gpio_interrupt: kGPIO_IntFallingEdge,
    pull_down_pull_up_config: No_Pull, open_drain: Disable}
  - {pin_num: G14, peripheral: GPIO4, signal: 'gpio_mux_io, 16', pin_signal: GPIO_SD_B2_07, identifier: DIG_IN_1, direction: INPUT, gpio_interrupt: no_init, software_input_on: Disable,
    pull_down_pull_up_config: No_Pull}
  - {pin_num: H14, peripheral: GPIO4, signal: 'gpio_mux_io, 19', pin_signal: GPIO_SD_B2_10, identifier: DIG_IN_4, direction: INPUT, gpio_interrupt: no_init, pull_down_pull_up_config: No_Pull}
  - {pin_num: F15, peripheral: GPIO4, signal: 'gpio_mux_io, 17', pin_signal: GPIO_SD_B2_08, identifier: DIG_IN_2, direction: INPUT, gpio_interrupt: no_init, pull_down_pull_up_config: No_Pull}
  - {pin_num: H15, peripheral: GPIO4, signal: 'gpio_mux_io, 18', pin_signal: GPIO_SD_B2_09, identifier: DIG_IN_3, direction: INPUT, gpio_interrupt: no_init, pull_down_pull_up_config: No_Pull}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */
  CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr);      /* LPCG on: LPCG is ON. */

  /* GPIO configuration of SDHC1_CD_N on GPIO_AD_32 (pin K16) */
  gpio_pin_config_t SDHC1_CD_N_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_32 (pin K16) */
  GPIO_PinInit(CM7_GPIO3, 31U, &SDHC1_CD_N_config);

  /* GPIO configuration of DIG_IN_1 on GPIO_SD_B2_07 (pin G14) */
  gpio_pin_config_t DIG_IN_1_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B2_07 (pin G14) */
  GPIO_PinInit(GPIO4, 16U, &DIG_IN_1_config);

  /* GPIO configuration of DIG_IN_2 on GPIO_SD_B2_08 (pin F15) */
  gpio_pin_config_t DIG_IN_2_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B2_08 (pin F15) */
  GPIO_PinInit(GPIO4, 17U, &DIG_IN_2_config);

  /* GPIO configuration of DIG_IN_3 on GPIO_SD_B2_09 (pin H15) */
  gpio_pin_config_t DIG_IN_3_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B2_09 (pin H15) */
  GPIO_PinInit(GPIO4, 18U, &DIG_IN_3_config);

  /* GPIO configuration of DIG_IN_4 on GPIO_SD_B2_10 (pin H14) */
  gpio_pin_config_t DIG_IN_4_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B2_10 (pin H14) */
  GPIO_PinInit(GPIO4, 19U, &DIG_IN_4_config);

  /* GPIO configuration of IRQ_PE on GPIO_DISP_B1_00 (pin E13) */
  gpio_pin_config_t IRQ_PE_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntFallingEdge
  };
  /* Initialize GPIO functionality on GPIO_DISP_B1_00 (pin E13) */
  GPIO_PinInit(GPIO4, 21U, &IRQ_PE_config);
  /* Enable GPIO pin interrupt on GPIO_DISP_B1_00 (pin E13) */
  GPIO_PortEnableInterrupts(GPIO4, 1U << 21U);

  /* GPIO configuration of DSI_CTP_IRQ on GPIO_DISP_B1_02 (pin D11) */
  gpio_pin_config_t DSI_CTP_IRQ_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntRisingEdge
  };
  /* Initialize GPIO functionality on GPIO_DISP_B1_02 (pin D11) */
  GPIO_PinInit(GPIO4, 23U, &DSI_CTP_IRQ_config);
  /* Enable GPIO pin interrupt on GPIO_DISP_B1_02 (pin D11) */
  GPIO_PortEnableInterrupts(GPIO4, 1U << 23U);

  /* GPIO configuration of ADC_INT on GPIO_DISP_B1_03 (pin E11) */
  gpio_pin_config_t ADC_INT_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntFallingEdge
  };
  /* Initialize GPIO functionality on GPIO_DISP_B1_03 (pin E11) */
  GPIO_PinInit(GPIO4, 24U, &ADC_INT_config);
  /* Enable GPIO pin interrupt on GPIO_DISP_B1_03 (pin E11) */
  GPIO_PortEnableInterrupts(GPIO4, 1U << 24U);

  /* GPIO configuration of USER_LED_1 on GPIO_EMC_B2_09 (pin N2) */
  gpio_pin_config_t USER_LED_1_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_09 (pin N2) */
  GPIO_PinInit(GPIO8, 19U, &USER_LED_1_config);

  /* GPIO configuration of USER_LED_2 on GPIO_EMC_B2_10 (pin R2) */
  gpio_pin_config_t USER_LED_2_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_10 (pin R2) */
  GPIO_PinInit(GPIO8, 20U, &USER_LED_2_config);

  /* GPIO configuration of USB1_PWR on GPIO_AD_10 (pin R17) */
  gpio_pin_config_t USB1_PWR_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_10 (pin R17) */
  GPIO_PinInit(GPIO9, 9U, &USB1_PWR_config);

  /* GPIO configuration of ADC_RST on GPIO_AD_12 (pin P17) */
  gpio_pin_config_t ADC_RST_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_12 (pin P17) */
  GPIO_PinInit(GPIO9, 11U, &ADC_RST_config);

  /* GPIO configuration of SDHC1_RESET_N on GPIO_AD_35 (pin G17) */
  gpio_pin_config_t SDHC1_RESET_N_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_AD_35 (pin G17) */
  GPIO_PinInit(GPIO10, 2U, &SDHC1_RESET_N_config);

  /* GPIO configuration of RESET_ETH on GPIO_SD_B2_11 (pin F16) */
  gpio_pin_config_t RESET_ETH_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SD_B2_11 (pin F16) */
  GPIO_PinInit(GPIO10, 20U, &RESET_ETH_config);

  /* GPIO configuration of BT_PD on GPIO_DISP_B2_09 (pin D8) */
  gpio_pin_config_t BT_PD_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B2_09 (pin D8) */
  GPIO_PinInit(GPIO11, 10U, &BT_PD_config);

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_00_FLEXCAN2_TX,          /* GPIO_AD_00 is configured as FLEXCAN2_TX */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_AD_00 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_01_FLEXCAN2_RX,          /* GPIO_AD_01 is configured as FLEXCAN2_RX */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_AD_01 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_02_LPUART8_TXD,          /* GPIO_AD_02 is configured as LPUART8_TXD */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_AD_02 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_03_LPUART8_RXD,          /* GPIO_AD_03 is configured as LPUART8_RXD */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_AD_03 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_04_GPIO_MUX3_IO03,       /* GPIO_AD_04 is configured as GPIO_MUX3_IO03 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_AD_04 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_05_GPIO_MUX3_IO04,       /* GPIO_AD_05 is configured as GPIO_MUX3_IO04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_06_USB_OTG2_OC,          /* GPIO_AD_06 is configured as USB_OTG2_OC */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_07_USB_OTG2_PWR,         /* GPIO_AD_07 is configured as USB_OTG2_PWR */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_08_USBPHY2_OTG_ID,       /* GPIO_AD_08 is configured as USBPHY2_OTG_ID */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_09_USBPHY1_OTG_ID,       /* GPIO_AD_09 is configured as USBPHY1_OTG_ID */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_10_GPIO9_IO09,           /* GPIO_AD_10 is configured as GPIO9_IO09 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_AD_10 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_11_USB_OTG1_OC,          /* GPIO_AD_11 is configured as USB_OTG1_OC */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_12_GPIO9_IO11,           /* GPIO_AD_12 is configured as GPIO9_IO11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_13_GPIO9_IO12,           /* GPIO_AD_13 is configured as GPIO9_IO12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_14_GPIO9_IO13,           /* GPIO_AD_14 is configured as GPIO9_IO13 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_15_GPIO9_IO14,           /* GPIO_AD_15 is configured as GPIO9_IO14 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_16_ENET_1G_MDC,          /* GPIO_AD_16 is configured as ENET_1G_MDC */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_18_FLEXSPI1_A_SS0_B,     /* GPIO_AD_18 is configured as FLEXSPI1_A_SS0_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_19_FLEXSPI1_A_SCLK,      /* GPIO_AD_19 is configured as FLEXSPI1_A_SCLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_20_FLEXSPI1_A_DATA00,    /* GPIO_AD_20 is configured as FLEXSPI1_A_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_21_FLEXSPI1_A_DATA01,    /* GPIO_AD_21 is configured as FLEXSPI1_A_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_22_FLEXSPI1_A_DATA02,    /* GPIO_AD_22 is configured as FLEXSPI1_A_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_23_FLEXSPI1_A_DATA03,    /* GPIO_AD_23 is configured as FLEXSPI1_A_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_24_LPUART1_TXD,          /* GPIO_AD_24 is configured as LPUART1_TXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_25_LPUART1_RXD,          /* GPIO_AD_25 is configured as LPUART1_RXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_26_FLEXPWM2_PWM1_A,      /* GPIO_AD_26 is configured as FLEXPWM2_PWM1_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_27_ENET_QOS_MDIO,        /* GPIO_AD_27 is configured as ENET_QOS_MDIO */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_28_FLEXPWM2_PWM2_A,      /* GPIO_AD_28 is configured as FLEXPWM2_PWM2_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_29_GPIO9_IO28,           /* GPIO_AD_29 is configured as GPIO9_IO28 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_30_LPSPI1_SOUT,          /* GPIO_AD_30 is configured as LPSPI1_SOUT */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_31_LPSPI1_SIN,           /* GPIO_AD_31 is configured as LPSPI1_SIN */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_32_GPIO_MUX3_IO31,       /* GPIO_AD_32 is configured as GPIO_MUX3_IO31 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_33_GPIO10_IO00,          /* GPIO_AD_33 is configured as GPIO10_IO00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_34_USDHC1_VSELECT,       /* GPIO_AD_34 is configured as USDHC1_VSELECT */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_35_GPIO10_IO02,          /* GPIO_AD_35 is configured as GPIO10_IO02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_00_GPIO_MUX4_IO21,  /* GPIO_DISP_B1_00 is configured as GPIO_MUX4_IO21 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_01_ENET_QOS_RX_CLK,  /* GPIO_DISP_B1_01 is configured as ENET_QOS_RX_CLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_02_GPIO_MUX4_IO23,  /* GPIO_DISP_B1_02 is configured as GPIO_MUX4_IO23 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_03_GPIO_MUX4_IO24,  /* GPIO_DISP_B1_03 is configured as GPIO_MUX4_IO24 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_04_ENET_QOS_RX_DATA02,  /* GPIO_DISP_B1_04 is configured as ENET_QOS_RX_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_05_ENET_QOS_RX_DATA03,  /* GPIO_DISP_B1_05 is configured as ENET_QOS_RX_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_06_ENET_QOS_TX_DATA03,  /* GPIO_DISP_B1_06 is configured as ENET_QOS_TX_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_07_ENET_QOS_TX_DATA02,  /* GPIO_DISP_B1_07 is configured as ENET_QOS_TX_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_08_GPIO10_IO29,     /* GPIO_DISP_B1_08 is configured as GPIO10_IO29 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_09_GPIO10_IO30,     /* GPIO_DISP_B1_09 is configured as GPIO10_IO30 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_10_GPIO10_IO31,     /* GPIO_DISP_B1_10 is configured as GPIO10_IO31 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_11_GPIO11_IO00,     /* GPIO_DISP_B1_11 is configured as GPIO11_IO00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_02_ENET_QOS_TX_DATA00,  /* GPIO_DISP_B2_02 is configured as ENET_QOS_TX_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_03_ENET_QOS_TX_DATA01,  /* GPIO_DISP_B2_03 is configured as ENET_QOS_TX_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_04_ENET_QOS_TX_EN,  /* GPIO_DISP_B2_04 is configured as ENET_QOS_TX_EN */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_05_ENET_QOS_TX_CLK,  /* GPIO_DISP_B2_05 is configured as ENET_QOS_TX_CLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_06_ENET_QOS_RX_DATA00,  /* GPIO_DISP_B2_06 is configured as ENET_QOS_RX_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_07_ENET_QOS_RX_DATA01,  /* GPIO_DISP_B2_07 is configured as ENET_QOS_RX_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_08_ENET_QOS_RX_EN,  /* GPIO_DISP_B2_08 is configured as ENET_QOS_RX_EN */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_09_GPIO11_IO10,     /* GPIO_DISP_B2_09 is configured as GPIO11_IO10 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_DISP_B2_09 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_10_LPI2C3_SCL,      /* GPIO_DISP_B2_10 is configured as LPI2C3_SCL */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_DISP_B2_10 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_11_LPI2C3_SDA,      /* GPIO_DISP_B2_11 is configured as LPI2C3_SDA */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_DISP_B2_11 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_12_LPSPI4_SCK,      /* GPIO_DISP_B2_12 is configured as LPSPI4_SCK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_13_LPSPI4_SIN,      /* GPIO_DISP_B2_13 is configured as LPSPI4_SIN */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_14_LPSPI4_SOUT,     /* GPIO_DISP_B2_14 is configured as LPSPI4_SOUT */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_15_LPSPI4_PCS0,     /* GPIO_DISP_B2_15 is configured as LPSPI4_PCS0 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_00_SEMC_DATA00,      /* GPIO_EMC_B1_00 is configured as SEMC_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_01_SEMC_DATA01,      /* GPIO_EMC_B1_01 is configured as SEMC_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_02_SEMC_DATA02,      /* GPIO_EMC_B1_02 is configured as SEMC_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_03_SEMC_DATA03,      /* GPIO_EMC_B1_03 is configured as SEMC_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_04_SEMC_DATA04,      /* GPIO_EMC_B1_04 is configured as SEMC_DATA04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_05_SEMC_DATA05,      /* GPIO_EMC_B1_05 is configured as SEMC_DATA05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_06_SEMC_DATA06,      /* GPIO_EMC_B1_06 is configured as SEMC_DATA06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_07_SEMC_DATA07,      /* GPIO_EMC_B1_07 is configured as SEMC_DATA07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_08_SEMC_DM00,        /* GPIO_EMC_B1_08 is configured as SEMC_DM00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_09_SEMC_ADDR00,      /* GPIO_EMC_B1_09 is configured as SEMC_ADDR00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_10_SEMC_ADDR01,      /* GPIO_EMC_B1_10 is configured as SEMC_ADDR01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_11_SEMC_ADDR02,      /* GPIO_EMC_B1_11 is configured as SEMC_ADDR02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_12_SEMC_ADDR03,      /* GPIO_EMC_B1_12 is configured as SEMC_ADDR03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_13_SEMC_ADDR04,      /* GPIO_EMC_B1_13 is configured as SEMC_ADDR04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_14_SEMC_ADDR05,      /* GPIO_EMC_B1_14 is configured as SEMC_ADDR05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_15_SEMC_ADDR06,      /* GPIO_EMC_B1_15 is configured as SEMC_ADDR06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_16_SEMC_ADDR07,      /* GPIO_EMC_B1_16 is configured as SEMC_ADDR07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_17_SEMC_ADDR08,      /* GPIO_EMC_B1_17 is configured as SEMC_ADDR08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_18_SEMC_ADDR09,      /* GPIO_EMC_B1_18 is configured as SEMC_ADDR09 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_19_SEMC_ADDR11,      /* GPIO_EMC_B1_19 is configured as SEMC_ADDR11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_20_SEMC_ADDR12,      /* GPIO_EMC_B1_20 is configured as SEMC_ADDR12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_21_SEMC_BA0,         /* GPIO_EMC_B1_21 is configured as SEMC_BA0 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_22_SEMC_BA1,         /* GPIO_EMC_B1_22 is configured as SEMC_BA1 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_23_SEMC_ADDR10,      /* GPIO_EMC_B1_23 is configured as SEMC_ADDR10 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_24_SEMC_CAS,         /* GPIO_EMC_B1_24 is configured as SEMC_CAS */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_25_SEMC_RAS,         /* GPIO_EMC_B1_25 is configured as SEMC_RAS */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_26_SEMC_CLK,         /* GPIO_EMC_B1_26 is configured as SEMC_CLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_27_SEMC_CKE,         /* GPIO_EMC_B1_27 is configured as SEMC_CKE */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_28_SEMC_WE,          /* GPIO_EMC_B1_28 is configured as SEMC_WE */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_29_SEMC_CS0,         /* GPIO_EMC_B1_29 is configured as SEMC_CS0 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_30_SEMC_DATA08,      /* GPIO_EMC_B1_30 is configured as SEMC_DATA08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_31_SEMC_DATA09,      /* GPIO_EMC_B1_31 is configured as SEMC_DATA09 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_32_SEMC_DATA10,      /* GPIO_EMC_B1_32 is configured as SEMC_DATA10 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_33_SEMC_DATA11,      /* GPIO_EMC_B1_33 is configured as SEMC_DATA11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_34_SEMC_DATA12,      /* GPIO_EMC_B1_34 is configured as SEMC_DATA12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_35_SEMC_DATA13,      /* GPIO_EMC_B1_35 is configured as SEMC_DATA13 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_36_SEMC_DATA14,      /* GPIO_EMC_B1_36 is configured as SEMC_DATA14 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_37_SEMC_DATA15,      /* GPIO_EMC_B1_37 is configured as SEMC_DATA15 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_38_SEMC_DM01,        /* GPIO_EMC_B1_38 is configured as SEMC_DM01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_40_LPUART6_TXD,      /* GPIO_EMC_B1_40 is configured as LPUART6_TXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_41_LPUART6_RXD,      /* GPIO_EMC_B1_41 is configured as LPUART6_RXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_00_LPSPI1_SCK,       /* GPIO_EMC_B2_00 is configured as LPSPI1_SCK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_01_LPSPI1_PCS0,      /* GPIO_EMC_B2_01 is configured as LPSPI1_PCS0 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_02_GPIO8_IO12,       /* GPIO_EMC_B2_02 is configured as GPIO8_IO12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_03_GPIO8_IO13,       /* GPIO_EMC_B2_03 is configured as GPIO8_IO13 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_04_ENET_1G_TX_DATA02,  /* GPIO_EMC_B2_04 is configured as ENET_1G_TX_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_05_ENET_1G_RX_CLK,   /* GPIO_EMC_B2_05 is configured as ENET_1G_RX_CLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_06_GPIO8_IO16,       /* GPIO_EMC_B2_06 is configured as GPIO8_IO16 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_07_ENET_1G_RX_DATA03,  /* GPIO_EMC_B2_07 is configured as ENET_1G_RX_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_08_ENET_1G_RX_DATA02,  /* GPIO_EMC_B2_08 is configured as ENET_1G_RX_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_09_GPIO8_IO19,       /* GPIO_EMC_B2_09 is configured as GPIO8_IO19 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_EMC_B2_09 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_10_GPIO8_IO20,       /* GPIO_EMC_B2_10 is configured as GPIO8_IO20 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_EMC_B2_10 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_11_ENET_1G_TX_DATA00,  /* GPIO_EMC_B2_11 is configured as ENET_1G_TX_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_12_ENET_1G_TX_DATA01,  /* GPIO_EMC_B2_12 is configured as ENET_1G_TX_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_13_ENET_1G_TX_EN,    /* GPIO_EMC_B2_13 is configured as ENET_1G_TX_EN */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_14_ENET_1G_TX_CLK_IO,  /* GPIO_EMC_B2_14 is configured as ENET_1G_TX_CLK_IO */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_15_ENET_1G_RX_DATA00,  /* GPIO_EMC_B2_15 is configured as ENET_1G_RX_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_16_ENET_1G_RX_DATA01,  /* GPIO_EMC_B2_16 is configured as ENET_1G_RX_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_17_ENET_1G_RX_EN,    /* GPIO_EMC_B2_17 is configured as ENET_1G_RX_EN */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_18_GPIO8_IO28,       /* GPIO_EMC_B2_18 is configured as GPIO8_IO28 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_19_ENET_QOS_MDC,     /* GPIO_EMC_B2_19 is configured as ENET_QOS_MDC */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_20_ENET_1G_MDIO,     /* GPIO_EMC_B2_20 is configured as ENET_1G_MDIO */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_00_USDHC1_CMD,        /* GPIO_SD_B1_00 is configured as USDHC1_CMD */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_00 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_01_USDHC1_CLK,        /* GPIO_SD_B1_01 is configured as USDHC1_CLK */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_01 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_02_USDHC1_DATA0,      /* GPIO_SD_B1_02 is configured as USDHC1_DATA0 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_02 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_03_USDHC1_DATA1,      /* GPIO_SD_B1_03 is configured as USDHC1_DATA1 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_03 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_04_USDHC1_DATA2,      /* GPIO_SD_B1_04 is configured as USDHC1_DATA2 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_04 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_05_USDHC1_DATA3,      /* GPIO_SD_B1_05 is configured as USDHC1_DATA3 */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B1_05 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_00_USDHC2_DATA3,      /* GPIO_SD_B2_00 is configured as USDHC2_DATA3 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_01_USDHC2_DATA2,      /* GPIO_SD_B2_01 is configured as USDHC2_DATA2 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_02_USDHC2_DATA1,      /* GPIO_SD_B2_02 is configured as USDHC2_DATA1 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_03_USDHC2_DATA0,      /* GPIO_SD_B2_03 is configured as USDHC2_DATA0 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_04_USDHC2_CLK,        /* GPIO_SD_B2_04 is configured as USDHC2_CLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_05_FLEXSPI1_A_DQS,    /* GPIO_SD_B2_05 is configured as FLEXSPI1_A_DQS */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_SD_B2_05 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_06_ENET_1G_TX_DATA03,  /* GPIO_SD_B2_06 is configured as ENET_1G_TX_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_07_GPIO_MUX4_IO16,    /* GPIO_SD_B2_07 is configured as GPIO_MUX4_IO16 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_08_GPIO_MUX4_IO17,    /* GPIO_SD_B2_08 is configured as GPIO_MUX4_IO17 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_09_GPIO_MUX4_IO18,    /* GPIO_SD_B2_09 is configured as GPIO_MUX4_IO18 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_10_GPIO_MUX4_IO19,    /* GPIO_SD_B2_10 is configured as GPIO_MUX4_IO19 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_11_GPIO10_IO20,       /* GPIO_SD_B2_11 is configured as GPIO10_IO20 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_GPR->GPR42 = ((IOMUXC_GPR->GPR42 &
    (~(BOARD_INITPINS_IOMUXC_GPR_GPR42_GPIO_MUX3_GPIO_SEL_LOW_MASK))) /* Mask bits to zero which are setting */
      | IOMUXC_GPR_GPR42_GPIO_MUX3_GPIO_SEL_LOW(0x00U) /* GPIO3 and CM7_GPIO3 share same IO MUX function, GPIO_MUX3 selects one GPIO function: 0x00U */
    );
  IOMUXC_GPR->GPR43 = ((IOMUXC_GPR->GPR43 &
    (~(BOARD_INITPINS_IOMUXC_GPR_GPR43_GPIO_MUX3_GPIO_SEL_HIGH_MASK))) /* Mask bits to zero which are setting */
      | IOMUXC_GPR_GPR43_GPIO_MUX3_GPIO_SEL_HIGH(0x8000U) /* GPIO3 and CM7_GPIO3 share same IO MUX function, GPIO_MUX3 selects one GPIO function: 0x8000U */
    );
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_00_FLEXCAN3_TX,        /* GPIO_LPSR_00 is configured as FLEXCAN3_TX */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_00 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_01_FLEXCAN3_RX,        /* GPIO_LPSR_01 is configured as FLEXCAN3_RX */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_01 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_02_GPIO12_IO02,        /* GPIO_LPSR_02 is configured as GPIO12_IO02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_03_GPIO12_IO03,        /* GPIO_LPSR_03 is configured as GPIO12_IO03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_04_LPI2C5_SDA,         /* GPIO_LPSR_04 is configured as LPI2C5_SDA */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_04 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_05_LPI2C5_SCL,         /* GPIO_LPSR_05 is configured as LPI2C5_SCL */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_05 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_06_LPI2C6_SDA,         /* GPIO_LPSR_06 is configured as LPI2C6_SDA */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_06 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_07_LPI2C6_SCL,         /* GPIO_LPSR_07 is configured as LPI2C6_SCL */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_LPSR_07 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_08_LPUART11_TXD,       /* GPIO_LPSR_08 is configured as LPUART11_TXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_09_LPUART11_RXD,       /* GPIO_LPSR_09 is configured as LPUART11_RXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_10_JTAG_MUX_TRSTB,     /* GPIO_LPSR_10 is configured as JTAG_MUX_TRSTB */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_11_JTAG_MUX_TDO,       /* GPIO_LPSR_11 is configured as JTAG_MUX_TDO */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_12_JTAG_MUX_TDI,       /* GPIO_LPSR_12 is configured as JTAG_MUX_TDI */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_13_JTAG_MUX_MOD,       /* GPIO_LPSR_13 is configured as JTAG_MUX_MOD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_14_JTAG_MUX_TCK,       /* GPIO_LPSR_14 is configured as JTAG_MUX_TCK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_15_JTAG_MUX_TMS,       /* GPIO_LPSR_15 is configured as JTAG_MUX_TMS */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_00_FLEXCAN2_TX,          /* GPIO_AD_00 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_01_FLEXCAN2_RX,          /* GPIO_AD_01 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_04_GPIO_MUX3_IO03,       /* GPIO_AD_04 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_16_ENET_1G_MDC,          /* GPIO_AD_16 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_24_LPUART1_TXD,          /* GPIO_AD_24 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_25_LPUART1_RXD,          /* GPIO_AD_25 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_32_GPIO_MUX3_IO31,       /* GPIO_AD_32 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_35_GPIO10_IO02,          /* GPIO_AD_35 PAD functional properties : */
      0x1EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B1_00_GPIO_MUX4_IO21,  /* GPIO_DISP_B1_00 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B1_02_GPIO_MUX4_IO23,  /* GPIO_DISP_B1_02 PAD functional properties : */
      0x08U);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: Internal pulldown resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B1_03_GPIO_MUX4_IO24,  /* GPIO_DISP_B1_03 PAD functional properties : */
      0x04U);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B1_06_ENET_QOS_TX_DATA03,  /* GPIO_DISP_B1_06 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_09_GPIO11_IO10,     /* GPIO_DISP_B2_09 PAD functional properties : */
      0x07U);                                 /* Slew Rate Field: Fast Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_10_LPI2C3_SCL,      /* GPIO_DISP_B2_10 PAD functional properties : */
      0x16U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_11_LPI2C3_SDA,      /* GPIO_DISP_B2_11 PAD functional properties : */
      0x16U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_12_LPSPI4_SCK,      /* GPIO_DISP_B2_12 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_13_LPSPI4_SIN,      /* GPIO_DISP_B2_13 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_14_LPSPI4_SOUT,     /* GPIO_DISP_B2_14 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_15_LPSPI4_PCS0,     /* GPIO_DISP_B2_15 PAD functional properties : */
      0x0AU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_40_LPUART6_TXD,      /* GPIO_EMC_B1_40 PAD functional properties : */
      0x04U);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B1_41_LPUART6_RXD,      /* GPIO_EMC_B1_41 PAD functional properties : */
      0x04U);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_04_ENET_1G_TX_DATA02,  /* GPIO_EMC_B2_04 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_05_ENET_1G_RX_CLK,   /* GPIO_EMC_B2_05 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_07_ENET_1G_RX_DATA03,  /* GPIO_EMC_B2_07 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_08_ENET_1G_RX_DATA02,  /* GPIO_EMC_B2_08 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_11_ENET_1G_TX_DATA00,  /* GPIO_EMC_B2_11 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_12_ENET_1G_TX_DATA01,  /* GPIO_EMC_B2_12 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_13_ENET_1G_TX_EN,    /* GPIO_EMC_B2_13 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_14_ENET_1G_TX_CLK_IO,  /* GPIO_EMC_B2_14 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_15_ENET_1G_RX_DATA00,  /* GPIO_EMC_B2_15 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_16_ENET_1G_RX_DATA01,  /* GPIO_EMC_B2_16 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_17_ENET_1G_RX_EN,    /* GPIO_EMC_B2_17 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_19_ENET_QOS_MDC,     /* GPIO_EMC_B2_19 PAD functional properties : */
      0x0AU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: Internal pulldown resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_EMC_B2_20_ENET_1G_MDIO,     /* GPIO_EMC_B2_20 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B1_00_USDHC1_CMD,        /* GPIO_SD_B1_00 PAD functional properties : */
      0x06U);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B1_01_USDHC1_CLK,        /* GPIO_SD_B1_01 PAD functional properties : */
      0x0EU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B1_02_USDHC1_DATA0,      /* GPIO_SD_B1_02 PAD functional properties : */
      0x06U);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B1_03_USDHC1_DATA1,      /* GPIO_SD_B1_03 PAD functional properties : */
      0x06U);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B1_04_USDHC1_DATA2,      /* GPIO_SD_B1_04 PAD functional properties : */
      0x06U);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B1_05_USDHC1_DATA3,      /* GPIO_SD_B1_05 PAD functional properties : */
      0x06U);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: Internal pullup resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_05_FLEXSPI1_A_DQS,    /* GPIO_SD_B2_05 PAD functional properties : */
      0x0AU);                                 /* PDRV Field: normal drive strength
                                                 Pull Down Pull Up Field: Internal pulldown resistor enabled
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_06_ENET_1G_TX_DATA03,  /* GPIO_SD_B2_06 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_07_GPIO_MUX4_IO16,    /* GPIO_SD_B2_07 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_08_GPIO_MUX4_IO17,    /* GPIO_SD_B2_08 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_09_GPIO_MUX4_IO18,    /* GPIO_SD_B2_09 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_10_GPIO_MUX4_IO19,    /* GPIO_SD_B2_10 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_11_GPIO10_IO20,       /* GPIO_SD_B2_11 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_04_LPI2C5_SDA,         /* GPIO_LPSR_04 PAD functional properties : */
      0x22U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high driver
                                                 Pull Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain LPSR Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_05_LPI2C5_SCL,         /* GPIO_LPSR_05 PAD functional properties : */
      0x22U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high driver
                                                 Pull Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain LPSR Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_06_LPI2C6_SDA,         /* GPIO_LPSR_06 PAD functional properties : */
      0x03U);                                 /* Slew Rate Field: Fast Slew Rate
                                                 Drive Strength Field: high driver
                                                 Pull Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain LPSR Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_07_LPI2C6_SCL,         /* GPIO_LPSR_07 PAD functional properties : */
      0x03U);                                 /* Slew Rate Field: Fast Slew Rate
                                                 Drive Strength Field: high driver
                                                 Pull Select Field: Pull Disable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain LPSR Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}
/***********************************************************************************************************************
 * EOF
 **********************************************************************************************************************/
