# system info test_tb on 2018.06.12.15:34:49
system_info:
name,value
DEVICE,5CSEBA6U23C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1528810489
#
#
# Files generated for test_tb on 2018.06.12.15:34:49
files:
filepath,kind,attributes,module,is_top
test/testbench/test_tb/simulation/test_tb.vhd,VHDL,,test_tb,true
test/testbench/test_tb/simulation/submodules/test.vhd,VHDL,,test,false
test/testbench/test_tb/simulation/submodules/mentor/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/mentor/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/mentor/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_pkg.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
test/testbench/test_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
test/testbench/test_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm,false
test/testbench/test_tb/simulation/submodules/altera_conduit_bfm.vhd,VHDL,,altera_conduit_bfm,false
test/testbench/test_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
test/testbench/test_tb/simulation/submodules/avs_interface.vhd,VHDL,,test_Avalon_interface_to_Smart_Meter_FSMs_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
test_tb.test_inst,test
test_tb.test_inst.Avalon_interface_to_Smart_Meter_FSMs_0,test_Avalon_interface_to_Smart_Meter_FSMs_0
test_tb.test_inst_avalon_interface_to_smart_meter_fsms_0_avalon_slave_0_bfm,altera_avalon_mm_master_bfm_vhdl
test_tb.test_inst_avalon_interface_to_smart_meter_fsms_0_clock_bfm,altera_avalon_clock_source
test_tb.test_inst_avalon_interface_to_smart_meter_fsms_0_interface_to_fsm_bfm,altera_conduit_bfm
test_tb.test_inst_avalon_interface_to_smart_meter_fsms_0_reset_bfm,altera_avalon_reset_source
