
*** Running vivado
    with args -log cnn_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cnn_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cnn_top.tcl -notrace
Command: synth_design -top cnn_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 411.180 ; gain = 98.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnn_top' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 20'b10000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:191]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:419]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:523]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'cnn_top_control_s_axi' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_INPUT_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_INPUT_V_CTRL bound to: 6'b010100 
	Parameter ADDR_OUTPUT_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_OUTPUT_V_CTRL bound to: 6'b011100 
	Parameter ADDR_KERNEL_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_KERNEL_V_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_control_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_control_s_axi' (1#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_throttl' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_throttl' (2#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_write' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_fifo' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_fifo' (3#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_decoder' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_decoder' (4#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_reg_slice' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_reg_slice' (5#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_fifo__parameterized0' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_fifo__parameterized0' (5#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_buffer' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_buffer' (6#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_fifo__parameterized1' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_fifo__parameterized1' (6#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_fifo__parameterized2' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_fifo__parameterized2' (6#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_write' (7#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_read' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_buffer__parameterized0' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_buffer__parameterized0' (7#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_gmem_m_axi_reg_slice__parameterized0' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_reg_slice__parameterized0' (7#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi_read' (8#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_gmem_m_axi' (9#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_mul_mul_1bkb' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_mul_mul_1bkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_top_mul_mul_1bkb_DSP48_0' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_mul_mul_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_mul_mul_1bkb_DSP48_0' (10#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_mul_mul_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_mul_mul_1bkb' (11#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_mul_mul_1bkb.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_top_mac_muladcud' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_mac_muladcud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_top_mac_muladcud_DSP48_1' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_mac_muladcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_mac_muladcud_DSP48_1' (12#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_mac_muladcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top_mac_muladcud' (13#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_mac_muladcud.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:2166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:2206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:2212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:2276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:2294]
INFO: [Synth 8-6155] done synthesizing module 'cnn_top' (14#1) [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:12]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 479.293 ; gain = 167.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 479.293 ; gain = 167.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 479.293 ; gain = 167.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/constrs_1/new/dummy_constraints.xdc]
Finished Parsing XDC File [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/constrs_1/new/dummy_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/constrs_1/new/dummy_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cnn_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cnn_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 853.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 853.762 ; gain = 541.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 853.762 ; gain = 541.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 853.762 ; gain = 541.559
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cnn_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cnn_top_control_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnn_top_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnn_top_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_6_cast_reg_1044_reg[30:0]' into 'tmp_6_reg_1034_reg[30:0]' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:1071]
INFO: [Synth 8-4471] merging register 'tmp_6_reg_1034_reg[63:31]' into 'tmp_5_reg_1029_reg[63:31]' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:2140]
INFO: [Synth 8-4471] merging register 'tmp_6_cast_reg_1044_reg[31:31]' into 'gmem_addr_reg_1023_reg[31:31]' [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:2144]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_6_2_mid2_v_v_cas_fu_641_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cnn_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cnn_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cnn_top_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cnn_top_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 853.762 ; gain = 541.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 23    
	   5 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               35 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 36    
	               31 Bit    Registers := 3     
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 28    
	               15 Bit    Registers := 5     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 71    
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 44    
	   3 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 83    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_top 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 17    
	   2 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 26    
	               15 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module cnn_top_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cnn_top_gmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cnn_top_gmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_top_gmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_top_gmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_top_gmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_top_gmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_top_gmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_top_gmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module cnn_top_gmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_top_gmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_top_gmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top_gmem_m_axi.v:456]
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_587_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element p_1_2_2_reg_1348_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:829]
WARNING: [Synth 8-6014] Unused sequential element p_1_reg_1205_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:751]
WARNING: [Synth 8-6014] Unused sequential element p_1_1_1_reg_1278_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:777]
WARNING: [Synth 8-6014] Unused sequential element p_1_2_1_reg_1323_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:803]
WARNING: [Synth 8-6014] Unused sequential element tmp6_reg_1353_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:843]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_3_read_reg_1263_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:841]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_10_read_reg_1258_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:842]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_1_read_reg_1215_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:749]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_13_read_reg_1210_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:750]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_5_read_reg_1288_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:775]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_17_read_reg_1283_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:776]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_6_read_reg_1308_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:801]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_11_read_reg_1293_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:802]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_2_read_reg_1241_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:827]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_16_read_reg_1226_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:828]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_read_reg_1200_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:736]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_9_read_reg_1195_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:737]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_4_read_reg_1273_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:762]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_14_read_reg_1268_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:763]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_7_read_reg_1318_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:788]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_15_read_reg_1313_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:789]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_8_read_reg_1333_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:814]
WARNING: [Synth 8-6014] Unused sequential element gmem_addr_18_read_reg_1328_reg was removed.  [C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.srcs/sources_1/imports/verilog/cnn_top.v:815]
DSP Report: Generating DSP p_1_2_2_reg_1348_reg, operation Mode is: (A2*B2)'.
DSP Report: register gmem_addr_18_read_reg_1328_reg is absorbed into DSP p_1_2_2_reg_1348_reg.
DSP Report: register gmem_addr_8_read_reg_1333_reg is absorbed into DSP p_1_2_2_reg_1348_reg.
DSP Report: register p_1_2_2_reg_1348_reg is absorbed into DSP p_1_2_2_reg_1348_reg.
DSP Report: operator cnn_top_mul_mul_1bkb_U7/cnn_top_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP p_1_2_2_reg_1348_reg.
DSP Report: Generating DSP tmp6_reg_1353_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register gmem_addr_16_read_reg_1226_reg is absorbed into DSP tmp6_reg_1353_reg.
DSP Report: register gmem_addr_2_read_reg_1241_reg is absorbed into DSP tmp6_reg_1353_reg.
DSP Report: register tmp6_reg_1353_reg is absorbed into DSP tmp6_reg_1353_reg.
DSP Report: operator cnn_top_mac_muladcud_U8/cnn_top_mac_muladcud_DSP48_1_U/p is absorbed into DSP tmp6_reg_1353_reg.
DSP Report: operator cnn_top_mac_muladcud_U8/cnn_top_mac_muladcud_DSP48_1_U/m is absorbed into DSP tmp6_reg_1353_reg.
DSP Report: Generating DSP cnn_top_mac_muladcud_U9/cnn_top_mac_muladcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register gmem_addr_10_read_reg_1258_reg is absorbed into DSP cnn_top_mac_muladcud_U9/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: register gmem_addr_3_read_reg_1263_reg is absorbed into DSP cnn_top_mac_muladcud_U9/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: operator cnn_top_mac_muladcud_U9/cnn_top_mac_muladcud_DSP48_1_U/p is absorbed into DSP cnn_top_mac_muladcud_U9/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: operator cnn_top_mac_muladcud_U9/cnn_top_mac_muladcud_DSP48_1_U/m is absorbed into DSP cnn_top_mac_muladcud_U9/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: Generating DSP p_1_reg_1205_reg, operation Mode is: (A2*B2)'.
DSP Report: register gmem_addr_9_read_reg_1195_reg is absorbed into DSP p_1_reg_1205_reg.
DSP Report: register gmem_addr_read_reg_1200_reg is absorbed into DSP p_1_reg_1205_reg.
DSP Report: register p_1_reg_1205_reg is absorbed into DSP p_1_reg_1205_reg.
DSP Report: operator cnn_top_mul_mul_1bkb_U1/cnn_top_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP p_1_reg_1205_reg.
DSP Report: Generating DSP cnn_top_mac_muladcud_U2/cnn_top_mac_muladcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register gmem_addr_13_read_reg_1210_reg is absorbed into DSP cnn_top_mac_muladcud_U2/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: register gmem_addr_1_read_reg_1215_reg is absorbed into DSP cnn_top_mac_muladcud_U2/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: operator cnn_top_mac_muladcud_U2/cnn_top_mac_muladcud_DSP48_1_U/p is absorbed into DSP cnn_top_mac_muladcud_U2/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: operator cnn_top_mac_muladcud_U2/cnn_top_mac_muladcud_DSP48_1_U/m is absorbed into DSP cnn_top_mac_muladcud_U2/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: Generating DSP p_1_1_1_reg_1278_reg, operation Mode is: (A2*B2)'.
DSP Report: register gmem_addr_14_read_reg_1268_reg is absorbed into DSP p_1_1_1_reg_1278_reg.
DSP Report: register gmem_addr_4_read_reg_1273_reg is absorbed into DSP p_1_1_1_reg_1278_reg.
DSP Report: register p_1_1_1_reg_1278_reg is absorbed into DSP p_1_1_1_reg_1278_reg.
DSP Report: operator cnn_top_mul_mul_1bkb_U3/cnn_top_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP p_1_1_1_reg_1278_reg.
DSP Report: Generating DSP cnn_top_mac_muladcud_U4/cnn_top_mac_muladcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register gmem_addr_17_read_reg_1283_reg is absorbed into DSP cnn_top_mac_muladcud_U4/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: register gmem_addr_5_read_reg_1288_reg is absorbed into DSP cnn_top_mac_muladcud_U4/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: operator cnn_top_mac_muladcud_U4/cnn_top_mac_muladcud_DSP48_1_U/p is absorbed into DSP cnn_top_mac_muladcud_U4/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: operator cnn_top_mac_muladcud_U4/cnn_top_mac_muladcud_DSP48_1_U/m is absorbed into DSP cnn_top_mac_muladcud_U4/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: Generating DSP p_1_2_1_reg_1323_reg, operation Mode is: (A2*B2)'.
DSP Report: register gmem_addr_15_read_reg_1313_reg is absorbed into DSP p_1_2_1_reg_1323_reg.
DSP Report: register gmem_addr_7_read_reg_1318_reg is absorbed into DSP p_1_2_1_reg_1323_reg.
DSP Report: register p_1_2_1_reg_1323_reg is absorbed into DSP p_1_2_1_reg_1323_reg.
DSP Report: operator cnn_top_mul_mul_1bkb_U5/cnn_top_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP p_1_2_1_reg_1323_reg.
DSP Report: Generating DSP cnn_top_mac_muladcud_U6/cnn_top_mac_muladcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register gmem_addr_11_read_reg_1293_reg is absorbed into DSP cnn_top_mac_muladcud_U6/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: register gmem_addr_6_read_reg_1308_reg is absorbed into DSP cnn_top_mac_muladcud_U6/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: operator cnn_top_mac_muladcud_U6/cnn_top_mac_muladcud_DSP48_1_U/p is absorbed into DSP cnn_top_mac_muladcud_U6/cnn_top_mac_muladcud_DSP48_1_U/p.
DSP Report: operator cnn_top_mac_muladcud_U6/cnn_top_mac_muladcud_DSP48_1_U/m is absorbed into DSP cnn_top_mac_muladcud_U6/cnn_top_mac_muladcud_DSP48_1_U/p.
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_AWREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design cnn_top has port m_axi_gmem_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design cnn_top_gmem_m_axi has unconnected port I_ARLOCK[0]
INFO: [Synth 8-3886] merging instance 'gmem_addr_reg_1023_reg[0]' (FDE) to 'gmem_addr_4_reg_1069_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem_addr_4_reg_1069_reg[0]' (FDE) to 'gmem_addr_8_reg_1093_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem_addr_reg_1023_reg[1]' (FDE) to 'gmem_addr_8_reg_1093_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/start_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'cnn_top_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/buff_wdata/q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'cnn_top_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'cnn_top_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'cnn_top_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'cnn_top_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'cnn_top_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'cnn_top_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[62]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[59]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[58]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[57]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[56]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[55]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[54]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[53]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[52]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[51]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[50]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[49]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[48]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[47]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[46]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[45]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[44]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[43]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[42]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[41]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[40]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[39]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[38]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[37]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[36]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[35]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[34]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]' (FDE) to 'cnn_top_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[15]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_end_buf_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[1]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[17]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[16]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[17]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[16]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[4]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.araddr_buf_reg[1]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_end_buf_reg[0]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_12_reg_1146_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_12_reg_1146_pp0_iter1_reg_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_8_reg_1093_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_18_reg_1252_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_7_reg_1087_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_15_reg_1246_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_6_reg_1081_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_11_reg_1220_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_5_reg_1075_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_17_reg_1189_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_4_reg_1069_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_14_reg_1183_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_3_reg_1063_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_10_reg_1177_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_2_reg_1057_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_16_reg_1171_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_1_reg_1051_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_13_reg_1159_reg[31]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (gmem_addr_9_reg_1140_reg[31]) is unused and will be removed from module cnn_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_top_gmem_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module cnn_top_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[63]) is unused and will be removed from module cnn_top_gmem_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 853.762 ; gain = 541.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cnn_top_gmem_m_axi_buffer:                 | mem_reg    | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cnn_top_gmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cnn_top     | (A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn_top     | (PCIN+A2*B2)' | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cnn_top     | PCIN+A2*B2    | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_top     | (A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn_top     | PCIN+A2*B2    | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_top     | (A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn_top     | PCIN+A2*B2    | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cnn_top     | (A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn_top     | PCIN+A2*B2    | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance cnn_top_gmem_m_axi_U/i_2_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cnn_top_gmem_m_axi_U/i_2_66/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 893.668 ; gain = 581.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 897.809 ; gain = 585.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cnn_top_gmem_m_axi_buffer:                 | mem_reg    | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cnn_top_gmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance cnn_top_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cnn_top_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 994.402 ; gain = 682.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net gmem_RDATA[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net \cnn_top_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]_rep_n_2  is driving 90 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
WARNING: [Synth 8-3332] Sequential element (cnn_top_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]) is unused and will be removed from module cnn_top.
WARNING: [Synth 8-3332] Sequential element (cnn_top_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]_rep) is unused and will be removed from module cnn_top.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 994.402 ; gain = 682.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 994.402 ; gain = 682.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 994.402 ; gain = 682.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 994.402 ; gain = 682.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 994.402 ; gain = 682.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 994.402 ; gain = 682.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   226|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     4|
|5     |DSP48E1_3  |     4|
|6     |LUT1       |    33|
|7     |LUT2       |   338|
|8     |LUT3       |   389|
|9     |LUT4       |   188|
|10    |LUT5       |   260|
|11    |LUT6       |   510|
|12    |MUXF7      |     2|
|13    |RAMB18E1   |     1|
|14    |RAMB18E1_1 |     1|
|15    |SRL16E     |    78|
|16    |FDRE       |  2024|
|17    |FDSE       |     7|
|18    |IBUF       |    95|
|19    |OBUF       |   214|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------------------------+------+
|      |Instance                           |Module                                       |Cells |
+------+-----------------------------------+---------------------------------------------+------+
|1     |top                                |                                             |  4376|
|2     |  cnn_top_control_s_axi_U          |cnn_top_control_s_axi                        |   393|
|3     |  cnn_top_gmem_m_axi_U             |cnn_top_gmem_m_axi                           |  2384|
|4     |    bus_read                       |cnn_top_gmem_m_axi_read                      |  1447|
|5     |      buff_rdata                   |cnn_top_gmem_m_axi_buffer__parameterized0    |   189|
|6     |      \bus_wide_gen.fifo_burst     |cnn_top_gmem_m_axi_fifo_6                    |    77|
|7     |      fifo_rctl                    |cnn_top_gmem_m_axi_fifo__parameterized1_7    |    18|
|8     |      fifo_rreq                    |cnn_top_gmem_m_axi_fifo__parameterized0_8    |   111|
|9     |      rs_rdata                     |cnn_top_gmem_m_axi_reg_slice__parameterized0 |   499|
|10    |      rs_rreq                      |cnn_top_gmem_m_axi_reg_slice_9               |   145|
|11    |    bus_write                      |cnn_top_gmem_m_axi_write                     |   918|
|12    |      buff_wdata                   |cnn_top_gmem_m_axi_buffer                    |   131|
|13    |      \bus_wide_gen.fifo_burst     |cnn_top_gmem_m_axi_fifo                      |   109|
|14    |      fifo_resp                    |cnn_top_gmem_m_axi_fifo__parameterized1      |    26|
|15    |      fifo_resp_to_user            |cnn_top_gmem_m_axi_fifo__parameterized2      |    24|
|16    |      fifo_wreq                    |cnn_top_gmem_m_axi_fifo__parameterized0      |    95|
|17    |      rs_wreq                      |cnn_top_gmem_m_axi_reg_slice                 |   112|
|18    |    wreq_throttl                   |cnn_top_gmem_m_axi_throttl                   |    19|
|19    |  cnn_top_mac_muladcud_U2          |cnn_top_mac_muladcud                         |     1|
|20    |    cnn_top_mac_muladcud_DSP48_1_U |cnn_top_mac_muladcud_DSP48_1_5               |     1|
|21    |  cnn_top_mac_muladcud_U4          |cnn_top_mac_muladcud_0                       |     1|
|22    |    cnn_top_mac_muladcud_DSP48_1_U |cnn_top_mac_muladcud_DSP48_1_4               |     1|
|23    |  cnn_top_mac_muladcud_U6          |cnn_top_mac_muladcud_1                       |    21|
|24    |    cnn_top_mac_muladcud_DSP48_1_U |cnn_top_mac_muladcud_DSP48_1_3               |    21|
|25    |  cnn_top_mac_muladcud_U9          |cnn_top_mac_muladcud_2                       |    40|
|26    |    cnn_top_mac_muladcud_DSP48_1_U |cnn_top_mac_muladcud_DSP48_1                 |    40|
+------+-----------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 994.402 ; gain = 682.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 994.402 ; gain = 307.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 994.402 ; gain = 682.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
232 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 994.402 ; gain = 695.273
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/cnn_zynq_hw/cnn_zynq_hw.runs/synth_1/cnn_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cnn_top_utilization_synth.rpt -pb cnn_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 994.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  7 16:56:00 2026...
