<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Celldefine check
rc: 0 (means success: 1)
tags: 5.6.4
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-5
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv</a>
defines: 
time_elapsed: 0.122s
ram usage: 22828 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpys58nw51/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_cd --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-5 <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html#l-8" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv:8</a>: No timescale set for &#34;cd&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html#l-12" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv:12</a>: No timescale set for &#34;ncd&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html#l-8" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv:8</a>: Compile module &#34;work@cd&#34;.

[INF:CP0303] <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html#l-12" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv:12</a>: Compile module &#34;work@ncd&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html#l-8" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv:8</a>: Top level module &#34;work@cd&#34;.

[NTE:EL0503] <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html#l-12" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv:12</a>: Top level module &#34;work@ncd&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_cd --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: builtin of type 600 (package) @ 0 : ?
Object: work_cd of type 32 (module) @ 8 : <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv</a>
Object: work_ncd of type 32 (module) @ 12 : <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv</a>
Object: work_cd of type 32 (module) @ 8 : <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv</a>
Object: work_ncd of type 32 (module) @ 12 : <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv</a>

</pre>
</body>