Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Wed Jun 29 17:57:35 2022
| Host             : zero-X555QG running 64-bit Ubuntu 20.04.4 LTS
| Command          : report_power -file nexys4ddr_power.rpt
| Design           : nexys4ddr
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 13.403 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 13.120                           |
| Device Static (W)        | 0.283                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 23.8                             |
| Junction Temperature (C) | 86.2                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     3.883 |     4841 |       --- |             --- |
|   LUT as Logic           |     2.880 |     2280 |     63400 |            3.60 |
|   CARRY4                 |     0.651 |      199 |     15850 |            1.26 |
|   Register               |     0.249 |     1786 |    126800 |            1.41 |
|   LUT as Distributed RAM |     0.099 |      120 |     19000 |            0.63 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       10 |       --- |             --- |
| Signals                  |     4.549 |     3596 |       --- |             --- |
| Block RAM                |     1.763 |       14 |       135 |           10.37 |
| I/O                      |     2.925 |       10 |       210 |            4.76 |
| Static Power             |     0.283 |          |           |                 |
| Total                    |    13.403 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    10.226 |      10.064 |      0.162 |
| Vccaux    |       1.800 |     0.144 |       0.107 |      0.037 |
| Vcco33    |       3.300 |     0.829 |       0.825 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.148 |       0.143 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| nexys4ddr                     |    13.120 |
|   MOTOR                       |     0.362 |
|   picorv32                    |     5.553 |
|     cpuregs_reg_r1_0_63_0_2   |     0.012 |
|     cpuregs_reg_r1_0_63_12_14 |     0.007 |
|     cpuregs_reg_r1_0_63_15_17 |     0.007 |
|     cpuregs_reg_r1_0_63_18_20 |     0.008 |
|     cpuregs_reg_r1_0_63_21_23 |     0.006 |
|     cpuregs_reg_r1_0_63_24_26 |     0.005 |
|     cpuregs_reg_r1_0_63_27_29 |     0.005 |
|     cpuregs_reg_r1_0_63_30_31 |     0.005 |
|     cpuregs_reg_r1_0_63_3_5   |     0.012 |
|     cpuregs_reg_r1_0_63_6_8   |     0.005 |
|     cpuregs_reg_r1_0_63_9_11  |     0.005 |
|     cpuregs_reg_r2_0_63_0_2   |     0.015 |
|     cpuregs_reg_r2_0_63_12_14 |     0.015 |
|     cpuregs_reg_r2_0_63_15_17 |     0.011 |
|     cpuregs_reg_r2_0_63_18_20 |     0.014 |
|     cpuregs_reg_r2_0_63_21_23 |     0.012 |
|     cpuregs_reg_r2_0_63_24_26 |     0.009 |
|     cpuregs_reg_r2_0_63_27_29 |     0.010 |
|     cpuregs_reg_r2_0_63_30_31 |     0.006 |
|     cpuregs_reg_r2_0_63_3_5   |     0.018 |
|     cpuregs_reg_r2_0_63_6_8   |     0.012 |
|     cpuregs_reg_r2_0_63_9_11  |     0.013 |
|     pcpi_div                  |     1.206 |
|     pcpi_mul                  |     0.288 |
+-------------------------------+-----------+


