verilog xil_defaultlib --include "../../../../interupt_demo_02.srcs/sources_1/bd/zynq_system_design/ipshared/ec67/hdl" --include "../../../../interupt_demo_02.srcs/sources_1/bd/zynq_system_design/ipshared/2d50/hdl" --include "../../../../interupt_demo_02.srcs/sources_1/bd/zynq_system_design/ip/zynq_system_design_processing_system7_0_0" \
"../../../bd/zynq_system_design/ip/zynq_system_design_processing_system7_0_0/sim/zynq_system_design_processing_system7_0_0.v" \
"../../../bd/zynq_system_design/ip/zynq_system_design_xbar_0/sim/zynq_system_design_xbar_0.v" \
"../../../bd/zynq_system_design/ip/zynq_system_design_auto_pc_0/sim/zynq_system_design_auto_pc_0.v" \
"../../../bd/zynq_system_design/sim/zynq_system_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
