cocci_test_suite() {
	struct output_pixel_processor **cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 562 */;
	enum{OUTPUT_CSC_MATRIX_SIZE=12,} cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 56 */;
	const struct dce_opp_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 549 */;
	const struct dce_opp_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 548 */;
	const struct dce_opp_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 547 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 546 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 545 */;
	struct dce110_opp *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 544 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 544 */;
	const struct opp_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 537 */;
	struct clamping_and_pixel_encoding_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 507 */;
	struct bit_depth_reduction_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 506 */;
	enum{MAX_LUT_ENTRY=256, MAX_NUMBER_OF_ENTRIES=256,} cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 50 */;
	enum signal_type cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 455 */;
	enum dc_color_depth cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 454 */;
	enum dc_color_space cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 453 */;
	enum{MAX_PWL_ENTRY=128, MAX_REGIONS_NUMBER=16,} cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 45 */;
	const struct clamping_and_pixel_encoding_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 424 */;
	const struct bit_depth_reduction_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 413 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_opp.c 412 */;
}
