multiline_comment|/*&n; * linux/arch/arm/mach-sa1100/irq.c&n; *&n; * Copyright (C) 1999-2001 Nicolas Pitre&n; *&n; * Generic IRQ handling for the SA11x0, GPIO 11-27 IRQ demultiplexing.&n; *&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License version 2 as&n; * published by the Free Software Foundation.&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;asm/hardware.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/mach/irq.h&gt;
macro_line|#include &lt;asm/arch/irq.h&gt;
macro_line|#include &quot;generic.h&quot;
multiline_comment|/*&n; * SA1100 GPIO edge detection for IRQs:&n; * IRQs are generated on Falling-Edge, Rising-Edge, or both.&n; * This must be called *before* the appropriate IRQ is registered.&n; * Use this instead of directly setting GRER/GFER.&n; */
DECL|variable|GPIO_IRQ_rising_edge
r_static
r_int
id|GPIO_IRQ_rising_edge
suffix:semicolon
DECL|variable|GPIO_IRQ_falling_edge
r_static
r_int
id|GPIO_IRQ_falling_edge
suffix:semicolon
DECL|function|set_GPIO_IRQ_edge
r_void
id|set_GPIO_IRQ_edge
c_func
(paren
r_int
id|gpio_mask
comma
r_int
id|edge
)paren
(brace
r_int
id|flags
suffix:semicolon
id|local_irq_save
c_func
(paren
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
id|edge
op_amp
id|GPIO_FALLING_EDGE
)paren
id|GPIO_IRQ_falling_edge
op_or_assign
id|gpio_mask
suffix:semicolon
r_else
id|GPIO_IRQ_falling_edge
op_and_assign
op_complement
id|gpio_mask
suffix:semicolon
r_if
c_cond
(paren
id|edge
op_amp
id|GPIO_RISING_EDGE
)paren
id|GPIO_IRQ_rising_edge
op_or_assign
id|gpio_mask
suffix:semicolon
r_else
id|GPIO_IRQ_rising_edge
op_and_assign
op_complement
id|gpio_mask
suffix:semicolon
id|GPDR
op_and_assign
op_complement
id|gpio_mask
suffix:semicolon
id|GAFR
op_and_assign
op_complement
id|gpio_mask
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|variable|set_GPIO_IRQ_edge
id|EXPORT_SYMBOL
c_func
(paren
id|set_GPIO_IRQ_edge
)paren
suffix:semicolon
multiline_comment|/*&n; * We don&squot;t need to ACK IRQs on the SA1100 unless they&squot;re GPIOs&n; * this is for internal IRQs i.e. from 11 to 31.&n; */
DECL|function|sa1100_mask_irq
r_static
r_void
id|sa1100_mask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|ICMR
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
)brace
DECL|function|sa1100_unmask_irq
r_static
r_void
id|sa1100_unmask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|ICMR
op_or_assign
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * GPIO IRQs must be acknoledged.  This is for IRQs from 0 to 10.&n; */
DECL|function|sa1100_mask_and_ack_GPIO0_10_irq
r_static
r_void
id|sa1100_mask_and_ack_GPIO0_10_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|ICMR
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
id|GEDR
op_assign
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
)brace
DECL|function|sa1100_mask_GPIO0_10_irq
r_static
r_void
id|sa1100_mask_GPIO0_10_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|ICMR
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
)brace
DECL|function|sa1100_unmask_GPIO0_10_irq
r_static
r_void
id|sa1100_unmask_GPIO0_10_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|GRER
op_assign
(paren
id|GRER
op_amp
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
)paren
op_or
(paren
id|GPIO_IRQ_rising_edge
op_amp
(paren
l_int|1
op_lshift
id|irq
)paren
)paren
suffix:semicolon
id|GFER
op_assign
(paren
id|GFER
op_amp
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
)paren
op_or
(paren
id|GPIO_IRQ_falling_edge
op_amp
(paren
l_int|1
op_lshift
id|irq
)paren
)paren
suffix:semicolon
id|ICMR
op_or_assign
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Install handler for GPIO 11-27 edge detect interrupts&n; */
DECL|variable|GPIO_11_27_enabled
r_static
r_int
id|GPIO_11_27_enabled
suffix:semicolon
multiline_comment|/* enabled i.e. unmasked GPIO IRQs */
DECL|variable|GPIO_11_27_spurious
r_static
r_int
id|GPIO_11_27_spurious
suffix:semicolon
multiline_comment|/* GPIOs that triggered when masked */
DECL|function|sa1100_GPIO11_27_demux
r_static
r_void
id|sa1100_GPIO11_27_demux
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|i
comma
id|spurious
suffix:semicolon
r_while
c_loop
(paren
(paren
id|irq
op_assign
(paren
id|GEDR
op_amp
l_int|0xfffff800
)paren
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * We don&squot;t want to clear GRER/GFER when the corresponding&n;&t;&t; * IRQ is masked because we could miss a level transition&n;&t;&t; * i.e. an IRQ which need servicing as soon as it is&n;&t;&t; * unmasked.  However, such situation should happen only&n;&t;&t; * during the loop below.  Thus all IRQs which aren&squot;t&n;&t;&t; * enabled at this point are considered spurious.  Those&n;&t;&t; * are cleared but only de-activated if they happen twice.&n;&t;&t; */
id|spurious
op_assign
id|irq
op_amp
op_complement
id|GPIO_11_27_enabled
suffix:semicolon
r_if
c_cond
(paren
id|spurious
)paren
(brace
id|GEDR
op_assign
id|spurious
suffix:semicolon
id|GRER
op_and_assign
op_complement
(paren
id|spurious
op_amp
id|GPIO_11_27_spurious
)paren
suffix:semicolon
id|GFER
op_and_assign
op_complement
(paren
id|spurious
op_amp
id|GPIO_11_27_spurious
)paren
suffix:semicolon
id|GPIO_11_27_spurious
op_or_assign
id|spurious
suffix:semicolon
id|irq
op_xor_assign
id|spurious
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|irq
)paren
r_continue
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|11
suffix:semicolon
id|i
op_le
l_int|27
suffix:semicolon
op_increment
id|i
)paren
(brace
r_if
c_cond
(paren
id|irq
op_amp
(paren
l_int|1
op_lshift
id|i
)paren
)paren
(brace
id|do_IRQ
c_func
(paren
id|IRQ_GPIO11
op_plus
id|i
op_minus
l_int|11
comma
id|regs
)paren
suffix:semicolon
)brace
)brace
)brace
)brace
DECL|variable|GPIO11_27_irq
r_static
r_struct
id|irqaction
id|GPIO11_27_irq
op_assign
(brace
id|name
suffix:colon
l_string|&quot;GPIO 11-27&quot;
comma
id|handler
suffix:colon
id|sa1100_GPIO11_27_demux
comma
id|flags
suffix:colon
id|SA_INTERRUPT
)brace
suffix:semicolon
DECL|function|sa1100_mask_and_ack_GPIO11_27_irq
r_static
r_void
id|sa1100_mask_and_ack_GPIO11_27_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|mask
op_assign
(paren
l_int|1
op_lshift
id|GPIO_11_27_IRQ
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
id|GPIO_11_27_spurious
op_and_assign
op_complement
id|mask
suffix:semicolon
id|GPIO_11_27_enabled
op_and_assign
op_complement
id|mask
suffix:semicolon
id|GEDR
op_assign
id|mask
suffix:semicolon
)brace
DECL|function|sa1100_mask_GPIO11_27_irq
r_static
r_void
id|sa1100_mask_GPIO11_27_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|mask
op_assign
(paren
l_int|1
op_lshift
id|GPIO_11_27_IRQ
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
id|GPIO_11_27_spurious
op_and_assign
op_complement
id|mask
suffix:semicolon
id|GPIO_11_27_enabled
op_and_assign
op_complement
id|mask
suffix:semicolon
)brace
DECL|function|sa1100_unmask_GPIO11_27_irq
r_static
r_void
id|sa1100_unmask_GPIO11_27_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|mask
op_assign
(paren
l_int|1
op_lshift
id|GPIO_11_27_IRQ
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|GPIO_11_27_spurious
op_amp
id|mask
)paren
(brace
multiline_comment|/*&n;&t;&t; * We don&squot;t want to miss an interrupt that would have occurred&n;&t;&t; * while it was masked.  Simulate it if it is the case.&n;&t;&t; */
r_int
id|state
op_assign
id|GPLR
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|state
op_amp
id|GPIO_IRQ_rising_edge
)paren
op_or
(paren
op_complement
id|state
op_amp
id|GPIO_IRQ_falling_edge
)paren
)paren
op_amp
id|mask
)paren
(brace
multiline_comment|/* just in case it gets referenced: */
r_struct
id|pt_regs
id|dummy
suffix:semicolon
id|memzero
c_func
(paren
op_amp
id|dummy
comma
r_sizeof
(paren
id|dummy
)paren
)paren
suffix:semicolon
id|do_IRQ
c_func
(paren
id|irq
comma
op_amp
id|dummy
)paren
suffix:semicolon
multiline_comment|/* we are being called recursively from do_IRQ() */
r_return
suffix:semicolon
)brace
)brace
id|GPIO_11_27_enabled
op_or_assign
id|mask
suffix:semicolon
id|GRER
op_assign
(paren
id|GRER
op_amp
op_complement
id|mask
)paren
op_or
(paren
id|GPIO_IRQ_rising_edge
op_amp
id|mask
)paren
suffix:semicolon
id|GFER
op_assign
(paren
id|GFER
op_amp
op_complement
id|mask
)paren
op_or
(paren
id|GPIO_IRQ_falling_edge
op_amp
id|mask
)paren
suffix:semicolon
)brace
DECL|variable|irq_resource
r_static
r_struct
id|resource
id|irq_resource
op_assign
(brace
id|name
suffix:colon
l_string|&quot;irqs&quot;
comma
id|start
suffix:colon
l_int|0x90050000
comma
id|end
suffix:colon
l_int|0x9005ffff
comma
)brace
suffix:semicolon
DECL|function|sa1100_init_irq
r_void
id|__init
id|sa1100_init_irq
c_func
(paren
r_void
)paren
(brace
r_int
id|irq
suffix:semicolon
id|request_resource
c_func
(paren
op_amp
id|iomem_resource
comma
op_amp
id|irq_resource
)paren
suffix:semicolon
multiline_comment|/* disable all IRQs */
id|ICMR
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* all IRQs are IRQ, not FIQ */
id|ICLR
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* clear all GPIO edge detects */
id|GFER
op_assign
l_int|0
suffix:semicolon
id|GRER
op_assign
l_int|0
suffix:semicolon
id|GEDR
op_assign
op_minus
l_int|1
suffix:semicolon
multiline_comment|/*&n;&t; * Whatever the doc says, this has to be set for the wait-on-irq&n;&t; * instruction to work... on a SA1100 rev 9 at least.&n;&t; */
id|ICCR
op_assign
l_int|1
suffix:semicolon
r_for
c_loop
(paren
id|irq
op_assign
l_int|0
suffix:semicolon
id|irq
op_le
l_int|10
suffix:semicolon
id|irq
op_increment
)paren
(brace
id|irq_desc
(braket
id|irq
)braket
dot
id|valid
op_assign
l_int|1
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|probe_ok
op_assign
l_int|1
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|mask_ack
op_assign
id|sa1100_mask_and_ack_GPIO0_10_irq
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|mask
op_assign
id|sa1100_mask_GPIO0_10_irq
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|unmask
op_assign
id|sa1100_unmask_GPIO0_10_irq
suffix:semicolon
)brace
r_for
c_loop
(paren
id|irq
op_assign
l_int|11
suffix:semicolon
id|irq
op_le
l_int|31
suffix:semicolon
id|irq
op_increment
)paren
(brace
id|irq_desc
(braket
id|irq
)braket
dot
id|valid
op_assign
l_int|1
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|probe_ok
op_assign
l_int|0
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|mask_ack
op_assign
id|sa1100_mask_irq
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|mask
op_assign
id|sa1100_mask_irq
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|unmask
op_assign
id|sa1100_unmask_irq
suffix:semicolon
)brace
r_for
c_loop
(paren
id|irq
op_assign
l_int|32
suffix:semicolon
id|irq
op_le
l_int|48
suffix:semicolon
id|irq
op_increment
)paren
(brace
id|irq_desc
(braket
id|irq
)braket
dot
id|valid
op_assign
l_int|1
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|probe_ok
op_assign
l_int|1
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|mask_ack
op_assign
id|sa1100_mask_and_ack_GPIO11_27_irq
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|mask
op_assign
id|sa1100_mask_GPIO11_27_irq
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|unmask
op_assign
id|sa1100_unmask_GPIO11_27_irq
suffix:semicolon
)brace
id|setup_arm_irq
c_func
(paren
id|IRQ_GPIO11_27
comma
op_amp
id|GPIO11_27_irq
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * We generally don&squot;t want the LCD IRQ being&n;&t; * enabled as soon as we request it.&n;&t; */
id|irq_desc
(braket
id|IRQ_LCD
)braket
dot
id|noautoenable
op_assign
l_int|1
suffix:semicolon
)brace
eof
