============================================================
   Tang Dynasty, V4.1.389
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.1.389/bin/td.exe
   Built at =   12:28:42 Mar  8 2018
   Run by =     Administrator
   Run Date =   Sat May  5 12:48:55 2018

   Run on =     Y1YBFM96WTED81W
============================================================
VLG-002 : analyze verilog file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.100558s wall, 1.076407s user + 0.078001s system = 1.154407s CPU (104.9%)

CMD-006 : used memory is 108 MB, reserved memory is 82 MB, peak memory is 108 MB
CMD-004 : start command "import_db F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-004 : start command "import_db F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-004 : start command "bitgen -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit -version 0X0000 -svf F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf -svf_comment_on -128 F:/Anlogic_MCU/Demo/SDK/Quick_Start/Quick_Start.bin -g ucode:00000000000000000000101111001100 -f F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 24
BIT-701 : Init pips completely, net num: 52, pip num: 255
BIT-701 : Generate bitstream completely, there are 87 valid insts, and 751 bits set as '1'.
BIT-701 : Generate bits file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit.
BIT-701 : Generate svf file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf.
CMD-004 : start command "download -spd 1 -mode erase_spi"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "program -cable 0 -spd 1"
CMD-004 : start command "set_print_message_level warning"
CMD-004 : start command "set_print_message_level note"
RUN-001 : Erase flash successfully.
CMD-005 : finish command "download -spd 1 -mode erase_spi" in  1.456973s wall, 0.967206s user + 0.015600s system = 0.982806s CPU (67.5%)

CMD-006 : used memory is 157 MB, reserved memory is 118 MB, peak memory is 158 MB
GUI-001 : Erase flash success!
CMD-004 : start command "download -bit F:\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 809, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.356680s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (8.0%)

CMD-006 : used memory is 196 MB, reserved memory is 157 MB, peak memory is 196 MB
CMD-005 : finish command "download -bit F:\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  2.492026s wall, 0.639604s user + 0.015600s system = 0.655204s CPU (26.3%)

CMD-006 : used memory is 161 MB, reserved memory is 124 MB, peak memory is 196 MB
GUI-001 : Download success!
CMD-004 : start command "download -bit F:\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit" in  1.260184s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (99.0%)

CMD-006 : used memory is 252 MB, reserved memory is 212 MB, peak memory is 255 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 6"
CMD-005 : finish command "program_spief2 -cable 0 -spd 6" in  32.584456s wall, 0.733205s user + 0.046800s system = 0.780005s CPU (2.4%)

CMD-006 : used memory is 257 MB, reserved memory is 217 MB, peak memory is 258 MB
CMD-004 : start command "program -cable 0"
CMD-005 : finish command "download -bit F:\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0" in  34.184880s wall, 1.965613s user + 0.078001s system = 2.043613s CPU (6.0%)

CMD-006 : used memory is 257 MB, reserved memory is 217 MB, peak memory is 258 MB
GUI-001 : Download success!
