// Seed: 3374737752
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    output wand id_2,
    output uwire id_3,
    output tri1 id_4,
    input logic id_5,
    inout wire id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    inout tri0 id_11,
    input wand id_12,
    output wire id_13,
    input tri0 id_14,
    input wor id_15,
    input tri1 id_16
);
  reg  id_18;
  wire id_19;
  final id_18 <= -1'b0;
  module_0 modCall_1 ();
  final id_6 = -1;
  always begin : LABEL_0
    assign id_18 = id_5;
    begin : LABEL_0
      id_6 = -1;
    end
    fork
      id_2 = 1;
    join
    id_11 = id_15;
  end
endmodule
