{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693327302224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693327302224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 13:41:42 2023 " "Processing started: Tue Aug 29 13:41:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693327302224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693327302224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PongGameVHDL -c PongGameVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off PongGameVHDL -c PongGameVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693327302224 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1693327302584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ponggamevhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ponggamevhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PongGameVHDL-rtl " "Found design unit 1: PongGameVHDL-rtl" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302978 ""} { "Info" "ISGN_ENTITY_NAME" "1 PongGameVHDL " "Found entity 1: PongGameVHDL" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formelements.vhd 2 1 " "Found 2 design units, including 1 entities, in source file formelements.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 formElements-arc " "Found design unit 1: formElements-arc" {  } { { "formElements.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formElements.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302989 ""} { "Info" "ISGN_ENTITY_NAME" "1 formElements " "Found entity 1: formElements" {  } { { "formElements.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formElements.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclk-SYN " "Found design unit 1: altclk-SYN" {  } { { "altclk.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302991 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclk " "Found entity 1: altclk" {  } { { "altclk.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302992 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor_frequencia-arc_Divider " "Found design unit 1: Divisor_frequencia-arc_Divider" {  } { { "Divisor_frequencia.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/Divisor_frequencia.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor_frequencia " "Found entity 1: Divisor_frequencia" {  } { { "Divisor_frequencia.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/Divisor_frequencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard_to_ascii.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard_to_ascii.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_pkg " "Found design unit 1: componentes_pkg" {  } { { "componentes_pkg.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/componentes_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formdetails.vhd 2 1 " "Found 2 design units, including 1 entities, in source file formdetails.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 formDetails-arc " "Found design unit 1: formDetails-arc" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""} { "Info" "ISGN_ENTITY_NAME" "1 formDetails " "Found entity 1: formDetails" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/replace words.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/replace words.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693327302996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PongGameVHDL " "Elaborating entity \"PongGameVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693327303169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "movclk PongGameVHDL.vhd(111) " "Verilog HDL or VHDL warning at PongGameVHDL.vhd(111): object \"movclk\" assigned a value but never read" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693327303201 "|PongGameVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset PongGameVHDL.vhd(187) " "VHDL Process Statement warning at PongGameVHDL.vhd(187): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327303216 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "barra1_HSTART PongGameVHDL.vhd(185) " "VHDL Process Statement warning at PongGameVHDL.vhd(185): inferring latch(es) for signal or variable \"barra1_HSTART\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693327303216 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "barra1_HEND PongGameVHDL.vhd(185) " "VHDL Process Statement warning at PongGameVHDL.vhd(185): inferring latch(es) for signal or variable \"barra1_HEND\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693327303216 "|PongGameVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset PongGameVHDL.vhd(208) " "VHDL Process Statement warning at PongGameVHDL.vhd(208): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327303216 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "barra2_HSTART PongGameVHDL.vhd(206) " "VHDL Process Statement warning at PongGameVHDL.vhd(206): inferring latch(es) for signal or variable \"barra2_HSTART\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693327303216 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "barra2_HEND PongGameVHDL.vhd(206) " "VHDL Process Statement warning at PongGameVHDL.vhd(206): inferring latch(es) for signal or variable \"barra2_HEND\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693327303216 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "veloci_bola PongGameVHDL.vhd(227) " "VHDL Process Statement warning at PongGameVHDL.vhd(227): inferring latch(es) for signal or variable \"veloci_bola\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693327303216 "|PongGameVHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "veloci_barras PongGameVHDL.vhd(227) " "VHDL Process Statement warning at PongGameVHDL.vhd(227): inferring latch(es) for signal or variable \"veloci_barras\", which holds its previous value in one or more paths through the process" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693327303216 "|PongGameVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset PongGameVHDL.vhd(247) " "VHDL Process Statement warning at PongGameVHDL.vhd(247): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327303216 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_barras\[0\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_barras\[0\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_barras\[1\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_barras\[1\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_barras\[2\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_barras\[2\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_barras\[3\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_barras\[3\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_bola\[0\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_bola\[0\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_bola\[1\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_bola\[1\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_bola\[2\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_bola\[2\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "veloci_bola\[3\] PongGameVHDL.vhd(227) " "Inferred latch for \"veloci_bola\[3\]\" at PongGameVHDL.vhd(227)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[0\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[0\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[1\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[1\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[2\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[2\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[3\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[3\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[4\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[4\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[5\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[5\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[6\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[6\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[7\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[7\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[8\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[8\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[9\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[9\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HEND\[10\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HEND\[10\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[0\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[0\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[1\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[1\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[2\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[2\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[3\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[3\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[4\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[4\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[5\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[5\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[6\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[6\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[7\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[7\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[8\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[8\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[9\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[9\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra2_HSTART\[10\] PongGameVHDL.vhd(206) " "Inferred latch for \"barra2_HSTART\[10\]\" at PongGameVHDL.vhd(206)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[0\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[0\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[1\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[1\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[2\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[2\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[3\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[3\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[4\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[4\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[5\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[5\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[6\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[6\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[7\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[7\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[8\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[8\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[9\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[9\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HEND\[10\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HEND\[10\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[0\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[0\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[1\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[1\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[2\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[2\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[3\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[3\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[4\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[4\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[5\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[5\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[6\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[6\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[7\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[7\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[8\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[8\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[9\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[9\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "barra1_HSTART\[10\] PongGameVHDL.vhd(185) " "Inferred latch for \"barra1_HSTART\[10\]\" at PongGameVHDL.vhd(185)" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693327303263 "|PongGameVHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_frequencia Divisor_frequencia:CLKM_MAKING " "Elaborating entity \"Divisor_frequencia\" for hierarchy \"Divisor_frequencia:CLKM_MAKING\"" {  } { { "PongGameVHDL.vhd" "CLKM_MAKING" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303420 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TIMECONST2 Divisor_frequencia.vhd(15) " "VHDL Signal Declaration warning at Divisor_frequencia.vhd(15): used explicit default value for signal \"TIMECONST2\" because signal was never assigned a value" {  } { { "Divisor_frequencia.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/Divisor_frequencia.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1693327303437 "|PongGameVHDL|Divisor_frequencia:CLKM_MAKING"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk altclk:CLKM_M " "Elaborating entity \"altclk\" for hierarchy \"altclk:CLKM_M\"" {  } { { "PongGameVHDL.vhd" "CLKM_M" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altclk:CLKM_M\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altclk:CLKM_M\|altpll:altpll_component\"" {  } { { "altclk.vhd" "altpll_component" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altclk:CLKM_M\|altpll:altpll_component " "Elaborated megafunction instantiation \"altclk:CLKM_M\|altpll:altpll_component\"" {  } { { "altclk.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altclk:CLKM_M\|altpll:altpll_component " "Instantiated megafunction \"altclk:CLKM_M\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""}  } { { "altclk.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/altclk.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1693327303911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ps2_keyboard_to_ascii:teclado " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ps2_keyboard_to_ascii:teclado\"" {  } { { "PongGameVHDL.vhd" "teclado" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard_to_ascii.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_keyboard_to_ascii:teclado\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "debounce_ps2_clk" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "formElements formElements:barra_1 " "Elaborating entity \"formElements\" for hierarchy \"formElements:barra_1\"" {  } { { "PongGameVHDL.vhd" "barra_1" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "formDetails formDetails:bordas " "Elaborating entity \"formDetails\" for hierarchy \"formDetails:bordas\"" {  } { { "PongGameVHDL.vhd" "bordas" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693327303990 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(482) " "VHDL Process Statement warning at formDetails.vhd(482): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(483) " "VHDL Process Statement warning at formDetails.vhd(483): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(485) " "VHDL Process Statement warning at formDetails.vhd(485): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(486) " "VHDL Process Statement warning at formDetails.vhd(486): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(488) " "VHDL Process Statement warning at formDetails.vhd(488): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(489) " "VHDL Process Statement warning at formDetails.vhd(489): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(491) " "VHDL Process Statement warning at formDetails.vhd(491): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(492) " "VHDL Process Statement warning at formDetails.vhd(492): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(496) " "VHDL Process Statement warning at formDetails.vhd(496): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(497) " "VHDL Process Statement warning at formDetails.vhd(497): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(499) " "VHDL Process Statement warning at formDetails.vhd(499): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(500) " "VHDL Process Statement warning at formDetails.vhd(500): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(502) " "VHDL Process Statement warning at formDetails.vhd(502): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(503) " "VHDL Process Statement warning at formDetails.vhd(503): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(505) " "VHDL Process Statement warning at formDetails.vhd(505): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(506) " "VHDL Process Statement warning at formDetails.vhd(506): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(510) " "VHDL Process Statement warning at formDetails.vhd(510): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(511) " "VHDL Process Statement warning at formDetails.vhd(511): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(513) " "VHDL Process Statement warning at formDetails.vhd(513): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(514) " "VHDL Process Statement warning at formDetails.vhd(514): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(516) " "VHDL Process Statement warning at formDetails.vhd(516): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(517) " "VHDL Process Statement warning at formDetails.vhd(517): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(521) " "VHDL Process Statement warning at formDetails.vhd(521): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(522) " "VHDL Process Statement warning at formDetails.vhd(522): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(524) " "VHDL Process Statement warning at formDetails.vhd(524): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(525) " "VHDL Process Statement warning at formDetails.vhd(525): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(527) " "VHDL Process Statement warning at formDetails.vhd(527): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(528) " "VHDL Process Statement warning at formDetails.vhd(528): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(530) " "VHDL Process Statement warning at formDetails.vhd(530): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(531) " "VHDL Process Statement warning at formDetails.vhd(531): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPixel formDetails.vhd(533) " "VHDL Process Statement warning at formDetails.vhd(533): signal \"HPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPixel formDetails.vhd(534) " "VHDL Process Statement warning at formDetails.vhd(534): signal \"VPixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "formDetails.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/formDetails.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693327304006 "|PongGameVHDL|formDetails:bordas"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 117 -1 0 } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 142 -1 0 } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 584 -1 0 } } { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1693327310222 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1693327310222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693327311660 "|PongGameVHDL|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693327311660 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[9\] Low " "Register bola_HSTART\[9\] will power up to Low" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[8\] High " "Register bola_HSTART\[8\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[6\] High " "Register bola_HSTART\[6\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[5\] High " "Register bola_HSTART\[5\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[4\] High " "Register bola_HSTART\[4\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[2\] High " "Register bola_HSTART\[2\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HSTART\[0\] High " "Register bola_HSTART\[0\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[9\] Low " "Register bola_HEND\[9\] will power up to Low" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[8\] High " "Register bola_HEND\[8\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[6\] High " "Register bola_HEND\[6\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[5\] High " "Register bola_HEND\[5\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[4\] High " "Register bola_HEND\[4\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_HEND\[2\] High " "Register bola_HEND\[2\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[9\] Low " "Register bola_VSTART\[9\] will power up to Low" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[8\] High " "Register bola_VSTART\[8\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[7\] High " "Register bola_VSTART\[7\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[6\] High " "Register bola_VSTART\[6\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[5\] High " "Register bola_VSTART\[5\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[4\] High " "Register bola_VSTART\[4\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VSTART\[2\] High " "Register bola_VSTART\[2\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[9\] Low " "Register bola_VEND\[9\] will power up to Low" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[8\] High " "Register bola_VEND\[8\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[7\] High " "Register bola_VEND\[7\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[6\] High " "Register bola_VEND\[6\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[5\] High " "Register bola_VEND\[5\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[4\] High " "Register bola_VEND\[4\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bola_VEND\[2\] High " "Register bola_VEND\[2\] will power up to High" {  } { { "PongGameVHDL.vhd" "" { Text "C:/Users/Gerson Menezes/Documents/Engenharia de Computação/VHDL/PongGameVHDL/PongGameVHDL.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1693327311722 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1693327311722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693327317403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693327317403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1777 " "Implemented 1777 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693327317906 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693327317906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1724 " "Implemented 1724 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693327317906 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1693327317906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693327317906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693327317941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 13:41:57 2023 " "Processing ended: Tue Aug 29 13:41:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693327317941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693327317941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693327317941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693327317941 ""}
