// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Mon Apr  1 16:27:25 2024
// Host        : DESKTOP-QVBDF8G running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Real_Time_Video_Filter_axi_vdma_0_0_sim_netlist.v
// Design      : Real_Time_Video_Filter_axi_vdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "Real_Time_Video_Filter_axi_vdma_0_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_lite_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s2mm_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM_ACLK, ASSOCIATED_BUSIF S_AXIS_S2MM, FREQ_HZ 25000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN Real_Time_Video_Filter_ov7670_capture_0_0_aclk, INSERT_VIP 0" *) input s_axis_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_IN_0 FRAME_PTR" *) input [5:0]s2mm_frame_ptr_in;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]s2mm_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 8, MAX_BURST_LENGTH 32, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [31:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [3:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 25000000, PHASE 0.000, CLK_DOMAIN Real_Time_Video_Filter_ov7670_capture_0_0_aclk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [3:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER" *) input [0:0]s_axis_s2mm_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_resetn;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [5:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire [5:0]s2mm_frame_ptr_in;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_mm2s_rready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_introut_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_mm2s_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:6]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;
  wire [5:0]NLW_U0_mm2s_frame_ptr_out_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5:0] = \^m_axi_s2mm_awlen [5:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const1> ;
  assign m_axi_s2mm_wstrb[2] = \<const1> ;
  assign m_axi_s2mm_wstrb[1] = \<const1> ;
  assign m_axi_s2mm_wstrb[0] = \<const1> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VERT_FLIP = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "0" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "0" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "8" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "2" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_S2MM_GENLOCK_MODE = "2" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "4096" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "32" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(1'b0),
        .m_axi_mm2s_araddr(NLW_U0_m_axi_mm2s_araddr_UNCONNECTED[31:0]),
        .m_axi_mm2s_arburst(NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1:0]),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen(NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:0]),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(1'b0),
        .m_axi_mm2s_arsize(NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2:0]),
        .m_axi_mm2s_arvalid(NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED),
        .m_axi_mm2s_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_mm2s_rlast(1'b0),
        .m_axi_mm2s_rready(NLW_U0_m_axi_mm2s_rready_UNCONNECTED),
        .m_axi_mm2s_rresp({1'b0,1'b0}),
        .m_axi_mm2s_rvalid(1'b0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst({NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1],\^m_axi_s2mm_awburst }),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen({NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:6],\^m_axi_s2mm_awlen }),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize({NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2],\^m_axi_s2mm_awsize ,NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[0]}),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED[3:0]),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(1'b0),
        .m_axis_mm2s_tdata(NLW_U0_m_axis_mm2s_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_tkeep(NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_tlast(NLW_U0_m_axis_mm2s_tlast_UNCONNECTED),
        .m_axis_mm2s_tready(1'b0),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[0]),
        .m_axis_mm2s_tvalid(NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mm2s_frame_ptr_out(NLW_U0_mm2s_frame_ptr_out_UNCONNECTED[5:0]),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(NLW_U0_mm2s_introut_UNCONNECTED),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in(s2mm_frame_ptr_in),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr({1'b0,s_axi_lite_araddr[7:2],1'b0,1'b0}),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({1'b0,s_axi_lite_awaddr[7:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
   (out,
    m_axi_s2mm_wvalid,
    sig_s_h_halt_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    ovrflo_err0,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ,
    E,
    decerr_i,
    slverr_i,
    interr_i,
    rd_en,
    m_axi_s2mm_bready,
    sig_halt_cmplt_reg,
    s2mm_halt_cmplt,
    \hsize_vid_reg[15] ,
    S,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    s2mm_soft_reset,
    dma_err,
    s2mm_halt,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    m_axis_s2mm_sts_tready,
    cmnd_wr,
    s_axis_s2mm_cmd_tvalid,
    empty,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    datamover_idle_reg,
    datamover_idle,
    dout,
    m_axi_s2mm_awready,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    in,
    m_axi_s2mm_bresp);
  output out;
  output m_axi_s2mm_wvalid;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output ovrflo_err0;
  output [0:0]Q;
  output [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  output [0:0]E;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output rd_en;
  output m_axi_s2mm_bready;
  output sig_halt_cmplt_reg;
  output s2mm_halt_cmplt;
  output [0:0]\hsize_vid_reg[15] ;
  output [0:0]S;
  output [31:0]m_axi_s2mm_awaddr;
  output [5:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input s2mm_soft_reset;
  input dma_err;
  input s2mm_halt;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input m_axis_s2mm_sts_tready;
  input cmnd_wr;
  input s_axis_s2mm_cmd_tvalid;
  input empty;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input [32:0]dout;
  input m_axi_s2mm_awready;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [48:0]in;
  input [1:0]m_axi_s2mm_bresp;

  wire [0:0]E;
  wire [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire cmnd_wr;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire decerr_i;
  wire dma_err;
  wire [32:0]dout;
  wire empty;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [48:0]in;
  wire interr_i;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [5:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire rd_en;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_reg;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] (\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .Q(Q),
        .S(S),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .decerr_i(decerr_i),
        .dma_err(dma_err),
        .dout(dout),
        .empty(empty),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i(interr_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .ovrflo_err0(ovrflo_err0),
        .rd_en(rd_en),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .slverr_i(slverr_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
   (out,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_wr_fifo,
    FIFO_Full_reg,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_data2addr_stop_req,
    sig_mstr2addr_cmd_valid,
    sig_csm_ld_xfer,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_s2mm_awready,
    in);
  output out;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_wr_fifo;
  output FIFO_Full_reg;
  output [31:0]m_axi_s2mm_awaddr;
  output [5:0]m_axi_s2mm_awlen;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_data2addr_stop_req;
  input sig_mstr2addr_cmd_valid;
  input sig_csm_ld_xfer;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_s2mm_awready;
  input [39:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_46 ;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [5:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_ld_xfer;
  wire sig_data2addr_stop_req;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_46 ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45],sig_aq_fifo_data_out[41:4]}),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(m_axi_s2mm_awready),
        .I1(sig_addr_reg_full),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[41]),
        .Q(m_axi_s2mm_awlen[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_s2mm_awsize),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_46 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_46 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
   (sig_reset_reg,
    ovrflo_err0,
    Q,
    E,
    \INFERRED_GEN.cnt_i_reg[2] ,
    decerr_i,
    slverr_i,
    interr_i,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_input_cache_type_reg0,
    SR,
    sig_inhibit_rdy_n_reg,
    sig_inhibit_rdy_n_reg_0,
    \hsize_vid_reg[15] ,
    S,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_soft_reset,
    dma_err,
    s2mm_halt,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    m_axis_s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    cmnd_wr,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    in,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 );
  output sig_reset_reg;
  output ovrflo_err0;
  output [0:0]Q;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  output sig_inhibit_rdy_n_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]\hsize_vid_reg[15] ;
  output [0:0]S;
  output [49:0]out;
  output [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_soft_reset;
  input dma_err;
  input s2mm_halt;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input m_axis_s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input cmnd_wr;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [48:0]in;
  input [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;

  wire [0:0]E;
  wire [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire I_CMD_FIFO_n_6;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire cmnd_wr;
  wire decerr_i;
  wire dma_err;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [48:0]in;
  wire interr_i;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [49:0]out;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_next_calc_error_reg;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] (\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .Q(Q),
        .S(S),
        .decerr_i(decerr_i),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .interr_i(interr_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg_0),
        .sig_init_done(sig_init_done_4),
        .sig_init_done_reg_0(I_CMD_FIFO_n_6),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i(slverr_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .Q(\INFERRED_GEN.cnt_i_reg[2] ),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_reg_reg_0(sig_reset_reg),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_init_reg_reg_2(sig_init_reg_reg_0),
        .sig_init_reg_reg_3(sig_init_reg_reg_1),
        .sig_init_reg_reg_4(I_CMD_FIFO_n_6),
        .sig_init_reg_reg_5(sig_init_reg_reg_2),
        .sig_init_reg_reg_6(sig_init_reg_reg_3),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
   (sig_init_reg_reg_0,
    E,
    Q,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    sig_init_reg_reg_5,
    sig_init_reg_reg_6,
    sig_input_cache_type_reg0,
    SR,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    cmnd_wr,
    s2mm_halt,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_4,
    sig_init_done_2,
    sig_init_done_3,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    in);
  output sig_init_reg_reg_0;
  output [0:0]E;
  output [0:0]Q;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output sig_init_reg_reg_5;
  output sig_init_reg_reg_6;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input cmnd_wr;
  input s2mm_halt;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_4;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input [48:0]in;

  wire [0:0]E;
  wire \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_5;
  wire sig_init_done_i_1__1_n_0;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;
  wire sig_init_reg_reg_5;
  wire sig_init_reg_reg_6;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_error_reg_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_csm_pop_child_cmd),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_5),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_5),
        .O(sig_init_done_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__4
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_4),
        .O(sig_init_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_3),
        .O(sig_init_reg_reg_6));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__1_n_0),
        .Q(sig_init_done_5),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_input_addr_reg[31]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0
   (sig_init_done,
    ovrflo_err0,
    Q,
    decerr_i,
    slverr_i,
    interr_i,
    sig_inhibit_rdy_n_reg_0,
    sig_inhibit_rdy_n_reg_1,
    \hsize_vid_reg[15] ,
    S,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    s2mm_soft_reset,
    dma_err,
    s2mm_halt,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    m_axis_s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 );
  output sig_init_done;
  output ovrflo_err0;
  output [0:0]Q;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_inhibit_rdy_n_reg_0;
  output sig_inhibit_rdy_n_reg_1;
  output [0:0]\hsize_vid_reg[15] ;
  output [0:0]S;
  output [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input s2mm_soft_reset;
  input dma_err;
  input s2mm_halt;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input m_axis_s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;

  wire [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire decerr_i;
  wire dma_err;
  wire [0:0]\hsize_vid_reg[15] ;
  wire interr_i;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] (\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .Q(Q),
        .S(S),
        .decerr_i(decerr_i),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .interr_i(interr_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_1),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i(slverr_i));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1
   (sig_init_done,
    m_axi_s2mm_bready,
    E,
    D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    m_axi_s2mm_bready_0,
    Q,
    out,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    m_axi_s2mm_bresp);
  output sig_init_done;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [2:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input m_axi_s2mm_bready_0;
  input [3:0]Q;
  input out;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2
   (sig_init_done_0,
    sel,
    sig_push_coelsc_reg,
    E,
    D,
    out,
    sig_coelsc_interr_reg0,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_data2wsc_valid,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_set_push2wsc,
    in);
  output sig_init_done_0;
  output sel;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output [2:0]D;
  output [16:0]out;
  output sig_coelsc_interr_reg0;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output sig_data2wsc_cmd_cmplt_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_data2wsc_valid;
  input [3:0]Q;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_set_push2wsc;
  input [16:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_set_push2wsc;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc_reg(sel),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_done,
    sig_push_dqual_reg,
    Q,
    sig_inhibit_rdy_n_reg_0,
    sig_next_calc_error_reg_reg,
    out,
    D,
    \sig_addr_posted_cntr_reg[2] ,
    sig_inhibit_rdy_n_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_mstr2data_cmd_valid,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[5]_0 ,
    \sig_dbeat_cntr_reg[4] ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_1,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_data2addr_stop_req,
    sig_dqual_reg_empty_reg_2,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_m_valid_dup_i_2,
    sig_dqual_reg_full,
    sig_halt_reg_dly3,
    sig_last_dbeat_reg_2,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_push_dqual_reg;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output sig_next_calc_error_reg_reg;
  output [2:0]out;
  output [5:0]D;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_inhibit_rdy_n_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2data_cmd_valid;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg_0;
  input [5:0]\sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[5]_0 ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_1;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_data2addr_stop_req;
  input sig_dqual_reg_empty_reg_2;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_m_valid_dup_i_2;
  input sig_dqual_reg_full;
  input sig_halt_reg_dly3;
  input sig_last_dbeat_reg_2;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [8:0]sig_next_calc_error_reg_reg_0;

  wire [5:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [5:0]\sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[5]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire [8:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[5]_0 (\sig_dbeat_cntr_reg[5]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_dbeat_reg_2(sig_last_dbeat_reg_2),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2(sig_m_valid_dup_i_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_push_dqual_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3_13
   (FIFO_Full_reg,
    sig_init_done,
    Q,
    sig_inhibit_rdy_n_reg_0,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    out,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [16:0]out;
  output [1:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input sig_scatter2drc_cmd_ready;
  input [18:0]in;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3_14 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4
   (FIFO_Full_reg,
    sig_eop_sent_reg0,
    din,
    Q,
    out,
    lsig_set_absorb2tlast,
    sig_inhibit_rdy_n,
    m_axi_s2mm_aclk,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_strm_tlast,
    \INFERRED_GEN.cnt_i_reg[0] ,
    slice_insert_valid,
    \gen_wr_a.gen_word_narrow.mem_reg_2 );
  output FIFO_Full_reg;
  output sig_eop_sent_reg0;
  output [0:0]din;
  output [0:0]Q;
  output [3:0]out;
  output lsig_set_absorb2tlast;
  output sig_inhibit_rdy_n;
  input m_axi_s2mm_aclk;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input sig_strm_tlast;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input slice_insert_valid;
  input [4:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [0:0]din;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [4:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_strm_tlast;
  wire slice_insert_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(Q),
        .SS(sig_eop_sent_reg0),
        .din(din),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_eop_sent_reg0));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .I4(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5
   (sig_init_done,
    sel,
    sig_push_addr_reg1_out,
    FIFO_Full_reg,
    sig_xfer_calc_err_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_data2addr_stop_req,
    FIFO_Full_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_csm_ld_xfer,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output sig_init_done;
  output sel;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg;
  output sig_xfer_calc_err_reg_reg;
  output [40:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_csm_ld_xfer;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [39:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_ld_xfer;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_xfer_calc_err_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc
   (sig_csm_ld_xfer,
    sig_pcc2sf_xfer_ready,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    sig_mstr2dre_cmd_valid,
    sig_psm_halt,
    sig_input_reg_empty,
    in,
    sig_xfer_cmd_cmplt_reg_reg_0,
    sig_realign_calc_err_reg_reg_0,
    \sig_child_addr_cntr_lsh_reg[1]_0 ,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_child_qual_first_of_2,
    rd_en,
    S,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    SR,
    sig_input_cache_type_reg0,
    out,
    sig_xfer_is_seq_reg_reg_0,
    O,
    sig_cmd2addr_valid_reg_0,
    dout,
    Q,
    \FSM_onehot_sig_csm_state_reg[4]_0 ,
    empty,
    \FSM_onehot_sig_csm_state_reg[1]_0 ,
    sig_inhibit_rdy_n,
    sig_realign_calc_err_reg_reg_1,
    \sig_xfer_len_reg_reg[0]_0 ,
    sig_wr_fifo,
    sig_inhibit_rdy_n_0,
    sig_cmd2data_valid_reg_0,
    D,
    CO,
    DI);
  output sig_csm_ld_xfer;
  output sig_pcc2sf_xfer_ready;
  output sig_psm_pop_input_cmd;
  output sig_csm_pop_child_cmd;
  output sig_mstr2dre_cmd_valid;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output [39:0]in;
  output [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  output [18:0]sig_realign_calc_err_reg_reg_0;
  output [1:0]\sig_child_addr_cntr_lsh_reg[1]_0 ;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_child_qual_first_of_2;
  output rd_en;
  output [3:0]S;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_input_cache_type_reg0;
  input [49:0]out;
  input sig_xfer_is_seq_reg_reg_0;
  input [2:0]O;
  input sig_cmd2addr_valid_reg_0;
  input [7:0]dout;
  input [0:0]Q;
  input \FSM_onehot_sig_csm_state_reg[4]_0 ;
  input empty;
  input \FSM_onehot_sig_csm_state_reg[1]_0 ;
  input sig_inhibit_rdy_n;
  input sig_realign_calc_err_reg_reg_1;
  input \sig_xfer_len_reg_reg[0]_0 ;
  input sig_wr_fifo;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2data_valid_reg_0;
  input [4:0]D;
  input [0:0]CO;
  input [1:0]DI;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DI;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg[1]_0 ;
  wire \FSM_onehot_sig_csm_state_reg[4]_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_10_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_6_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_7_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_8_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_9_n_0 ;
  wire [2:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [15:0]data;
  wire [7:0]dout;
  wire empty;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_1_in7_in;
  wire rd_en;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[11]_i_9_n_0 ;
  wire \sig_btt_cntr[15]_i_1_n_0 ;
  wire \sig_btt_cntr[15]_i_3_n_0 ;
  wire \sig_btt_cntr[15]_i_4_n_0 ;
  wire \sig_btt_cntr[15]_i_5_n_0 ;
  wire \sig_btt_cntr[15]_i_6_n_0 ;
  wire \sig_btt_cntr[15]_i_7_n_0 ;
  wire \sig_btt_cntr[15]_i_8_n_0 ;
  wire \sig_btt_cntr[15]_i_9_n_0 ;
  wire \sig_btt_cntr[3]_i_10_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_1 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_2 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_3 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_4 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_5 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_6 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_1;
  wire sig_btt_lt_b2mbaa2_carry_n_2;
  wire sig_btt_lt_b2mbaa2_carry_n_3;
  wire [7:0]sig_btt_residue_slice;
  wire [7:0]sig_btt_upper_slice;
  wire sig_calc2dm_calc_err;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[10]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[10]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[10]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[10]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[14]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[14]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[1]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[2]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[6]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[6]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[6]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[6]_i_7_n_0 ;
  wire [14:2]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[10]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[10]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[10]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[10]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[10]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[10]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[10]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[10]_i_1_n_7 ;
  wire \sig_child_addr_cntr_lsh_reg[14]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[14]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[14]_i_1_n_7 ;
  wire [1:0]\sig_child_addr_cntr_lsh_reg[1]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[6]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[6]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[6]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[6]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[6]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[6]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[6]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[6]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_3;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2dre_cmd_valid;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire sig_pcc2sf_xfer_ready;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_i_1_n_0;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_2_n_0;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg14_out;
  wire [18:0]sig_realign_calc_err_reg_reg_0;
  wire sig_realign_calc_err_reg_reg_1;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [15:0]sig_realigner_btt;
  wire [15:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[15]_i_2_n_0 ;
  wire \sig_realigner_btt2[15]_i_3_n_0 ;
  wire \sig_realigner_btt2[15]_i_4_n_0 ;
  wire \sig_realigner_btt2[4]_i_2_n_0 ;
  wire \sig_realigner_btt2[5]_i_2_n_0 ;
  wire \sig_realigner_btt2[6]_i_2_n_0 ;
  wire sig_reset_reg;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_wr_fifo;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire [0:0]sig_xfer_len;
  wire \sig_xfer_len_reg_reg[0]_0 ;
  wire [3:3]\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:1]\NLW_sig_child_addr_cntr_lsh_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_child_addr_cntr_lsh_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF5151FF51)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg[1]_0 ),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[7]),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I4(sig_child_cmd_reg_full),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8080808080)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_child_error_reg),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_mstr2data_cmd_valid),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg[4]_0 ),
        .I1(sig_pcc2sf_xfer_ready),
        .I2(sig_csm_pop_child_cmd_ns),
        .I3(sig_child_error_reg),
        .I4(empty),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_mstr2data_cmd_valid),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'hF5F5A1B1)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[0]),
        .I3(sig_push_input_reg14_out),
        .I4(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .O(sig_psm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hF3AA0000)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_psm_state[0]),
        .I4(sig_psm_state[1]),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h0000AFC0)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_push_input_reg14_out),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[2]),
        .O(sig_psm_state_ns[1]));
  LUT6 #(
    .INIT(64'hEEEEEFFFAAAAAAAA)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_skip_align2mbaa),
        .I3(sig_first_realigner_cmd),
        .I4(sig_skip_align2mbaa_s_h),
        .I5(sig_psm_ld_chcmd_reg_i_1_n_0),
        .O(sig_psm_state_ns[2]));
  LUT6 #(
    .INIT(64'hF9F9F99F9F9F9FF6)) 
    \FSM_sequential_sig_psm_state[2]_i_10 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[1]),
        .I5(sig_btt_residue_slice[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(sig_psm_state[2]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    \FSM_sequential_sig_psm_state[2]_i_3 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .I1(sig_calc2dm_calc_err),
        .I2(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ),
        .I3(sig_btt_lt_b2mbaa2),
        .I4(\FSM_sequential_sig_psm_state[2]_i_6_n_0 ),
        .I5(\FSM_sequential_sig_psm_state[2]_i_7_n_0 ),
        .O(sig_skip_align2mbaa));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_psm_state[2]_i_4 
       (.I0(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I1(sig_input_addr_reg[6]),
        .O(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_sig_psm_state[2]_i_5 
       (.I0(sig_btt_upper_slice[3]),
        .I1(sig_btt_upper_slice[6]),
        .I2(sig_btt_upper_slice[7]),
        .I3(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBFFFFBE)) 
    \FSM_sequential_sig_psm_state[2]_i_6 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_btt_residue_slice[1]),
        .I3(sig_btt_residue_slice[0]),
        .I4(sig_input_addr_reg[0]),
        .I5(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1442)) 
    \FSM_sequential_sig_psm_state[2]_i_7 
       (.I0(sig_btt_residue_slice[7]),
        .I1(sig_input_addr_reg[6]),
        .I2(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[6]),
        .O(\FSM_sequential_sig_psm_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_sequential_sig_psm_state[2]_i_8 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_btt_upper_slice[2]),
        .I3(sig_btt_upper_slice[4]),
        .I4(sig_btt_upper_slice[5]),
        .I5(sig_btt_upper_slice[1]),
        .O(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEDDBB77E)) 
    \FSM_sequential_sig_psm_state[2]_i_9 
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_btt_residue_slice[5]),
        .O(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_reset_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_btt_upper_slice[3]),
        .I2(sig_push_input_reg14_out),
        .I3(out[11]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_push_input_reg14_out),
        .I3(out[10]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_push_input_reg14_out),
        .I3(out[9]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_push_input_reg14_out),
        .I3(out[8]),
        .O(\sig_btt_cntr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_6 
       (.I0(sig_realigner_btt2[15]),
        .I1(sig_btt_upper_slice[7]),
        .I2(sig_push_input_reg14_out),
        .I3(out[15]),
        .O(\sig_btt_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_7 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_btt_upper_slice[6]),
        .I2(sig_push_input_reg14_out),
        .I3(out[14]),
        .O(\sig_btt_cntr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_8 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_btt_upper_slice[5]),
        .I2(sig_push_input_reg14_out),
        .I3(out[13]),
        .O(\sig_btt_cntr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_9 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_push_input_reg14_out),
        .I3(out[12]),
        .O(\sig_btt_cntr[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_10 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_push_input_reg14_out),
        .I3(out[0]),
        .O(\sig_btt_cntr[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(sig_calc2dm_calc_err),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_push_input_reg14_out),
        .I3(out[3]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_push_input_reg14_out),
        .I3(out[2]),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_push_input_reg14_out),
        .I3(out[1]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_push_input_reg14_out),
        .I3(out[7]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_push_input_reg14_out),
        .I3(out[6]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_push_input_reg14_out),
        .I3(out[5]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_push_input_reg14_out),
        .I3(out[4]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[11]_i_1_n_0 ,\sig_btt_cntr_reg[11]_i_1_n_1 ,\sig_btt_cntr_reg[11]_i_1_n_2 ,\sig_btt_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 ,\sig_btt_cntr[11]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 ,\sig_btt_cntr[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_7 ),
        .Q(sig_btt_upper_slice[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_6 ),
        .Q(sig_btt_upper_slice[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_5 ),
        .Q(sig_btt_upper_slice[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_4 ),
        .Q(sig_btt_upper_slice[7]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[15]_i_2 
       (.CI(\sig_btt_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED [3],\sig_btt_cntr_reg[15]_i_2_n_1 ,\sig_btt_cntr_reg[15]_i_2_n_2 ,\sig_btt_cntr_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr[15]_i_3_n_0 ,\sig_btt_cntr[15]_i_4_n_0 ,\sig_btt_cntr[15]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[15]_i_2_n_4 ,\sig_btt_cntr_reg[15]_i_2_n_5 ,\sig_btt_cntr_reg[15]_i_2_n_6 ,\sig_btt_cntr_reg[15]_i_2_n_7 }),
        .S({\sig_btt_cntr[15]_i_6_n_0 ,\sig_btt_cntr[15]_i_7_n_0 ,\sig_btt_cntr[15]_i_8_n_0 ,\sig_btt_cntr[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\sig_btt_cntr_reg[3]_i_1_n_1 ,\sig_btt_cntr_reg[3]_i_1_n_2 ,\sig_btt_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr[3]_i_2_n_0 ),
        .DI({\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 ,\sig_btt_cntr[3]_i_6_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 ,\sig_btt_cntr[3]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[7]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_reset_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2,sig_btt_lt_b2mbaa2_carry_n_1,sig_btt_lt_b2mbaa2_carry_n_2,sig_btt_lt_b2mbaa2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa2_carry_i_5_n_0,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h0115)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_btt_residue_slice[7]),
        .I1(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I2(sig_input_addr_reg[6]),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h0154157C)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_btt_residue_slice[0]),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h1442)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(sig_btt_residue_slice[7]),
        .I1(sig_input_addr_reg[6]),
        .I2(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h14284281)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h000156A856A80001)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_btt_residue_slice[3]),
        .I5(sig_input_addr_reg[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_btt_residue_slice[1]),
        .I3(sig_input_addr_reg[1]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_btt_lt_b2mbaa2_carry_i_9
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(Q),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(sig_calc2dm_calc_err),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[0]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[0] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[1]_0 [0]),
        .O(\sig_child_addr_cntr_lsh[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[10]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[10]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[10]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[10]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[14]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in7_in),
        .O(\sig_child_addr_cntr_lsh[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[14]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[1]_i_1 
       (.I0(\sig_child_addr_reg_reg_n_0_[1] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(\sig_child_addr_cntr_lsh_reg[1]_0 [1]),
        .O(\sig_child_addr_cntr_lsh[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[2]_i_1 
       (.I0(dout[0]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(\sig_child_addr_cntr_lsh[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[3]_i_6 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[3]_i_7 
       (.I0(dout[2]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[3]_i_8 
       (.I0(dout[1]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[3]_i_9 
       (.I0(dout[0]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[6]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[9]),
        .O(\sig_child_addr_cntr_lsh[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[6]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[8]),
        .O(\sig_child_addr_cntr_lsh[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[6]_i_6 
       (.I0(dout[5]),
        .I1(sig_child_addr_cntr_lsh_reg[7]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[7] ),
        .O(\sig_child_addr_cntr_lsh[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[6]_i_7 
       (.I0(dout[4]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\sig_child_addr_cntr_lsh[6]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh[0]_i_2_n_0 ),
        .Q(\sig_child_addr_cntr_lsh_reg[1]_0 [0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[10]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[10]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[6]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_lsh_reg[10]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[10]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[10]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[10]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[10]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[10]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[10]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[10]_i_2_n_0 ,\sig_child_addr_cntr_lsh[10]_i_3_n_0 ,\sig_child_addr_cntr_lsh[10]_i_4_n_0 ,\sig_child_addr_cntr_lsh[10]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[10]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[10]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[10]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[14]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[14]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[10]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[14]_i_1_CO_UNCONNECTED [3:1],\sig_child_addr_cntr_lsh_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_child_addr_cntr_lsh_reg[14]_i_1_O_UNCONNECTED [3:2],\sig_child_addr_cntr_lsh_reg[14]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[14]_i_1_n_7 }),
        .S({1'b0,1'b0,\sig_child_addr_cntr_lsh[14]_i_2_n_0 ,\sig_child_addr_cntr_lsh[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[14]_i_1_n_6 ),
        .Q(p_1_in7_in),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh[1]_i_1_n_0 ),
        .Q(\sig_child_addr_cntr_lsh_reg[1]_0 [1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh[2]_i_1_n_0 ),
        .Q(sig_child_addr_cntr_lsh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[6]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[6]_i_1 
       (.CI(CO),
        .CO({\sig_child_addr_cntr_lsh_reg[6]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[6]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[6]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O({\sig_child_addr_cntr_lsh_reg[6]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[6]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[6]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[6]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[6]_i_4_n_0 ,\sig_child_addr_cntr_lsh[6]_i_5_n_0 ,\sig_child_addr_cntr_lsh[6]_i_6_n_0 ,\sig_child_addr_cntr_lsh[6]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[6]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[6]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[6]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_reset_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in7_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(sig_child_addr_cntr_lsh_reg[2]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[7]),
        .I1(dout[5]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(dout[4]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3:1],sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[3:2],sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[0]}),
        .S({1'b0,1'b0,p_1_in7_in,sig_child_addr_cntr_lsh_reg[14]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_4_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S(sig_child_addr_cntr_lsh_reg[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_4
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_5_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,sig_child_addr_lsh_rollover_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sig_child_addr_cntr_lsh_reg[7:6]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_cntr_lsh_reg[9:8],sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_5
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_reg_i_5_n_1,sig_child_addr_lsh_rollover_reg_reg_i_5_n_2,sig_child_addr_lsh_rollover_reg_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(sig_child_addr_cntr_lsh_reg[5:2]),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_8_n_0,sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_calc2dm_calc_err),
        .Q(sig_child_error_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000070777000)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(dout[6]),
        .I2(sig_needed_2_realign_cmds),
        .I3(sig_csm_pop_child_cmd),
        .I4(sig_child_qual_first_of_2),
        .I5(sig_reset_reg),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_reg_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55054444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_cmd2data_valid_reg_0),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1110)) 
    sig_csm_ld_xfer_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_reset_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I1(sig_child_cmd_reg_full),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(sig_pcc2sf_xfer_ready),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h00DC)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_push_input_reg14_out),
        .I2(sig_first_realigner_cmd),
        .I3(sig_reset_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \sig_input_addr_reg[31]_i_2 
       (.I0(Q),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_calc2dm_calc_err),
        .O(sig_push_input_reg14_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[18]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[28]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[29]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[30]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[31]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[32]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[33]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[34]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[35]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[36]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[37]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[19]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[38]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[39]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[40]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[41]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[42]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[43]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[44]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[45]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[46]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[47]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[20]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[48]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[49]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[21]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[22]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[23]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[24]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[25]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[26]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[27]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[16]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(out[17]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_psm_state[1]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[0]),
        .I2(sig_psm_state[1]),
        .I3(sig_child_cmd_reg_full),
        .O(sig_psm_ld_chcmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_i_1_n_0),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0840)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'hBBBBBAAAAAAAAAAA)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_psm_pop_input_cmd_i_2_n_0),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_skip_align2mbaa),
        .I3(sig_first_realigner_cmd),
        .I4(sig_skip_align2mbaa_s_h),
        .I5(sig_psm_ld_chcmd_reg_i_1_n_0),
        .O(sig_psm_pop_input_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[0]),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_pop_input_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(sig_realign_calc_err_reg_reg_0[0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(sig_realign_calc_err_reg_reg_0[10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(sig_realign_calc_err_reg_reg_0[11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(sig_realign_calc_err_reg_reg_0[12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(sig_realign_calc_err_reg_reg_0[13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[14]),
        .Q(sig_realign_calc_err_reg_reg_0[14]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[15]),
        .Q(sig_realign_calc_err_reg_reg_0[15]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(sig_realign_calc_err_reg_reg_0[1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(sig_realign_calc_err_reg_reg_0[2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(sig_realign_calc_err_reg_reg_0[3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(sig_realign_calc_err_reg_reg_0[4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(sig_realign_calc_err_reg_reg_0[5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(sig_realign_calc_err_reg_reg_0[6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(sig_realign_calc_err_reg_reg_0[7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(sig_realign_calc_err_reg_reg_0[8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(sig_realign_calc_err_reg_reg_0[9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_calc2dm_calc_err),
        .Q(sig_realign_calc_err_reg_reg_0[18]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(sig_realign_calc_err_reg_reg_0[17]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(sig_realign_calc_err_reg_reg_0[16]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    sig_realign_reg_full_i_1
       (.I0(sig_reset_reg),
        .I1(sig_psm_ld_realigner_reg),
        .I2(sig_mstr2dre_cmd_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_realign_calc_err_reg_reg_1),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(sig_mstr2dre_cmd_valid),
        .R(sig_realign_tag_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_btt_upper_slice[2]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_btt_upper_slice[3]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_btt_upper_slice[4]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_btt_upper_slice[5]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[14]_i_1 
       (.I0(sig_btt_upper_slice[6]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[14]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_1 
       (.I0(sig_btt_upper_slice[7]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[15]));
  LUT4 #(
    .INIT(16'h0002)) 
    \sig_realigner_btt2[15]_i_2 
       (.I0(sig_first_realigner_cmd),
        .I1(\sig_realigner_btt2[15]_i_3_n_0 ),
        .I2(sig_calc2dm_calc_err),
        .I3(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .O(\sig_realigner_btt2[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \sig_realigner_btt2[15]_i_3 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_7_n_0 ),
        .I1(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ),
        .I2(\sig_realigner_btt2[15]_i_4_n_0 ),
        .I3(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ),
        .I4(sig_btt_lt_b2mbaa2),
        .I5(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ),
        .O(\sig_realigner_btt2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9FF6)) 
    \sig_realigner_btt2[15]_i_4 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_btt_residue_slice[0]),
        .I3(sig_input_addr_reg[0]),
        .O(\sig_realigner_btt2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I4(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .I4(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I5(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(\sig_realigner_btt2[4]_i_2_n_0 ),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[3]),
        .O(\sig_realigner_btt2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_input_addr_reg[4]),
        .O(\sig_realigner_btt2[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_input_addr_reg[6]),
        .I1(\sig_realigner_btt2[6]_i_2_n_0 ),
        .I2(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_realigner_btt[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_realigner_btt2[6]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_input_addr_reg[4]),
        .O(\sig_realigner_btt2[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_btt_residue_slice[7]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_btt_upper_slice[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_btt_upper_slice[1]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[14]),
        .Q(sig_realigner_btt2[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[15]),
        .Q(sig_realigner_btt2[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h0000C5C0)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_psm_ld_chcmd_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_reset_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBAAA)) 
    \sig_xfer_addr_reg[31]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(\sig_xfer_len_reg_reg[0]_0 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_wr_fifo),
        .I5(sig_mstr2addr_cmd_valid),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[1]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in7_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[1]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[39]),
        .R(sig_xfer_cache_reg0));
  LUT4 #(
    .INIT(16'hFBAA)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[7]),
        .I3(dout[6]),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[0]),
        .R(sig_xfer_cache_reg0));
  LUT3 #(
    .INIT(8'hA9)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[1]_0 [1]),
        .I2(\sig_child_addr_cntr_lsh_reg[1]_0 [0]),
        .O(sig_xfer_len));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_len),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[2]),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[3]),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[4]),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[38]),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(empty),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt
   (dout,
    empty,
    out,
    sig_ibtt2wdc_tlast,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    sig_m_valid_out_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    E,
    DI,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ,
    D,
    CO,
    O,
    sig_m_valid_out_reg_0,
    \sig_data_reg_out_reg[34] ,
    sig_m_valid_out_reg_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    rd_en,
    din,
    sig_child_qual_first_of_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_burst_dbeat_cntr_reg[0]_0 ,
    sig_mssa_index,
    Q,
    sig_eop_halt_xfer,
    sig_m_valid_out_reg_2,
    sig_csm_pop_child_cmd,
    sig_pcc2sf_xfer_ready,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_byte_cntr_reg[7]_0 ,
    sig_reset_reg,
    lsig_end_of_cmd_reg,
    lsig_eop_reg);
  output [7:0]dout;
  output empty;
  output out;
  output sig_ibtt2wdc_tlast;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output sig_m_valid_out_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]E;
  output [1:0]DI;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ;
  output [4:0]D;
  output [0:0]CO;
  output [2:0]O;
  output [0:0]sig_m_valid_out_reg_0;
  output [32:0]\sig_data_reg_out_reg[34] ;
  output sig_m_valid_out_reg_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input rd_en;
  input [33:0]din;
  input sig_child_qual_first_of_2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_burst_dbeat_cntr_reg[0]_0 ;
  input [0:0]sig_mssa_index;
  input [0:0]Q;
  input sig_eop_halt_xfer;
  input sig_m_valid_out_reg_2;
  input sig_csm_pop_child_cmd;
  input sig_pcc2sf_xfer_ready;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input \sig_byte_cntr_reg[7]_0 ;
  input sig_reset_reg;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire I_DATA_FIFO_n_35;
  wire I_XD_FIFO_n_31;
  wire [2:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [33:0]din;
  wire [7:0]dout;
  wire empty;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [4:0]p_0_in;
  wire rd_en;
  wire sig_burst_dbeat_cntr0;
  wire [4:0]sig_burst_dbeat_cntr_reg;
  wire \sig_burst_dbeat_cntr_reg[0]_0 ;
  wire [7:3]sig_byte_cntr;
  wire \sig_byte_cntr[2]_i_1_n_0 ;
  wire [7:2]sig_byte_cntr_reg;
  wire \sig_byte_cntr_reg[7]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire [33:0]sig_data_fifo_data_out;
  wire sig_data_fifo_full;
  wire [32:0]\sig_data_reg_out_reg[34] ;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_eop_halt_xfer;
  wire sig_good_strm_dbeat1_out;
  wire sig_ibtt2wdc_tlast;
  wire sig_m_valid_out_reg;
  wire [0:0]sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  wire [0:0]sig_mssa_index;
  wire sig_pcc2sf_xfer_ready;
  wire sig_pop_data_fifo;
  wire sig_reset_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.E(E),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_35),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(sig_pop_data_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_reg_out_reg[34]_0 (\sig_data_reg_out_reg[34] ),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_1),
        .sig_m_valid_out_reg_2(sig_m_valid_out_reg_2),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0 I_DATA_FIFO
       (.E(sig_good_strm_dbeat1_out),
        .din(din),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_35),
        .full(sig_data_fifo_full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(sig_pop_data_fifo),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord I_XD_FIFO
       (.CO(CO),
        .D(sig_byte_cntr[7:5]),
        .DI(DI),
        .E(sig_good_strm_dbeat1_out),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (Q),
        .O(O),
        .Q(sig_burst_dbeat_cntr_reg),
        .S(S),
        .SR(sig_burst_dbeat_cntr0),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr_reg}),
        .dout(dout),
        .empty(empty),
        .full(sig_data_fifo_full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (D),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0]_0 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg(I_XD_FIFO_n_31),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_mssa_index(sig_mssa_index),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[1]),
        .I1(sig_burst_dbeat_cntr_reg[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[2]),
        .I1(sig_burst_dbeat_cntr_reg[0]),
        .I2(sig_burst_dbeat_cntr_reg[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[3]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .I2(sig_burst_dbeat_cntr_reg[0]),
        .I3(sig_burst_dbeat_cntr_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sig_burst_dbeat_cntr[4]_i_2 
       (.I0(sig_burst_dbeat_cntr_reg[4]),
        .I1(sig_burst_dbeat_cntr_reg[2]),
        .I2(sig_burst_dbeat_cntr_reg[0]),
        .I3(sig_burst_dbeat_cntr_reg[1]),
        .I4(sig_burst_dbeat_cntr_reg[3]),
        .O(p_0_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[0]),
        .Q(sig_burst_dbeat_cntr_reg[0]),
        .R(sig_burst_dbeat_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[1]),
        .Q(sig_burst_dbeat_cntr_reg[1]),
        .R(sig_burst_dbeat_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[2]),
        .Q(sig_burst_dbeat_cntr_reg[2]),
        .R(sig_burst_dbeat_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[3]),
        .Q(sig_burst_dbeat_cntr_reg[3]),
        .R(sig_burst_dbeat_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[4]),
        .Q(sig_burst_dbeat_cntr_reg[4]),
        .R(sig_burst_dbeat_cntr0));
  LUT3 #(
    .INIT(8'hA6)) 
    \sig_byte_cntr[2]_i_1 
       (.I0(sig_mssa_index),
        .I1(sig_byte_cntr_reg[2]),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \sig_byte_cntr[3]_i_1 
       (.I0(sig_mssa_index),
        .I1(sig_byte_cntr_reg[2]),
        .I2(sig_byte_cntr_reg[3]),
        .I3(sig_clr_dbc_reg),
        .O(sig_byte_cntr[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \sig_byte_cntr[4]_i_1 
       (.I0(sig_byte_cntr_reg[4]),
        .I1(sig_clr_dbc_reg),
        .I2(sig_mssa_index),
        .I3(sig_byte_cntr_reg[2]),
        .I4(sig_byte_cntr_reg[3]),
        .O(sig_byte_cntr[4]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr[2]_i_1_n_0 ),
        .Q(sig_byte_cntr_reg[2]),
        .R(I_XD_FIFO_n_31));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr[3]),
        .Q(sig_byte_cntr_reg[3]),
        .R(I_XD_FIFO_n_31));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr[4]),
        .Q(sig_byte_cntr_reg[4]),
        .R(I_XD_FIFO_n_31));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr[5]),
        .Q(sig_byte_cntr_reg[5]),
        .R(I_XD_FIFO_n_31));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr[6]),
        .Q(sig_byte_cntr_reg[6]),
        .R(I_XD_FIFO_n_31));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr[7]),
        .Q(sig_byte_cntr_reg[7]),
        .R(I_XD_FIFO_n_31));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(din[33]),
        .Q(sig_dre2ibtt_eop_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(din[32]),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    sig_strm_tlast,
    sig_mssa_index,
    rd_en,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg_1,
    sig_sm_pop_cmd_fifo_reg,
    \sig_mssa_index_reg_out_reg[1]_0 ,
    sig_btt_eq_0_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_eop_sent1_out,
    din,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    empty,
    lsig_set_absorb2tlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_absorb2tlast,
    sig_sm_pop_cmd_fifo,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    E,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_btt_eq_0,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    Q,
    sig_reset_reg,
    dout,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_scatter2drc_cmd_ready);
  output out;
  output sig_m_valid_out_reg_0;
  output sig_strm_tlast;
  output [0:0]sig_mssa_index;
  output rd_en;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_m_valid_out_reg_1;
  output sig_sm_pop_cmd_fifo_reg;
  output \sig_mssa_index_reg_out_reg[1]_0 ;
  output sig_btt_eq_0_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_eop_sent1_out;
  output [32:0]din;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input empty;
  input lsig_set_absorb2tlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_absorb2tlast;
  input sig_sm_pop_cmd_fifo;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input [0:0]E;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_btt_eq_0;
  input [3:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input [0:0]Q;
  input sig_reset_reg;
  input [32:0]dout;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_scatter2drc_cmd_ready;

  wire [0:0]E;
  wire [3:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire [0:0]Q;
  wire [32:0]din;
  wire [32:0]dout;
  wire empty;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full0;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_eop_sent1_out;
  wire sig_last_reg_out_i_1__2_n_0;
  wire sig_last_skid_reg;
  wire sig_last_skid_reg_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire [0:0]sig_mssa_index;
  wire \sig_mssa_index_reg_out[1]_i_1_n_0 ;
  wire \sig_mssa_index_reg_out_reg[1]_0 ;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1_n_0;
  wire sig_s_ready_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg[0]_i_1_n_0 ;
  wire sig_stream_rst;
  wire sig_strm_tlast;

  assign out = sig_s_ready_out;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT6 #(
    .INIT(64'h55550C0000000000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_sm_pop_cmd_fifo),
        .I1(\sig_mssa_index_reg_out_reg[1]_0 ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I3(lsig_cmd_fetch_pause),
        .I4(sig_need_cmd_flush),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_sm_pop_cmd_fifo_reg));
  LUT5 #(
    .INIT(32'h08C8C8C8)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(lsig_set_absorb2tlast),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(lsig_absorb2tlast),
        .I3(sig_strm_tlast),
        .I4(sig_m_valid_out),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT2 #(
    .INIT(4'h2)) 
    fg_builtin_fifo_inst_i_2
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h4F44FFFF)) 
    \sig_btt_cntr[15]_i_1__0 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I1(\sig_mssa_index_reg_out_reg[1]_0 ),
        .I2(lsig_absorb2tlast),
        .I3(lsig_set_absorb2tlast),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
  LUT6 #(
    .INIT(64'hBBBBBBBFAAAAAAAE)) 
    sig_btt_eq_0_i_1
       (.I0(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I1(E),
        .I2(sig_btt_eq_0_reg_0),
        .I3(sig_btt_eq_0_reg_1),
        .I4(sig_btt_eq_0_reg_2),
        .I5(sig_btt_eq_0),
        .O(sig_btt_eq_0_reg));
  LUT4 #(
    .INIT(16'h5540)) 
    sig_clr_dbc_reg_i_3
       (.I0(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I1(sig_m_valid_out),
        .I2(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [3]),
        .I3(\sig_mssa_index_reg_out_reg[1]_0 ),
        .O(sig_m_valid_out_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    sig_cmd_empty_i_1
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full0),
        .O(sig_cmd_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full0),
        .O(sig_cmd_full_reg));
  LUT6 #(
    .INIT(64'hD555FFFFD555D555)) 
    sig_cmd_full_i_2
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(lsig_absorb2tlast),
        .I2(sig_strm_tlast),
        .I3(sig_m_valid_out),
        .I4(lsig_set_absorb2tlast),
        .I5(sig_m_valid_out_reg_1),
        .O(sig_cmd_full0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(dout[0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(dout[10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(dout[11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(dout[12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(dout[13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(dout[14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(dout[15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(dout[16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(dout[17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(dout[18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(dout[19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(dout[1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(dout[20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(dout[21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(dout[22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(dout[23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(dout[24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(dout[25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(dout[26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(dout[27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(dout[28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(dout[29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(dout[2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(dout[30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT6 #(
    .INIT(64'hDFDFDDDFDFDFDFDF)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_m_valid_dup),
        .I1(lsig_absorb2tlast),
        .I2(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I3(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [2]),
        .I4(\sig_mssa_index_reg_out_reg[1]_0 ),
        .I5(sig_m_valid_out),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(sig_data_skid_reg[31]),
        .I1(dout[31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(dout[3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(dout[4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(dout[5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(dout[6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(dout[7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(dout[8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(dout[9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(din[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(din[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(din[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(din[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(din[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(din[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(din[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(din[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(din[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(din[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(din[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(din[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(din[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(din[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(din[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(din[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(din[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(din[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(din[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(din[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(din[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(din[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(din[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(din[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(din[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(din[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(din[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(din[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(din[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(din[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(din[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(din[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    sig_eop_sent_reg_i_1
       (.I0(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I1(\sig_mssa_index_reg_out_reg[1]_0 ),
        .I2(lsig_absorb2tlast),
        .I3(lsig_set_absorb2tlast),
        .O(sig_eop_sent1_out));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    sig_last_reg_out_i_1__2
       (.I0(dout[32]),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .I3(sig_data_reg_out_en),
        .I4(sig_strm_tlast),
        .O(sig_last_reg_out_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_reg_out_i_1__2_n_0),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hE200)) 
    sig_last_skid_reg_i_1__0
       (.I0(sig_last_skid_reg),
        .I1(sig_s_ready_dup),
        .I2(dout[32]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_last_skid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_skid_reg_i_1__0_n_0),
        .Q(sig_last_skid_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0404440444444444)) 
    sig_m_valid_dup_i_1
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(empty),
        .I3(sig_m_valid_dup),
        .I4(sig_s_ready_dup),
        .I5(sig_data_reg_out_en),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(sig_s_ready_dup3),
        .I1(sig_strb_skid_reg),
        .I2(sig_data_reg_out_en),
        .I3(sig_mssa_index),
        .O(\sig_mssa_index_reg_out[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_mssa_index_reg_out[1]_i_1_n_0 ),
        .Q(sig_mssa_index),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFF8AFFFF)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_dup),
        .I1(empty),
        .I2(sig_m_valid_dup),
        .I3(sig_reset_reg),
        .I4(sig_s_ready_dup_i_2_n_0),
        .O(sig_s_ready_dup_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    sig_s_ready_dup_i_2
       (.I0(sig_m_valid_out),
        .I1(\sig_mssa_index_reg_out_reg[1]_0 ),
        .I2(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [2]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I4(lsig_absorb2tlast),
        .O(sig_s_ready_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hE0)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_strb_skid_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_strb_skid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_strb_skid_reg[0]_i_1_n_0 ),
        .Q(sig_strb_skid_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\sig_mssa_index_reg_out_reg[1]_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I2(Q),
        .O(din[32]));
  LUT5 #(
    .INIT(32'hD5000000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_mssa_index),
        .I1(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [1]),
        .I2(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [0]),
        .I3(sig_strm_tlast),
        .I4(sig_m_valid_out),
        .O(\sig_mssa_index_reg_out_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_s_h_halt_reg,
    sig_stream_rst,
    sig_halt_cmplt_reg_0,
    s2mm_halt_cmplt,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg_0,
    s2mm_halt,
    datamover_idle_reg,
    datamover_idle,
    sig_data2addr_stop_req,
    sig_next_calc_error_reg,
    sig_halt_cmplt_reg_1,
    sig_halt_reg_dly3,
    sig_halt_cmplt_reg_2);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_s_h_halt_reg;
  output sig_stream_rst;
  output sig_halt_cmplt_reg_0;
  output s2mm_halt_cmplt;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg_0;
  input s2mm_halt;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input sig_data2addr_stop_req;
  input sig_next_calc_error_reg;
  input sig_halt_cmplt_reg_1;
  input sig_halt_reg_dly3;
  input sig_halt_cmplt_reg_2;

  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire m_axi_s2mm_aclk;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_cmplt_reg_2;
  wire sig_halt_reg_dly3;
  wire sig_next_calc_error_reg;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'hCF88)) 
    datamover_idle_i_1
       (.I0(s2mm_halt_cmplt),
        .I1(s2mm_halt),
        .I2(datamover_idle_reg),
        .I3(datamover_idle),
        .O(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8000000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_calc_error_reg),
        .I2(sig_halt_cmplt_reg_1),
        .I3(sig_halt_reg_dly3),
        .I4(sig_halt_cmplt_reg_2),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    sig_last_reg_out_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_s_h_halt_reg),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
   (out,
    m_axi_s2mm_wvalid,
    sig_s_h_halt_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    ovrflo_err0,
    Q,
    E,
    decerr_i,
    slverr_i,
    interr_i,
    rd_en,
    m_axi_s2mm_bready,
    sig_halt_cmplt_reg,
    s2mm_halt_cmplt,
    \hsize_vid_reg[15] ,
    S,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    s2mm_soft_reset,
    dma_err,
    s2mm_halt,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    m_axis_s2mm_sts_tready,
    cmnd_wr,
    s_axis_s2mm_cmd_tvalid,
    empty,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    datamover_idle_reg,
    datamover_idle,
    dout,
    m_axi_s2mm_awready,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    in,
    m_axi_s2mm_bresp);
  output out;
  output m_axi_s2mm_wvalid;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output ovrflo_err0;
  output [0:0]Q;
  output [0:0]E;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output rd_en;
  output m_axi_s2mm_bready;
  output sig_halt_cmplt_reg;
  output s2mm_halt_cmplt;
  output [0:0]\hsize_vid_reg[15] ;
  output [0:0]S;
  output [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  output [31:0]m_axi_s2mm_awaddr;
  output [5:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input s2mm_soft_reset;
  input dma_err;
  input s2mm_halt;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input m_axis_s2mm_sts_tready;
  input cmnd_wr;
  input s_axis_s2mm_cmd_tvalid;
  input empty;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input [32:0]dout;
  input m_axi_s2mm_awready;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [48:0]in;
  input [1:0]m_axi_s2mm_bresp;

  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_11 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_8 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ;
  wire [1:1]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire I_ADDR_CNTL_n_8;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_8;
  wire I_CMD_STATUS_n_9;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_done ;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_25;
  wire I_WR_DATA_CNTL_n_28;
  wire I_WR_DATA_CNTL_n_29;
  wire I_WR_DATA_CNTL_n_30;
  wire I_WR_DATA_CNTL_n_31;
  wire I_WR_STATUS_CNTLR_n_26;
  wire I_WR_STATUS_CNTLR_n_27;
  wire [0:0]Q;
  wire [0:0]S;
  wire cmnd_wr;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire decerr_i;
  wire dma_err;
  wire [32:0]dout;
  wire empty;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [48:0]in;
  wire interr_i;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [5:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire rd_en;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_ld_xfer;
  wire sig_csm_pop_child_cmd;
  wire sig_data2addr_stop_req;
  wire [15:2]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_dqual_reg_full;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire sig_good_strm_dbeat9_out;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire [2:2]sig_ibtt2wdc_stbs_asserted;
  wire sig_ibtt2wdc_tlast;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_calc_error;
  wire sig_mstr2data_cmd_last;
  wire sig_mstr2data_cmd_valid;
  wire [5:0]sig_mstr2data_len;
  wire [1:0]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [15:0]sig_mstr2dre_btt;
  wire sig_mstr2dre_calc_error;
  wire sig_mstr2dre_cmd_cmplt;
  wire sig_mstr2dre_cmd_valid;
  wire sig_mstr2dre_eof;
  wire sig_next_calc_error_reg;
  wire sig_pcc2sf_xfer_ready;
  wire sig_pop_xd_fifo;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_reset_reg;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_set_push2wsc;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [7:2]sig_sf2pcc_xfer_bytes;
  wire sig_skid2data_wready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [31:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [5:1]sig_xfer_len;
  wire slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ),
        .D(sig_xfer_len),
        .DI({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 }),
        .E(sig_good_strm_dbeat9_out),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 }),
        .Q(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 }),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tdata}),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_8 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_ibtt2wdc_tvalid),
        .rd_en(sig_pop_xd_fifo),
        .\sig_burst_dbeat_cntr_reg[0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7 ),
        .\sig_byte_cntr_reg[7]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_11 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .\sig_data_reg_out_reg[34] ({sig_ibtt2wdc_stbs_asserted,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 }),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ),
        .sig_m_valid_out_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ),
        .sig_m_valid_out_reg_1(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ),
        .sig_m_valid_out_reg_2(I_WR_DATA_CNTL_n_28),
        .sig_mssa_index(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index ),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ),
        .D(sig_xfer_len),
        .DI({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 }),
        .\FSM_onehot_sig_csm_state_reg[1]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ),
        .\FSM_onehot_sig_csm_state_reg[4]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 }),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 }),
        .SR(sig_child_tag_reg0),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_8 ),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .rd_en(sig_pop_xd_fifo),
        .\sig_child_addr_cntr_lsh_reg[1]_0 (sig_child_addr_cntr_lsh_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_8),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_realign_calc_err_reg_reg_0({sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt}),
        .sig_realign_calc_err_reg_reg_1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .sig_reset_reg(sig_reset_reg),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .sig_xfer_cmd_cmplt_reg_reg_0({sig_mstr2data_cmd_last,sig_mstr2data_sequential}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_11 ),
        .\sig_xfer_len_reg_reg[0]_0 (I_WR_DATA_CNTL_n_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ),
        .Q(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tdata}),
        .dout(dout),
        .empty(empty),
        .in({sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_8),
        .sig_m_valid_out_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .sig_m_valid_out_reg_0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7 ),
        .sig_mssa_index(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index ),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_8),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_11),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status I_CMD_STATUS
       (.E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] (\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ({sig_wsc2stat_status[31],sig_wsc2stat_status[23:10],sig_wsc2stat_status[6:4]}),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\I_CMD_FIFO/sig_rd_empty ),
        .Q(Q),
        .S(S),
        .SR(sig_child_tag_reg0),
        .cmnd_wr(cmnd_wr),
        .decerr_i(decerr_i),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i(interr_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_15),
        .sig_inhibit_rdy_n_reg_0(I_CMD_STATUS_n_16),
        .sig_init_done(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_3(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_reg_reg(I_CMD_STATUS_n_8),
        .sig_init_reg_reg_0(I_CMD_STATUS_n_9),
        .sig_init_reg_reg_1(I_CMD_STATUS_n_10),
        .sig_init_reg_reg_2(I_CMD_STATUS_n_11),
        .sig_init_reg_reg_3(I_CMD_STATUS_n_12),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i(slverr_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset I_RESET
       (.datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(I_WR_DATA_CNTL_n_30),
        .sig_halt_cmplt_reg_2(I_WR_STATUS_CNTLR_n_26),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 }),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(sig_skid2data_wready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_skid_reg_reg_0(I_WR_DATA_CNTL_n_25),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_31),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.E(sig_good_strm_dbeat9_out),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 (sig_ibtt2wdc_stbs_asserted),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 (sig_ibtt2wdc_tvalid),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ),
        .Q(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_skid2data_wready),
        .\sig_addr_posted_cntr_reg[2]_0 (I_WR_DATA_CNTL_n_30),
        .\sig_addr_posted_cntr_reg[2]_1 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .\sig_dbeat_cntr_reg[7]_0 (I_WR_DATA_CNTL_n_25),
        .sig_dqual_reg_empty_reg_0(I_CMD_STATUS_n_15),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_WR_DATA_CNTL_n_29),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_9),
        .sig_m_valid_out_reg(I_WR_DATA_CNTL_n_31),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg_0({sig_mstr2data_calc_error,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2data_len}),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_27),
        .sig_s_ready_out_reg(I_WR_DATA_CNTL_n_28),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ({sig_wsc2stat_status[31],sig_wsc2stat_status[23:10],sig_wsc2stat_status[6:4]}),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 (I_CMD_STATUS_n_16),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(I_WR_STATUS_CNTLR_n_26),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_WR_STATUS_CNTLR_n_27),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_12),
        .sig_init_done_reg_0(I_CMD_STATUS_n_10),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign
   (out,
    sig_m_valid_out_reg,
    FIFO_Full_reg,
    sig_init_done,
    sig_mssa_index,
    rd_en,
    sig_inhibit_rdy_n,
    sig_m_valid_out_reg_0,
    din,
    sig_eop_halt_xfer,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    empty,
    sig_mstr2dre_cmd_valid,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ,
    sig_reset_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    dout,
    in);
  output out;
  output sig_m_valid_out_reg;
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]sig_mssa_index;
  output rd_en;
  output sig_inhibit_rdy_n;
  output sig_m_valid_out_reg_0;
  output [33:0]din;
  output sig_eop_halt_xfer;
  output [0:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input empty;
  input sig_mstr2dre_cmd_valid;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  input sig_reset_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [32:0]dout;
  input [18:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_44 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_DRE_CNTL_FIFO_n_26;
  wire I_DRE_CNTL_FIFO_n_4;
  wire [0:0]Q;
  wire [33:0]din;
  wire [32:0]dout;
  wire empty;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire [23:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire sig_eop_halt_xfer;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_mssa_index;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_4),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(sig_cmdcntl_sm_state_ns[0]),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_cmdcntl_sm_state),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (I_DRE_CNTL_FIFO_n_26),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_1 (sig_rd_empty),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .din(din),
        .dout(dout),
        .empty(empty),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_cmd_empty_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_44 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_curr_eof_reg_reg_0({sig_cmd_fifo_data_out[23],sig_cmd_fifo_data_out[21:6]}),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_mssa_index(sig_mssa_index),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3_13 I_DRE_CNTL_FIFO
       (.D(sig_cmdcntl_sm_state_ns[2:1]),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (sig_cmdcntl_sm_state),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_44 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (I_DRE_CNTL_FIFO_n_4),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (sig_m_valid_out_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (I_DRE_CNTL_FIFO_n_26),
        .Q(sig_rd_empty),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[23],sig_cmd_fifo_data_out[21:6]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter
   (out,
    sig_m_valid_out_reg,
    sig_scatter2drc_cmd_ready,
    sig_mssa_index,
    rd_en,
    sig_m_valid_out_reg_0,
    sig_sm_pop_cmd_fifo_reg,
    din,
    sig_eop_halt_xfer_reg_0,
    Q,
    D,
    sig_cmd_empty_reg_0,
    m_axi_s2mm_aclk,
    sig_curr_eof_reg_reg_0,
    sig_stream_rst,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    empty,
    sig_sm_pop_cmd_fifo,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_reset_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_sm_ld_dre_cmd,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_1 ,
    dout);
  output out;
  output sig_m_valid_out_reg;
  output sig_scatter2drc_cmd_ready;
  output [0:0]sig_mssa_index;
  output rd_en;
  output sig_m_valid_out_reg_0;
  output sig_sm_pop_cmd_fifo_reg;
  output [33:0]din;
  output sig_eop_halt_xfer_reg_0;
  output [0:0]Q;
  output [0:0]D;
  output sig_cmd_empty_reg_0;
  input m_axi_s2mm_aclk;
  input [16:0]sig_curr_eof_reg_reg_0;
  input sig_stream_rst;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input empty;
  input sig_sm_pop_cmd_fifo;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_reset_reg;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_sm_ld_dre_cmd;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_1 ;
  input [32:0]dout;

  wire [0:0]D;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_1 ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_MSSAI_SKID_BUF_n_10;
  wire I_MSSAI_SKID_BUF_n_45;
  wire I_MSSAI_SKID_BUF_n_46;
  wire I_MSSAI_SKID_BUF_n_5;
  wire I_MSSAI_SKID_BUF_n_8;
  wire I_MSSAI_SKID_BUF_n_9;
  wire I_TSTRB_FIFO_n_0;
  wire [0:0]Q;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [33:0]din;
  wire [32:0]dout;
  wire empty;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire [15:0]sel0;
  wire sig_btt_cntr02_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [15:0]sig_btt_cntr_dup;
  wire [15:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_1;
  wire sig_btt_cntr_prv0_carry__2_n_2;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[0] ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[1] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_5_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_1;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_i_1_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_2_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_3_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_4_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_5_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_6_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_cmd_empty_reg_0;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_curr_eof_reg;
  wire [16:0]sig_curr_eof_reg_reg_0;
  wire [1:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire sig_eop_halt_xfer_i_1_n_0;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire [0:0]sig_mssa_index;
  wire sig_need_cmd_flush;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire [1:0]sig_next_strt_offset_reg;
  wire sig_reset_reg;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire [4:0]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld12_out;
  wire [4:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:3]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h4343434363734373)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I3(sig_cmd_empty_reg_0),
        .I4(sig_need_cmd_flush),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_1 ),
        .O(sig_cmd_empty_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_5),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.E(sig_btt_cntr02_out),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ({sig_tstrb_fifo_data_out[4],sig_tstrb_fifo_data_out[2:0]}),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_MSSAI_SKID_BUF_n_10),
        .Q(Q),
        .din({din[33],din[31:0]}),
        .dout(dout),
        .empty(empty),
        .\gen_wr_a.gen_word_narrow.mem_reg (sig_eop_halt_xfer_reg_0),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(I_MSSAI_SKID_BUF_n_9),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_3_n_0),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_i_4_n_0),
        .sig_cmd_empty_reg(I_MSSAI_SKID_BUF_n_46),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_MSSAI_SKID_BUF_n_45),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSSAI_SKID_BUF_n_5),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_0),
        .sig_mssa_index(sig_mssa_index),
        .\sig_mssa_index_reg_out_reg[1]_0 (I_MSSAI_SKID_BUF_n_8),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tlast(sig_strm_tlast));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4 I_TSTRB_FIFO
       (.FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .din(din[32]),
        .\gen_wr_a.gen_word_narrow.mem_reg (sig_eop_halt_xfer_reg_0),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (sig_m_valid_out_reg),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (I_MSSAI_SKID_BUF_n_8),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (slice_insert_data),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_tstrb_fifo_data_out[4],sig_tstrb_fifo_data_out[2:0]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .E(sig_btt_cntr02_out),
        .Q({\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,\sig_btt_cntr_reg_n_0_[1] ,\sig_btt_cntr_reg_n_0_[0] }),
        .S({SLICE_INSERTION_n_3,SLICE_INSERTION_n_4,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_9),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_7),
        .ld_btt_cntr_reg2_reg_0(SLICE_INSERTION_n_8),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(I_MSSAI_SKID_BUF_n_10),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_valid_i_reg_0(I_TSTRB_FIFO_n_0),
        .out(sig_btt_cntr_dup[15:8]),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_full(sig_cmd_full),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[4]_0 (slice_insert_data));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_9),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_8),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_7),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[14]),
        .O(sel0[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[15]_i_3__0 
       (.I0(sig_curr_eof_reg_reg_0[15]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[15]),
        .O(sel0[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(sig_btt_cntr_dup[14]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(sig_btt_cntr_dup[15]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\sig_btt_cntr_reg_n_0_[6] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\sig_btt_cntr_reg_n_0_[5] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\sig_btt_cntr_reg_n_0_[4] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_prv0_carry__2_n_1,sig_btt_cntr_prv0_carry__2_n_2,sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_btt_cntr_dup[14:12]}),
        .O(sig_btt_cntr_prv0[15:12]),
        .S({sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0,sig_btt_cntr_prv0_carry__2_i_3_n_0,sig_btt_cntr_prv0_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[15] ),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(\sig_btt_cntr_reg_n_0_[14] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\sig_btt_cntr_reg_n_0_[13] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_btt_cntr_reg_n_0_[3] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg_n_0_[1] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[1] ),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\sig_max_first_increment_reg_n_0_[0] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[0] ),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(\sig_btt_cntr_reg_n_0_[0] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(\sig_btt_cntr_reg_n_0_[1] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_2
       (.I0(sel0[12]),
        .I1(sel0[14]),
        .I2(sel0[4]),
        .I3(sel0[7]),
        .I4(sig_btt_eq_0_i_5_n_0),
        .I5(sig_btt_eq_0_i_6_n_0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_3
       (.I0(sel0[15]),
        .I1(sig_curr_eof_reg_reg_0[5]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[5]),
        .I4(sel0[3]),
        .I5(sel0[1]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[2]),
        .I1(sig_curr_eof_reg_reg_0[6]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[6]),
        .I4(sel0[8]),
        .I5(sel0[0]),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_5
       (.I0(sig_btt_cntr_prv0[13]),
        .I1(sig_curr_eof_reg_reg_0[13]),
        .I2(sig_btt_cntr_prv0[10]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_curr_eof_reg_reg_0[10]),
        .O(sig_btt_eq_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[11]),
        .I1(sig_curr_eof_reg_reg_0[11]),
        .I2(sig_btt_cntr_prv0[9]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_curr_eof_reg_reg_0[9]),
        .O(sig_btt_eq_0_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_9),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,sig_btt_lteq_max_first_incr0_carry_i_1_n_0,sig_btt_lteq_max_first_incr0_carry_i_2_n_0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lteq_max_first_incr0_carry_i_3_n_0,sig_btt_lteq_max_first_incr0_carry_i_4_n_0,sig_btt_lteq_max_first_incr0_carry_i_5_n_0,sig_btt_lteq_max_first_incr0_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_1,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_3,SLICE_INSERTION_n_4,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_cntr_dup[2]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg_n_0_[1] ),
        .I2(\sig_max_first_increment_reg_n_0_[0] ),
        .I3(sig_btt_cntr_dup[0]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(sig_btt_cntr_dup[6]),
        .I1(sig_btt_cntr_dup[7]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(sig_btt_cntr_dup[5]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(sig_btt_cntr_dup[3]),
        .I1(sig_btt_cntr_dup[2]),
        .I2(\sig_max_first_increment_reg_n_0_[2] ),
        .O(sig_btt_lteq_max_first_incr0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_btt_cntr_dup[1]),
        .I2(\sig_max_first_increment_reg_n_0_[0] ),
        .I3(sig_btt_cntr_dup[0]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_46),
        .Q(sig_scatter2drc_cmd_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_45),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_curr_eof_reg_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_curr_eof_reg_reg_0[16]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg[0]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer_reg_0),
        .I2(I_MSSAI_SKID_BUF_n_10),
        .O(sig_eop_halt_xfer_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_halt_xfer_i_1_n_0),
        .Q(sig_eop_halt_xfer_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent1_out),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_next_strt_offset_reg[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_next_strt_offset_reg[0]),
        .I1(sig_next_strt_offset_reg[1]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(sig_next_strt_offset_reg[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_ld_cmd),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_next_strt_offset_reg[0]),
        .I1(sig_next_strt_offset_reg[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_next_strt_offset_reg[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[0]),
        .I1(sig_next_strt_offset_reg[0]),
        .I2(sig_curr_eof_reg_reg_0[1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_next_strt_offset_reg[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg[1]),
        .R(sig_eop_sent_reg0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
   (dout,
    empty,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    SR,
    sig_clr_dbeat_cntr0_out,
    E,
    sig_m_valid_out_reg,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    DI,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    CO,
    O,
    sig_clr_dbc_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_clr_dbc_reg,
    din,
    rd_en,
    sig_child_qual_first_of_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_burst_dbeat_cntr_reg[0] ,
    Q,
    sig_mssa_index,
    full,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_eop_halt_xfer,
    sig_csm_pop_child_cmd,
    sig_pcc2sf_xfer_ready,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_byte_cntr_reg[7] );
  output [7:0]dout;
  output empty;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]E;
  output sig_m_valid_out_reg;
  output [2:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [1:0]DI;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ;
  output [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [0:0]CO;
  output [2:0]O;
  output [0:0]sig_clr_dbc_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_clr_dbc_reg;
  input [7:0]din;
  input rd_en;
  input sig_child_qual_first_of_2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_burst_dbeat_cntr_reg[0] ;
  input [4:0]Q;
  input [0:0]sig_mssa_index;
  input full;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input sig_eop_halt_xfer;
  input sig_csm_pop_child_cmd;
  input sig_pcc2sf_xfer_ready;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input \sig_byte_cntr_reg[7] ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire [2:0]O;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_burst_dbeat_cntr_reg[0] ;
  wire \sig_byte_cntr_reg[7] ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_halt_xfer;
  wire sig_m_valid_out_reg;
  wire [0:0]sig_mssa_index;
  wire sig_pcc2sf_xfer_ready;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0] ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg(sig_clr_dbc_reg_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_mssa_index(sig_mssa_index),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0
   (full,
    dout,
    empty,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    E,
    din,
    rd_en);
  output full;
  output [33:0]dout;
  output empty;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input [33:0]din;
  input rd_en;

  wire [0:0]E;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.E(E),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
   (out,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_s2mm_wready,
    sig_m_valid_out_reg_0,
    D,
    sig_last_skid_reg_reg_0,
    sig_dqual_reg_full);
  output out;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_s2mm_wready;
  input sig_m_valid_out_reg_0;
  input [31:0]D;
  input sig_last_skid_reg_reg_0;
  input sig_dqual_reg_full;

  wire [31:0]D;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_data_reg_out[0]_i_1__0_n_0 ;
  wire \sig_data_reg_out[10]_i_1__0_n_0 ;
  wire \sig_data_reg_out[11]_i_1__0_n_0 ;
  wire \sig_data_reg_out[12]_i_1__0_n_0 ;
  wire \sig_data_reg_out[13]_i_1__0_n_0 ;
  wire \sig_data_reg_out[14]_i_1__0_n_0 ;
  wire \sig_data_reg_out[15]_i_1__0_n_0 ;
  wire \sig_data_reg_out[16]_i_1__0_n_0 ;
  wire \sig_data_reg_out[17]_i_1__0_n_0 ;
  wire \sig_data_reg_out[18]_i_1__0_n_0 ;
  wire \sig_data_reg_out[19]_i_1__0_n_0 ;
  wire \sig_data_reg_out[1]_i_1__0_n_0 ;
  wire \sig_data_reg_out[20]_i_1__0_n_0 ;
  wire \sig_data_reg_out[21]_i_1__0_n_0 ;
  wire \sig_data_reg_out[22]_i_1__0_n_0 ;
  wire \sig_data_reg_out[23]_i_1__0_n_0 ;
  wire \sig_data_reg_out[24]_i_1__0_n_0 ;
  wire \sig_data_reg_out[25]_i_1__0_n_0 ;
  wire \sig_data_reg_out[26]_i_1__0_n_0 ;
  wire \sig_data_reg_out[27]_i_1__0_n_0 ;
  wire \sig_data_reg_out[28]_i_1__0_n_0 ;
  wire \sig_data_reg_out[29]_i_1__0_n_0 ;
  wire \sig_data_reg_out[2]_i_1__0_n_0 ;
  wire \sig_data_reg_out[30]_i_1__0_n_0 ;
  wire \sig_data_reg_out[31]_i_2_n_0 ;
  wire \sig_data_reg_out[3]_i_1__0_n_0 ;
  wire \sig_data_reg_out[4]_i_1__0_n_0 ;
  wire \sig_data_reg_out[5]_i_1__0_n_0 ;
  wire \sig_data_reg_out[6]_i_1__0_n_0 ;
  wire \sig_data_reg_out[7]_i_1__0_n_0 ;
  wire \sig_data_reg_out[8]_i_1__0_n_0 ;
  wire \sig_data_reg_out[9]_i_1__0_n_0 ;
  wire sig_data_reg_out_en;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_dqual_reg_full;
  wire sig_last_reg_out_i_2__0_n_0;
  wire sig_last_skid_reg;
  wire sig_last_skid_reg_i_1__1_n_0;
  wire sig_last_skid_reg_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[0] ),
        .O(\sig_data_reg_out[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[10] ),
        .O(\sig_data_reg_out[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[11] ),
        .O(\sig_data_reg_out[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[12] ),
        .O(\sig_data_reg_out[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[13] ),
        .O(\sig_data_reg_out[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[14] ),
        .O(\sig_data_reg_out[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[15] ),
        .O(\sig_data_reg_out[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[16] ),
        .O(\sig_data_reg_out[16]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[17] ),
        .O(\sig_data_reg_out[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[18] ),
        .O(\sig_data_reg_out[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[19] ),
        .O(\sig_data_reg_out[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[1] ),
        .O(\sig_data_reg_out[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[20] ),
        .O(\sig_data_reg_out[20]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[21] ),
        .O(\sig_data_reg_out[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[22] ),
        .O(\sig_data_reg_out[22]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[23] ),
        .O(\sig_data_reg_out[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[24] ),
        .O(\sig_data_reg_out[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[25] ),
        .O(\sig_data_reg_out[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[26] ),
        .O(\sig_data_reg_out[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[27] ),
        .O(\sig_data_reg_out[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[28] ),
        .O(\sig_data_reg_out[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[29] ),
        .O(\sig_data_reg_out[29]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[2] ),
        .O(\sig_data_reg_out[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[30] ),
        .O(\sig_data_reg_out[30]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[31] ),
        .O(\sig_data_reg_out[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[3] ),
        .O(\sig_data_reg_out[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[4] ),
        .O(\sig_data_reg_out[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[5] ),
        .O(\sig_data_reg_out[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[6] ),
        .O(\sig_data_reg_out[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[7] ),
        .O(\sig_data_reg_out[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[8] ),
        .O(\sig_data_reg_out[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[9] ),
        .O(\sig_data_reg_out[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[10]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[11]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[12]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[13]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[14]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[15]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[16]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[17]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[18]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[19]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[20]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[21]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[22]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[23]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[24]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[25]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[26]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[27]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[28]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[29]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[30]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[31]_i_2_n_0 ),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[8]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[9]_i_1__0_n_0 ),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    sig_last_reg_out_i_2__0
       (.I0(sig_dqual_reg_full),
        .I1(sig_last_skid_reg_reg_0),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .I4(sig_data_reg_out_en),
        .I5(m_axi_s2mm_wlast),
        .O(sig_last_reg_out_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_reg_out_i_2__0_n_0),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h2E220000)) 
    sig_last_skid_reg_i_1__1
       (.I0(sig_last_skid_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg_reg_0),
        .I3(sig_dqual_reg_full),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_last_skid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_skid_reg_i_1__1_n_0),
        .Q(sig_last_skid_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040404044444444)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(m_axi_s2mm_wready),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    sig_s_ready_dup_i_1__1
       (.I0(m_axi_s2mm_wready),
        .I1(sig_reset_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(sig_m_valid_out_reg_0),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf
   (out,
    sig_ibtt2wdc_tlast,
    E,
    rd_en,
    sig_m_valid_out_reg_0,
    \sig_data_reg_out_reg[34]_0 ,
    sig_m_valid_out_reg_1,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    sig_m_valid_out_reg_2,
    empty,
    sig_reset_reg,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from);
  output out;
  output sig_ibtt2wdc_tlast;
  output [0:0]E;
  output rd_en;
  output [0:0]sig_m_valid_out_reg_0;
  output [32:0]\sig_data_reg_out_reg[34]_0 ;
  output sig_m_valid_out_reg_1;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [33:0]dout;
  input sig_m_valid_out_reg_2;
  input empty;
  input sig_reset_reg;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;

  wire [0:0]E;
  wire [33:0]dout;
  wire empty;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire s2mm_strm_eop;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_data_reg_out[0]_i_1_n_0 ;
  wire \sig_data_reg_out[10]_i_1_n_0 ;
  wire \sig_data_reg_out[11]_i_1_n_0 ;
  wire \sig_data_reg_out[12]_i_1_n_0 ;
  wire \sig_data_reg_out[13]_i_1_n_0 ;
  wire \sig_data_reg_out[14]_i_1_n_0 ;
  wire \sig_data_reg_out[15]_i_1_n_0 ;
  wire \sig_data_reg_out[16]_i_1_n_0 ;
  wire \sig_data_reg_out[17]_i_1_n_0 ;
  wire \sig_data_reg_out[18]_i_1_n_0 ;
  wire \sig_data_reg_out[19]_i_1_n_0 ;
  wire \sig_data_reg_out[1]_i_1_n_0 ;
  wire \sig_data_reg_out[20]_i_1_n_0 ;
  wire \sig_data_reg_out[21]_i_1_n_0 ;
  wire \sig_data_reg_out[22]_i_1_n_0 ;
  wire \sig_data_reg_out[23]_i_1_n_0 ;
  wire \sig_data_reg_out[24]_i_1_n_0 ;
  wire \sig_data_reg_out[25]_i_1_n_0 ;
  wire \sig_data_reg_out[26]_i_1_n_0 ;
  wire \sig_data_reg_out[27]_i_1_n_0 ;
  wire \sig_data_reg_out[28]_i_1_n_0 ;
  wire \sig_data_reg_out[29]_i_1_n_0 ;
  wire \sig_data_reg_out[2]_i_1_n_0 ;
  wire \sig_data_reg_out[30]_i_1_n_0 ;
  wire \sig_data_reg_out[31]_i_1__1_n_0 ;
  wire \sig_data_reg_out[34]_i_2_n_0 ;
  wire \sig_data_reg_out[3]_i_1_n_0 ;
  wire \sig_data_reg_out[4]_i_1_n_0 ;
  wire \sig_data_reg_out[5]_i_1_n_0 ;
  wire \sig_data_reg_out[6]_i_1_n_0 ;
  wire \sig_data_reg_out[7]_i_1_n_0 ;
  wire \sig_data_reg_out[8]_i_1_n_0 ;
  wire \sig_data_reg_out[9]_i_1_n_0 ;
  wire sig_data_reg_out_en;
  wire [32:0]\sig_data_reg_out_reg[34]_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[34] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_ibtt2wdc_tlast;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire [0:0]sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [4:4]sig_strb_skid_mux_out;
  wire [4:4]sig_strb_skid_reg;
  wire sig_stream_rst;

  assign out = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .O(E));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(\sig_data_reg_out_reg[34]_0 [32]),
        .I3(lsig_end_of_cmd_reg),
        .O(sig_m_valid_out_reg_0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(s2mm_strm_eop),
        .I3(lsig_eop_reg),
        .O(sig_m_valid_out_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[0] ),
        .O(\sig_data_reg_out[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[10] ),
        .O(\sig_data_reg_out[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[11] ),
        .O(\sig_data_reg_out[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[12] ),
        .O(\sig_data_reg_out[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[13] ),
        .O(\sig_data_reg_out[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[14] ),
        .O(\sig_data_reg_out[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[15] ),
        .O(\sig_data_reg_out[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[16] ),
        .O(\sig_data_reg_out[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[17] ),
        .O(\sig_data_reg_out[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[18] ),
        .O(\sig_data_reg_out[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[19] ),
        .O(\sig_data_reg_out[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[1] ),
        .O(\sig_data_reg_out[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[20] ),
        .O(\sig_data_reg_out[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[21] ),
        .O(\sig_data_reg_out[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[22] ),
        .O(\sig_data_reg_out[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[23] ),
        .O(\sig_data_reg_out[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[24] ),
        .O(\sig_data_reg_out[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[25] ),
        .O(\sig_data_reg_out[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[26] ),
        .O(\sig_data_reg_out[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[27] ),
        .O(\sig_data_reg_out[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[28] ),
        .O(\sig_data_reg_out[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[29] ),
        .O(\sig_data_reg_out[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[2] ),
        .O(\sig_data_reg_out[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[30] ),
        .O(\sig_data_reg_out[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[31] ),
        .O(\sig_data_reg_out[31]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_out_reg_2),
        .O(sig_data_reg_out_en));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_data_reg_out[34]_i_2 
       (.I0(sig_s_ready_dup),
        .I1(\sig_data_skid_reg_reg_n_0_[34] ),
        .O(\sig_data_reg_out[34]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[3] ),
        .O(\sig_data_reg_out[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[4] ),
        .O(\sig_data_reg_out[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[5] ),
        .O(\sig_data_reg_out[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[6] ),
        .O(\sig_data_reg_out[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[7] ),
        .O(\sig_data_reg_out[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[8] ),
        .O(\sig_data_reg_out[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[9] ),
        .O(\sig_data_reg_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[10]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[11]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[12]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[13]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[14]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[15]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[16]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[17]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[18]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[19]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[20]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[21]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[22]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[23]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[24]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[25]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[26]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[27]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[28]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[29]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[30]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[31]_i_1__1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[34]_i_2_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[8]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[9]_i_1_n_0 ),
        .Q(\sig_data_reg_out_reg[34]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(1'b1),
        .Q(\sig_data_skid_reg_reg_n_0_[34] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h08000F000A000F00)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_reset_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(empty),
        .I5(sig_s_ready_dup),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8AFFFF)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_s_ready_dup),
        .I1(empty),
        .I2(sig_m_valid_dup),
        .I3(sig_reset_reg),
        .I4(sig_m_valid_out_reg_2),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg),
        .O(sig_strb_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out),
        .Q(s2mm_strm_eop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice
   (slice_insert_valid,
    E,
    sig_valid_fifo_ld12_out,
    S,
    ld_btt_cntr_reg2_reg,
    ld_btt_cntr_reg2_reg_0,
    ld_btt_cntr_reg1_reg,
    \storage_data_reg[4]_0 ,
    m_axi_s2mm_aclk,
    m_valid_i_reg_0,
    sig_inhibit_rdy_n,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    out,
    CO,
    sig_curr_eof_reg,
    Q,
    sig_curr_strt_offset,
    sig_fifo_mssai,
    ld_btt_cntr_reg3_reg,
    ld_btt_cntr_reg1,
    sig_stream_rst);
  output slice_insert_valid;
  output [0:0]E;
  output sig_valid_fifo_ld12_out;
  output [3:0]S;
  output ld_btt_cntr_reg2_reg;
  output ld_btt_cntr_reg2_reg_0;
  output ld_btt_cntr_reg1_reg;
  output [4:0]\storage_data_reg[4]_0 ;
  input m_axi_s2mm_aclk;
  input m_valid_i_reg_0;
  input sig_inhibit_rdy_n;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input [7:0]out;
  input [0:0]CO;
  input sig_curr_eof_reg;
  input [15:0]Q;
  input [1:0]sig_curr_strt_offset;
  input [1:0]sig_fifo_mssai;
  input ld_btt_cntr_reg3_reg;
  input ld_btt_cntr_reg1;
  input sig_stream_rst;

  wire [0:0]CO;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg2_reg_0;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire [7:0]out;
  wire p_1_in;
  wire sig_btt_eq_0;
  wire sig_cmd_full;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;
  wire [3:0]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[2]_i_2_n_0 ;
  wire \storage_data[2]_i_3_n_0 ;
  wire \storage_data[2]_i_4_n_0 ;
  wire \storage_data[2]_i_5_n_0 ;
  wire [4:0]\storage_data_reg[4]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(ld_btt_cntr_reg3_reg),
        .O(ld_btt_cntr_reg1_reg));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(ld_btt_cntr_reg3_reg),
        .O(ld_btt_cntr_reg2_reg_0));
  LUT6 #(
    .INIT(64'h000000007F774040)) 
    ld_btt_cntr_reg3_i_1
       (.I0(CO),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_btt_eq_0),
        .I4(ld_btt_cntr_reg3),
        .I5(ld_btt_cntr_reg3_reg),
        .O(ld_btt_cntr_reg2_reg));
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(m_valid_i_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_btt_eq_0),
        .I3(sig_valid_fifo_ld12_out),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[6]),
        .I1(out[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[4]),
        .I1(out[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[2]),
        .I1(out[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[0]),
        .I1(out[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[0]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[1]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[1]));
  LUT5 #(
    .INIT(32'h11151515)) 
    \storage_data[2]_i_1 
       (.I0(\storage_data[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(sig_curr_strt_offset[1]),
        .I3(sig_curr_strt_offset[0]),
        .I4(Q[0]),
        .O(sig_tstrb_fifo_data_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storage_data[2]_i_2 
       (.I0(\storage_data[2]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(Q[10]),
        .I3(Q[4]),
        .I4(Q[13]),
        .I5(\storage_data[2]_i_4_n_0 ),
        .O(\storage_data[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \storage_data[2]_i_3 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(sig_curr_strt_offset[0]),
        .I3(sig_curr_strt_offset[1]),
        .O(\storage_data[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \storage_data[2]_i_4 
       (.I0(Q[15]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[3]),
        .I4(\storage_data[2]_i_5_n_0 ),
        .O(\storage_data[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[2]_i_5 
       (.I0(Q[5]),
        .I1(Q[14]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\storage_data[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[3]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[3]));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[4]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld12_out));
  LUT5 #(
    .INIT(32'h0000004F)) 
    \storage_data[4]_i_2 
       (.I0(m_valid_i_reg_0),
        .I1(sig_inhibit_rdy_n),
        .I2(slice_insert_valid),
        .I3(p_1_in),
        .I4(\areset_d_reg_n_0_[0] ),
        .O(sig_tstrb_fifo_rdy));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[0]),
        .Q(\storage_data_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[1]),
        .Q(\storage_data_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[2]),
        .Q(\storage_data_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[3]),
        .Q(\storage_data_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(\storage_data_reg[4]_0 [4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
   (sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_wsc2stat_status_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    m_axi_s2mm_bready,
    sig_wr_fifo,
    sig_addr_reg_empty_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ,
    sig_init_done_reg,
    sig_init_done_reg_0,
    out,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_set_push2wsc,
    m_axi_s2mm_bresp,
    in,
    sig_s_h_halt_reg);
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_wsc2stat_status_valid;
  output [17:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output m_axi_s2mm_bready;
  output sig_wr_fifo;
  output sig_addr_reg_empty_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input out;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_set_push2wsc;
  input [1:0]m_axi_s2mm_bresp;
  input [16:0]in;
  input sig_s_h_halt_reg;

  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6 ;
  wire [17:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_7;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire \I_WR_DATA_CNTL/sig_halt_reg_dly2 ;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_valid;
  wire [22:4]sig_dcntl_sfifo_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_s_h_halt_reg;
  wire sig_set_push2wsc;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sig_rd_empty),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ),
        .Q(sig_wdc_statcnt_reg),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_dcntl_sfifo_out[22:8],sig_dcntl_sfifo_out[5:4]}),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [11]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [12]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [13]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [14]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [15]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[21]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [16]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [4]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [5]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [6]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [7]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [8]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [9]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [10]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_7),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[22]),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [17]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_8),
        .Q(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_3,I_WRESP_STATUS_FIFO_n_4,I_WRESP_STATUS_FIFO_n_5}),
        .E(I_WRESP_STATUS_FIFO_n_2),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_7),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_8),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (sig_dcntl_sfifo_out[4]),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2:1]),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_addr_posted_cntr_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(sig_data2addr_stop_req),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_2),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_2),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_2),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_2),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000000C02)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_reg_empty),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[1]),
        .I3(sig_addr2wsc_calc_error),
        .I4(sig_addr_posted_cntr_reg[3]),
        .I5(sig_addr_posted_cntr_reg[2]),
        .O(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(\I_WR_DATA_CNTL/sig_halt_reg_dly2 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\I_WR_DATA_CNTL/sig_halt_reg_dly2 ),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg[2]),
        .I1(sig_wdc_statcnt_reg[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_init_done,
    sig_data2wsc_valid,
    in,
    lsig_eop_reg,
    lsig_end_of_cmd_reg,
    sig_set_push2wsc,
    \sig_dbeat_cntr_reg[7]_0 ,
    Q,
    sig_inhibit_rdy_n,
    sig_s_ready_out_reg,
    sig_inhibit_rdy_n_reg,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_m_valid_out_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_push_to_wsc_reg_0,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_mstr2data_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_dqual_reg_empty_reg_0,
    out,
    sig_data2addr_stop_req,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ,
    \sig_addr_posted_cntr_reg[2]_1 ,
    sig_halt_reg_dly3,
    sig_wr_fifo,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ,
    sig_ibtt2wdc_tlast,
    sig_next_calc_error_reg_reg_0,
    E,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_0 );
  output FIFO_Full_reg;
  output sig_next_calc_error_reg;
  output sig_dqual_reg_full;
  output sig_init_done;
  output sig_data2wsc_valid;
  output [16:0]in;
  output lsig_eop_reg;
  output lsig_end_of_cmd_reg;
  output sig_set_push2wsc;
  output \sig_dbeat_cntr_reg[7]_0 ;
  output [0:0]Q;
  output sig_inhibit_rdy_n;
  output sig_s_ready_out_reg;
  output sig_inhibit_rdy_n_reg;
  output \sig_addr_posted_cntr_reg[2]_0 ;
  output sig_m_valid_out_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_push_to_wsc_reg_0;
  input \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input sig_mstr2data_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_dqual_reg_empty_reg_0;
  input out;
  input sig_data2addr_stop_req;
  input \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  input \sig_addr_posted_cntr_reg[2]_1 ;
  input sig_halt_reg_dly3;
  input sig_wr_fifo;
  input [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ;
  input sig_ibtt2wdc_tlast;
  input [8:0]sig_next_calc_error_reg_reg_0;
  input [0:0]E;
  input [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_0 ;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[2]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[5]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[5]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[5]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[5]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[9]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[9]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[9]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[9]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [0:0]Q;
  wire [16:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]p_1_in;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire \sig_addr_posted_cntr_reg[2]_1 ;
  wire [26:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[4]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_m_valid_out_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_1_n_0;
  wire [8:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_set_push2wsc;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [3:1]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_1_in[5:0]),
        .E(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2] (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[4]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[5] (sig_dbeat_cntr[5:0]),
        .\sig_dbeat_cntr_reg[5]_0 (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_next_calc_error_reg),
        .sig_dqual_reg_empty_reg_1(out),
        .sig_dqual_reg_empty_reg_2(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_5_n_0),
        .sig_last_dbeat_reg_0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_n_0),
        .sig_last_dbeat_reg_2(sig_last_dbeat_i_2_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2(\sig_addr_posted_cntr_reg[2]_1 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_2 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[13]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[12]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[11]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[10]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[15]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[14]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2F0FD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[2]_i_1 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[2]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_3 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[5]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_4 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[4]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_5 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[3]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2F0FD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_6 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[2]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[9]_i_2 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[9]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[9]_i_3 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[8]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[9]_i_4 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[7]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[9]_i_5 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(in[6]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_7 ),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_6 ),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_5 ),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_4 ),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[13]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED [3:1],\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_O_UNCONNECTED [3:2],\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 }),
        .S({1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr[2]_i_1_n_0 ),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_6 ),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_5 ),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_4 ),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_0 }),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_6 ,\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[5]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[5]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[5]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[5]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[9]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[9]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[9]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[9]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hFDDD2000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(sig_ibtt2wdc_tlast),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg_0 ),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF80F0FE0)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(\sig_addr_posted_cntr_reg[2]_1 ),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFD22BB40)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_1 ),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hF2F0F0B0)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_1 ),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_data2wsc_calc_err_i_1
       (.I0(in[0]),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_wr_fifo),
        .I4(sig_set_push2wsc),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(in[1]),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_wr_fifo),
        .I4(sig_set_push2wsc),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .Q(in[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .O(\sig_dbeat_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_push_dqual_reg),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFF544444444444)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I1(sig_dqual_reg_empty),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_next_sequential_reg),
        .I4(\sig_dbeat_cntr_reg[7]_0 ),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(\sig_dbeat_cntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h54550100)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_push_dqual_reg),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[5]),
        .I3(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I4(sig_dbeat_cntr[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_dqual_reg_empty_reg_0),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_next_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    sig_last_dbeat_i_2
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_last_dbeat_i_4_n_0),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(sig_last_dbeat_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .O(sig_last_dbeat_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    sig_last_dbeat_i_5
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_sequential_reg),
        .O(sig_last_dbeat_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[7]),
        .I5(\sig_dbeat_cntr[4]_i_2_n_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_reg_out_i_3
       (.I0(\sig_dbeat_cntr[4]_i_2_n_0 ),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h00FD)) 
    sig_m_valid_dup_i_2
       (.I0(out),
        .I1(sig_next_calc_error_reg),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .I3(sig_data2addr_stop_req),
        .O(sig_s_ready_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFAB)) 
    sig_m_valid_dup_i_2__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_data2addr_stop_req),
        .I3(sig_next_calc_error_reg),
        .O(sig_m_valid_out_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(\sig_dbeat_cntr_reg[7]_0 ),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(sig_set_push2wsc));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_to_wsc_reg_0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VERT_FLIP = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) 
(* C_FAMILY = "zynq" *) (* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
(* C_INCLUDE_MM2S = "0" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "0" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "0" *) 
(* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
(* C_MM2S_LINEBUFFER_THRESH = "4" *) (* C_MM2S_MAX_BURST_LENGTH = "8" *) (* C_MM2S_SOF_ENABLE = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "64" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "2" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "1" *) (* C_S2MM_GENLOCK_MODE = "2" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
(* C_S2MM_GENLOCK_REPEAT_EN = "1" *) (* C_S2MM_LINEBUFFER_DEPTH = "4096" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
(* C_S2MM_MAX_BURST_LENGTH = "32" *) (* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
(* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) 
(* C_USE_S2MM_FSYNC = "2" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
(* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [63:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire AXI_LITE_REG_INTERFACE_I_n_100;
  wire AXI_LITE_REG_INTERFACE_I_n_101;
  wire AXI_LITE_REG_INTERFACE_I_n_102;
  wire AXI_LITE_REG_INTERFACE_I_n_103;
  wire AXI_LITE_REG_INTERFACE_I_n_104;
  wire AXI_LITE_REG_INTERFACE_I_n_105;
  wire AXI_LITE_REG_INTERFACE_I_n_106;
  wire AXI_LITE_REG_INTERFACE_I_n_107;
  wire AXI_LITE_REG_INTERFACE_I_n_108;
  wire AXI_LITE_REG_INTERFACE_I_n_109;
  wire AXI_LITE_REG_INTERFACE_I_n_110;
  wire AXI_LITE_REG_INTERFACE_I_n_111;
  wire AXI_LITE_REG_INTERFACE_I_n_112;
  wire AXI_LITE_REG_INTERFACE_I_n_113;
  wire AXI_LITE_REG_INTERFACE_I_n_114;
  wire AXI_LITE_REG_INTERFACE_I_n_115;
  wire AXI_LITE_REG_INTERFACE_I_n_116;
  wire AXI_LITE_REG_INTERFACE_I_n_117;
  wire AXI_LITE_REG_INTERFACE_I_n_118;
  wire AXI_LITE_REG_INTERFACE_I_n_119;
  wire AXI_LITE_REG_INTERFACE_I_n_120;
  wire AXI_LITE_REG_INTERFACE_I_n_81;
  wire AXI_LITE_REG_INTERFACE_I_n_82;
  wire AXI_LITE_REG_INTERFACE_I_n_83;
  wire AXI_LITE_REG_INTERFACE_I_n_84;
  wire AXI_LITE_REG_INTERFACE_I_n_85;
  wire AXI_LITE_REG_INTERFACE_I_n_86;
  wire AXI_LITE_REG_INTERFACE_I_n_87;
  wire AXI_LITE_REG_INTERFACE_I_n_88;
  wire AXI_LITE_REG_INTERFACE_I_n_89;
  wire AXI_LITE_REG_INTERFACE_I_n_90;
  wire AXI_LITE_REG_INTERFACE_I_n_91;
  wire AXI_LITE_REG_INTERFACE_I_n_92;
  wire AXI_LITE_REG_INTERFACE_I_n_93;
  wire AXI_LITE_REG_INTERFACE_I_n_94;
  wire AXI_LITE_REG_INTERFACE_I_n_95;
  wire AXI_LITE_REG_INTERFACE_I_n_96;
  wire AXI_LITE_REG_INTERFACE_I_n_97;
  wire AXI_LITE_REG_INTERFACE_I_n_98;
  wire AXI_LITE_REG_INTERFACE_I_n_99;
  wire \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_7_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_5_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_5_n_2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_5_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_11 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_12 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_13 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_6 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_33 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_34 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_36 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_37 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_50 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_52 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_53 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_54 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_55 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_2 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_35 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_52 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_53 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_184 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_214 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_215 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_216 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_217 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_218 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_219 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_67 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_88 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_95 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_96 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_97 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_98 ;
  wire I_AXI_DMA_INTRPT_n_13;
  wire I_AXI_DMA_INTRPT_n_22;
  wire I_AXI_DMA_INTRPT_n_23;
  wire I_AXI_DMA_INTRPT_n_24;
  wire I_AXI_DMA_INTRPT_n_25;
  wire I_AXI_DMA_INTRPT_n_4;
  wire \I_CMDSTS/decerr_i ;
  wire \I_CMDSTS/interr_i ;
  wire \I_CMDSTS/of_err2 ;
  wire \I_CMDSTS/ovrflo_err0 ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0 ;
  wire \I_CMDSTS/slverr_i ;
  wire \I_CMDSTS/uf_err1 ;
  wire \I_CMDSTS/undrflo_err0 ;
  wire \I_DMA_REGISTER/irqdelay_wren_i0 ;
  wire \I_DMA_REGISTER/irqthresh_wren_i0 ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire I_PRMRY_DATAMOVER_n_22;
  wire I_PRMRY_DATAMOVER_n_28;
  wire I_PRMRY_DATAMOVER_n_30;
  wire I_PRMRY_DATAMOVER_n_31;
  wire I_RST_MODULE_n_13;
  wire I_RST_MODULE_n_16;
  wire I_RST_MODULE_n_17;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_8;
  wire I_RST_MODULE_n_9;
  wire \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ;
  wire \I_SM/cmnds_queued0 ;
  wire \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \I_SM/fsize_mismatch_err_s1 ;
  wire \I_SM/fsize_mismatch_err_s10 ;
  wire \I_STS_MNGR/datamover_idle ;
  wire axi_resetn;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire [15:15]crnt_hsize;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire dm2linebuf_s2mm_tready;
  wire dma_err;
  wire [3:0]dma_irq_mask_i;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire fifo_empty_i;
  wire fifo_full_i;
  wire fifo_rden;
  wire frame_sync_out0;
  wire [31:0]linebuf2dm_s2mm_tdata;
  wire linebuf2dm_s2mm_tlast;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [5:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire [22:10]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire [12:1]minusOp;
  wire p_13_in;
  wire [12:0]p_1_in;
  wire [6:0]p_2_in;
  wire prmtr_update_complete;
  wire repeat_frame;
  wire [4:1]repeat_frame_nmbr;
  wire run_stop_reg;
  wire [7:2]s2mm_axi2ip_rdaddr;
  wire [44:10]s2mm_axi2ip_wrce;
  wire [31:0]s2mm_axi2ip_wrdata;
  wire s2mm_axis_resetn;
  wire s2mm_cdc2dmac_fsync;
  wire [4:0]s2mm_chnl_current_frame;
  wire [12:0]s2mm_crnt_vsize;
  wire s2mm_dly_irq_set;
  wire s2mm_dm_prmry_resetn;
  wire s2mm_dmac2cdc_fsync_out;
  wire [31:0]s2mm_dmacr;
  wire [8:0]s2mm_dmasr;
  wire s2mm_dmasr_halted_s;
  wire [5:0]s2mm_frame_ptr_in;
  wire [5:0]s2mm_frame_ptr_out;
  wire [4:0]s2mm_frmstr_err_addr;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_core;
  wire s2mm_fsync_out_i;
  wire s2mm_fsync_out_m_i;
  wire [4:0]s2mm_genlock_pair_frame;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  wire [4:0]s2mm_ip2axi_frame_ptr_ref;
  wire [4:0]s2mm_ip2axi_frame_store;
  wire s2mm_ip2axi_introut;
  wire [31:0]s2mm_ip2axi_rddata;
  wire [7:0]s2mm_irqdelay_status;
  wire [7:0]s2mm_irqthresh_status;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire [1:0]s2mm_m_frame_ptr_out;
  wire s2mm_packet_sof;
  wire s2mm_prmry_resetn;
  wire s2mm_prmtr_updt_complete;
  wire [15:0]s2mm_reg_module_hsize;
  wire [15:0]s2mm_reg_module_stride;
  wire [31:0]\s2mm_reg_module_strt_addr[0] ;
  wire [31:0]\s2mm_reg_module_strt_addr[1] ;
  wire [12:0]s2mm_reg_module_vsize;
  wire [1:0]s2mm_s_frame_ptr_in;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire s2mm_tuser_to_fsync_out;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire [63:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tdata_signal;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tlast_i;
  wire s_axis_s2mm_tready;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tuser_signal;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_signal;
  wire sig_reset_reg;
  wire sig_s_h_halt_reg;
  wire stop_i;
  wire strm_all_lines_rcvd_no_dwidth;
  wire strm_not_finished_no_dwidth;
  wire valid_frame_sync_d2;
  wire [12:0]vsize_counter_no_dwidth;
  wire [3:3]\NLW_GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_5_CO_UNCONNECTED ;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_araddr[31] = \<const0> ;
  assign m_axi_mm2s_araddr[30] = \<const0> ;
  assign m_axi_mm2s_araddr[29] = \<const0> ;
  assign m_axi_mm2s_araddr[28] = \<const0> ;
  assign m_axi_mm2s_araddr[27] = \<const0> ;
  assign m_axi_mm2s_araddr[26] = \<const0> ;
  assign m_axi_mm2s_araddr[25] = \<const0> ;
  assign m_axi_mm2s_araddr[24] = \<const0> ;
  assign m_axi_mm2s_araddr[23] = \<const0> ;
  assign m_axi_mm2s_araddr[22] = \<const0> ;
  assign m_axi_mm2s_araddr[21] = \<const0> ;
  assign m_axi_mm2s_araddr[20] = \<const0> ;
  assign m_axi_mm2s_araddr[19] = \<const0> ;
  assign m_axi_mm2s_araddr[18] = \<const0> ;
  assign m_axi_mm2s_araddr[17] = \<const0> ;
  assign m_axi_mm2s_araddr[16] = \<const0> ;
  assign m_axi_mm2s_araddr[15] = \<const0> ;
  assign m_axi_mm2s_araddr[14] = \<const0> ;
  assign m_axi_mm2s_araddr[13] = \<const0> ;
  assign m_axi_mm2s_araddr[12] = \<const0> ;
  assign m_axi_mm2s_araddr[11] = \<const0> ;
  assign m_axi_mm2s_araddr[10] = \<const0> ;
  assign m_axi_mm2s_araddr[9] = \<const0> ;
  assign m_axi_mm2s_araddr[8] = \<const0> ;
  assign m_axi_mm2s_araddr[7] = \<const0> ;
  assign m_axi_mm2s_araddr[6] = \<const0> ;
  assign m_axi_mm2s_araddr[5] = \<const0> ;
  assign m_axi_mm2s_araddr[4] = \<const0> ;
  assign m_axi_mm2s_araddr[3] = \<const0> ;
  assign m_axi_mm2s_araddr[2] = \<const0> ;
  assign m_axi_mm2s_araddr[1] = \<const0> ;
  assign m_axi_mm2s_araddr[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \<const0> ;
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2] = \<const0> ;
  assign m_axi_mm2s_arlen[1] = \<const0> ;
  assign m_axi_mm2s_arlen[0] = \<const0> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \<const0> ;
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_arvalid = \<const0> ;
  assign m_axi_mm2s_rready = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5:0] = \^m_axi_s2mm_awlen [5:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const0> ;
  assign m_axi_s2mm_wstrb[2] = \<const0> ;
  assign m_axi_s2mm_wstrb[1] = \<const0> ;
  assign m_axi_s2mm_wstrb[0] = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign m_axis_mm2s_tdata[31] = \<const0> ;
  assign m_axis_mm2s_tdata[30] = \<const0> ;
  assign m_axis_mm2s_tdata[29] = \<const0> ;
  assign m_axis_mm2s_tdata[28] = \<const0> ;
  assign m_axis_mm2s_tdata[27] = \<const0> ;
  assign m_axis_mm2s_tdata[26] = \<const0> ;
  assign m_axis_mm2s_tdata[25] = \<const0> ;
  assign m_axis_mm2s_tdata[24] = \<const0> ;
  assign m_axis_mm2s_tdata[23] = \<const0> ;
  assign m_axis_mm2s_tdata[22] = \<const0> ;
  assign m_axis_mm2s_tdata[21] = \<const0> ;
  assign m_axis_mm2s_tdata[20] = \<const0> ;
  assign m_axis_mm2s_tdata[19] = \<const0> ;
  assign m_axis_mm2s_tdata[18] = \<const0> ;
  assign m_axis_mm2s_tdata[17] = \<const0> ;
  assign m_axis_mm2s_tdata[16] = \<const0> ;
  assign m_axis_mm2s_tdata[15] = \<const0> ;
  assign m_axis_mm2s_tdata[14] = \<const0> ;
  assign m_axis_mm2s_tdata[13] = \<const0> ;
  assign m_axis_mm2s_tdata[12] = \<const0> ;
  assign m_axis_mm2s_tdata[11] = \<const0> ;
  assign m_axis_mm2s_tdata[10] = \<const0> ;
  assign m_axis_mm2s_tdata[9] = \<const0> ;
  assign m_axis_mm2s_tdata[8] = \<const0> ;
  assign m_axis_mm2s_tdata[7] = \<const0> ;
  assign m_axis_mm2s_tdata[6] = \<const0> ;
  assign m_axis_mm2s_tdata[5] = \<const0> ;
  assign m_axis_mm2s_tdata[4] = \<const0> ;
  assign m_axis_mm2s_tdata[3] = \<const0> ;
  assign m_axis_mm2s_tdata[2] = \<const0> ;
  assign m_axis_mm2s_tdata[1] = \<const0> ;
  assign m_axis_mm2s_tdata[0] = \<const0> ;
  assign m_axis_mm2s_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_tlast = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign m_axis_mm2s_tvalid = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_frame_ptr_out[5] = \<const0> ;
  assign mm2s_frame_ptr_out[4] = \<const0> ;
  assign mm2s_frame_ptr_out[3] = \<const0> ;
  assign mm2s_frame_ptr_out[2] = \<const0> ;
  assign mm2s_frame_ptr_out[1] = \<const0> ;
  assign mm2s_frame_ptr_out[0] = \<const0> ;
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_introut = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const0> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const0> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(s2mm_axi2ip_wrdata),
        .E(AXI_LITE_REG_INTERFACE_I_n_109),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (s2mm_prmry_resetn),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (AXI_LITE_REG_INTERFACE_I_n_111),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_107),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] (AXI_LITE_REG_INTERFACE_I_n_106),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] (AXI_LITE_REG_INTERFACE_I_n_105),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_110),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 (AXI_LITE_REG_INTERFACE_I_n_112),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 (AXI_LITE_REG_INTERFACE_I_n_113),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (AXI_LITE_REG_INTERFACE_I_n_117),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_118),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_119),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (AXI_LITE_REG_INTERFACE_I_n_120),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_114),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_115),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (AXI_LITE_REG_INTERFACE_I_n_116),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_184 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_88 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89 }),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] (s2mm_reg_module_stride[15:13]),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ({s2mm_reg_module_hsize[15:13],s2mm_reg_module_hsize[0]}),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_218 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] (s2mm_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_217 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ({\s2mm_reg_module_strt_addr[1] [31:13],\s2mm_reg_module_strt_addr[1] [3:1]}),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ({\s2mm_reg_module_strt_addr[0] [31:13],\s2mm_reg_module_strt_addr[0] [0]}),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 (s2mm_irqdelay_status),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 (s2mm_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_216 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 (dma_irq_mask_i),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_214 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_215 ),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 (s2mm_chnl_current_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 (s2mm_genlock_pair_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 (s2mm_ip2axi_frame_store),
        .Q(s2mm_ip2axi_frame_ptr_ref),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .dly_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65 ),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_36 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_81,AXI_LITE_REG_INTERFACE_I_n_82,AXI_LITE_REG_INTERFACE_I_n_83,AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104}),
        .ioc_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_67 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({s2mm_axi2ip_rdaddr[7],s2mm_axi2ip_rdaddr[4:2]}),
        .prmry_reset2(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_resetn_i_reg(AXI_LITE_REG_INTERFACE_I_n_108),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[44],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_dmacr({s2mm_dmacr[31:15],s2mm_dmacr[3],s2mm_dmacr[1:0]}),
        .s2mm_dmasr({s2mm_dmasr[8:7],s2mm_dmasr[0]}),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_introut(s2mm_introut),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .s2mm_lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3 \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I 
       (.SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmasr(s2mm_dmasr[0]),
        .s2mm_dmasr_halted_s(s2mm_dmasr_halted_s),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1 \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0 ),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_axis_resetn),
        .s2mm_dmasr_halted_s(s2mm_dmasr_halted_s),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_0 \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I 
       (.SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0 ),
        .Q(d_tready_before_fsync_clr_flag1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(I_RST_MODULE_n_16),
        .Q(d_tready_before_fsync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_50 ),
        .Q(s2mm_fsize_less_err_flag_10),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_13 ),
        .Q(d_tready_sof_late),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_11 ),
        .Q(s2mm_tuser_to_fsync_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_13_in),
        .Q(s_axis_s2mm_tuser_d1),
        .R(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(strm_not_finished_no_dwidth),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_52 ),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0 ),
        .S(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10 
       (.I0(vsize_counter_no_dwidth[11]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11 
       (.I0(vsize_counter_no_dwidth[10]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12 
       (.I0(vsize_counter_no_dwidth[9]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4 
       (.I0(vsize_counter_no_dwidth[9]),
        .I1(vsize_counter_no_dwidth[10]),
        .I2(vsize_counter_no_dwidth[12]),
        .I3(vsize_counter_no_dwidth[11]),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_7_n_0 ),
        .I5(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8_n_0 ),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_7 
       (.I0(vsize_counter_no_dwidth[3]),
        .I1(vsize_counter_no_dwidth[2]),
        .I2(vsize_counter_no_dwidth[5]),
        .I3(vsize_counter_no_dwidth[1]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8 
       (.I0(vsize_counter_no_dwidth[8]),
        .I1(vsize_counter_no_dwidth[7]),
        .I2(vsize_counter_no_dwidth[6]),
        .I3(vsize_counter_no_dwidth[4]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9 
       (.I0(vsize_counter_no_dwidth[12]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3 
       (.I0(vsize_counter_no_dwidth[4]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4 
       (.I0(vsize_counter_no_dwidth[3]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5 
       (.I0(vsize_counter_no_dwidth[2]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6 
       (.I0(vsize_counter_no_dwidth[1]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3 
       (.I0(vsize_counter_no_dwidth[8]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4 
       (.I0(vsize_counter_no_dwidth[7]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5 
       (.I0(vsize_counter_no_dwidth[6]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6 
       (.I0(vsize_counter_no_dwidth[5]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[0]),
        .Q(vsize_counter_no_dwidth[0]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[10]),
        .Q(vsize_counter_no_dwidth[10]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[11]),
        .Q(vsize_counter_no_dwidth[11]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[12]),
        .Q(vsize_counter_no_dwidth[12]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_5 
       (.CI(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_5_CO_UNCONNECTED [3],\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_5_n_1 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_5_n_2 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter_no_dwidth[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[1]),
        .Q(vsize_counter_no_dwidth[1]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[2]),
        .Q(vsize_counter_no_dwidth[2]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[3]),
        .Q(vsize_counter_no_dwidth[3]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[4]),
        .Q(vsize_counter_no_dwidth[4]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_1 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_2 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_3 }),
        .CYINIT(vsize_counter_no_dwidth[0]),
        .DI(vsize_counter_no_dwidth[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[5]),
        .Q(vsize_counter_no_dwidth[5]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[6]),
        .Q(vsize_counter_no_dwidth[6]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[7]),
        .Q(vsize_counter_no_dwidth[7]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[8]),
        .Q(vsize_counter_no_dwidth[8]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2 
       (.CI(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_0 ),
        .CO({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_1 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_2 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter_no_dwidth[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[9]),
        .Q(vsize_counter_no_dwidth[9]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF 
       (.E(strm_all_lines_rcvd_no_dwidth),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_12 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_6 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_11 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 (s2mm_axis_resetn),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_13 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_35 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0 ),
        .Q(vsize_counter_no_dwidth[0]),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .d_tready_sof_late(d_tready_sof_late),
        .full(fifo_full_i),
        .out(s_axis_s2mm_tvalid_signal),
        .p_13_in(p_13_in),
        .rst(sig_reset_reg),
        .run_stop_reg(run_stop_reg),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tlast_i(s_axis_s2mm_tlast_i),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .s_axis_s2mm_tuser_signal(s_axis_s2mm_tuser_signal),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .\sig_data_reg_out_reg[31]_0 (s_axis_s2mm_tdata_signal),
        .sig_s_ready_dup_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_53 ),
        .\sig_user_reg_out_reg[0]_0 (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR 
       (.CO(\I_CMDSTS/uf_err1 ),
        .D(s2mm_axi2ip_wrdata[4]),
        .\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] (s2mm_m_frame_ptr_out),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 (s2mm_ip2axi_frame_ptr_ref[0]),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 (s2mm_frmstr_err_addr),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_1 ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_95 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_96 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_97 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_98 }),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (s2mm_chnl_current_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 (s2mm_genlock_pair_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 (repeat_frame_nmbr),
        .E(I_PRMRY_DATAMOVER_n_22),
        .\FSM_sequential_dmacntrl_cs_reg[0] (I_RST_MODULE_n_9),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_50 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_33 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_52 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_34 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_55 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 (s2mm_axis_resetn),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\s2mm_reg_module_strt_addr[1] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (I_PRMRY_DATAMOVER_n_30),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (m_axis_s2mm_sts_tdata),
        .Q(s2mm_crnt_vsize),
        .S(I_PRMRY_DATAMOVER_n_31),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .cmnd_wr(cmnd_wr),
        .\cmnds_queued_reg[0] (\I_SM/cmnds_queued0 ),
        .\cmnds_queued_reg[7] (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .\cmnds_queued_reg[7]_0 (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_28),
        .decerr_i(\I_CMDSTS/decerr_i ),
        .decerr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_54 ),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .dma_err(dma_err),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .\frame_ptr_out_reg[1] (s2mm_s_frame_ptr_in),
        .frame_sync_out0(frame_sync_out0),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .fsize_mismatch_err_s10(\I_SM/fsize_mismatch_err_s10 ),
        .halt_reset(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .halted_set_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_37 ),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (\I_CMDSTS/of_err2 ),
        .\hsize_vid_reg[15]_1 (s2mm_reg_module_hsize),
        .interr_i(\I_CMDSTS/interr_i ),
        .interr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_36 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .out(s2mm_prmry_resetn),
        .ovrflo_err0(\I_CMDSTS/ovrflo_err0 ),
        .prmtr_update_complete(prmtr_update_complete),
        .repeat_frame(repeat_frame),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[13]),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr({s2mm_dmacr[15],s2mm_dmacr[3],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr[0]),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .s2mm_lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .s_axis_cmd_tvalid_reg(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_soft_reset_i0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .slverr_i(\I_CMDSTS/slverr_i ),
        .slverr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_53 ),
        .stop_i(stop_i),
        .\stride_vid_reg[15] (s2mm_reg_module_stride),
        .undrflo_err0(\I_CMDSTS/undrflo_err0 ),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\vsize_vid_reg[12] (s2mm_reg_module_vsize));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I 
       (.\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_2 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 (I_AXI_DMA_INTRPT_n_23),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .frame_sync_out0(frame_sync_out0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I 
       (.D(p_1_in),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_12 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_33 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_35 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_53 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_52 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 (vsize_counter_no_dwidth[0]),
        .Q(s2mm_crnt_vsize),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .din({s_axis_s2mm_tlast_i,s_axis_s2mm_tdata_signal}),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tdata}),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .empty(fifo_empty_i),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .fsize_mismatch_err_s10(\I_SM/fsize_mismatch_err_s10 ),
        .full(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .minusOp(minusOp),
        .out(dm2linebuf_s2mm_tready),
        .p_in_d1_cdc_from(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored ),
        .rd_en(fifo_rden),
        .rst(sig_reset_reg),
        .run_stop_reg(run_stop_reg),
        .s2mm_dmacr({s2mm_dmacr[6:5],s2mm_dmacr[0]}),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .s_axis_s2mm_tuser_signal(s_axis_s2mm_tuser_signal),
        .s_valid_reg(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ),
        .s_valid_reg_0(s2mm_axis_resetn),
        .s_valid_reg_1(s_axis_s2mm_tvalid_signal),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .sig_s_ready_dup_reg(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I 
       (.CO(\I_CMDSTS/uf_err1 ),
        .D(s2mm_axi2ip_wrdata),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] (dma_irq_mask_i),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (s2mm_reg_module_stride),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (AXI_LITE_REG_INTERFACE_I_n_111),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] (repeat_frame_nmbr),
        .E(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_219 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ({s2mm_dmacr[31:15],s2mm_dmacr[6:3],s2mm_dmacr[1:0]}),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (AXI_LITE_REG_INTERFACE_I_n_108),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ({p_2_in[6:4],p_2_in[1:0]}),
        .\GEN_FOR_FLUSH.fsize_err_reg (AXI_LITE_REG_INTERFACE_I_n_115),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (AXI_LITE_REG_INTERFACE_I_n_117),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (I_RST_MODULE_n_13),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_2 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ({s2mm_irqdelay_status[6:5],s2mm_irqdelay_status[2],s2mm_irqdelay_status[0]}),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 (I_AXI_DMA_INTRPT_n_4),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] (I_AXI_DMA_INTRPT_n_25),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] (I_AXI_DMA_INTRPT_n_24),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] ({s2mm_irqthresh_status[6:4],s2mm_irqthresh_status[1:0]}),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 (I_AXI_DMA_INTRPT_n_22),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 (I_AXI_DMA_INTRPT_n_13),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] (AXI_LITE_REG_INTERFACE_I_n_106),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] (AXI_LITE_REG_INTERFACE_I_n_105),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ({s2mm_axi2ip_rdaddr[7],s2mm_axi2ip_rdaddr[4:2]}),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 (AXI_LITE_REG_INTERFACE_I_n_107),
        .\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_88 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89 }),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_218 ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_217 ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 (AXI_LITE_REG_INTERFACE_I_n_112),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_216 ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_215 ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31] (\s2mm_reg_module_strt_addr[1] ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_214 ),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_55 ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] (s2mm_ip2axi_frame_store),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (s2mm_frmstr_err_addr),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_dly_fast_cnt0(ch2_dly_fast_cnt0),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .dly_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65 ),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_119),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_54 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .dma_interr_reg_0(AXI_LITE_REG_INTERFACE_I_n_114),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_53 ),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_8),
        .err_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66 ),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halted_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ),
        .halted_reg_0(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .halted_reg_1(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_37 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_81,AXI_LITE_REG_INTERFACE_I_n_82,AXI_LITE_REG_INTERFACE_I_n_83,AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104}),
        .introut_reg(s2mm_prmry_resetn),
        .ioc_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_118),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_err_reg(AXI_LITE_REG_INTERFACE_I_n_116),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_67 ),
        .lsize_more_err_reg_0(AXI_LITE_REG_INTERFACE_I_n_120),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_ip2axi_rddata),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(AXI_LITE_REG_INTERFACE_I_n_113),
        .\ptr_ref_i_reg[4]_0 ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_95 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_96 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_97 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_98 }),
        .\ptr_ref_i_reg[4]_1 (s2mm_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[15] (s2mm_reg_module_hsize),
        .\reg_module_hsize_reg[15]_0 (AXI_LITE_REG_INTERFACE_I_n_110),
        .\reg_module_vsize_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_184 ),
        .\reg_module_vsize_reg[12] (s2mm_reg_module_vsize),
        .\reg_module_vsize_reg[12]_0 (AXI_LITE_REG_INTERFACE_I_n_109),
        .repeat_frame(repeat_frame),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_18),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[44],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_dmasr({s2mm_dmasr[8:7],s2mm_dmasr[0]}),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_halt(s2mm_halt),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .stop_i(stop_i),
        .undrflo_err0(\I_CMDSTS/undrflo_err0 ),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen \GEN_SPRT_FOR_S2MM.S2MM_SOF_I 
       (.out(s2mm_axis_resetn),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_valid_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_35 ),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I 
       (.\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]_0 (s2mm_m_frame_ptr_out),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_35 ),
        .Q(s2mm_s_frame_ptr_in),
        .SR(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .p_in_d1_cdc_from_1(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored ),
        .prmry_in_xored_0(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_frame_ptr_in(s2mm_frame_ptr_in),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tlast_i(s_axis_s2mm_tlast_i),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .strm_not_finished_no_dwidth(strm_not_finished_no_dwidth));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.D({p_2_in[6:4],p_2_in[1:0]}),
        .E(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_34 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_219 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]_0 (I_AXI_DMA_INTRPT_n_4),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 ({s2mm_dmacr[31:30],s2mm_dmacr[28:23],s2mm_dmacr[19:18],s2mm_dmacr[4]}),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 (I_AXI_DMA_INTRPT_n_23),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_52 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 (I_AXI_DMA_INTRPT_n_25),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 (\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]_0 (I_AXI_DMA_INTRPT_n_24),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_0 (I_AXI_DMA_INTRPT_n_13),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_1 (I_AXI_DMA_INTRPT_n_22),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 (s2mm_irqthresh_status),
        .Q(s2mm_irqdelay_status),
        .SR(ch2_dly_fast_cnt0),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .out(s2mm_prmry_resetn),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover I_PRMRY_DATAMOVER
       (.E(I_PRMRY_DATAMOVER_n_22),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] (m_axis_s2mm_sts_tdata),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\I_CMDSTS/of_err2 ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (crnt_hsize),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .S(I_PRMRY_DATAMOVER_n_31),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(s2mm_dmacr[0]),
        .decerr_i(\I_CMDSTS/decerr_i ),
        .dma_err(dma_err),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tdata}),
        .empty(fifo_empty_i),
        .\hsize_vid_reg[15] (I_PRMRY_DATAMOVER_n_30),
        .in({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .interr_i(\I_CMDSTS/interr_i ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(dm2linebuf_s2mm_tready),
        .ovrflo_err0(\I_CMDSTS/ovrflo_err0 ),
        .rd_en(fifo_rden),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(s2mm_dm_prmry_resetn),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_28),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_17),
        .slverr_i(\I_CMDSTS/slverr_i ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module I_RST_MODULE
       (.D(s2mm_axi2ip_wrdata[2]),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (s2mm_axis_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (s2mm_dm_prmry_resetn),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (I_RST_MODULE_n_16),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .axi_resetn(axi_resetn),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_8),
        .err_i_reg(\I_SM/cmnds_queued0 ),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halt_i_reg(I_RST_MODULE_n_9),
        .halt_i_reg_0(I_RST_MODULE_n_17),
        .halt_i_reg_1(s2mm_dmacr[0]),
        .halt_reset(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_prmry_resetn),
        .prmry_in(s_axi_lite_resetn),
        .prmry_reset2(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_resetn_i_reg(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/scndry_reset2 ),
        .prmry_resetn_i_reg_0(I_RST_MODULE_n_13),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_18),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[12]),
        .s2mm_dmasr(s2mm_dmasr[0]),
        .s2mm_dmasr_halted_s(s2mm_dmasr_halted_s),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_afifo_builtin
   (dout,
    full,
    empty,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    D,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ,
    rst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    s2mm_fsync_out_m_i,
    out,
    Q,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ,
    s2mm_fsync_out_i,
    minusOp,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_0 ,
    sig_s_ready_dup_reg,
    s_valid_reg,
    dm_halt_reg,
    s_valid_reg_0,
    s_valid_reg_1);
  output [32:0]dout;
  output full;
  output empty;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output sig_s_ready_out_reg;
  output sig_s_ready_out_reg_0;
  output [11:0]D;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  input rst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;
  input [32:0]din;
  input rd_en;
  input s2mm_fsync_out_m_i;
  input out;
  input [1:0]Q;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ;
  input [11:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ;
  input s2mm_fsync_out_i;
  input [11:0]minusOp;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;
  input [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_0 ;
  input sig_s_ready_dup_reg;
  input s_valid_reg;
  input dm_halt_reg;
  input s_valid_reg_0;
  input s_valid_reg_1;

  wire [11:0]D;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;
  wire [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ;
  wire [11:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ;
  wire [1:0]Q;
  wire [32:0]din;
  wire dm_halt_reg;
  wire [32:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire [11:0]minusOp;
  wire out;
  wire rd_en;
  wire rst;
  wire s2mm_fsync_out_i;
  wire s2mm_fsync_out_m_i;
  wire s_axis_s2mm_aclk;
  wire s_valid_reg;
  wire s_valid_reg_0;
  wire s_valid_reg_1;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_valid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED;
  wire [11:0]NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED;
  wire [11:0]NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED;
  wire [11:0]NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2020200020202020)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4 
       (.I0(out),
        .I1(empty),
        .I2(dout[32]),
        .I3(Q[1]),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .I5(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .O(sig_s_ready_out_reg_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5 
       (.I0(out),
        .I1(empty),
        .I2(dout[32]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .I5(Q[0]),
        .O(sig_s_ready_out_reg));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1 
       (.I0(s2mm_fsync_out_m_i),
        .I1(sig_s_ready_out_reg),
        .I2(sig_s_ready_out_reg_0),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[10]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [9]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[9]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[11]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [10]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[10]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_3 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [11]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[11]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_0 ),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I3(din[32]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[1]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [0]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[0]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[2]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [1]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[1]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[3]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [2]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[2]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [3]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[3]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[5]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [4]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[4]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [5]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[5]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[7]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [6]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[6]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [7]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[7]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[9]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [8]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[8]),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .O(D[8]));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "12" *) 
  (* C_DEFAULT_VALUE = "" *) 
  (* C_DIN_WIDTH = "33" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "" *) 
  (* C_DOUT_WIDTH = "33" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "4kx9" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "10" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "3946" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "3936" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "12" *) 
  (* C_RD_DEPTH = "4096" *) 
  (* C_RD_FREQ = "10" *) 
  (* C_RD_PNTR_WIDTH = "12" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "12" *) 
  (* C_WR_DEPTH = "4096" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "12" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 fg_builtin_fifo_inst
       (.almost_empty(NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED[11:0]),
        .dbiterr(NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(m_axi_s2mm_aclk),
        .rd_data_count(NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED[11:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED),
        .valid(NLW_fg_builtin_fifo_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_axis_s2mm_aclk),
        .wr_data_count(NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED[11:0]),
        .wr_en(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    fg_builtin_fifo_inst_i_1
       (.I0(s_valid_reg),
        .I1(full),
        .I2(s2mm_fsync_out_i),
        .I3(dm_halt_reg),
        .I4(s_valid_reg_0),
        .I5(s_valid_reg_1),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ));
  LUT6 #(
    .INIT(64'h5555555155555555)) 
    sig_s_ready_dup_i_2__0
       (.I0(sig_s_ready_dup_reg),
        .I1(s_valid_reg),
        .I2(full),
        .I3(s2mm_fsync_out_i),
        .I4(dm_halt_reg),
        .I5(s_valid_reg_0),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if
   (m_axis_s2mm_sts_tready,
    interr_i_reg_0,
    s2mm_lsize_mismatch_err,
    s2mm_lsize_more_mismatch_err,
    s_axis_cmd_tvalid_reg_0,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg ,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    err_i_reg_0,
    out,
    m_axi_s2mm_aclk,
    SR,
    decerr_i,
    slverr_i,
    interr_i,
    undrflo_err0,
    ovrflo_err0,
    s_axis_cmd_tvalid_reg_1,
    E,
    s_axis_cmd_tvalid_reg_2,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ,
    flag_to_repeat_after_fsize_less_err,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_1 ,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_vsize_err,
    zero_hsize_err);
  output m_axis_s2mm_sts_tready;
  output interr_i_reg_0;
  output s2mm_lsize_mismatch_err;
  output s2mm_lsize_more_mismatch_err;
  output s_axis_cmd_tvalid_reg_0;
  output [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg ;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  output err_i_reg_0;
  input out;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input decerr_i;
  input slverr_i;
  input interr_i;
  input undrflo_err0;
  input ovrflo_err0;
  input [0:0]s_axis_cmd_tvalid_reg_1;
  input [0:0]E;
  input s_axis_cmd_tvalid_reg_2;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  input flag_to_repeat_after_fsize_less_err;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_1 ;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_vsize_err;
  input zero_hsize_err;

  wire [48:0]D;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_1 ;
  wire [0:0]E;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire [0:0]SR;
  wire decerr_i;
  wire decerr_i_reg_0;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire flag_to_repeat_after_fsize_less_err;
  wire interr_i;
  wire interr_i_reg_0;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_slverr_set;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire [0:0]s_axis_cmd_tvalid_reg_1;
  wire s_axis_cmd_tvalid_reg_2;
  wire slverr_i;
  wire slverr_i_reg_0;
  wire undrflo_err0;
  wire zero_hsize_err;
  wire zero_vsize_err;

  LUT5 #(
    .INIT(32'hE0E000E0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .I2(out),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_1 ),
        .I4(flag_to_repeat_after_fsize_less_err),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(s2mm_lsize_more_mismatch_err),
        .I3(s2mm_lsize_mismatch_err),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ovrflo_err0),
        .Q(s2mm_lsize_more_mismatch_err),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(undrflo_err0),
        .Q(s2mm_lsize_mismatch_err),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(s2mm_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(s2mm_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(decerr_i),
        .Q(s2mm_dma_decerr_set),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(s2mm_dma_slverr_set),
        .I1(s2mm_dma_decerr_set),
        .I2(interr_i_reg_0),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(err_i_reg_0),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(err_i_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(interr_i),
        .Q(interr_i_reg_0),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(s_axis_cmd_tvalid_reg_2),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slverr_i),
        .Q(s2mm_dma_slverr_set),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen
   (s2mm_dmac2cdc_fsync_out,
    mask_fsync_out_i,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ,
    SR,
    frame_sync_out0,
    m_axi_s2mm_aclk,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 ,
    s2mm_valid_video_prmtrs);
  output s2mm_dmac2cdc_fsync_out;
  output mask_fsync_out_i;
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  input [0:0]SR;
  input frame_sync_out0;
  input m_axi_s2mm_aclk;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 ;
  input s2mm_valid_video_prmtrs;

  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 ;
  wire [0:0]SR;
  wire frame_sync_out0;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_valid_video_prmtrs;

  FDRE \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(s2mm_dmac2cdc_fsync_out),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1 ),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 
       (.I0(mask_fsync_out_i),
        .I1(s2mm_valid_video_prmtrs),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr
   (s2mm_valid_frame_sync,
    D,
    \ptr_ref_i_reg[0] ,
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]_0 ,
    SR,
    m_axi_s2mm_aclk,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ,
    Q,
    num_fstore_minus1,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    s2mm_dmasr,
    out,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0] ,
    s2mm_dmacr,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_1 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_2 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_3 ,
    \frame_ptr_out_reg[1] );
  output s2mm_valid_frame_sync;
  output [0:0]D;
  output [0:0]\ptr_ref_i_reg[0] ;
  output [1:0]\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]_0 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ;
  input [1:0]Q;
  input [0:0]num_fstore_minus1;
  input \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  input [0:0]s2mm_dmasr;
  input out;
  input [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0] ;
  input [2:0]s2mm_dmacr;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 ;
  input [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_1 ;
  input [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_2 ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_3 ;
  input [1:0]\frame_ptr_out_reg[1] ;

  wire [0:0]D;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[1] ;
  wire [1:0]\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[0]_i_2_n_0 ;
  wire [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 ;
  wire [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_1 ;
  wire [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_2 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_3 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]binary_frame_ptr;
  wire data0;
  wire data1;
  wire [0:0]dm_binary_frame_ptr;
  wire dm_mstr_reverse_order_d1;
  wire [1:0]\frame_ptr_out_reg[1] ;
  wire grey_frame_ptr_out;
  wire m_axi_s2mm_aclk;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire [0:0]num_fstore_minus1;
  wire out;
  wire [0:0]\ptr_ref_i_reg[0] ;
  wire [0:0]raw_frame_ptr;
  wire [2:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_valid_frame_sync;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I 
       (.SR(SR),
        .data1(data1),
        .\frame_ptr_out_reg[0]_0 (\DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_0 ),
        .\frame_ptr_out_reg[1]_0 (\frame_ptr_out_reg[1] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0 ),
        .Q(binary_frame_ptr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[1] ),
        .Q(binary_frame_ptr[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h87)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[0]_inv_i_1 
       (.I0(num_fstore_minus1),
        .I1(mstr_reverse_order),
        .I2(Q[0]),
        .O(raw_frame_ptr));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_0 ),
        .Q(dm_binary_frame_ptr),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(data1),
        .Q(dm_mstr_reverse_order_d1),
        .S(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1 
       (.I0(binary_frame_ptr[0]),
        .I1(binary_frame_ptr[1]),
        .O(grey_frame_ptr_out));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1 
       (.I0(mstr_reverse_order_d2),
        .O(data0));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]_0 [0]),
        .R(SR));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(data0),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]_0 [1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(SR));
  LUT6 #(
    .INIT(64'hFFFFAA69FFFFFFFF)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(Q[0]),
        .I2(num_fstore_minus1),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .I4(s2mm_dmasr),
        .I5(out),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ),
        .Q(s2mm_valid_frame_sync),
        .R(SR));
  LUT4 #(
    .INIT(16'h6000)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1 
       (.I0(dm_mstr_reverse_order_d1),
        .I1(dm_binary_frame_ptr),
        .I2(num_fstore_minus1),
        .I3(out),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0 ),
        .Q(D),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACAAFFFF)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[0]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[0]_i_2_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0] ),
        .I2(s2mm_dmacr[0]),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 ),
        .O(\ptr_ref_i_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAA303F303F303F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[0]_i_2 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_1 ),
        .I1(D),
        .I2(s2mm_dmacr[1]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_2 ),
        .I4(s2mm_dmacr[2]),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_3 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[0]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux
   (\frame_ptr_out_reg[0]_0 ,
    data1,
    SR,
    \frame_ptr_out_reg[1]_0 ,
    m_axi_s2mm_aclk);
  output \frame_ptr_out_reg[0]_0 ;
  output data1;
  input [0:0]SR;
  input [1:0]\frame_ptr_out_reg[1]_0 ;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire data1;
  wire \frame_ptr_out_reg[0]_0 ;
  wire [1:0]\frame_ptr_out_reg[1]_0 ;
  wire \frame_ptr_out_reg_n_0_[0] ;
  wire \frame_ptr_out_reg_n_0_[1] ;
  wire m_axi_s2mm_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[0]_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[0] ),
        .O(\frame_ptr_out_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_mstr_reverse_order_d1_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[1] ),
        .O(data1));
  FDRE \frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[1]_0 [0]),
        .Q(\frame_ptr_out_reg_n_0_[0] ),
        .R(SR));
  FDRE \frame_ptr_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[1]_0 [1]),
        .Q(\frame_ptr_out_reg_n_0_[1] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt
   (s2mm_dly_irq_set,
    ch2_delay_cnt_en,
    ch2_irqthresh_decr_mask_sig,
    s2mm_ioc_irq_set,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]_0 ,
    Q,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ,
    SR,
    m_axi_s2mm_aclk,
    ch2_delay_count0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 ,
    s2mm_packet_sof,
    out,
    s2mm_tstvect_fsync,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_1 ,
    D,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]_0 ,
    s2mm_valid_frame_sync_cmb,
    mask_fsync_out_i,
    E,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 );
  output s2mm_dly_irq_set;
  output ch2_delay_cnt_en;
  output ch2_irqthresh_decr_mask_sig;
  output s2mm_ioc_irq_set;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]_0 ;
  output [7:0]Q;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_1 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]_0 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input ch2_delay_count0;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  input [10:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 ;
  input s2mm_packet_sof;
  input out;
  input s2mm_tstvect_fsync;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_1 ;
  input [4:0]D;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]_0 ;
  input s2mm_valid_frame_sync_cmb;
  input mask_fsync_out_i;
  input [0:0]E;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ;

  wire [4:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]_0 ;
  wire [10:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_1 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  wire [6:0]L;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr;
  wire ch2_irqthresh_decr_mask_sig;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire out;
  wire [7:2]p_2_in;
  wire [7:0]plusOp;
  wire s2mm_dly_irq_set;
  wire s2mm_ioc_irq_set;
  wire s2mm_packet_sof;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync_cmb;

  LUT6 #(
    .INIT(64'h5555C00000000000)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1 
       (.I0(s2mm_ioc_irq_set),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [0]),
        .I2(s2mm_valid_frame_sync_cmb),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_0 ),
        .I4(mask_fsync_out_i),
        .I5(out),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(Q[7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I2(Q[6]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF66F6FFFFFFFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(Q[4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [8]),
        .I2(Q[7]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [10]),
        .I4(s2mm_packet_sof),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 
       (.I0(Q[0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [4]),
        .I2(Q[6]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [9]),
        .I4(Q[3]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [7]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 
       (.I0(Q[2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [10]),
        .I3(Q[7]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [5]),
        .I5(Q[1]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_delay_count0),
        .Q(s2mm_dly_irq_set),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000800)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_0 ),
        .I1(out),
        .I2(ch2_irqthresh_decr_mask_sig),
        .I3(s2mm_tstvect_fsync),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_1 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(s2mm_ioc_irq_set),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ),
        .Q(ch2_irqthresh_decr_mask_sig),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_1 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if
   (s_axi_lite_rdata,
    D,
    out,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ,
    s2mm_axi2ip_wrce,
    irqthresh_wren_i0,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]_0 ,
    prmry_resetn_i_reg,
    E,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_s2mm_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s2mm_dmacr,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ,
    s2mm_soft_reset,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ,
    s2mm_dmasr,
    lsize_more_err_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ,
    dly_irq_reg,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    dma_interr_reg,
    s2mm_fsize_more_or_sof_late,
    s2mm_fsize_mismatch_err,
    dma_interr_reg_0,
    s2mm_lsize_mismatch_err,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    s2mm_ioc_irq_set,
    ioc_irq_reg,
    s2mm_dly_irq_set,
    s2mm_lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 );
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [3:0]out;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ;
  output [3:0]s2mm_axi2ip_wrce;
  output irqthresh_wren_i0;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]_0 ;
  output [0:0]prmry_resetn_i_reg;
  output [0:0]E;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  output [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_2 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_s2mm_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input [19:0]s2mm_dmacr;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  input [21:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 ;
  input [2:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [19:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  input s2mm_soft_reset;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  input [2:0]s2mm_dmasr;
  input lsize_more_err_reg;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ;
  input dly_irq_reg;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  input dma_interr_reg;
  input s2mm_fsize_more_or_sof_late;
  input s2mm_fsize_mismatch_err;
  input dma_interr_reg_0;
  input s2mm_lsize_mismatch_err;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input s2mm_ioc_irq_set;
  input ioc_irq_reg;
  input s2mm_dly_irq_set;
  input s2mm_lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;

  wire \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_2 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ;
  wire [21:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [19:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 ;
  wire [0:0]SR;
  wire addr_region_mm2s_rden_cmb__5;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[2] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[3] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire dly_irq_reg;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire [31:0]ip2axi_rddata_captured;
  wire ip2axi_rddata_captured1__0;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_d1;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_105_n_0;
  wire ip2axi_rddata_int_inferred_i_33_n_0;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire ip2axi_rddata_int_inferred_i_35_n_0;
  wire ip2axi_rddata_int_inferred_i_36_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40_n_0;
  wire ip2axi_rddata_int_inferred_i_41_n_0;
  wire ip2axi_rddata_int_inferred_i_42_n_0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_48_n_0;
  wire ip2axi_rddata_int_inferred_i_49_n_0;
  wire ip2axi_rddata_int_inferred_i_50_n_0;
  wire ip2axi_rddata_int_inferred_i_51_n_0;
  wire ip2axi_rddata_int_inferred_i_52_n_0;
  wire ip2axi_rddata_int_inferred_i_53_n_0;
  wire ip2axi_rddata_int_inferred_i_54_n_0;
  wire ip2axi_rddata_int_inferred_i_55_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_59_n_0;
  wire ip2axi_rddata_int_inferred_i_60_n_0;
  wire ip2axi_rddata_int_inferred_i_61_n_0;
  wire ip2axi_rddata_int_inferred_i_62_n_0;
  wire ip2axi_rddata_int_inferred_i_63_n_0;
  wire ip2axi_rddata_int_inferred_i_64_n_0;
  wire ip2axi_rddata_int_inferred_i_65_n_0;
  wire ip2axi_rddata_int_inferred_i_66_n_0;
  wire ip2axi_rddata_int_inferred_i_67_n_0;
  wire ip2axi_rddata_int_inferred_i_68_n_0;
  wire ip2axi_rddata_int_inferred_i_69_n_0;
  wire ip2axi_rddata_int_inferred_i_70_n_0;
  wire ip2axi_rddata_int_inferred_i_71_n_0;
  wire ip2axi_rddata_int_inferred_i_91_n_0;
  wire ip2axi_rddata_int_inferred_i_93_n_0;
  wire ip2axi_rddata_int_inferred_i_95_n_0;
  wire ip2axi_rddata_int_inferred_i_97_n_0;
  wire ip2axi_rddata_int_inferred_i_98_n_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire lsize_more_err_reg;
  wire m_axi_s2mm_aclk;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire p_0_in;
  wire [5:0]p_1_in;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite;
  wire prepare_wrce_pulse_lite_d6;
  wire prmry_reset2;
  wire [0:0]prmry_resetn_i_reg;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  wire [3:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s2mm_dly_irq_set;
  wire [19:0]s2mm_dmacr;
  wire [2:0]s2mm_dmasr;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_ioc_irq_set;
  wire [31:0]s2mm_ip2axi_rddata_d1;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = s2mm_axi2ip_wrdata_cdc_tig;
  assign out[3] = axi2ip_rdaddr_captured_s2mm_cdc_tig[7];
  assign out[2:0] = axi2ip_rdaddr_captured_s2mm_cdc_tig[4:2];
  assign s_axi_lite_rdata[31:0] = ip2axi_rddata_captured_d1;
  LUT2 #(
    .INIT(4'h1)) 
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2 
       (.I0(axi2ip_wraddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_wraddr_captured_s2mm_cdc_tig[4]),
        .O(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(s2mm_dmacr[17]),
        .I1(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .I2(s2mm_dmacr[16]),
        .I3(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .I5(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[24]),
        .I1(s2mm_dmacr[12]),
        .I2(s2mm_axi2ip_wrdata_cdc_tig[25]),
        .I3(s2mm_dmacr[13]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[27]),
        .I1(s2mm_dmacr[15]),
        .I2(s2mm_axi2ip_wrdata_cdc_tig[26]),
        .I3(s2mm_dmacr[14]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .I1(s2mm_axi2ip_wrdata_cdc_tig[22]),
        .I2(s2mm_axi2ip_wrdata_cdc_tig[20]),
        .I3(s2mm_axi2ip_wrdata_cdc_tig[23]),
        .I4(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[16]),
        .I1(s2mm_axi2ip_wrdata_cdc_tig[17]),
        .I2(s2mm_axi2ip_wrdata_cdc_tig[19]),
        .I3(s2mm_axi2ip_wrdata_cdc_tig[18]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[22]),
        .I1(s2mm_dmacr[10]),
        .I2(s2mm_axi2ip_wrdata_cdc_tig[23]),
        .I3(s2mm_dmacr[11]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .I5(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[17]),
        .I1(s2mm_dmacr[5]),
        .I2(s2mm_axi2ip_wrdata_cdc_tig[18]),
        .I3(s2mm_dmacr[6]),
        .I4(s2mm_dmacr[4]),
        .I5(s2mm_axi2ip_wrdata_cdc_tig[16]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_38 \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I 
       (.D({s2mm_axi2ip_wrdata_cdc_tig[31:30],s2mm_axi2ip_wrdata_cdc_tig[15],s2mm_axi2ip_wrdata_cdc_tig[13:11],s2mm_axi2ip_wrdata_cdc_tig[8:7],s2mm_axi2ip_wrdata_cdc_tig[4]}),
        .E(E),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ),
        .SR(SR),
        .dly_irq_reg(dly_irq_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .ioc_irq_reg(ioc_irq_reg),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .lsize_more_err_reg(lsize_more_err_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(axi2ip_wraddr_captured_s2mm_cdc_tig),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .\ptr_ref_i_reg[4] (\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_dmacr({s2mm_dmacr[19:18],s2mm_dmacr[0]}),
        .s2mm_dmasr(s2mm_dmasr[2:1]),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .s2mm_lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .wvalid(wvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(ip2axi_rddata_captured_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[10]),
        .Q(ip2axi_rddata_captured_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[11]),
        .Q(ip2axi_rddata_captured_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[12]),
        .Q(ip2axi_rddata_captured_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[13]),
        .Q(ip2axi_rddata_captured_d1[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[14]),
        .Q(ip2axi_rddata_captured_d1[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[15]),
        .Q(ip2axi_rddata_captured_d1[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(ip2axi_rddata_captured_d1[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(ip2axi_rddata_captured_d1[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(ip2axi_rddata_captured_d1[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(ip2axi_rddata_captured_d1[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(ip2axi_rddata_captured_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(ip2axi_rddata_captured_d1[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[21]),
        .Q(ip2axi_rddata_captured_d1[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[22]),
        .Q(ip2axi_rddata_captured_d1[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[23]),
        .Q(ip2axi_rddata_captured_d1[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[24]),
        .Q(ip2axi_rddata_captured_d1[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(ip2axi_rddata_captured_d1[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[26]),
        .Q(ip2axi_rddata_captured_d1[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[27]),
        .Q(ip2axi_rddata_captured_d1[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[28]),
        .Q(ip2axi_rddata_captured_d1[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(ip2axi_rddata_captured_d1[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(ip2axi_rddata_captured_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(ip2axi_rddata_captured_d1[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[31]),
        .Q(ip2axi_rddata_captured_d1[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(ip2axi_rddata_captured_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(ip2axi_rddata_captured_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[5]),
        .Q(ip2axi_rddata_captured_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(ip2axi_rddata_captured_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[7]),
        .Q(ip2axi_rddata_captured_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[8]),
        .Q(ip2axi_rddata_captured_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[9]),
        .Q(ip2axi_rddata_captured_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(prepare_wrce_pulse_lite),
        .Q(prepare_wrce_pulse_lite_d6));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(prepare_wrce_pulse_lite));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [0]),
        .Q(s2mm_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [10]),
        .Q(s2mm_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [11]),
        .Q(s2mm_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [12]),
        .Q(s2mm_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [13]),
        .Q(s2mm_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [14]),
        .Q(s2mm_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [15]),
        .Q(s2mm_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [16]),
        .Q(s2mm_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [17]),
        .Q(s2mm_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [18]),
        .Q(s2mm_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [19]),
        .Q(s2mm_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [1]),
        .Q(s2mm_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [20]),
        .Q(s2mm_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [21]),
        .Q(s2mm_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [22]),
        .Q(s2mm_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [23]),
        .Q(s2mm_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [24]),
        .Q(s2mm_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [25]),
        .Q(s2mm_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [26]),
        .Q(s2mm_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [27]),
        .Q(s2mm_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [28]),
        .Q(s2mm_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [29]),
        .Q(s2mm_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [2]),
        .Q(s2mm_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [30]),
        .Q(s2mm_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [31]),
        .Q(s2mm_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [3]),
        .Q(s2mm_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [4]),
        .Q(s2mm_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [5]),
        .Q(s2mm_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [6]),
        .Q(s2mm_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [7]),
        .Q(s2mm_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [8]),
        .Q(s2mm_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [9]),
        .Q(s2mm_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_1_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_1_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[0]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[1]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[22]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_1
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[31]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_10
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[22]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_11
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[21]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_12
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[20]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_13
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[19]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_14
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[18]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_15
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[17]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_16
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[16]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_17
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[15]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_18
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[14]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_19
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[13]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ip2axi_rddata_captured_inferred__0_i_2
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(ip2axi_rddata_captured1__0),
        .I3(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .I4(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[30]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_20
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [4]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[12]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_21
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [3]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[11]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_22
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [2]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[10]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_23
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [1]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[9]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_24
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [0]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[8]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_25
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[7]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ip2axi_rddata_captured_inferred__0_i_26
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(ip2axi_rddata_captured1__0),
        .I3(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .I4(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[6]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_27
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[5]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ip2axi_rddata_captured_inferred__0_i_28
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(ip2axi_rddata_captured1__0),
        .I3(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .I4(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[4]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_29
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[3]));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ip2axi_rddata_captured_inferred__0_i_3
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(ip2axi_rddata_captured1__0),
        .I3(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .I4(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[29]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_30
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[2]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_31
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[1]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_32
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    ip2axi_rddata_captured_inferred__0_i_33
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8004)) 
    ip2axi_rddata_captured_inferred__0_i_34
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(ip2axi_rddata_captured1__0));
  LUT4 #(
    .INIT(16'h540F)) 
    ip2axi_rddata_captured_inferred__0_i_35
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(addr_region_mm2s_rden_cmb__5));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_4
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [4]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[28]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_5
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [3]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[27]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_6
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [2]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[26]));
  LUT6 #(
    .INIT(64'h0E000E000EFF0E00)) 
    ip2axi_rddata_captured_inferred__0_i_7
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [1]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[25]));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    ip2axi_rddata_captured_inferred__0_i_8
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [0]),
        .I2(p_0_in),
        .I3(ip2axi_rddata_captured1__0),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .I5(addr_region_mm2s_rden_cmb__5),
        .O(ip2axi_rddata_captured[24]));
  LUT5 #(
    .INIT(32'h20A2A800)) 
    ip2axi_rddata_captured_inferred__0_i_9
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .O(ip2axi_rddata_captured[23]));
  LUT6 #(
    .INIT(64'h00E000E000E00000)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [19]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(in0[23]));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(ip2axi_rddata_int_inferred_i_51_n_0),
        .I1(ip2axi_rddata_int_inferred_i_52_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [10]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[14]));
  LUT6 #(
    .INIT(64'h00C000C0CC8C0C8C)) 
    ip2axi_rddata_int_inferred_i_105
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [0]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 [0]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_105_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(ip2axi_rddata_int_inferred_i_53_n_0),
        .I1(ip2axi_rddata_int_inferred_i_54_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [9]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[13]));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(ip2axi_rddata_int_inferred_i_55_n_0),
        .I1(ip2axi_rddata_int_inferred_i_56_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [8]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[12]));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(ip2axi_rddata_int_inferred_i_57_n_0),
        .I1(ip2axi_rddata_int_inferred_i_58_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [7]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[11]));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(ip2axi_rddata_int_inferred_i_59_n_0),
        .I1(ip2axi_rddata_int_inferred_i_60_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[10]));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(ip2axi_rddata_int_inferred_i_61_n_0),
        .I1(ip2axi_rddata_int_inferred_i_62_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [5]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[9]));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(ip2axi_rddata_int_inferred_i_63_n_0),
        .I1(ip2axi_rddata_int_inferred_i_64_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[8]));
  LUT6 #(
    .INIT(64'h4444040044444444)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_65_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [2]),
        .I4(ip2axi_rddata_int_inferred_i_66_n_0),
        .I5(ip2axi_rddata_int_inferred_i_67_n_0),
        .O(in0[7]));
  LUT6 #(
    .INIT(64'h4444040044444444)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_65_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [1]),
        .I4(ip2axi_rddata_int_inferred_i_68_n_0),
        .I5(ip2axi_rddata_int_inferred_i_69_n_0),
        .O(in0[6]));
  LUT6 #(
    .INIT(64'h4444040044444444)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_65_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [0]),
        .I4(ip2axi_rddata_int_inferred_i_70_n_0),
        .I5(ip2axi_rddata_int_inferred_i_71_n_0),
        .O(in0[5]));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(ip2axi_rddata_int_inferred_i_35_n_0),
        .I1(ip2axi_rddata_int_inferred_i_36_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [18]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[22]));
  LUT6 #(
    .INIT(64'h1DC0000011000000)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 ),
        .O(in0[4]));
  LUT6 #(
    .INIT(64'h2220022000000000)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ),
        .I1(ip2axi_rddata_int_inferred_i_91_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 ),
        .O(in0[3]));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(ip2axi_rddata_int_inferred_i_37_n_0),
        .I1(ip2axi_rddata_int_inferred_i_38_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [17]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'h2220022000000000)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 ),
        .I1(ip2axi_rddata_int_inferred_i_93_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [1]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 ),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'h2220022000000000)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 ),
        .I1(ip2axi_rddata_int_inferred_i_95_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 ),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF32000000)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(s2mm_dmacr[0]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ),
        .I5(ip2axi_rddata_int_inferred_i_97_n_0),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(s2mm_dmacr[19]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [21]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_33_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(s2mm_dmacr[18]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [20]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_35_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [6]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(s2mm_dmacr[17]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [19]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [5]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(s2mm_dmacr[16]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [18]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(ip2axi_rddata_int_inferred_i_39_n_0),
        .I1(ip2axi_rddata_int_inferred_i_40_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [16]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[20]));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(s2mm_dmacr[15]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [17]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_41_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_42_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(s2mm_dmacr[14]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [16]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(s2mm_dmacr[13]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [15]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [1]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(s2mm_dmacr[12]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [14]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT5 #(
    .INIT(32'h02800080)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [0]),
        .O(ip2axi_rddata_int_inferred_i_48_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(s2mm_dmacr[11]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [13]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_49_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(ip2axi_rddata_int_inferred_i_41_n_0),
        .I1(ip2axi_rddata_int_inferred_i_42_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [15]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[19]));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_50_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(s2mm_dmacr[10]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [12]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_51_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [6]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_52_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(s2mm_dmacr[9]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [11]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_53_n_0));
  LUT5 #(
    .INIT(32'h02800080)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [5]),
        .O(ip2axi_rddata_int_inferred_i_54_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(s2mm_dmacr[8]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [10]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_55_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(s2mm_dmacr[7]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [9]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT5 #(
    .INIT(32'h02800080)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [3]),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(s2mm_dmacr[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [8]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_59_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(ip2axi_rddata_int_inferred_i_43_n_0),
        .I1(ip2axi_rddata_int_inferred_i_44_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [14]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[18]));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_60_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(s2mm_dmacr[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_61_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [1]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_62_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(s2mm_dmacr[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [6]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_63_n_0));
  LUT5 #(
    .INIT(32'h00208800)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [0]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_64_n_0));
  LUT4 #(
    .INIT(16'hFDFF)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_65_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(s2mm_dmacr[3]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [5]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_66_n_0));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(ip2axi_rddata_int_inferred_i_98_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(lsize_more_err_reg),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [3]),
        .O(ip2axi_rddata_int_inferred_i_67_n_0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_68
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [1]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_68_n_0));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    ip2axi_rddata_int_inferred_i_69
       (.I0(ip2axi_rddata_int_inferred_i_98_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [2]),
        .O(ip2axi_rddata_int_inferred_i_69_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(ip2axi_rddata_int_inferred_i_45_n_0),
        .I1(ip2axi_rddata_int_inferred_i_46_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [13]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    ip2axi_rddata_int_inferred_i_70
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [0]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_70_n_0));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    ip2axi_rddata_int_inferred_i_71
       (.I0(ip2axi_rddata_int_inferred_i_98_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [1]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(dly_irq_reg),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [1]),
        .O(ip2axi_rddata_int_inferred_i_71_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ip2axi_rddata_int_inferred_i_73
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hF8FF)) 
    ip2axi_rddata_int_inferred_i_78
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(ip2axi_rddata_int_inferred_i_47_n_0),
        .I1(ip2axi_rddata_int_inferred_i_48_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [12]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[16]));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(ip2axi_rddata_int_inferred_i_49_n_0),
        .I1(ip2axi_rddata_int_inferred_i_50_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [11]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(in0[15]));
  LUT5 #(
    .INIT(32'hF3000500)) 
    ip2axi_rddata_int_inferred_i_91
       (.I0(s2mm_dmacr[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 [3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_91_n_0));
  LUT5 #(
    .INIT(32'hF3000500)) 
    ip2axi_rddata_int_inferred_i_93
       (.I0(s2mm_soft_reset),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 [2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_93_n_0));
  LUT5 #(
    .INIT(32'hF3000500)) 
    ip2axi_rddata_int_inferred_i_95
       (.I0(s2mm_dmacr[1]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 [1]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_95_n_0));
  LUT6 #(
    .INIT(64'hAAA8A0A800000000)) 
    ip2axi_rddata_int_inferred_i_97
       (.I0(ip2axi_rddata_int_inferred_i_105_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [0]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(s2mm_dmasr[0]),
        .I5(ip2axi_rddata_int_inferred_i_98_n_0),
        .O(ip2axi_rddata_int_inferred_i_97_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    ip2axi_rddata_int_inferred_i_98
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_98_n_0));
  LUT5 #(
    .INIT(32'hFFD7FFFF)) 
    ip2axi_rddata_int_inferred_i_99
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000BA00BA00BA00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(sig_arvalid_arrived_d1),
        .I2(arvalid),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_arvalid_detected
       (.I0(sig_arvalid_arrived_d1),
        .I1(arvalid),
        .I2(read_has_started_i),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_awvalid_detected
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr
   (s2mm_fsize_mismatch_err,
    cmnd_wr,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    m_axis_s2mm_sts_tready,
    s2mm_lsize_mismatch_err,
    s2mm_lsize_more_mismatch_err,
    s2mm_valid_frame_sync_cmb,
    valid_frame_sync_d2,
    s2mm_valid_frame_sync,
    s2mm_stop,
    s2mm_tstvect_fsync,
    s_axis_s2mm_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    s2mm_valid_video_prmtrs,
    s_soft_reset_i0,
    \cmnds_queued_reg[7] ,
    Q,
    \hsize_vid_reg[15] ,
    dma_err,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    frame_sync_out0,
    interr_i_reg,
    halted_set_i_reg,
    repeat_frame,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 ,
    CO,
    \hsize_vid_reg[15]_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ,
    s2mm_fsize_mismatch_err_s,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \s_axis_cmd_tdata_reg[63] ,
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_fsync_out_m_i,
    fsize_mismatch_err_s10,
    drop_fsync_d_pulse_gen_fsize_less_err,
    out,
    decerr_i,
    slverr_i,
    interr_i,
    undrflo_err0,
    ovrflo_err0,
    s2mm_dmacr,
    stop_i,
    s2mm_cdc2dmac_fsync,
    s_axis_cmd_tvalid_reg,
    E,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    s2mm_soft_reset,
    halt_reset,
    s2mm_halt_cmplt,
    s2mm_halt,
    s2mm_dmasr,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    ch2_delay_cnt_en,
    s2mm_packet_sof,
    mask_fsync_out_i,
    \cmnds_queued_reg[7]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 ,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    S,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ,
    s2mm_fsize_less_err_flag_10,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ,
    ch2_irqthresh_decr_mask_sig,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_1 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \frame_ptr_out_reg[1] ,
    \cmnds_queued_reg[0] );
  output s2mm_fsize_mismatch_err;
  output cmnd_wr;
  output fsize_mismatch_err_s1;
  output drop_fsync_d_pulse_gen_fsize_less_err_d1;
  output m_axis_s2mm_sts_tready;
  output s2mm_lsize_mismatch_err;
  output s2mm_lsize_more_mismatch_err;
  output s2mm_valid_frame_sync_cmb;
  output valid_frame_sync_d2;
  output s2mm_valid_frame_sync;
  output s2mm_stop;
  output s2mm_tstvect_fsync;
  output s_axis_s2mm_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output s2mm_valid_video_prmtrs;
  output s_soft_reset_i0;
  output \cmnds_queued_reg[7] ;
  output [12:0]Q;
  output [0:0]\hsize_vid_reg[15] ;
  output dma_err;
  output [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output frame_sync_out0;
  output interr_i_reg;
  output halted_set_i_reg;
  output repeat_frame;
  output [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 ;
  output [0:0]CO;
  output [0:0]\hsize_vid_reg[15]_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  output s2mm_fsize_mismatch_err_s;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  output slverr_i_reg;
  output decerr_i_reg;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [1:0]\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_fsync_out_m_i;
  input fsize_mismatch_err_s10;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input out;
  input decerr_i;
  input slverr_i;
  input interr_i;
  input undrflo_err0;
  input ovrflo_err0;
  input [3:0]s2mm_dmacr;
  input stop_i;
  input s2mm_cdc2dmac_fsync;
  input [0:0]s_axis_cmd_tvalid_reg;
  input [0:0]E;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input \FSM_sequential_dmacntrl_cs_reg[0] ;
  input s2mm_soft_reset;
  input halt_reset;
  input s2mm_halt_cmplt;
  input s2mm_halt;
  input [0:0]s2mm_dmasr;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input ch2_delay_cnt_en;
  input s2mm_packet_sof;
  input mask_fsync_out_i;
  input [0:0]\cmnds_queued_reg[7]_0 ;
  input [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 ;
  input [12:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [0:0]S;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  input s2mm_fsize_less_err_flag_10;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ;
  input ch2_irqthresh_decr_mask_sig;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [0:0]D;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15] ;
  input [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_1 ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [1:0]\frame_ptr_out_reg[1] ;
  input [0:0]\cmnds_queued_reg[0] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[0]_i_3_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_1_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_4_n_0 ;
  wire [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 ;
  wire [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_1 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ;
  wire [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  wire [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [12:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_5;
  wire I_CMDSTS_n_6;
  wire I_SM_n_18;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_58;
  wire I_SM_n_59;
  wire I_SM_n_60;
  wire I_SM_n_61;
  wire I_SM_n_62;
  wire I_SM_n_63;
  wire I_SM_n_64;
  wire I_SM_n_65;
  wire I_SM_n_66;
  wire I_SM_n_67;
  wire I_SM_n_68;
  wire I_SM_n_69;
  wire I_SM_n_70;
  wire I_SM_n_71;
  wire I_SM_n_72;
  wire I_SM_n_73;
  wire I_SM_n_74;
  wire I_SM_n_75;
  wire I_SM_n_76;
  wire I_SM_n_77;
  wire I_SM_n_81;
  wire I_SM_n_82;
  wire I_SM_n_83;
  wire I_SM_n_84;
  wire I_SM_n_85;
  wire I_SM_n_86;
  wire I_SM_n_87;
  wire [12:0]Q;
  wire [0:0]S;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_2;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire VIDEO_REG_I_n_63;
  wire VIDEO_REG_I_n_64;
  wire VIDEO_REG_I_n_65;
  wire VIDEO_REG_I_n_66;
  wire VIDEO_REG_I_n_67;
  wire VIDEO_REG_I_n_68;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire [5:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire \cmnds_queued_reg[7] ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire [14:0]crnt_hsize;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i;
  wire decerr_i_reg;
  wire [31:0]dm_address;
  wire [4:0]dm_prev_frame_number;
  wire dm_prev_frame_number0;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_slverr_reg;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire flag_to_repeat_after_fsize_less_err;
  wire frame_number_i;
  wire [1:0]\frame_ptr_out_reg[1] ;
  wire frame_sync_out0;
  wire fsize_mismatch_err_s1;
  wire fsize_mismatch_err_s10;
  wire halt_reset;
  wire halted_set_i0;
  wire halted_set_i_reg;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [0:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire initial_frame;
  wire initial_frame_i_1_n_0;
  wire interr_i;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire [0:0]num_fstore_minus1;
  wire out;
  wire ovrflo_err0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire prmtr_update_complete;
  wire repeat_frame;
  wire [0:0]repeat_frame_nmbr;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire [3:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_cmd_tvalid;
  wire [4:0]s_h_frame_number;
  wire s_soft_reset_i0;
  wire scndry_reset2;
  wire [0:0]slv_frame_ref_out;
  wire slverr_i;
  wire slverr_i_reg;
  wire stop_i;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d2;
  wire undrflo_err0;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[0]_i_3 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_4_n_0 ),
        .I1(valid_frame_sync_d2),
        .I2(s2mm_dmacr[1]),
        .I3(s2mm_dmacr[3]),
        .I4(repeat_frame),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DFFFF)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_1 
       (.I0(num_fstore_minus1),
        .I1(s2mm_dmacr[1]),
        .I2(initial_frame),
        .I3(s2mm_dmasr),
        .I4(out),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8F88)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_2 
       (.I0(repeat_frame),
        .I1(s2mm_dmacr[3]),
        .I2(s2mm_dmacr[1]),
        .I3(valid_frame_sync_d2),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_4_n_0 ),
        .I5(flag_to_repeat_after_fsize_less_err),
        .O(frame_number_i));
  LUT5 #(
    .INIT(32'h00010000)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_4 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [2]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [3]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [1]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [4]),
        .I4(valid_frame_sync_d2),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(VIDEO_GENLOCK_I_n_2),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [0]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_1 [0]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [1]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_1 [1]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [2]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_1 [2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [3]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_1 [3]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [4]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_SM_n_23),
        .Q(flag_to_repeat_after_fsize_less_err),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [0]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [1]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [3]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [4]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0444)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number[4]_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(valid_frame_sync_d2),
        .I2(repeat_frame),
        .I3(s2mm_dmacr[3]),
        .O(dm_prev_frame_number0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [0]),
        .Q(dm_prev_frame_number[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [1]),
        .Q(dm_prev_frame_number[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [2]),
        .Q(dm_prev_frame_number[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [3]),
        .Q(dm_prev_frame_number[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [4]),
        .Q(dm_prev_frame_number[4]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [0]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [1]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [2]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [3]),
        .R(SR));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [4]),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(valid_frame_sync_d2),
        .I2(out),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_28),
        .Q(repeat_frame_nmbr),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_27),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [0]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_26),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [1]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_25),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [2]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_24),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [3]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_CMDSTS_n_6),
        .Q(repeat_frame),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(s2mm_tstvect_fsync),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_valid_frame_sync_cmb),
        .Q(valid_frame_sync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [0]),
        .Q(s_h_frame_number[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [1]),
        .Q(s_h_frame_number[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [2]),
        .Q(s_h_frame_number[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [3]),
        .Q(s_h_frame_number[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [4]),
        .Q(s_h_frame_number[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if I_CMDSTS
       (.D({I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71,I_SM_n_72,I_SM_n_73,I_SM_n_74,I_SM_n_75,I_SM_n_76,I_SM_n_77}),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] (s2mm_fsize_mismatch_err),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg (I_CMDSTS_n_6),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 (repeat_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_1 (valid_frame_sync_d2),
        .E(E),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (I_CMDSTS_n_5),
        .SR(SR),
        .decerr_i(decerr_i),
        .decerr_i_reg_0(decerr_i_reg),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .err_i_reg_0(dma_err),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .interr_i(interr_i),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .s2mm_lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_s2mm_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(s_axis_cmd_tvalid_reg),
        .s_axis_cmd_tvalid_reg_2(cmnd_wr),
        .slverr_i(slverr_i),
        .slverr_i_reg_0(slverr_i_reg),
        .undrflo_err0(undrflo_err0),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm I_SM
       (.D({I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28}),
        .DI(I_SM_n_22),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg (dm_prev_frame_number[4:1]),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg (I_SM_n_23),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 (valid_frame_sync_d2),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 (s_h_frame_number),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg (I_SM_n_18),
        .\FSM_sequential_dmacntrl_cs_reg[0]_0 (\FSM_sequential_dmacntrl_cs_reg[0] ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (s2mm_fsize_mismatch_err),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 (drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 (fsize_mismatch_err_s1),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg (s2mm_valid_video_prmtrs),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ({\hsize_vid_reg[15] ,crnt_hsize}),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ({I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71,I_SM_n_72,I_SM_n_73,I_SM_n_74,I_SM_n_75,I_SM_n_76,I_SM_n_77}),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ),
        .Q(cmnds_queued_reg),
        .S({I_SM_n_81,I_SM_n_82,I_SM_n_83,I_SM_n_84}),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (I_CMDSTS_n_1),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (D),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address_reg[31]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[31]_1 ({VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67,VIDEO_REG_I_n_68}),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[6]_0 ({I_SM_n_85,I_SM_n_86,I_SM_n_87}),
        .\cmnds_queued_reg[7]_0 (\cmnds_queued_reg[7] ),
        .\cmnds_queued_reg[7]_1 (\cmnds_queued_reg[7]_0 ),
        .\cmnds_queued_reg[7]_2 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .datamover_idle(datamover_idle),
        .dma_err(dma_err),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .frame_sync_out0(frame_sync_out0),
        .fsize_mismatch_err_s10(fsize_mismatch_err_s10),
        .halt_reset(halt_reset),
        .halted_set_i0(halted_set_i0),
        .interr_i_reg(interr_i_reg),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .out(out),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr(s2mm_dmacr[1:0]),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_reset2(scndry_reset2),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\vert_count_reg[0]_0 (s_axis_s2mm_cmd_tvalid),
        .\vert_count_reg[12]_0 (Q),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr I_STS_MNGR
       (.SR(SR),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .halted_set_i0(halted_set_i0),
        .halted_set_i_reg_0(halted_set_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.D(slv_frame_ref_out),
        .\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]_0 (\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] ),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (I_SM_n_18),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 (valid_frame_sync_d2),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0] (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[0]_i_3_n_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_1 (repeat_frame_nmbr),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_2 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [0]),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[0]_3 (repeat_frame),
        .Q(dm_prev_frame_number[1:0]),
        .SR(SR),
        .\frame_ptr_out_reg[1] (\frame_ptr_out_reg[1] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .num_fstore_minus1(num_fstore_minus1),
        .out(out),
        .\ptr_ref_i_reg[0] (VIDEO_GENLOCK_I_n_2),
        .s2mm_dmacr(s2mm_dmacr[3:1]),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(CO),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (s2mm_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ({VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67,VIDEO_REG_I_n_68}),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address_reg[31] (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[3] (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [0]),
        .\hsize_vid_reg[15] ({\hsize_vid_reg[15] ,crnt_hsize}),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15]_0 ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_1 ),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .prmtr_update_complete(prmtr_update_complete),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .\stride_vid_reg[15] (\stride_vid_reg[15] ),
        .tstvect_fsync0(tstvect_fsync0),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT4 #(
    .INIT(16'h0E00)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(s2mm_cdc2dmac_fsync),
        .I2(s2mm_dmasr),
        .I3(out),
        .O(initial_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1_n_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_fstore_minus1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(num_fstore_minus1),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],I_SM_n_22}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({I_SM_n_81,I_SM_n_82,I_SM_n_83,I_SM_n_84}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,I_SM_n_85,I_SM_n_86,I_SM_n_87}));
  FDRE stop_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(s2mm_stop),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if
   (s_axi_lite_rdata,
    D,
    out,
    s2mm_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    irqdelay_wren_i0,
    s2mm_axi2ip_wrce,
    irqthresh_wren_i0,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] ,
    prmry_resetn_i_reg,
    E,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_s2mm_aclk,
    s2mm_ip2axi_introut,
    Q,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s2mm_dmacr,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ,
    s2mm_soft_reset,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    s2mm_dmasr,
    lsize_more_err_reg,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ,
    dly_irq_reg,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    dma_interr_reg,
    s2mm_fsize_more_or_sof_late,
    s2mm_fsize_mismatch_err,
    dma_interr_reg_0,
    s2mm_lsize_mismatch_err,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    s2mm_ioc_irq_set,
    ioc_irq_reg,
    s2mm_dly_irq_set,
    s2mm_lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr);
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [3:0]out;
  output s2mm_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output irqdelay_wren_i0;
  output [4:0]s2mm_axi2ip_wrce;
  output irqthresh_wren_i0;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] ;
  output [0:0]prmry_resetn_i_reg;
  output [0:0]E;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ;
  output [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_s2mm_aclk;
  input s2mm_ip2axi_introut;
  input [4:0]Q;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input [19:0]s2mm_dmacr;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  input [21:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ;
  input [2:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  input [19:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  input s2mm_soft_reset;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [2:0]s2mm_dmasr;
  input lsize_more_err_reg;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  input dly_irq_reg;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  input dma_interr_reg;
  input s2mm_fsize_more_or_sof_late;
  input s2mm_fsize_mismatch_err;
  input dma_interr_reg_0;
  input s2mm_lsize_mismatch_err;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input s2mm_ioc_irq_set;
  input ioc_irq_reg;
  input s2mm_dly_irq_set;
  input s2mm_lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;

  wire [31:0]D;
  wire [0:0]E;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  wire [21:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire [19:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire dly_irq_reg;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_more_err_reg;
  wire m_axi_s2mm_aclk;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire [3:0]out;
  wire prmry_reset2;
  wire [0:0]prmry_resetn_i_reg;
  wire [4:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  wire s2mm_dly_irq_set;
  wire [19:0]s2mm_dmacr;
  wire [2:0]s2mm_dmasr;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_more_or_sof_late;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s2mm_ip2axi_introut;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .E(E),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 (s2mm_axi2ip_wrce[1]),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_2 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 (s2mm_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 (s2mm_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0 ),
        .SR(SR),
        .dly_irq_reg(dly_irq_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_more_err_reg(lsize_more_err_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[4:2],s2mm_axi2ip_wrce[0]}),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .s2mm_lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2 \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2(prmry_reset2),
        .s2mm_introut(s2mm_introut),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module
   (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    s2mm_soft_reset,
    out,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    s2mm_dmasr,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    dly_irq_reg,
    err_irq_reg,
    lsize_more_err_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_ip2axi_introut,
    s2mm_prmtr_updt_complete,
    halt_i0,
    undrflo_err0,
    stop_i,
    ch2_delay_count0,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] ,
    ch2_dly_fast_cnt0,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ,
    halted_reg,
    halted_reg_0,
    E,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ,
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ,
    \ptr_ref_i_reg[4]_0 ,
    \ptr_ref_i_reg[4]_1 ,
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31] ,
    \reg_module_vsize_reg[0] ,
    \reg_module_vsize_reg[12] ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7] ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7] ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3] ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2] ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1] ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    SR,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2] ,
    in0,
    reset_counts_reg,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    halted_reg_1,
    prmtr_updt_complete_i_reg,
    s2mm_ioc_irq_set,
    introut_reg,
    s2mm_stop,
    run_stop_d1,
    s2mm_fsize_mismatch_err,
    soft_reset_d1,
    dma_err,
    s2mm_halt,
    CO,
    Q,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ,
    ch2_delay_cnt_en,
    s2mm_packet_sof,
    s2mm_cdc2dmac_fsync,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    s2mm_dly_irq_set,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    prmtr_update_complete,
    ch2_irqthresh_decr_mask_sig,
    s2mm_tstvect_fsync,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 ,
    s2mm_valid_frame_sync,
    valid_frame_sync_d2,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ,
    repeat_frame,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    \reg_module_vsize_reg[12]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 );
  output [22:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output s2mm_soft_reset;
  output [31:0]out;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [2:0]s2mm_dmasr;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg;
  output dly_irq_reg;
  output err_irq_reg;
  output lsize_more_err_reg;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  output s2mm_ip2axi_introut;
  output s2mm_prmtr_updt_complete;
  output halt_i0;
  output undrflo_err0;
  output stop_i;
  output ch2_delay_count0;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] ;
  output ch2_dly_fast_cnt0;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  output halted_reg;
  output [0:0]halted_reg_0;
  output [0:0]E;
  output \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ;
  output [4:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  output \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ;
  output [1:0]\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  output \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] ;
  output [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  output [3:0]\ptr_ref_i_reg[4]_0 ;
  output [4:0]\ptr_ref_i_reg[4]_1 ;
  output [31:0]\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [31:0]\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31] ;
  output \reg_module_vsize_reg[0] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7] ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7] ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3] ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2] ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1] ;
  output [0:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ;
  output [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input [0:0]SR;
  input [4:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2] ;
  input [23:0]in0;
  input reset_counts_reg;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_err_reg;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input lsize_more_err_reg_0;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input halted_reg_1;
  input prmtr_updt_complete_i_reg;
  input s2mm_ioc_irq_set;
  input introut_reg;
  input s2mm_stop;
  input run_stop_d1;
  input s2mm_fsize_mismatch_err;
  input soft_reset_d1;
  input dma_err;
  input s2mm_halt;
  input [0:0]CO;
  input [0:0]Q;
  input [3:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  input ch2_delay_cnt_en;
  input s2mm_packet_sof;
  input s2mm_cdc2dmac_fsync;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  input s2mm_dly_irq_set;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  input prmtr_update_complete;
  input ch2_irqthresh_decr_mask_sig;
  input s2mm_tstvect_fsync;
  input [4:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 ;
  input s2mm_valid_frame_sync;
  input valid_frame_sync_d2;
  input [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ;
  input repeat_frame;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  input [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input [0:0]\reg_module_vsize_reg[12]_0 ;
  input [0:0]\reg_module_hsize_reg[15]_0 ;
  input [0:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  input [0:0]\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [0:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ;
  wire [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] ;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  wire [0:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ;
  wire [22:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire [4:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire [3:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] ;
  wire [4:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ;
  wire [1:0]\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1] ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2] ;
  wire [31:0]\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31] ;
  wire [0:0]\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3] ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7] ;
  wire [31:0]\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31] ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7] ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_1 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_3 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_4 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_5 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_6 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_7 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_8 ;
  wire I_DMA_REGISTER_n_57;
  wire [0:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_irqthresh_decr_mask_sig;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[2] ;
  wire err_irq_reg;
  wire halt_i0;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_reg_1;
  wire [23:0]in0;
  wire introut_reg;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_err_reg;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire m_axi_s2mm_aclk;
  wire [31:0]out;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [3:0]\ptr_ref_i_reg[4]_0 ;
  wire [4:0]\ptr_ref_i_reg[4]_1 ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [0:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_vsize_reg[0] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire [0:0]\reg_module_vsize_reg[12]_0 ;
  wire repeat_frame;
  wire reset_counts;
  wire reset_counts_reg;
  wire run_stop_d1;
  wire [4:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dly_irq_set;
  wire [11:8]s2mm_dmacr;
  wire [2:0]s2mm_dmasr;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_halt;
  wire s2mm_ioc_irq_set;
  wire s2mm_ip2axi_introut;
  wire s2mm_packet_sof;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire soft_reset_d1;
  wire stop_i;
  wire undrflo_err0;
  wire valid_frame_sync_d2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 (\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 (\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_2 (ioc_irq_reg),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] (dma_interr_reg),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] (dma_slverr_reg),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] (dma_decerr_reg),
        .\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] (s2mm_dmasr[2]),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1]_0 (\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1] ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2]_0 (\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2] ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 (\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3]_0 (\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3] ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7]_0 (\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7] ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 (\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7]_0 (\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7] ),
        .Q({I_DMA_REGISTER_n_57,s2mm_dmacr,\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [5:3]}),
        .SR(SR),
        .in0({\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_1 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_3 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_4 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_5 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_6 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_7 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_8 }),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_hsize_reg[15]_1 (\reg_module_hsize_reg[15]_0 ),
        .\reg_module_vsize_reg[0]_0 (\reg_module_vsize_reg[0] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .\reg_module_vsize_reg[12]_1 (\reg_module_vsize_reg[12]_0 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[4]),
        .s2mm_dmasr(s2mm_dmasr[1]),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register I_DMA_REGISTER
       (.CO(CO),
        .D({D[31:8],D[6:0]}),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 (\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg (\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 (\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] (\ptr_ref_i_reg[4]_1 [4:1]),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ),
        .E(E),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_1 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ({\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [22:2],\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [0]}),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 ),
        .\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ({\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,I_DMA_REGISTER_n_57,s2mm_dmacr}),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ),
        .SR(SR),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_dly_fast_cnt0(ch2_dly_fast_cnt0),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[1]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [1]),
        .\dmacr_i_reg[2]_0 (s2mm_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .err_irq_reg_0(err_irq_reg),
        .halt_i0(halt_i0),
        .halted_reg_0(halted_reg),
        .halted_reg_1(halted_reg_0),
        .halted_reg_2(halted_reg_1),
        .introut_reg_0(introut_reg),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_err_reg_0(lsize_err_reg),
        .lsize_more_err_reg_0(lsize_more_err_reg),
        .lsize_more_err_reg_1(lsize_more_err_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_update_complete(prmtr_update_complete),
        .\ptr_ref_i_reg[4] (\ptr_ref_i_reg[4]_0 ),
        .repeat_frame(repeat_frame),
        .reset_counts(reset_counts),
        .reset_counts_reg_0(reset_counts_reg),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[3:1]),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_halt(s2mm_halt),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s2mm_stop(s2mm_stop),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .soft_reset_d1(soft_reset_d1),
        .stop_i(stop_i),
        .undrflo_err0(undrflo_err0),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0({in0[23:5],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_1 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_3 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_4 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_5 ,in0[4],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_6 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_7 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_8 ,in0[3:0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\ptr_ref_i_reg[4]_1 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\ptr_ref_i_reg[4]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\ptr_ref_i_reg[4]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\ptr_ref_i_reg[4]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\ptr_ref_i_reg[4]_1 [4]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect
   (s2mm_prmtr_updt_complete,
    in0,
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 ,
    \reg_module_vsize_reg[0]_0 ,
    \reg_module_vsize_reg[12]_0 ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7]_0 ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7]_0 ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3]_0 ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2]_0 ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1]_0 ,
    prmtr_updt_complete_i_reg_0,
    m_axi_s2mm_aclk,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ,
    Q,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_2 ,
    s2mm_dmasr,
    SR,
    \reg_module_vsize_reg[12]_1 ,
    D,
    \reg_module_hsize_reg[15]_1 ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ,
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ,
    s2mm_axi2ip_wrce);
  output s2mm_prmtr_updt_complete;
  output [7:0]in0;
  output [31:0]\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [31:0]\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 ;
  output \reg_module_vsize_reg[0]_0 ;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7]_0 ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7]_0 ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3]_0 ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2]_0 ;
  output \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1]_0 ;
  input prmtr_updt_complete_i_reg_0;
  input m_axi_s2mm_aclk;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  input [7:0]Q;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_2 ;
  input [0:0]s2mm_dmasr;
  input [0:0]SR;
  input [0:0]\reg_module_vsize_reg[12]_1 ;
  input [31:0]D;
  input [0:0]\reg_module_hsize_reg[15]_1 ;
  input [0:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ;
  input [0:0]\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ;
  input [0:0]s2mm_axi2ip_wrce;

  wire [31:0]D;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire [0:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1]_0 ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 ;
  wire [0:0]\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3]_0 ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [7:0]in0;
  wire ip2axi_rddata_int_inferred_i_100_n_0;
  wire ip2axi_rddata_int_inferred_i_101_n_0;
  wire ip2axi_rddata_int_inferred_i_102_n_0;
  wire ip2axi_rddata_int_inferred_i_103_n_0;
  wire ip2axi_rddata_int_inferred_i_104_n_0;
  wire ip2axi_rddata_int_inferred_i_72_n_0;
  wire ip2axi_rddata_int_inferred_i_74_n_0;
  wire ip2axi_rddata_int_inferred_i_75_n_0;
  wire ip2axi_rddata_int_inferred_i_76_n_0;
  wire ip2axi_rddata_int_inferred_i_77_n_0;
  wire ip2axi_rddata_int_inferred_i_79_n_0;
  wire ip2axi_rddata_int_inferred_i_80_n_0;
  wire ip2axi_rddata_int_inferred_i_81_n_0;
  wire ip2axi_rddata_int_inferred_i_84_n_0;
  wire ip2axi_rddata_int_inferred_i_85_n_0;
  wire ip2axi_rddata_int_inferred_i_86_n_0;
  wire ip2axi_rddata_int_inferred_i_87_n_0;
  wire ip2axi_rddata_int_inferred_i_88_n_0;
  wire ip2axi_rddata_int_inferred_i_89_n_0;
  wire m_axi_s2mm_aclk;
  wire prmtr_updt_complete_i_reg_0;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire [0:0]\reg_module_hsize_reg[15]_1 ;
  wire \reg_module_vsize_reg[0]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire [0:0]\reg_module_vsize_reg[12]_1 ;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmasr;
  wire s2mm_prmtr_updt_complete;

  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[0]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[10]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[11]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[12]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[13]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[14]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[15]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[1]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[2]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[3]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[4]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[5]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[6]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[7]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[8]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(SR));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ),
        .D(D[9]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_1 ),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h3B38)) 
    ip2axi_rddata_int_inferred_i_100
       (.I0(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I3(\reg_module_vsize_reg[12]_0 [10]),
        .O(ip2axi_rddata_int_inferred_i_100_n_0));
  LUT4 #(
    .INIT(16'h3B38)) 
    ip2axi_rddata_int_inferred_i_101
       (.I0(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I3(\reg_module_vsize_reg[12]_0 [9]),
        .O(ip2axi_rddata_int_inferred_i_101_n_0));
  LUT4 #(
    .INIT(16'h3B38)) 
    ip2axi_rddata_int_inferred_i_102
       (.I0(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I3(\reg_module_vsize_reg[12]_0 [3]),
        .O(ip2axi_rddata_int_inferred_i_102_n_0));
  LUT4 #(
    .INIT(16'h3B38)) 
    ip2axi_rddata_int_inferred_i_103
       (.I0(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I3(\reg_module_vsize_reg[12]_0 [2]),
        .O(ip2axi_rddata_int_inferred_i_103_n_0));
  LUT4 #(
    .INIT(16'h3B38)) 
    ip2axi_rddata_int_inferred_i_104
       (.I0(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I3(\reg_module_vsize_reg[12]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_104_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004440)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(ip2axi_rddata_int_inferred_i_72_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .I2(Q[7]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_74_n_0),
        .O(in0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004440)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(ip2axi_rddata_int_inferred_i_75_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(Q[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_76_n_0),
        .O(in0[6]));
  LUT6 #(
    .INIT(64'h2222002220002000)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(ip2axi_rddata_int_inferred_i_77_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ),
        .I2(Q[5]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I4(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [10]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .O(in0[5]));
  LUT6 #(
    .INIT(64'h00000000AA0A8080)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(ip2axi_rddata_int_inferred_i_79_n_0),
        .I1(Q[4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I3(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ),
        .O(in0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004440)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(ip2axi_rddata_int_inferred_i_80_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(Q[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_81_n_0),
        .O(in0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004440)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(ip2axi_rddata_int_inferred_i_84_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(Q[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_85_n_0),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004440)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(ip2axi_rddata_int_inferred_i_86_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(Q[1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_87_n_0),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004440)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(ip2axi_rddata_int_inferred_i_88_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .I2(Q[0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'hF3FF4343F3FF4F4F)) 
    ip2axi_rddata_int_inferred_i_72
       (.I0(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [12]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I5(\reg_module_vsize_reg[12]_0 [12]),
        .O(ip2axi_rddata_int_inferred_i_72_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    ip2axi_rddata_int_inferred_i_74
       (.I0(\reg_module_hsize_reg[15]_0 [12]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_2 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I4(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [12]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ),
        .O(ip2axi_rddata_int_inferred_i_74_n_0));
  LUT6 #(
    .INIT(64'hFFFF5F5F00F03F3F)) 
    ip2axi_rddata_int_inferred_i_75
       (.I0(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .I1(\reg_module_vsize_reg[12]_0 [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_75_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    ip2axi_rddata_int_inferred_i_76
       (.I0(\reg_module_hsize_reg[15]_0 [11]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I4(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ),
        .O(ip2axi_rddata_int_inferred_i_76_n_0));
  LUT6 #(
    .INIT(64'hCCB8FFFFCCB80000)) 
    ip2axi_rddata_int_inferred_i_77
       (.I0(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [10]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\reg_module_hsize_reg[15]_0 [10]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_100_n_0),
        .O(ip2axi_rddata_int_inferred_i_77_n_0));
  LUT6 #(
    .INIT(64'hCCB8FFFFCCB80000)) 
    ip2axi_rddata_int_inferred_i_79
       (.I0(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [9]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\reg_module_hsize_reg[15]_0 [9]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_101_n_0),
        .O(ip2axi_rddata_int_inferred_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFF5F5F00F03F3F)) 
    ip2axi_rddata_int_inferred_i_80
       (.I0(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .I1(\reg_module_vsize_reg[12]_0 [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [8]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_80_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    ip2axi_rddata_int_inferred_i_81
       (.I0(\reg_module_hsize_reg[15]_0 [8]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I4(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [8]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ),
        .O(ip2axi_rddata_int_inferred_i_81_n_0));
  LUT6 #(
    .INIT(64'hF3F3535FFFFF535F)) 
    ip2axi_rddata_int_inferred_i_82
       (.I0(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [7]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I3(\reg_module_vsize_reg[12]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I5(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .O(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ip2axi_rddata_int_inferred_i_83
       (.I0(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [7]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(s2mm_dmasr),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I4(\reg_module_hsize_reg[15]_0 [7]),
        .O(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFF5F5F00F03F3F)) 
    ip2axi_rddata_int_inferred_i_84
       (.I0(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .I1(\reg_module_vsize_reg[12]_0 [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_84_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    ip2axi_rddata_int_inferred_i_85
       (.I0(\reg_module_hsize_reg[15]_0 [6]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I4(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [6]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ),
        .O(ip2axi_rddata_int_inferred_i_85_n_0));
  LUT6 #(
    .INIT(64'hFFFF3F3F00F05F5F)) 
    ip2axi_rddata_int_inferred_i_86
       (.I0(\reg_module_vsize_reg[12]_0 [5]),
        .I1(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_86_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    ip2axi_rddata_int_inferred_i_87
       (.I0(\reg_module_hsize_reg[15]_0 [5]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I4(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [5]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ),
        .O(ip2axi_rddata_int_inferred_i_87_n_0));
  LUT6 #(
    .INIT(64'hFFFF5F5F00F03F3F)) 
    ip2axi_rddata_int_inferred_i_88
       (.I0(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .I1(\reg_module_vsize_reg[12]_0 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_88_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    ip2axi_rddata_int_inferred_i_89
       (.I0(\reg_module_hsize_reg[15]_0 [4]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I4(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [4]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1 ),
        .O(ip2axi_rddata_int_inferred_i_89_n_0));
  LUT6 #(
    .INIT(64'hCCB8FFFFCCB80000)) 
    ip2axi_rddata_int_inferred_i_90
       (.I0(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [3]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\reg_module_hsize_reg[15]_0 [3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_102_n_0),
        .O(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCCB8FFFFCCB80000)) 
    ip2axi_rddata_int_inferred_i_92
       (.I0(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\reg_module_hsize_reg[15]_0 [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_103_n_0),
        .O(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCCB8FFFFCCB80000)) 
    ip2axi_rddata_int_inferred_i_94
       (.I0(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[31]_0 [1]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I2(\reg_module_hsize_reg[15]_0 [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_104_n_0),
        .O(\GEN_NUM_FSTORES_2.reg_module_start_address1_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF0FA0A0)) 
    ip2axi_rddata_int_inferred_i_96
       (.I0(\reg_module_vsize_reg[12]_0 [0]),
        .I1(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I3(\GEN_NUM_FSTORES_2.reg_module_start_address2_i_reg[31]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .O(\reg_module_vsize_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_0),
        .Q(s2mm_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_hsize_reg[15]_1 ),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\reg_module_vsize_reg[12]_1 ),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register
   (\dmacr_i_reg[1]_0 ,
    \dmacr_i_reg[2]_0 ,
    reset_counts,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    s2mm_dmasr,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    err_irq_reg_0,
    lsize_more_err_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ,
    s2mm_ip2axi_introut,
    halt_i0,
    undrflo_err0,
    stop_i,
    ch2_delay_count0,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]_0 ,
    ch2_dly_fast_cnt0,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ,
    halted_reg_0,
    halted_reg_1,
    E,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ,
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ,
    \ptr_ref_i_reg[4] ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_1 ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    SR,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2]_1 ,
    reset_counts_reg_0,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    lsize_more_err_reg_1,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ,
    halted_reg_2,
    s2mm_ioc_irq_set,
    introut_reg_0,
    s2mm_stop,
    run_stop_d1,
    s2mm_fsize_mismatch_err,
    soft_reset_d1,
    dma_err,
    s2mm_halt,
    CO,
    Q,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ,
    ch2_delay_cnt_en,
    s2mm_packet_sof,
    s2mm_cdc2dmac_fsync,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    s2mm_dly_irq_set,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    s2mm_prmtr_updt_complete,
    prmtr_update_complete,
    ch2_irqthresh_decr_mask_sig,
    s2mm_tstvect_fsync,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 ,
    s2mm_valid_frame_sync,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ,
    valid_frame_sync_d2,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 ,
    repeat_frame,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 );
  output \dmacr_i_reg[1]_0 ;
  output \dmacr_i_reg[2]_0 ;
  output reset_counts;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output [2:0]s2mm_dmasr;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output err_irq_reg_0;
  output lsize_more_err_reg_0;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  output [21:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  output s2mm_ip2axi_introut;
  output halt_i0;
  output undrflo_err0;
  output stop_i;
  output ch2_delay_count0;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]_0 ;
  output ch2_dly_fast_cnt0;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ;
  output halted_reg_0;
  output [0:0]halted_reg_1;
  output [0:0]E;
  output \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ;
  output [4:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  output \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ;
  output [6:0]\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  output \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 ;
  output [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ;
  output [3:0]\ptr_ref_i_reg[4] ;
  output [0:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_1 ;
  output [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input [0:0]SR;
  input [2:0]s2mm_axi2ip_wrce;
  input [30:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2]_1 ;
  input reset_counts_reg_0;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input lsize_err_reg_0;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input lsize_more_err_reg_1;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  input halted_reg_2;
  input s2mm_ioc_irq_set;
  input introut_reg_0;
  input s2mm_stop;
  input run_stop_d1;
  input s2mm_fsize_mismatch_err;
  input soft_reset_d1;
  input dma_err;
  input s2mm_halt;
  input [0:0]CO;
  input [0:0]Q;
  input [3:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  input ch2_delay_cnt_en;
  input s2mm_packet_sof;
  input s2mm_cdc2dmac_fsync;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  input s2mm_dly_irq_set;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  input s2mm_prmtr_updt_complete;
  input prmtr_update_complete;
  input ch2_irqthresh_decr_mask_sig;
  input s2mm_tstvect_fsync;
  input [4:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 ;
  input s2mm_valid_frame_sync;
  input [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ;
  input valid_frame_sync_d2;
  input [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 ;
  input repeat_frame;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ;
  input [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;

  wire [0:0]CO;
  wire [30:0]D;
  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ;
  wire [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ;
  wire [3:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ;
  wire [0:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_1 ;
  wire [21:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ;
  wire [4:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire [3:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] ;
  wire [4:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 ;
  wire [6:0]\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  wire [0:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  wire \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_irqthresh_decr_mask_sig;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i[0]_i_1_n_0 ;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i_reg[1]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire err;
  wire err_d1;
  wire err_irq_i_1_n_0;
  wire err_irq_i_2_n_0;
  wire err_irq_i_3_n_0;
  wire err_irq_i_4_n_0;
  wire err_irq_reg_0;
  wire halt_i0;
  wire halted_reg_0;
  wire [0:0]halted_reg_1;
  wire halted_reg_2;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire introut_reg_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire lsize_err_reg_0;
  wire lsize_more_err_reg_0;
  wire lsize_more_err_reg_1;
  wire m_axi_s2mm_aclk;
  wire prmtr_update_complete;
  wire [3:0]\ptr_ref_i_reg[4] ;
  wire repeat_frame;
  wire reset_counts;
  wire reset_counts_reg_0;
  wire run_stop_d1;
  wire [2:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dly_irq_set;
  wire [2:0]s2mm_dmasr;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_halt;
  wire s2mm_ioc_irq_set;
  wire s2mm_ip2axi_introut;
  wire s2mm_packet_sof;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire soft_reset_d1;
  wire stop_i;
  wire undrflo_err0;
  wire valid_frame_sync_d2;

  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[1]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] [0]),
        .I1(valid_frame_sync_d2),
        .I2(\dmacr_i_reg[1]_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [0]),
        .I4(repeat_frame),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .O(\ptr_ref_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[2]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] [1]),
        .I1(valid_frame_sync_d2),
        .I2(\dmacr_i_reg[1]_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [1]),
        .I4(repeat_frame),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .O(\ptr_ref_i_reg[4] [1]));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[3]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] [2]),
        .I1(valid_frame_sync_d2),
        .I2(\dmacr_i_reg[1]_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [2]),
        .I4(repeat_frame),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .O(\ptr_ref_i_reg[4] [2]));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i[4]_i_3 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] [3]),
        .I1(valid_frame_sync_d2),
        .I2(\dmacr_i_reg[1]_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4]_0 [3]),
        .I4(repeat_frame),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .O(\ptr_ref_i_reg[4] [3]));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[29]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[30]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [6]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [7]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [8]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [9]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [12]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [13]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [9]),
        .I1(D[18]),
        .I2(D[19]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .I4(D[20]),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.fsize_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .Q(s2mm_dmasr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ),
        .Q(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ),
        .I1(reset_counts),
        .I2(ch2_delay_cnt_en),
        .I3(irqdelay_wren_i),
        .I4(s2mm_packet_sof),
        .I5(s2mm_cdc2dmac_fsync),
        .O(ch2_dly_fast_cnt0));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [20]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I3(s2mm_dly_irq_set),
        .I4(dly_irq_reg_0),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFF00F2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [20]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ),
        .I4(ch2_dly_fast_cnt0),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [20]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ),
        .O(ch2_delay_count0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [18]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [19]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [17]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [15]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [21]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_8 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] [2]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [19]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] [0]),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1 
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] [0]),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [6]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 [0]));
  LUT5 #(
    .INIT(32'hFF090909)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] [1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] [0]),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ),
        .I4(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [7]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 [1]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .I1(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 [2]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .I1(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 [3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [12]),
        .I1(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] [4]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 [4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2 
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ),
        .I1(ch2_irqthresh_decr_mask_sig),
        .I2(s2mm_tstvect_fsync),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4 
       (.I0(s2mm_valid_frame_sync),
        .I1(s2mm_tstvect_fsync),
        .I2(reset_counts),
        .I3(irqthresh_wren_i),
        .I4(s2mm_dly_irq_set),
        .I5(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [5]),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5 
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]_1 ),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00404440)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(s2mm_dmasr[0]),
        .I1(introut_reg_0),
        .I2(s2mm_prmtr_updt_complete),
        .I3(prmtr_update_complete),
        .I4(s2mm_cdc2dmac_fsync),
        .O(halted_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_1 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .I2(s2mm_halt),
        .I3(CO),
        .I4(Q),
        .O(undrflo_err0));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ),
        .Q(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000001)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(lsize_more_err_reg_0),
        .I3(s2mm_dmasr[2]),
        .I4(dma_interr_reg_0),
        .O(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [2]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [4]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_1),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h07)) 
    \dmacr_i[0]_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [2]),
        .I1(s2mm_ioc_irq_set),
        .I2(\dmacr_i[0]_i_2_n_0 ),
        .O(\dmacr_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFBFBFFFFFF)) 
    \dmacr_i[0]_i_2 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(introut_reg_0),
        .I2(s2mm_stop),
        .I3(D[0]),
        .I4(s2mm_axi2ip_wrce[0]),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [0]),
        .O(\dmacr_i[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1_n_0 ),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\dmacr_i_reg[1]_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    err_d1_i_1
       (.I0(err_irq_i_2_n_0),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h1FFF1111)) 
    err_irq_i_1
       (.I0(err_d1),
        .I1(err_irq_i_2_n_0),
        .I2(D[13]),
        .I3(s2mm_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000000D)) 
    err_irq_i_2
       (.I0(lsize_more_err_reg_0),
        .I1(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [3]),
        .I2(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .I3(err_irq_i_3_n_0),
        .I4(err_irq_i_4_n_0),
        .O(err_irq_i_2_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    err_irq_i_3
       (.I0(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [1]),
        .I1(s2mm_dmasr[2]),
        .I2(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [0]),
        .I3(s2mm_dmasr[1]),
        .O(err_irq_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFF2)) 
    err_irq_i_4
       (.I0(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .I1(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [2]),
        .I2(dma_slverr_reg_0),
        .I3(dma_decerr_reg_0),
        .O(err_irq_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    halt_i_i_2
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [0]),
        .I1(run_stop_d1),
        .I2(s2mm_stop),
        .I3(s2mm_fsize_mismatch_err),
        .I4(\dmacr_i_reg[2]_0 ),
        .I5(soft_reset_d1),
        .O(halt_i0));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_reg_2),
        .Q(s2mm_dmasr[0]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    introut_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(introut_reg_0),
        .I2(introut_i_2_n_0),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    introut_i_2
       (.I0(ioc_irq_reg_0),
        .I1(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [4]),
        .I2(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [6]),
        .I3(err_irq_reg_0),
        .I4(dly_irq_reg_0),
        .I5(\GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [5]),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(s2mm_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    lsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_err_reg_0),
        .Q(s2mm_dmasr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    lsize_more_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_more_err_reg_1),
        .Q(lsize_more_err_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_0),
        .Q(reset_counts),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(s2mm_dmasr[0]),
        .I1(introut_reg_0),
        .O(halted_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .O(stop_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset
   (soft_reset_d1,
    in0,
    run_stop_d1,
    halt_i_reg_0,
    halt_reset_reg_0,
    \dmacr_i_reg[2] ,
    halt_i_reg_1,
    err_i_reg,
    sig_s2mm_dm_prmry_resetn,
    prmry_reset2,
    halt_i_reg_2,
    reset_counts_reg,
    scndry_out,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s2mm_soft_reset,
    s_soft_reset_i0,
    s2mm_axi2ip_wrce,
    D,
    halt_i0,
    halt_i_reg_3,
    s2mm_stop,
    s2mm_halt_cmplt,
    dma_err,
    out,
    sig_s_h_halt_reg,
    reset_counts,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_in);
  output soft_reset_d1;
  output in0;
  output run_stop_d1;
  output halt_i_reg_0;
  output halt_reset_reg_0;
  output \dmacr_i_reg[2] ;
  output halt_i_reg_1;
  output [0:0]err_i_reg;
  output sig_s2mm_dm_prmry_resetn;
  output prmry_reset2;
  output halt_i_reg_2;
  output reset_counts_reg;
  output scndry_out;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s2mm_soft_reset;
  input s_soft_reset_i0;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]D;
  input halt_i0;
  input [0:0]halt_i_reg_3;
  input s2mm_stop;
  input s2mm_halt_cmplt;
  input dma_err;
  input out;
  input sig_s_h_halt_reg;
  input reset_counts;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input prmry_in;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire [0:0]err_i_reg;
  wire halt_i0;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_i_reg_2;
  wire [0:0]halt_i_reg_3;
  wire halt_reset_i_1_n_0;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_all_idle;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_s2mm_dm_prmry_resetn;
  wire sig_s_h_halt_reg;
  wire soft_reset_d1;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4 
       (.I0(halt_i_reg_0),
        .I1(dma_err),
        .I2(s2mm_soft_reset),
        .O(halt_i_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_axis_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(axis_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_1 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .axis_min_count0(axis_min_count0),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_3 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_axis_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_4 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_5 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (p_axis_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2 ),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .prmry_min_count0(prmry_min_count0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .s_soft_reset_i_reg(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ),
        .scndry_out(p_lite_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_6 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .lite_min_count0(lite_min_count0),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .I4(prmry_min_count[3]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBC3C)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hBFC0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[2]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(resetn_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(scndry_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_8 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (prmry_in),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (sig_s2mm_dm_prmry_resetn),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .halt_i_reg_0(halt_i_reg_0),
        .halt_i_reg_1(halt_reset_reg_0),
        .halt_i_reg_2(halt_i_reg_3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .out(out),
        .prmry_in(resetn_i),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_s_h_halt_reg),
        .O(halt_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmnds_queued[7]_i_1 
       (.I0(dma_err),
        .I1(s2mm_soft_reset),
        .I2(out),
        .I3(halt_i_reg_0),
        .O(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222F222222222222)) 
    halt_reset_i_1
       (.I0(halt_reset_reg_0),
        .I1(halt_i_reg_3),
        .I2(s2mm_stop),
        .I3(s2mm_soft_reset),
        .I4(halt_i_reg_0),
        .I5(s2mm_halt_cmplt),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(halt_reset_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module
   (out,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    soft_reset_d1,
    prmry_in,
    run_stop_d1,
    s2mm_halt,
    halt_reset,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    err_i_reg,
    prmry_reset2,
    prmry_resetn_i_reg,
    prmry_resetn_i_reg_0,
    SR,
    scndry_reset2,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    halt_i_reg_0,
    reset_counts_reg,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s2mm_soft_reset,
    s_soft_reset_i0,
    axi_resetn,
    s2mm_axi2ip_wrce,
    D,
    halt_i0,
    halt_i_reg_1,
    s2mm_stop,
    s2mm_halt_cmplt,
    dma_err,
    s2mm_dmasr,
    d_tready_before_fsync_clr_flag1,
    d_tready_before_fsync,
    s2mm_dmasr_halted_s,
    sig_s_h_halt_reg,
    reset_counts,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from );
  output out;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output soft_reset_d1;
  output prmry_in;
  output run_stop_d1;
  output s2mm_halt;
  output halt_reset;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output [0:0]err_i_reg;
  output prmry_reset2;
  output [0:0]prmry_resetn_i_reg;
  output prmry_resetn_i_reg_0;
  output [0:0]SR;
  output scndry_reset2;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  output halt_i_reg_0;
  output reset_counts_reg;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s2mm_soft_reset;
  input s_soft_reset_i0;
  input axi_resetn;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]D;
  input halt_i0;
  input [0:0]halt_i_reg_1;
  input s2mm_stop;
  input s2mm_halt_cmplt;
  input dma_err;
  input [0:0]s2mm_dmasr;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_before_fsync;
  input s2mm_dmasr_halted_s;
  input sig_s_h_halt_reg;
  input reset_counts;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire [0:0]SR;
  wire axi_resetn;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire [0:0]err_i_reg;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire [0:0]halt_i_reg_1;
  wire halt_reset;
  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire prmry_reset2;
  wire [0:0]prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire reset_counts;
  wire reset_counts_reg;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmasr;
  wire s2mm_dmasr_halted_s;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i0;
  wire scndry_reset2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_prmry_resetn;
  wire sig_s_h_halt_reg;
  wire soft_reset_d1;

  assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4  = sig_s2mm_axis_resetn;
  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg  = sig_s2mm_dm_prmry_resetn;
  assign out = sig_s2mm_prmry_resetn;
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1 
       (.I0(sig_s2mm_axis_resetn),
        .O(scndry_reset2));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(sig_s2mm_prmry_resetn),
        .I1(s2mm_dmasr),
        .O(prmry_resetn_i_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1 
       (.I0(sig_s2mm_prmry_resetn),
        .O(prmry_resetn_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset \GEN_RESET_FOR_S2MM.RESET_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .err_i_reg(err_i_reg),
        .halt_i0(halt_i0),
        .halt_i_reg_0(s2mm_halt),
        .halt_i_reg_1(halt_i_reg),
        .halt_i_reg_2(halt_i_reg_0),
        .halt_i_reg_3(halt_i_reg_1),
        .halt_reset_reg_0(halt_reset),
        .in0(sig_s2mm_prmry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_s2mm_prmry_resetn),
        .prmry_in(prmry_in),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_out(sig_s2mm_axis_resetn),
        .sig_s2mm_dm_prmry_resetn(sig_s2mm_dm_prmry_resetn),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .soft_reset_d1(soft_reset_d1));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1 
       (.I0(d_tready_before_fsync_clr_flag1),
        .I1(d_tready_before_fsync),
        .I2(sig_s2mm_axis_resetn),
        .I3(s2mm_dmasr_halted_s),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(prmry_in),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(prmry_in),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf
   (dout,
    full,
    empty,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    run_stop_reg,
    p_in_d1_cdc_from,
    s2mm_fsync_out_m_i,
    D,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ,
    s_axis_fifo_ainit_nosync,
    drop_fsync_d_pulse_gen_fsize_less_err,
    fsize_mismatch_err_s10,
    s2mm_fsync_core,
    rst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    SR,
    s2mm_halt,
    scndry_reset2,
    s2mm_dmacr,
    prmry_in_xored,
    Q,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ,
    out,
    s2mm_fsync_out_i,
    minusOp,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 ,
    sig_s_ready_dup_reg,
    s_valid_reg,
    s_valid_reg_0,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ,
    s2mm_fsize_mismatch_err_s,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 ,
    s_axis_s2mm_tuser_d1,
    s_axis_s2mm_tuser_signal,
    s_valid_reg_1,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1);
  output [32:0]dout;
  output full;
  output empty;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  output run_stop_reg;
  output p_in_d1_cdc_from;
  output s2mm_fsync_out_m_i;
  output [12:0]D;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  output s_axis_fifo_ainit_nosync;
  output drop_fsync_d_pulse_gen_fsize_less_err;
  output fsize_mismatch_err_s10;
  output s2mm_fsync_core;
  input rst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;
  input [32:0]din;
  input rd_en;
  input [0:0]SR;
  input s2mm_halt;
  input scndry_reset2;
  input [2:0]s2mm_dmacr;
  input prmry_in_xored;
  input [12:0]Q;
  input [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ;
  input out;
  input s2mm_fsync_out_i;
  input [11:0]minusOp;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;
  input [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 ;
  input sig_s_ready_dup_reg;
  input s_valid_reg;
  input s_valid_reg_0;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ;
  input s2mm_fsize_mismatch_err_s;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 ;
  input s_axis_s2mm_tuser_d1;
  input s_axis_s2mm_tuser_signal;
  input s_valid_reg_1;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;

  wire [12:0]D;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_36 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_37 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_38 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ;
  wire [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 ;
  wire [12:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  wire [11:0]data_count_af_threshold;
  (* async_reg = "true" *) wire [11:0]data_count_af_threshold_cdc_tig;
  (* async_reg = "true" *) wire [11:0]data_count_af_threshold_d1;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  wire [32:0]din;
  wire dm_halt_reg;
  wire [12:0]done_vsize_counter;
  wire [32:0]dout;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire empty;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_mismatch_err_s1;
  wire fsize_mismatch_err_s10;
  (* async_reg = "true" *) wire [1:0]fsync_src_select_cdc_tig;
  (* async_reg = "true" *) wire [1:0]fsync_src_select_d1;
  wire full;
  wire m_axi_s2mm_aclk;
  wire [11:0]minusOp;
  wire [12:1]minusOp_0;
  wire minusOp_carry__0_i_1__0_n_0;
  wire minusOp_carry__0_i_2__0_n_0;
  wire minusOp_carry__0_i_3__0_n_0;
  wire minusOp_carry__0_i_4__0_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1__0_n_0;
  wire minusOp_carry__1_i_2__0_n_0;
  wire minusOp_carry__1_i_3__0_n_0;
  wire minusOp_carry__1_i_4__0_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1__0_n_0;
  wire minusOp_carry_i_2__0_n_0;
  wire minusOp_carry_i_3__0_n_0;
  wire minusOp_carry_i_4__0_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire out;
  wire [12:0]p_1_in;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire rd_en;
  wire rst;
  wire run_stop_reg;
  wire [2:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_core;
  wire s2mm_fsync_out_i;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tuser_signal;
  wire s_valid_reg;
  wire s_valid_reg_0;
  wire s_valid_reg_1;
  wire scndry_reset2;
  wire sig_s_ready_dup_reg;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_27 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF 
       (.D(p_1_in),
        .E(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (s2mm_fsync_out_m_i),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (Q),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_37 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_38 ),
        .Q(done_vsize_counter[0]),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .minusOp_0(minusOp_0),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_28 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_0 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg (s_valid_reg),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 (s_valid_reg_0),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_1 (\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_2 (run_stop_reg),
        .SR(SR),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .delay_s2mm_fsync_core_till_mmap_done_flag_d1(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .dm_halt_reg(dm_halt_reg),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_mismatch_err_s10(fsize_mismatch_err_s10),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_fsync_d1_reg(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 ),
        .scndry_reset2(scndry_reset2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_29 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (run_stop_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg (s_valid_reg_1),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg (s_valid_reg_0),
        .SR(SR),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .s_axis_s2mm_tuser_signal(s_axis_s2mm_tuser_signal),
        .scndry_reset2(scndry_reset2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_30 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I 
       (.\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg (s_valid_reg_0),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_2 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3 ),
        .SR(SR),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .dm_halt_reg(dm_halt_reg),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_mismatch_err_s1(fsize_mismatch_err_s1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_halt(s2mm_halt),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[0]),
        .Q(data_count_af_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[10]),
        .Q(data_count_af_threshold_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[11]),
        .Q(data_count_af_threshold_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[1]),
        .Q(data_count_af_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[2]),
        .Q(data_count_af_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[3]),
        .Q(data_count_af_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[4]),
        .Q(data_count_af_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[5]),
        .Q(data_count_af_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[6]),
        .Q(data_count_af_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[7]),
        .Q(data_count_af_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[8]),
        .Q(data_count_af_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold[9]),
        .Q(data_count_af_threshold_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[0]),
        .Q(data_count_af_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[10]),
        .Q(data_count_af_threshold_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[11]),
        .Q(data_count_af_threshold_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[1]),
        .Q(data_count_af_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[2]),
        .Q(data_count_af_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[3]),
        .Q(data_count_af_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[4]),
        .Q(data_count_af_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[5]),
        .Q(data_count_af_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[6]),
        .Q(data_count_af_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[7]),
        .Q(data_count_af_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[8]),
        .Q(data_count_af_threshold_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[9]),
        .Q(data_count_af_threshold_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr[1]),
        .Q(fsync_src_select_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr[2]),
        .Q(fsync_src_select_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fsync_src_select_cdc_tig[0]),
        .Q(fsync_src_select_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fsync_src_select_cdc_tig[1]),
        .Q(fsync_src_select_d1[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_afifo_builtin \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.D(D[12:1]),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_36 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] (crnt_vsize_d1[12:1]),
        .Q(done_vsize_counter[1:0]),
        .din(din),
        .dm_halt_reg(dm_halt_reg),
        .dout(dout),
        .empty(empty),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .minusOp(minusOp),
        .out(out),
        .rd_en(rd_en),
        .rst(rst),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_valid_reg(s_valid_reg),
        .s_valid_reg_0(s_valid_reg_0),
        .s_valid_reg_1(s_valid_reg_1),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_37 ),
        .sig_s_ready_out_reg_0(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_38 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_2 ),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_1 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_0 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10 
       (.I0(done_vsize_counter[3]),
        .I1(done_vsize_counter[4]),
        .I2(done_vsize_counter[1]),
        .I3(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6 
       (.I0(done_vsize_counter[11]),
        .I1(done_vsize_counter[9]),
        .I2(done_vsize_counter[12]),
        .I3(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7 
       (.I0(done_vsize_counter[3]),
        .I1(done_vsize_counter[2]),
        .I2(done_vsize_counter[0]),
        .I3(done_vsize_counter[5]),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8 
       (.I0(done_vsize_counter[6]),
        .I1(done_vsize_counter[5]),
        .I2(done_vsize_counter[8]),
        .I3(done_vsize_counter[7]),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9 
       (.I0(done_vsize_counter[6]),
        .I1(done_vsize_counter[7]),
        .I2(done_vsize_counter[4]),
        .I3(done_vsize_counter[8]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[0]),
        .Q(done_vsize_counter[0]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[10]),
        .Q(done_vsize_counter[10]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[11]),
        .Q(done_vsize_counter[11]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[12]),
        .Q(done_vsize_counter[12]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[1]),
        .Q(done_vsize_counter[1]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[2]),
        .Q(done_vsize_counter[2]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[3]),
        .Q(done_vsize_counter[3]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[4]),
        .Q(done_vsize_counter[4]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[5]),
        .Q(done_vsize_counter[5]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[6]),
        .Q(done_vsize_counter[6]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[7]),
        .Q(done_vsize_counter[7]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[8]),
        .Q(done_vsize_counter[8]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_1_in[9]),
        .Q(done_vsize_counter[9]),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3 ),
        .Q(fsize_err_to_dm_halt_flag),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_36 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .R(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[0]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 ),
        .I1(crnt_vsize_d1[0]),
        .I2(s2mm_fsync_out_i),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(data_count_af_threshold[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(data_count_af_threshold[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(data_count_af_threshold[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(data_count_af_threshold[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(data_count_af_threshold[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(data_count_af_threshold[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(data_count_af_threshold[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(data_count_af_threshold[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(data_count_af_threshold[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(data_count_af_threshold[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(data_count_af_threshold[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(data_count_af_threshold[2]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(done_vsize_counter[0]),
        .DI(done_vsize_counter[4:1]),
        .O(minusOp_0[4:1]),
        .S({minusOp_carry_i_1__0_n_0,minusOp_carry_i_2__0_n_0,minusOp_carry_i_3__0_n_0,minusOp_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(done_vsize_counter[8:5]),
        .O(minusOp_0[8:5]),
        .S({minusOp_carry__0_i_1__0_n_0,minusOp_carry__0_i_2__0_n_0,minusOp_carry__0_i_3__0_n_0,minusOp_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1__0
       (.I0(done_vsize_counter[8]),
        .O(minusOp_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2__0
       (.I0(done_vsize_counter[7]),
        .O(minusOp_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3__0
       (.I0(done_vsize_counter[6]),
        .O(minusOp_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4__0
       (.I0(done_vsize_counter[5]),
        .O(minusOp_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,done_vsize_counter[11:9]}),
        .O(minusOp_0[12:9]),
        .S({minusOp_carry__1_i_1__0_n_0,minusOp_carry__1_i_2__0_n_0,minusOp_carry__1_i_3__0_n_0,minusOp_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1__0
       (.I0(done_vsize_counter[12]),
        .O(minusOp_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2__0
       (.I0(done_vsize_counter[11]),
        .O(minusOp_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3__0
       (.I0(done_vsize_counter[10]),
        .O(minusOp_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4__0
       (.I0(done_vsize_counter[9]),
        .O(minusOp_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__0
       (.I0(done_vsize_counter[4]),
        .O(minusOp_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2__0
       (.I0(done_vsize_counter[3]),
        .O(minusOp_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3__0
       (.I0(done_vsize_counter[2]),
        .O(minusOp_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4__0
       (.I0(done_vsize_counter[1]),
        .O(minusOp_carry_i_4__0_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf
   (s_axis_s2mm_tready,
    out,
    s_axis_s2mm_tlast_i,
    s_axis_s2mm_tuser_signal,
    rst,
    E,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ,
    SR,
    s2mm_fsize_more_or_sof_late_s,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg ,
    p_13_in,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    \sig_data_reg_out_reg[31]_0 ,
    s_axis_s2mm_aclk,
    s_axis_fifo_ainit_nosync,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ,
    s2mm_fsync_out_i,
    Q,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 ,
    s_axis_s2mm_tvalid,
    full,
    \sig_user_reg_out_reg[0]_0 ,
    s_axis_s2mm_tuser_d1,
    s2mm_fsize_less_err_flag_10,
    d_tready_before_fsync,
    d_tready_before_fsync_clr_flag1,
    d_tready_sof_late,
    s2mm_tuser_to_fsync_out,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 ,
    run_stop_reg,
    s_axis_s2mm_tdata,
    sig_s_ready_dup_reg_0);
  output s_axis_s2mm_tready;
  output out;
  output s_axis_s2mm_tlast_i;
  output s_axis_s2mm_tuser_signal;
  output rst;
  output [0:0]E;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ;
  output [0:0]SR;
  output s2mm_fsize_more_or_sof_late_s;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg ;
  output p_13_in;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  input s_axis_s2mm_aclk;
  input s_axis_fifo_ainit_nosync;
  input s_axis_s2mm_tlast;
  input [0:0]s_axis_s2mm_tuser;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ;
  input s2mm_fsync_out_i;
  input [0:0]Q;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 ;
  input s_axis_s2mm_tvalid;
  input full;
  input \sig_user_reg_out_reg[0]_0 ;
  input s_axis_s2mm_tuser_d1;
  input s2mm_fsize_less_err_flag_10;
  input d_tready_before_fsync;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_sof_late;
  input s2mm_tuser_to_fsync_out;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 ;
  input run_stop_reg;
  input [31:0]s_axis_s2mm_tdata;
  input sig_s_ready_dup_reg_0;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire full;
  wire p_13_in;
  wire rst;
  wire run_stop_reg;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_out_i;
  wire s2mm_tuser_to_fsync_out;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tlast_i;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tuser_signal;
  wire s_axis_s2mm_tvalid;
  wire sig_data_reg_out_en;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  wire sig_s_ready_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire \sig_user_reg_out_reg[0]_0 ;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign out = sig_m_valid_out;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  LUT5 #(
    .INIT(32'h08088808)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ),
        .I1(sig_m_valid_out),
        .I2(s2mm_fsize_less_err_flag_10),
        .I3(s_axis_s2mm_tuser_signal),
        .I4(s_axis_s2mm_tuser_d1),
        .O(s2mm_fsize_more_or_sof_late_s));
  LUT3 #(
    .INIT(8'hBF)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2 
       (.I0(s_axis_s2mm_tuser_d1),
        .I1(s_axis_s2mm_tuser_signal),
        .I2(sig_m_valid_out),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1 
       (.I0(\sig_user_reg_out_reg[0]_0 ),
        .I1(s_axis_s2mm_tuser_signal),
        .I2(sig_m_valid_out),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 ),
        .I4(d_tready_before_fsync_clr_flag1),
        .I5(d_tready_sof_late),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ));
  LUT5 #(
    .INIT(32'h0000AB00)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1 
       (.I0(s2mm_tuser_to_fsync_out),
        .I1(d_tready_before_fsync_clr_flag1),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg ),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 ),
        .I4(s2mm_fsync_out_i),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1 
       (.I0(s_axis_s2mm_tuser_signal),
        .I1(sig_m_valid_out),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hBF00FFFFBF00BF00)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_1 
       (.I0(s_axis_s2mm_tuser_d1),
        .I1(s_axis_s2mm_tuser_signal),
        .I2(sig_m_valid_out),
        .I3(s2mm_fsize_less_err_flag_10),
        .I4(s2mm_fsync_out_i),
        .I5(s_axis_fifo_ainit_nosync),
        .O(SR));
  LUT5 #(
    .INIT(32'hF8F0F8F8)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_2 
       (.I0(s_axis_s2mm_tlast_i),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] ),
        .I2(s2mm_fsync_out_i),
        .I3(Q),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'h0080)) 
    s_fsync_d1_i_2
       (.I0(run_stop_reg),
        .I1(sig_m_valid_out),
        .I2(s_axis_s2mm_tuser_signal),
        .I3(s_axis_s2mm_tuser_d1),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(s_axis_s2mm_tdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(s_axis_s2mm_tdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(s_axis_s2mm_tdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(s_axis_s2mm_tdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(s_axis_s2mm_tdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(s_axis_s2mm_tdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(s_axis_s2mm_tdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(s_axis_s2mm_tdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(s_axis_s2mm_tdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(s_axis_s2mm_tdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(s_axis_s2mm_tdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(s_axis_s2mm_tdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(s_axis_s2mm_tdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(s_axis_s2mm_tdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(s_axis_s2mm_tdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(s_axis_s2mm_tdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(s_axis_s2mm_tdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(s_axis_s2mm_tdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(s_axis_s2mm_tdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(s_axis_s2mm_tdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(s_axis_s2mm_tdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(s_axis_s2mm_tdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(s_axis_s2mm_tdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(s_axis_s2mm_tdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[31]_0 [24]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[31]_0 [25]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[31]_0 [26]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[31]_0 [27]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[31]_0 [28]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[31]_0 [29]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[31]_0 [30]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[31]_0 [31]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(s_axis_fifo_ainit_nosync));
  LUT6 #(
    .INIT(64'hFFFFFFFF55575555)) 
    sig_last_reg_out_i_1__1
       (.I0(sig_m_valid_dup),
        .I1(s_axis_fifo_ainit_nosync),
        .I2(s2mm_fsync_out_i),
        .I3(full),
        .I4(\sig_user_reg_out_reg[0]_0 ),
        .I5(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    sig_last_reg_out_i_3__0
       (.I0(d_tready_before_fsync),
        .I1(d_tready_before_fsync_clr_flag1),
        .I2(d_tready_sof_late),
        .I3(s2mm_tuser_to_fsync_out),
        .I4(\sig_user_reg_out_reg[0]_0 ),
        .I5(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg ),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(s_axis_s2mm_tlast_i),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tlast),
        .Q(sig_last_skid_reg),
        .R(s_axis_fifo_ainit_nosync));
  LUT6 #(
    .INIT(64'h000000000000BAFF)) 
    sig_m_valid_dup_i_1__1
       (.I0(s_axis_s2mm_tvalid),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_data_reg_out_en),
        .I4(s_axis_fifo_ainit_nosync),
        .I5(rst),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_axis_fifo_ainit_nosync),
        .Q(rst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4555444455555555)) 
    sig_s_ready_dup_i_1__2
       (.I0(s_axis_fifo_ainit_nosync),
        .I1(rst),
        .I2(sig_m_valid_dup),
        .I3(s_axis_s2mm_tvalid),
        .I4(sig_s_ready_dup),
        .I5(sig_s_ready_dup_reg_0),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(s_axis_s2mm_tuser),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_user_skid_mux_out),
        .Q(s_axis_s2mm_tuser_signal),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tuser),
        .Q(sig_user_skid_reg),
        .R(s_axis_fifo_ainit_nosync));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm
   (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    tstvect_fsync_d2,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_vsize_err,
    zero_hsize_err,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ,
    s_soft_reset_i0,
    \cmnds_queued_reg[7]_0 ,
    halted_set_i0,
    Q,
    load_new_addr,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    frame_sync_out0,
    interr_i_reg,
    DI,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ,
    D,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ,
    s2mm_fsize_mismatch_err_s,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ,
    S,
    \cmnds_queued_reg[6]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \VFLIP_DISABLE.dm_address_reg[31]_0 ,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_fsync_out_m_i,
    zero_vsize_err0,
    zero_hsize_err0,
    fsize_mismatch_err_s10,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s2mm_cdc2dmac_fsync,
    s2mm_dmacr,
    \FSM_sequential_dmacntrl_cs_reg[0]_0 ,
    s2mm_soft_reset,
    halt_reset,
    s2mm_halt_cmplt,
    datamover_idle,
    \vert_count_reg[0]_0 ,
    \vert_count_reg[12]_0 ,
    s2mm_halt,
    dma_err,
    out,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 ,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    ch2_delay_cnt_en,
    s2mm_tstvect_fsync,
    s2mm_packet_sof,
    mask_fsync_out_i,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    \cmnds_queued_reg[7]_1 ,
    m_axis_s2mm_sts_tready,
    flag_to_repeat_after_fsize_less_err,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ,
    s2mm_fsize_less_err_flag_10,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ,
    ch2_irqthresh_decr_mask_sig,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ,
    \VFLIP_DISABLE.dm_address_reg[31]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[0]_0 ,
    \cmnds_queued_reg[7]_2 );
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  output tstvect_fsync_d2;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_vsize_err;
  output zero_hsize_err;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  output s_soft_reset_i0;
  output \cmnds_queued_reg[7]_0 ;
  output halted_set_i0;
  output [5:0]Q;
  output load_new_addr;
  output [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output frame_sync_out0;
  output interr_i_reg;
  output [0:0]DI;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  output [4:0]D;
  output [48:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ;
  output s2mm_fsize_mismatch_err_s;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  output [3:0]S;
  output [2:0]\cmnds_queued_reg[6]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output [31:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_fsync_out_m_i;
  input zero_vsize_err0;
  input zero_hsize_err0;
  input fsize_mismatch_err_s10;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input s2mm_cdc2dmac_fsync;
  input [1:0]s2mm_dmacr;
  input \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  input s2mm_soft_reset;
  input halt_reset;
  input s2mm_halt_cmplt;
  input datamover_idle;
  input \vert_count_reg[0]_0 ;
  input [12:0]\vert_count_reg[12]_0 ;
  input s2mm_halt;
  input dma_err;
  input out;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 ;
  input [3:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input ch2_delay_cnt_en;
  input s2mm_tstvect_fsync;
  input s2mm_packet_sof;
  input mask_fsync_out_i;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input [0:0]\cmnds_queued_reg[7]_1 ;
  input m_axis_s2mm_sts_tready;
  input flag_to_repeat_after_fsize_less_err;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  input s2mm_fsize_less_err_flag_10;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ;
  input ch2_irqthresh_decr_mask_sig;
  input [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  input [31:0]\VFLIP_DISABLE.dm_address_reg[31]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input [6:0]\cmnds_queued_reg[7]_2 ;

  wire [4:0]D;
  wire [0:0]DI;
  wire [3:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_18 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ;
  wire [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire [48:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ;
  wire [5:0]Q;
  wire [3:0]S;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  wire [0:0]SR;
  wire [31:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  wire [31:0]\VFLIP_DISABLE.dm_address_reg[31]_1 ;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[7]_i_2_n_0 ;
  wire [7:6]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire [2:0]\cmnds_queued_reg[6]_0 ;
  wire \cmnds_queued_reg[7]_0 ;
  wire [0:0]\cmnds_queued_reg[7]_1 ;
  wire [6:0]\cmnds_queued_reg[7]_2 ;
  wire datamover_idle;
  wire dma_err;
  wire [2:0]dmacntrl_cs;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire flag_to_repeat_after_fsize_less_err;
  wire frame_sync_d3;
  wire frame_sync_out0;
  wire frame_sync_reg;
  wire fsize_mismatch_err_flag_int;
  wire fsize_mismatch_err_s10;
  wire halt_reset;
  wire halted_set_i0;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire [12:1]minusOp;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_i_4_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire out;
  wire [12:0]p_2_in;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire [1:0]s2mm_dmacr;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_out_m_d1;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i0;
  wire scndry_reset2;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire [12:0]vert_count;
  wire \vert_count_reg[0]_0 ;
  wire [12:0]\vert_count_reg[12]_0 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(dmacntrl_cs[2]),
        .I1(vert_count[9]),
        .I2(vert_count[11]),
        .I3(vert_count[0]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(vert_count[6]),
        .I1(vert_count[5]),
        .I2(vert_count[7]),
        .I3(vert_count[4]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_7 
       (.I0(vert_count[10]),
        .I1(vert_count[8]),
        .I2(vert_count[1]),
        .I3(vert_count[12]),
        .I4(vert_count[2]),
        .I5(vert_count[3]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33 ),
        .Q(dmacntrl_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32 ),
        .Q(dmacntrl_cs[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31 ),
        .Q(dmacntrl_cs[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ),
        .I1(cmnds_queued_reg[7]),
        .I2(Q[0]),
        .I3(cmnds_queued_reg[6]),
        .I4(Q[4]),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ),
        .O(\cmnds_queued_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3 
       (.I0(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I1(s2mm_dmacr[0]),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_37 \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF 
       (.D(p_2_in),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg (\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] (D),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] (\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg (\DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg ),
        .E(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .\FSM_sequential_dmacntrl_cs[2]_i_3_0 (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ),
        .\FSM_sequential_dmacntrl_cs_reg[0] (load_new_addr),
        .\FSM_sequential_dmacntrl_cs_reg[0]_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33 ),
        .\FSM_sequential_dmacntrl_cs_reg[0]_1 (\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .\FSM_sequential_dmacntrl_cs_reg[0]_2 (\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .\FSM_sequential_dmacntrl_cs_reg[0]_3 (\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ),
        .\FSM_sequential_dmacntrl_cs_reg[1] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .\FSM_sequential_dmacntrl_cs_reg[2] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_18 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .Q(vert_count[0]),
        .SR(SR),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .dma_err(dma_err),
        .dmacntrl_cs(dmacntrl_cs),
        .\dmacr_i_reg[0] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32 ),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .frame_sync_reg(frame_sync_reg),
        .fsize_mismatch_err_flag_int(fsize_mismatch_err_flag_int),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .minusOp(minusOp),
        .out(out),
        .prmry_resetn_i_reg(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_fsync_out_m_d1(s2mm_fsync_out_m_d1),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s_axis_cmd_tvalid_reg(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2),
        .\vert_count_reg[0] (\vert_count_reg[0]_0 ),
        .\vert_count_reg[12] (\vert_count_reg[12]_0 ),
        .write_cmnd_cmb(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(drop_fsync_d_pulse_gen_fsize_less_err),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_18 ),
        .Q(fsize_mismatch_err_flag_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fsize_mismatch_err_s10),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsync_out_m_i),
        .Q(s2mm_fsync_out_m_d1),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1 
       (.I0(tstvect_fsync_d1),
        .I1(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ),
        .I2(mask_fsync_out_i),
        .O(frame_sync_out0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(out),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_0 [31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .O(s2mm_fsize_mismatch_err_s));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I3(s2mm_fsize_less_err_flag_10),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1 
       (.I0(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .I1(s2mm_axi2ip_wrce),
        .I2(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [16]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [17]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [18]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [19]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [20]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [21]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [22]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [23]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [24]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [25]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [26]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [27]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [28]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [29]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [30]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [31]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_1 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31]_0 [9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(Q[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\cmnds_queued_reg[7]_1 ),
        .I2(m_axis_s2mm_sts_tready),
        .O(\cmnds_queued[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_2 [0]),
        .Q(Q[1]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_2 [1]),
        .Q(Q[2]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_2 [2]),
        .Q(Q[3]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_2 [3]),
        .Q(Q[4]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_2 [4]),
        .Q(Q[5]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_2 [5]),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_2 [6]),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    dma_interr_i_3
       (.I0(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .I1(zero_vsize_err),
        .I2(zero_hsize_err),
        .O(interr_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_cdc2dmac_fsync),
        .Q(tstvect_fsync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    halted_set_i_i_1
       (.I0(\cmnds_queued_reg[7]_0 ),
        .I1(datamover_idle),
        .I2(s2mm_dmacr[0]),
        .O(halted_set_i0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vert_count[0]),
        .DI(vert_count[4:1]),
        .O(minusOp[4:1]),
        .S({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vert_count[8:5]),
        .O(minusOp[8:5]),
        .S({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(vert_count[8]),
        .O(minusOp_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(vert_count[7]),
        .O(minusOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(vert_count[6]),
        .O(minusOp_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(vert_count[5]),
        .O(minusOp_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vert_count[11:9]}),
        .O(minusOp[12:9]),
        .S({minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0,minusOp_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(vert_count[12]),
        .O(minusOp_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(vert_count[11]),
        .O(minusOp_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(vert_count[10]),
        .O(minusOp_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4
       (.I0(vert_count[9]),
        .O(minusOp_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(vert_count[4]),
        .O(minusOp_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(vert_count[3]),
        .O(minusOp_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(vert_count[2]),
        .O(minusOp_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4
       (.I0(vert_count[1]),
        .O(minusOp_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\cmnds_queued_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hA655)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(\cmnds_queued_reg[7]_1 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [32]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [33]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [34]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [35]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [36]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [37]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [38]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [39]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [40]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [41]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [42]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [43]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [44]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [45]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [46]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [47]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [48]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [9]));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1
       (.I0(\cmnds_queued_reg[7]_0 ),
        .I1(s2mm_soft_reset),
        .I2(halt_reset),
        .I3(s2mm_halt_cmplt),
        .O(s_soft_reset_i0));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[0]),
        .Q(vert_count[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[10]),
        .Q(vert_count[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[11]),
        .Q(vert_count[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[12]),
        .Q(vert_count[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[1]),
        .Q(vert_count[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[2]),
        .Q(vert_count[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[3]),
        .Q(vert_count[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[4]),
        .Q(vert_count[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[5]),
        .Q(vert_count[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[6]),
        .Q(vert_count[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[7]),
        .Q(vert_count[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[8]),
        .Q(vert_count[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_2 ),
        .D(p_2_in[9]),
        .Q(vert_count[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen
   (prmry_in_xored,
    scndry_reset2,
    s_valid_reg_0,
    s_axis_s2mm_aclk,
    out,
    s2mm_fsync_out_i,
    p_in_d1_cdc_from);
  output prmry_in_xored;
  input scndry_reset2;
  input s_valid_reg_0;
  input s_axis_s2mm_aclk;
  input out;
  input s2mm_fsync_out_i;
  input p_in_d1_cdc_from;

  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_valid;
  wire s_valid_d1;
  wire s_valid_reg_0;
  wire scndry_reset2;

  LUT4 #(
    .INIT(16'hA9AA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6 
       (.I0(p_in_d1_cdc_from),
        .I1(hold_sof),
        .I2(s_valid_d1),
        .I3(s_valid),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(s2mm_fsync_out_i),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid_reg_0),
        .Q(s_valid),
        .R(scndry_reset2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr
   (datamover_idle,
    halted_set_i_reg_0,
    SR,
    s2mm_dmacr,
    m_axi_s2mm_aclk,
    halted_set_i0,
    datamover_idle_reg_0,
    out,
    s2mm_dmasr);
  output datamover_idle;
  output halted_set_i_reg_0;
  input [0:0]SR;
  input [0:0]s2mm_dmacr;
  input m_axi_s2mm_aclk;
  input halted_set_i0;
  input datamover_idle_reg_0;
  input out;
  input [0:0]s2mm_dmasr;

  wire [0:0]SR;
  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire halted_set_i0;
  wire halted_set_i_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;

  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(SR));
  FDRE halted_clr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(SR));
  LUT4 #(
    .INIT(16'hBBFB)) 
    halted_i_1
       (.I0(s2mm_halted_set),
        .I1(out),
        .I2(s2mm_dmasr),
        .I3(s2mm_halted_clr),
        .O(halted_set_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(s2mm_halted_set),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc
   (p_in_d1_cdc_from,
    s2mm_packet_sof,
    s2mm_cdc2dmac_fsync,
    s2mm_fsync_out_i,
    strm_not_finished_no_dwidth,
    prmry_in_xored,
    s2mm_frame_ptr_out,
    Q,
    scndry_reset2,
    prmry_in_xored_0,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]_0 ,
    s2mm_frame_ptr_in,
    s2mm_fsync_core,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    s_axis_s2mm_tlast_i,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ,
    p_in_d1_cdc_from_1,
    s2mm_dmac2cdc_fsync_out);
  output p_in_d1_cdc_from;
  output s2mm_packet_sof;
  output s2mm_cdc2dmac_fsync;
  output s2mm_fsync_out_i;
  output strm_not_finished_no_dwidth;
  output prmry_in_xored;
  output [5:0]s2mm_frame_ptr_out;
  output [1:0]Q;
  input scndry_reset2;
  input prmry_in_xored_0;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [1:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]_0 ;
  input [5:0]s2mm_frame_ptr_in;
  input s2mm_fsync_core;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input s_axis_s2mm_tlast_i;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  input p_in_d1_cdc_from_1;
  input s2mm_dmac2cdc_fsync_out;

  wire [1:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire m_axi_s2mm_aclk;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  wire n_0_3;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_1;
  wire prmry_in_xored;
  wire prmry_in_xored_0;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dmac2cdc_fsync_out;
  wire [5:0]s2mm_frame_ptr_in;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_fsync_core;
  wire s2mm_fsync_out_i;
  wire s2mm_packet_sof;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tlast_i;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire scndry_reset2;
  wire strm_not_finished_no_dwidth;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_24 \GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .scndry_reset2(scndry_reset2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_25 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_in_d1_cdc_from_1(p_in_d1_cdc_from_1),
        .prmry_in_xored(prmry_in_xored),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tlast_i(s_axis_s2mm_tlast_i),
        .scndry_reset2(scndry_reset2),
        .strm_not_finished_no_dwidth(strm_not_finished_no_dwidth));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_26 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored_0(prmry_in_xored_0),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_reset2(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2dmac_frame_ptr_in_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d2[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2dmac_frame_ptr_in_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d2[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(s2mm_frame_ptr_out[0]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(s2mm_frame_ptr_out[1]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(s2mm_frame_ptr_out[2]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(s2mm_frame_ptr_out[3]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(s2mm_frame_ptr_out[4]),
        .R(scndry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(s2mm_frame_ptr_out[5]),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]_0 [0]),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]_0 [1]),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_3),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_2),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_1),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsync_core),
        .Q(s_fsync_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_fsync_d1),
        .Q(s_fsync_d2),
        .R(scndry_reset2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module
   (prmtr_update_complete,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \hsize_vid_reg[15] ,
    s2mm_valid_frame_sync_cmb,
    tstvect_fsync0,
    CO,
    \hsize_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    m_axi_s2mm_aclk,
    load_new_addr,
    s2mm_cdc2dmac_fsync,
    s2mm_dmasr,
    out,
    tstvect_fsync_d2,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    S,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    SR,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \VFLIP_DISABLE.dm_address_reg[31] ,
    \VFLIP_DISABLE.dm_address_reg[3] );
  output prmtr_update_complete;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output [15:0]\hsize_vid_reg[15] ;
  output s2mm_valid_frame_sync_cmb;
  output tstvect_fsync0;
  output [0:0]CO;
  output [0:0]\hsize_vid_reg[15]_0 ;
  output [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  input m_axi_s2mm_aclk;
  input load_new_addr;
  input s2mm_cdc2dmac_fsync;
  input [0:0]s2mm_dmasr;
  input out;
  input tstvect_fsync_d2;
  input [12:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [0:0]S;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input [0:0]SR;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15] ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [31:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  input [0:0]\VFLIP_DISABLE.dm_address_reg[3] ;

  wire [0:0]CO;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [12:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire [12:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [31:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  wire [0:0]\VFLIP_DISABLE.dm_address_reg[3] ;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [0:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire out;
  wire prmtr_update_complete;
  wire s2mm_cdc2dmac_fsync;
  wire [0:0]s2mm_dmasr;
  wire s2mm_valid_frame_sync_cmb;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(tstvect_fsync_d2),
        .O(tstvect_fsync0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(s2mm_cdc2dmac_fsync),
        .O(s2mm_valid_frame_sync_cmb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address_reg[31] (\VFLIP_DISABLE.dm_address_reg[31] ),
        .\VFLIP_DISABLE.dm_address_reg[3] (\VFLIP_DISABLE.dm_address_reg[3] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .\hsize_vid_reg[15]_2 (\hsize_vid_reg[15]_1 ),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_update_complete(prmtr_update_complete),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00EA0000)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(s2mm_cdc2dmac_fsync),
        .I2(prmtr_update_complete),
        .I3(s2mm_dmasr),
        .I4(out),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .Q(prmtr_update_complete),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister
   (zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \hsize_vid_reg[15]_0 ,
    CO,
    \hsize_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ,
    load_new_addr,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ,
    prmtr_update_complete,
    s2mm_cdc2dmac_fsync,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    S,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    SR,
    \vsize_vid_reg[12]_0 ,
    m_axi_s2mm_aclk,
    \hsize_vid_reg[15]_2 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ,
    \VFLIP_DISABLE.dm_address_reg[31] ,
    \VFLIP_DISABLE.dm_address_reg[3] );
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [0:0]CO;
  output [0:0]\hsize_vid_reg[15]_1 ;
  output [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  input load_new_addr;
  input [12:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ;
  input prmtr_update_complete;
  input s2mm_cdc2dmac_fsync;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input [0:0]S;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input [0:0]SR;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input m_axi_s2mm_aclk;
  input [15:0]\hsize_vid_reg[15]_2 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  input [31:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  input [0:0]\VFLIP_DISABLE.dm_address_reg[3] ;

  wire [0:0]CO;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ;
  wire [12:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 ;
  wire [12:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \VFLIP_DISABLE.dm_address[11]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 ;
  wire [31:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 ;
  wire [0:0]\VFLIP_DISABLE.dm_address_reg[3] ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 ;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [0:0]\hsize_vid_reg[15]_1 ;
  wire [15:0]\hsize_vid_reg[15]_2 ;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire prmtr_update_complete;
  wire s2mm_cdc2dmac_fsync;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire video_reg_update;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_hsize_err_i_5_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2_n_0;
  wire zero_vsize_err_i_3_n_0;
  wire zero_vsize_err_i_4_n_0;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED ;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5 
       (.I0(\hsize_vid_reg[15]_0 [13]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [11]),
        .I2(\hsize_vid_reg[15]_0 [12]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [10]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [12]),
        .I5(\hsize_vid_reg[15]_0 [14]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6 
       (.I0(\hsize_vid_reg[15]_0 [10]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [8]),
        .I2(\hsize_vid_reg[15]_0 [9]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [7]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [9]),
        .I5(\hsize_vid_reg[15]_0 [11]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7 
       (.I0(\hsize_vid_reg[15]_0 [7]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [5]),
        .I2(\hsize_vid_reg[15]_0 [6]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [4]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [6]),
        .I5(\hsize_vid_reg[15]_0 [8]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8 
       (.I0(\hsize_vid_reg[15]_0 [3]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [1]),
        .I2(\hsize_vid_reg[15]_0 [4]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [2]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [3]),
        .I5(\hsize_vid_reg[15]_0 [5]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1001)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9 
       (.I0(\hsize_vid_reg[15]_0 [0]),
        .I1(\hsize_vid_reg[15]_0 [1]),
        .I2(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [0]),
        .I3(\hsize_vid_reg[15]_0 [2]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\hsize_vid_reg[15]_1 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_5 
       (.I0(\hsize_vid_reg[15]_0 [13]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [11]),
        .I2(\hsize_vid_reg[15]_0 [12]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [10]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [12]),
        .I5(\hsize_vid_reg[15]_0 [14]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_6 
       (.I0(\hsize_vid_reg[15]_0 [10]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [8]),
        .I2(\hsize_vid_reg[15]_0 [9]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [7]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [9]),
        .I5(\hsize_vid_reg[15]_0 [11]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_7 
       (.I0(\hsize_vid_reg[15]_0 [7]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [5]),
        .I2(\hsize_vid_reg[15]_0 [6]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [4]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [6]),
        .I5(\hsize_vid_reg[15]_0 [8]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_8 
       (.I0(\hsize_vid_reg[15]_0 [3]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [1]),
        .I2(\hsize_vid_reg[15]_0 [4]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [2]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [3]),
        .I5(\hsize_vid_reg[15]_0 [5]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1001)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_9 
       (.I0(\hsize_vid_reg[15]_0 [0]),
        .I1(\hsize_vid_reg[15]_0 [1]),
        .I2(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [0]),
        .I3(\hsize_vid_reg[15]_0 [2]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED [3:2],CO,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [11]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [11]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [10]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [10]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [9]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [9]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [8]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [8]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [15]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [15]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [14]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [14]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [13]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [13]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [12]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [12]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[19]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [19]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [19]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[19]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [18]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [18]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[19]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [17]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [17]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[19]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [16]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [16]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[23]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [23]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [23]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[23]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [22]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [22]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[23]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [21]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [21]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[23]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [20]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [20]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[27]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [27]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [27]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[27]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [26]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [26]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[27]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [25]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [25]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[27]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [24]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [24]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[31]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [31]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [31]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[31]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [30]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [30]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[31]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [29]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [29]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \VFLIP_DISABLE.dm_address[31]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [28]),
        .I1(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [28]),
        .I3(load_new_addr),
        .I4(\VFLIP_DISABLE.dm_address_reg[31] [28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [3]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [3]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [2]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [2]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [1]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [1]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [0]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [0]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [7]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [7]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [6]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [6]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [5]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [5]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[31] [4]),
        .I2(load_new_addr),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_1 [4]),
        .I4(\VFLIP_DISABLE.dm_address_reg[3] ),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_0 [4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5_n_0 }),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5_n_0 }),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [19:16]),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [23:20]),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [27:24]),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [31:28]),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5_n_0 }),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5_n_0 }),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(SR));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(SR));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(SR));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(SR));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(SR));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(SR));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(SR));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(SR));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(SR));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(SR));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(SR));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(SR));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(SR));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(SR));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(SR));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_2 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(SR));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [0]),
        .Q(crnt_stride[0]),
        .R(SR));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [10]),
        .Q(crnt_stride[10]),
        .R(SR));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [11]),
        .Q(crnt_stride[11]),
        .R(SR));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [12]),
        .Q(crnt_stride[12]),
        .R(SR));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [13]),
        .Q(crnt_stride[13]),
        .R(SR));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [14]),
        .Q(crnt_stride[14]),
        .R(SR));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [15]),
        .Q(crnt_stride[15]),
        .R(SR));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [1]),
        .Q(crnt_stride[1]),
        .R(SR));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [2]),
        .Q(crnt_stride[2]),
        .R(SR));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [3]),
        .Q(crnt_stride[3]),
        .R(SR));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [4]),
        .Q(crnt_stride[4]),
        .R(SR));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [5]),
        .Q(crnt_stride[5]),
        .R(SR));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [6]),
        .Q(crnt_stride[6]),
        .R(SR));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [7]),
        .Q(crnt_stride[7]),
        .R(SR));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [8]),
        .Q(crnt_stride[8]),
        .R(SR));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_0 [9]),
        .Q(crnt_stride[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h8A)) 
    \vsize_vid[12]_i_1 
       (.I0(prmtr_update_complete),
        .I1(s2mm_cdc2dmac_fsync),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    zero_hsize_err_i_1
       (.I0(load_new_addr),
        .I1(zero_hsize_err_i_2_n_0),
        .I2(zero_hsize_err_i_3_n_0),
        .I3(\hsize_vid_reg[15]_0 [5]),
        .I4(\hsize_vid_reg[15]_0 [15]),
        .I5(zero_hsize_err_i_4_n_0),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_2
       (.I0(\hsize_vid_reg[15]_0 [9]),
        .I1(\hsize_vid_reg[15]_0 [4]),
        .I2(\hsize_vid_reg[15]_0 [14]),
        .I3(\hsize_vid_reg[15]_0 [13]),
        .I4(zero_hsize_err_i_5_n_0),
        .O(zero_hsize_err_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_3
       (.I0(\hsize_vid_reg[15]_0 [3]),
        .I1(\hsize_vid_reg[15]_0 [7]),
        .I2(\hsize_vid_reg[15]_0 [6]),
        .I3(\hsize_vid_reg[15]_0 [12]),
        .O(zero_hsize_err_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    zero_hsize_err_i_4
       (.I0(\hsize_vid_reg[15]_0 [1]),
        .I1(\hsize_vid_reg[15]_0 [0]),
        .O(zero_hsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_5
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(\hsize_vid_reg[15]_0 [8]),
        .I2(\hsize_vid_reg[15]_0 [10]),
        .I3(\hsize_vid_reg[15]_0 [11]),
        .O(zero_hsize_err_i_5_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    zero_vsize_err_i_1
       (.I0(Q[12]),
        .I1(load_new_addr),
        .I2(zero_vsize_err_i_2_n_0),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    zero_vsize_err_i_2
       (.I0(zero_vsize_err_i_3_n_0),
        .I1(Q[6]),
        .I2(Q[11]),
        .I3(Q[0]),
        .I4(Q[8]),
        .I5(zero_vsize_err_i_4_n_0),
        .O(zero_vsize_err_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_3
       (.I0(Q[7]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(Q[10]),
        .O(zero_vsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_4
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(zero_vsize_err_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
   (axis_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    scndry_out,
    prmry_min_assert_sftrst,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    axis_soft_reset_re);
  output axis_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input scndry_out;
  input prmry_min_assert_sftrst;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input axis_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire axis_clear_sft_rst_hold;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2
   (axis_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    axis_min_count0,
    axis_clear_sft_rst_hold);
  output axis_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input axis_min_count0;
  input axis_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_3
   (lite_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    scndry_out,
    prmry_min_assert_sftrst,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    lite_soft_reset_re);
  output lite_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input prmry_min_assert_sftrst;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input lite_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire lite_clear_sft_rst_hold;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(lite_clear_sft_rst_hold),
        .I1(lite_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_6
   (lite_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    lite_min_count0,
    lite_clear_sft_rst_hold);
  output lite_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input lite_min_count0;
  input lite_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_soft_reset_re),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_1
   (scndry_out,
    axis_min_assert_sftrst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk);
  output scndry_out;
  input axis_min_assert_sftrst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;

  wire axis_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_4
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_5
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    SR,
    s_soft_reset_i_reg,
    min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    prmry_min_assert_sftrst,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_count0,
    lite_min_assert_sftrst,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  output [0:0]SR;
  output s_soft_reset_i_reg;
  input min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  input prmry_min_assert_sftrst;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_count0;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire [0:0]SR;
  wire lite_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire prmry_min_count0;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_reg;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCC8FFFFCCC8CCC8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(scndry_out),
        .I1(min_assert_sftrst),
        .I2(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ),
        .I3(prmry_min_assert_sftrst),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT6 #(
    .INIT(64'h00FFF2F2FFFFF2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(scndry_out),
        .I4(prmry_min_assert_sftrst),
        .I5(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ),
        .O(s_soft_reset_i_reg));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(s_soft_reset_i_d1),
        .I1(s_soft_reset_i),
        .I2(scndry_out),
        .I3(prmry_min_assert_sftrst),
        .I4(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7
   (scndry_out,
    prmry_in,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_8
   (\dmacr_i_reg[2] ,
    halt_i_reg,
    prmry_in,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    prmry_reset2,
    reset_counts_reg,
    s2mm_soft_reset,
    s2mm_axi2ip_wrce,
    D,
    assert_sftrst_d1,
    min_assert_sftrst,
    halt_i_reg_0,
    halt_i0,
    halt_i_reg_1,
    halt_i_reg_2,
    s_soft_reset_i,
    s2mm_stop,
    reset_counts,
    out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output prmry_in;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  output prmry_reset2;
  output reset_counts_reg;
  input s2mm_soft_reset;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]D;
  input assert_sftrst_d1;
  input min_assert_sftrst;
  input halt_i_reg_0;
  input halt_i0;
  input halt_i_reg_1;
  input [0:0]halt_i_reg_2;
  input s_soft_reset_i;
  input s2mm_stop;
  input reset_counts;
  input out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire [0:0]halt_i_reg_2;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_hrd_resetn;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s2mm_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1 
       (.I0(s2mm_hrd_resetn),
        .O(prmry_reset2));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1 
       (.I0(reset_counts),
        .I1(s2mm_soft_reset),
        .I2(out),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1 
       (.I0(s2mm_soft_reset),
        .I1(s2mm_axi2ip_wrce),
        .I2(D),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hCEEE0000)) 
    halt_i_i_1
       (.I0(halt_i_reg_0),
        .I1(halt_i0),
        .I2(halt_i_reg_1),
        .I3(halt_i_reg_2),
        .I4(prmry_in),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    run_stop_d1_i_1
       (.I0(min_assert_sftrst),
        .I1(s2mm_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_i_reg_2),
        .I4(s2mm_stop),
        .I5(s2mm_soft_reset),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_s2mm_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(s2mm_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_i_reg_1),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1
   (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    SR,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    d_tready_before_fsync_clr_flag1,
    out,
    s2mm_dmasr_halted_s,
    s2mm_prmtr_updt_complete);
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input d_tready_before_fsync_clr_flag1;
  input out;
  input s2mm_dmasr_halted_s;
  input s2mm_prmtr_updt_complete;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire [0:0]SR;
  wire d_tready_before_fsync_clr_flag1;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_dmasr_halted_s;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_prmtr_updt_complete_s;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_prmtr_updt_complete_s),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8 
       (.I0(p_in_d1_cdc_from),
        .I1(s2mm_prmtr_updt_complete),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(scndry_reset2));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1 
       (.I0(s2mm_prmtr_updt_complete_s),
        .I1(d_tready_before_fsync_clr_flag1),
        .I2(out),
        .I3(s2mm_dmasr_halted_s),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_24
   (s2mm_cdc2dmac_fsync,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s_fsync_d1,
    s_fsync_d2);
  output s2mm_cdc2dmac_fsync;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_fsync_d1;
  input s_fsync_d2;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s2mm_cdc2dmac_fsync;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_cdc2dmac_fsync),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(scndry_reset2));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7 
       (.I0(p_in_d1_cdc_from),
        .I1(s_fsync_d1),
        .I2(s_fsync_d2),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_25
   (s2mm_fsync_out_i,
    strm_not_finished_no_dwidth,
    prmry_in_xored,
    SR,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    s_axis_s2mm_tlast_i,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ,
    p_in_d1_cdc_from_1,
    s2mm_dmac2cdc_fsync_out);
  output s2mm_fsync_out_i;
  output strm_not_finished_no_dwidth;
  output prmry_in_xored;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input s_axis_s2mm_tlast_i;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  input p_in_d1_cdc_from_1;
  input s2mm_dmac2cdc_fsync_out;

  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_1;
  wire prmry_in_xored;
  wire prmry_in_xored_0;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tlast_i;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire strm_not_finished_no_dwidth;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_fsync_out_i),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored_0),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5 
       (.I0(s2mm_fsync_out_i),
        .I1(p_in_d1_cdc_from_1),
        .O(prmry_in_xored));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__9 
       (.I0(p_in_d1_cdc_from),
        .I1(s2mm_dmac2cdc_fsync_out),
        .O(prmry_in_xored_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(scndry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_i_1 
       (.I0(s2mm_fsync_out_i),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I2(s_axis_s2mm_tlast_i),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ),
        .O(strm_not_finished_no_dwidth));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_26
   (p_in_d1_cdc_from,
    s2mm_packet_sof,
    scndry_reset2,
    prmry_in_xored_0,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk);
  output p_in_d1_cdc_from;
  output s2mm_packet_sof;
  input scndry_reset2;
  input prmry_in_xored_0;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored_0;
  wire s2mm_packet_sof;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_packet_sof),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored_0),
        .Q(p_in_d1_cdc_from),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_27
   (p_in_d1_cdc_from,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    E,
    D,
    scndry_reset2,
    prmry_in_xored,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    minusOp_0,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ,
    Q);
  output p_in_d1_cdc_from;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  output [0:0]E;
  output [12:0]D;
  input scndry_reset2;
  input prmry_in_xored;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  input [11:0]minusOp_0;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ;
  input [0:0]Q;

  wire [12:0]D;
  wire [0:0]E;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [11:0]minusOp_0;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [0]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [10]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[9]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [11]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[10]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .O(E));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [12]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[11]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [1]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[0]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [2]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[1]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [3]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[2]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [4]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[3]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [5]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[4]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [6]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[5]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [7]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[6]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [8]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[7]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [9]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(minusOp_0[8]),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] ),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_37
   (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    E,
    s_axis_cmd_tvalid_reg,
    D,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    write_cmnd_cmb,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    prmry_resetn_i_reg,
    \FSM_sequential_dmacntrl_cs_reg[1] ,
    \FSM_sequential_dmacntrl_cs_reg[2] ,
    \dmacr_i_reg[0] ,
    \FSM_sequential_dmacntrl_cs_reg[0]_0 ,
    scndry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_dmacr,
    \FSM_sequential_dmacntrl_cs_reg[0]_1 ,
    dmacntrl_cs,
    \vert_count_reg[0] ,
    \vert_count_reg[12] ,
    minusOp,
    Q,
    fsize_mismatch_err_flag_int,
    frame_sync_reg,
    \FSM_sequential_dmacntrl_cs_reg[0]_2 ,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    out,
    s2mm_fsync_out_m_d1,
    s2mm_cdc2dmac_fsync,
    s2mm_fsync_out_m_i,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 ,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ,
    \FSM_sequential_dmacntrl_cs[2]_i_3_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    ch2_delay_cnt_en,
    s2mm_tstvect_fsync,
    s2mm_packet_sof,
    flag_to_repeat_after_fsize_less_err,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 ,
    ch2_irqthresh_decr_mask_sig,
    \FSM_sequential_dmacntrl_cs_reg[0]_3 );
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  output [0:0]E;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [12:0]D;
  output \FSM_sequential_dmacntrl_cs_reg[0] ;
  output write_cmnd_cmb;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 ;
  output [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  output prmry_resetn_i_reg;
  output \FSM_sequential_dmacntrl_cs_reg[1] ;
  output \FSM_sequential_dmacntrl_cs_reg[2] ;
  output \dmacr_i_reg[0] ;
  output \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [1:0]s2mm_dmacr;
  input \FSM_sequential_dmacntrl_cs_reg[0]_1 ;
  input [2:0]dmacntrl_cs;
  input \vert_count_reg[0] ;
  input [12:0]\vert_count_reg[12] ;
  input [11:0]minusOp;
  input [0:0]Q;
  input fsize_mismatch_err_flag_int;
  input frame_sync_reg;
  input \FSM_sequential_dmacntrl_cs_reg[0]_2 ;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input out;
  input s2mm_fsync_out_m_d1;
  input s2mm_cdc2dmac_fsync;
  input s2mm_fsync_out_m_i;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 ;
  input [3:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  input \FSM_sequential_dmacntrl_cs[2]_i_3_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input ch2_delay_cnt_en;
  input s2mm_tstvect_fsync;
  input s2mm_packet_sof;
  input flag_to_repeat_after_fsize_less_err;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 ;
  input ch2_irqthresh_decr_mask_sig;
  input \FSM_sequential_dmacntrl_cs_reg[0]_3 ;

  wire [12:0]D;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_3_n_0 ;
  wire [3:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_1 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_2 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_3 ;
  wire \FSM_sequential_dmacntrl_cs_reg[1] ;
  wire \FSM_sequential_dmacntrl_cs_reg[2] ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 ;
  wire [0:0]\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire dma_err;
  wire [2:0]dmacntrl_cs;
  wire \dmacr_i_reg[0] ;
  wire flag_to_repeat_after_fsize_less_err;
  wire frame_sync_reg;
  wire fsize_mismatch_err_flag_int;
  wire m_axi_s2mm_aclk;
  wire [11:0]minusOp;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_resetn_i_reg;
  wire s2mm_cdc2dmac_fsync;
  wire [1:0]s2mm_dmacr;
  wire s2mm_fsync_out_m_d1;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_reset2;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire \vert_count[12]_i_3_n_0 ;
  wire \vert_count_reg[0] ;
  wire [12:0]\vert_count_reg[12] ;
  wire write_cmnd_cmb;

  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 ),
        .I1(s2mm_dmacr[1]),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg [3]),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg [0]),
        .I4(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_3_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_3 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg [1]),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg [2]),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(out),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[0]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [0]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [0]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[1]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [1]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [1]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[2]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [2]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [2]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[3]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [3]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [3]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_3 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [4]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [4]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORES_EQL_TWO.frame_number_i_reg[4] [4]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0]_3 ),
        .I2(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(dmacntrl_cs[2]),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(fsize_mismatch_err_flag_int),
        .I3(frame_sync_reg),
        .I4(\FSM_sequential_dmacntrl_cs_reg[0]_1 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFA0FFFFFFA80000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(s2mm_dmacr[0]),
        .I2(dmacntrl_cs[2]),
        .I3(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\dmacr_i_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(s2mm_halt),
        .I2(dma_err),
        .I3(s2mm_soft_reset),
        .I4(frame_sync_reg),
        .I5(\FSM_sequential_dmacntrl_cs[1]_i_4_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C000800000008)) 
    \FSM_sequential_dmacntrl_cs[1]_i_3 
       (.I0(s2mm_dmacr[0]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(\vert_count[12]_i_3_n_0 ),
        .I4(dmacntrl_cs[0]),
        .I5(\vert_count_reg[0] ),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_dmacntrl_cs[1]_i_4 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I1(fsize_mismatch_err_flag_int),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(write_cmnd_cmb),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I3(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I1(fsize_mismatch_err_flag_int),
        .I2(frame_sync_reg),
        .I3(\FSM_sequential_dmacntrl_cs_reg[0]_1 ),
        .I4(dmacntrl_cs[0]),
        .I5(\FSM_sequential_dmacntrl_cs_reg[0]_2 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF0FF80FFF0FF0)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(s2mm_dmacr[0]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0]_1 ),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(frame_sync_reg),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_3_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(scndry_reset2));
  LUT3 #(
    .INIT(8'h56)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4 
       (.I0(p_in_d1_cdc_from),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1 ),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I1(fsize_mismatch_err_flag_int),
        .I2(out),
        .I3(s2mm_fsync_out_m_d1),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1 ));
  LUT6 #(
    .INIT(64'h808880888088A0A8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .I1(ch2_delay_cnt_en),
        .I2(s2mm_tstvect_fsync),
        .I3(s2mm_packet_sof),
        .I4(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I5(fsize_mismatch_err_flag_int),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(s2mm_tstvect_fsync),
        .I3(ch2_irqthresh_decr_mask_sig),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs_reg[1] ),
        .I1(out),
        .O(prmry_resetn_i_reg));
  LUT6 #(
    .INIT(64'h00000200FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\vert_count[12]_i_3_n_0 ),
        .I3(dmacntrl_cs[0]),
        .I4(\vert_count_reg[0] ),
        .I5(out),
        .O(\FSM_sequential_dmacntrl_cs_reg[1] ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(\vert_count_reg[0] ),
        .I1(dmacntrl_cs[0]),
        .I2(\vert_count[12]_i_3_n_0 ),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[1]),
        .O(write_cmnd_cmb));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFEFF)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I2(s2mm_cdc2dmac_fsync),
        .I3(out),
        .I4(s2mm_halt),
        .I5(s2mm_fsync_out_m_i),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00300008)) 
    \VFLIP_DISABLE.dm_address[31]_i_1 
       (.I0(s2mm_dmacr[0]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(\vert_count[12]_i_3_n_0 ),
        .I4(dmacntrl_cs[0]),
        .O(E));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
  LUT3 #(
    .INIT(8'hD1)) 
    \vert_count[0]_i_1 
       (.I0(Q),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(\vert_count_reg[12] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[10]_i_1 
       (.I0(\vert_count_reg[12] [10]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[11]_i_1 
       (.I0(\vert_count_reg[12] [11]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[10]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0000007400000000)) 
    \vert_count[12]_i_1 
       (.I0(\vert_count_reg[0] ),
        .I1(dmacntrl_cs[0]),
        .I2(s2mm_dmacr[0]),
        .I3(\vert_count[12]_i_3_n_0 ),
        .I4(dmacntrl_cs[2]),
        .I5(dmacntrl_cs[1]),
        .O(s_axis_cmd_tvalid_reg));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[12]_i_2 
       (.I0(\vert_count_reg[12] [12]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[11]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vert_count[12]_i_3 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .I1(fsize_mismatch_err_flag_int),
        .I2(frame_sync_reg),
        .I3(s2mm_soft_reset),
        .I4(dma_err),
        .I5(s2mm_halt),
        .O(\vert_count[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \vert_count[12]_i_4 
       (.I0(\vert_count[12]_i_3_n_0 ),
        .I1(dmacntrl_cs[0]),
        .I2(s2mm_dmacr[0]),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[1]_i_1 
       (.I0(\vert_count_reg[12] [1]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[2]_i_1 
       (.I0(\vert_count_reg[12] [2]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[3]_i_1 
       (.I0(\vert_count_reg[12] [3]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_1 
       (.I0(\vert_count_reg[12] [4]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[5]_i_1 
       (.I0(\vert_count_reg[12] [5]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[6]_i_1 
       (.I0(\vert_count_reg[12] [6]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[7]_i_1 
       (.I0(\vert_count_reg[12] [7]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_1 
       (.I0(\vert_count_reg[12] [8]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[9]_i_1 
       (.I0(\vert_count_reg[12] [9]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0] ),
        .I2(minusOp[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_38
   (irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ,
    s2mm_axi2ip_wrce,
    irqthresh_wren_i0,
    prmry_resetn_i_reg,
    E,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_s2mm_aclk,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    D,
    s2mm_dmacr,
    \ptr_ref_i_reg[4] ,
    out,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    dma_interr_reg,
    s2mm_fsize_more_or_sof_late,
    s2mm_fsize_mismatch_err,
    dma_interr_reg_0,
    s2mm_dmasr,
    s2mm_lsize_mismatch_err,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    s2mm_ioc_irq_set,
    ioc_irq_reg,
    s2mm_dly_irq_set,
    dly_irq_reg,
    s2mm_lsize_more_mismatch_err,
    lsize_more_err_reg);
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  output [3:0]s2mm_axi2ip_wrce;
  output irqthresh_wren_i0;
  output [0:0]prmry_resetn_i_reg;
  output [0:0]E;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ;
  output [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_s2mm_aclk;
  input \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  input [8:0]D;
  input [2:0]s2mm_dmacr;
  input \ptr_ref_i_reg[4] ;
  input [5:0]out;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input dma_interr_reg;
  input s2mm_fsize_more_or_sof_late;
  input s2mm_fsize_mismatch_err;
  input dma_interr_reg_0;
  input [1:0]s2mm_dmasr;
  input s2mm_lsize_mismatch_err;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input s2mm_ioc_irq_set;
  input ioc_irq_reg;
  input s2mm_dly_irq_set;
  input dly_irq_reg;
  input s2mm_lsize_more_mismatch_err;
  input lsize_more_err_reg;

  wire [8:0]D;
  wire \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire \GEN_NUM_FSTORES_2.reg_module_start_address1_i[31]_i_2_n_0 ;
  wire [0:0]SR;
  wire dly_irq_reg;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire ioc_irq_reg;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lsize_more_err_reg;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_s2mm;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire [0:0]prmry_resetn_i_reg;
  wire \ptr_ref_i_reg[4] ;
  wire \reg_module_vsize[12]_i_2_n_0 ;
  wire [3:0]s2mm_axi2ip_wrce;
  wire s2mm_dly_irq_set;
  wire [2:0]s2mm_dmacr;
  wire [1:0]s2mm_dmasr;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_ioc_irq_set;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2 
       (.I0(out[3]),
        .I1(out[5]),
        .I2(out[1]),
        .I3(out[4]),
        .I4(prepare_wrce_pulse_s2mm),
        .O(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(prepare_wrce_pulse_s2mm),
        .I1(out[4]),
        .I2(out[1]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(\ptr_ref_i_reg[4] ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  LUT6 #(
    .INIT(64'h8AA8AAAAAAAA8AA8)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ),
        .I2(D[7]),
        .I3(s2mm_dmacr[1]),
        .I4(D[8]),
        .I5(s2mm_dmacr[2]),
        .O(irqdelay_wren_i0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ),
        .I2(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ),
        .O(prmry_resetn_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .O(irqthresh_wren_i0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(prepare_wrce_pulse_s2mm),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3 
       (.I0(p_in_d1_cdc_from),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i[31]_i_1 
       (.I0(\GEN_NUM_FSTORES_2.reg_module_start_address1_i[31]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address1_i[31]_i_2 
       (.I0(out[3]),
        .I1(out[5]),
        .I2(out[1]),
        .I3(out[4]),
        .I4(prepare_wrce_pulse_s2mm),
        .O(\GEN_NUM_FSTORES_2.reg_module_start_address1_i[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_NUM_FSTORES_2.reg_module_start_address2_i[31]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[3]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1 
       (.I0(D[1]),
        .I1(s2mm_axi2ip_wrce[1]),
        .I2(s2mm_fsize_mismatch_err),
        .I3(s2mm_dmasr[0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1 
       (.I0(D[3]),
        .I1(s2mm_axi2ip_wrce[1]),
        .I2(s2mm_fsize_more_or_sof_late),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(D[5]),
        .I1(s2mm_axi2ip_wrce[1]),
        .I2(s2mm_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(D[0]),
        .I1(s2mm_axi2ip_wrce[1]),
        .I2(dma_interr_reg),
        .I3(s2mm_fsize_more_or_sof_late),
        .I4(s2mm_fsize_mismatch_err),
        .I5(dma_interr_reg_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(D[4]),
        .I1(s2mm_axi2ip_wrce[1]),
        .I2(s2mm_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_err_i_1 
       (.I0(D[2]),
        .I1(s2mm_axi2ip_wrce[1]),
        .I2(s2mm_lsize_mismatch_err),
        .I3(s2mm_dmasr[1]),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_more_err_i_1 
       (.I0(D[6]),
        .I1(s2mm_axi2ip_wrce[1]),
        .I2(s2mm_lsize_more_mismatch_err),
        .I3(lsize_more_err_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h80)) 
    dma_interr_i_2
       (.I0(\dmacr_i[1]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .O(s2mm_axi2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dmacr_i[1]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \dmacr_i[1]_i_2 
       (.I0(out[4]),
        .I1(prepare_wrce_pulse_s2mm),
        .I2(out[1]),
        .I3(out[3]),
        .I4(out[5]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    prmtr_updt_complete_i_i_1
       (.I0(\reg_module_vsize[12]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ),
        .I4(s2mm_dmacr[0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \ptr_ref_i[4]_i_1 
       (.I0(\ptr_ref_i_reg[4] ),
        .I1(prepare_wrce_pulse_s2mm),
        .I2(out[4]),
        .I3(out[1]),
        .I4(out[5]),
        .I5(out[3]),
        .O(s2mm_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \reg_module_hsize[15]_i_1 
       (.I0(\reg_module_vsize[12]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \reg_module_vsize[12]_i_1 
       (.I0(\reg_module_vsize[12]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \reg_module_vsize[12]_i_2 
       (.I0(out[4]),
        .I1(prepare_wrce_pulse_s2mm),
        .I2(out[1]),
        .I3(out[3]),
        .I4(out[5]),
        .O(\reg_module_vsize[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2
   (s2mm_introut,
    prmry_reset2,
    s2mm_ip2axi_introut,
    m_axi_s2mm_aclk,
    SR,
    s_axi_lite_aclk);
  output s2mm_introut;
  input prmry_reset2;
  input s2mm_ip2axi_introut;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s2mm_introut;
  wire s2mm_ip2axi_introut;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s2mm_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_introut),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3
   (s2mm_dmasr_halted_s,
    SR,
    s2mm_dmasr,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk);
  output s2mm_dmasr_halted_s;
  input [0:0]SR;
  input [0:0]s2mm_dmasr;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire [0:0]s2mm_dmasr;
  wire s2mm_dmasr_halted_s;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_dmasr_halted_s),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmasr),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_0
   (s2mm_fsize_more_or_sof_late,
    scndry_reset2,
    s2mm_fsize_more_or_sof_late_s,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk);
  output s2mm_fsize_more_or_sof_late;
  input scndry_reset2;
  input s2mm_fsize_more_or_sof_late_s;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_fsize_more_or_sof_late),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsize_more_or_sof_late_s),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_28
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    fsize_mismatch_err_s10,
    s2mm_fsync_core,
    SR,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_1 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_2 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ,
    delay_s2mm_fsync_core_till_mmap_done_flag_d1,
    delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
    s_fsync_d1_reg,
    dm_halt_reg,
    fsize_err_to_dm_halt_flag,
    s2mm_fsize_mismatch_err_s);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output fsize_mismatch_err_s10;
  output s2mm_fsync_core;
  input [0:0]SR;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ;
  input delay_s2mm_fsync_core_till_mmap_done_flag;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_1 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_2 ;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  input delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  input s_fsync_d1_reg;
  input dm_halt_reg;
  input fsize_err_to_dm_halt_flag;
  input s2mm_fsize_mismatch_err_s;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_2 ;
  wire [0:0]SR;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  wire dm_halt_reg;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_mismatch_err_s10;
  wire m_axi_s2mm_aclk;
  wire mmap_not_finished_s;
  wire p_level_in_d1_cdc_from;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_core;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d1_i_3_n_0;
  wire s_fsync_d1_reg;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mmap_not_finished_s),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1 
       (.I0(s2mm_fsync_core),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ),
        .O(fsize_mismatch_err_s10));
  LUT6 #(
    .INIT(64'hA0000020A000A000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1 
       (.I0(mmap_not_finished_s),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0 ),
        .I3(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_1 ),
        .I5(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_2 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT6 #(
    .INIT(64'h22F222F2FFFF22F2)) 
    s_fsync_d1_i_1
       (.I0(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .I1(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I2(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .I3(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I4(s_fsync_d1_reg),
        .I5(s_fsync_d1_i_3_n_0),
        .O(s2mm_fsync_core));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF04)) 
    s_fsync_d1_i_3
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ),
        .I1(mmap_not_finished_s),
        .I2(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I3(dm_halt_reg),
        .I4(fsize_err_to_dm_halt_flag),
        .I5(s2mm_fsize_mismatch_err_s),
        .O(s_fsync_d1_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_29
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    drop_fsync_d_pulse_gen_fsize_less_err,
    SR,
    s2mm_dmacr,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    s_axis_s2mm_tuser_d1,
    s_axis_s2mm_tuser_signal,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg );
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output drop_fsync_d_pulse_gen_fsize_less_err;
  input [0:0]SR;
  input [0:0]s2mm_dmacr;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ;
  input delay_s2mm_fsync_core_till_mmap_done_flag;
  input s_axis_s2mm_tuser_d1;
  input s_axis_s2mm_tuser_signal;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ;
  wire [0:0]SR;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire [0:0]s2mm_dmacr;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tuser_signal;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT5 #(
    .INIT(32'h20000000)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1 
       (.I0(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I1(s_axis_s2mm_tuser_d1),
        .I2(s_axis_s2mm_tuser_signal),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(drop_fsync_d_pulse_gen_fsize_less_err));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ),
        .I1(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I2(s_axis_s2mm_tuser_d1),
        .I3(s_axis_s2mm_tuser_signal),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_30
   (dm_halt_reg,
    s_axis_fifo_ainit_nosync,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ,
    SR,
    s2mm_halt,
    m_axi_s2mm_aclk,
    scndry_reset2,
    s_axis_s2mm_aclk,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ,
    s2mm_fsize_mismatch_err_s,
    fsize_err_to_dm_halt_flag,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 ,
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1);
  output dm_halt_reg;
  output s_axis_fifo_ainit_nosync;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  input [0:0]SR;
  input s2mm_halt;
  input m_axi_s2mm_aclk;
  input scndry_reset2;
  input s_axis_s2mm_aclk;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ;
  input s2mm_fsize_mismatch_err_s;
  input fsize_err_to_dm_halt_flag;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 ;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;

  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  wire [0:0]SR;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire dm_halt_reg;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_mismatch_err_s1;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_halt;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(dm_halt_reg),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_halt),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFEFE0000000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1 
       (.I0(s2mm_fsize_mismatch_err_s),
        .I1(fsize_err_to_dm_halt_flag),
        .I2(dm_halt_reg),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg_0 ),
        .I4(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I5(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1 
       (.I0(fsize_err_to_dm_halt_flag),
        .I1(fsize_mismatch_err_s1),
        .I2(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ),
        .I4(dm_halt_reg),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_skid_reg_i_1
       (.I0(dm_halt_reg),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ),
        .O(s_axis_fifo_ainit_nosync));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
   (fifo_full_p1,
    sig_next_sequential_reg_reg,
    Q,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2data_cmd_valid,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_data2addr_stop_req,
    sig_dqual_reg_empty_reg_3,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_m_valid_dup_i_2,
    sig_dqual_reg_full,
    sig_halt_reg_dly3,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output sig_next_sequential_reg_reg;
  output [2:0]Q;
  output sig_next_calc_error_reg_reg;
  output \sig_addr_posted_cntr_reg[2] ;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2data_cmd_valid;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_data2addr_stop_req;
  input sig_dqual_reg_empty_reg_3;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_m_valid_dup_i_2;
  input sig_dqual_reg_full;
  input sig_halt_reg_dly3;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_data2addr_stop_req;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly3;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2;
  wire sig_m_valid_dup_i_4_n_0;
  wire sig_m_valid_dup_i_5_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h80009400)) 
    FIFO_Full_i_1__5
       (.I0(sig_next_sequential_reg_reg),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_next_sequential_reg_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF20DFFF00DF2000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(Q[0]),
        .I4(sig_next_sequential_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00036AAA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(sig_next_sequential_reg_reg),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEFEEEE)) 
    sig_m_valid_dup_i_3
       (.I0(sig_m_valid_dup_i_4_n_0),
        .I1(sig_m_valid_dup_i_5_n_0),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(sig_m_valid_dup_i_2),
        .O(\sig_addr_posted_cntr_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    sig_m_valid_dup_i_4
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_dqual_reg_empty_reg_1),
        .O(sig_m_valid_dup_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFF01FF01FF01FF)) 
    sig_m_valid_dup_i_5
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_dqual_reg_full),
        .I4(sig_data2addr_stop_req),
        .I5(sig_last_mmap_dbeat_reg),
        .O(sig_m_valid_dup_i_5_n_0));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_next_sequential_reg),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_dqual_reg_empty_reg_0),
        .I5(sig_next_calc_error_reg_i_5_n_0),
        .O(sig_next_sequential_reg_reg));
  LUT5 #(
    .INIT(32'h00004440)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_dqual_reg_empty_reg_1),
        .I1(sig_dqual_reg_empty_reg_2),
        .I2(sig_data2addr_stop_req),
        .I3(sig_dqual_reg_empty_reg_3),
        .I4(\sig_addr_posted_cntr_reg[2] ),
        .O(sig_next_calc_error_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_10
   (fifo_full_p1,
    Q,
    sig_input_reg_empty,
    sig_psm_halt,
    sig_wr_fifo,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input sig_wr_fifo;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(Q[0]),
        .I5(sig_wr_fifo),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[2]),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_11
   (ovrflo_err0,
    Q,
    fifo_full_p1,
    s2mm_soft_reset,
    dma_err,
    s2mm_halt,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    out,
    m_axis_s2mm_sts_tready,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_wsc2stat_status_valid,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output ovrflo_err0;
  output [2:0]Q;
  output fifo_full_p1;
  input s2mm_soft_reset;
  input dma_err;
  input s2mm_halt;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input [0:0]out;
  input m_axis_s2mm_sts_tready;
  input sig_wr_fifo;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_wsc2stat_status_valid;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire dma_err;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [0:0]out;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h21020000)) 
    FIFO_Full_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(m_axis_s2mm_sts_tready),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_1 
       (.I0(s2mm_soft_reset),
        .I1(dma_err),
        .I2(s2mm_halt),
        .I3(Q[2]),
        .I4(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .I5(out),
        .O(ovrflo_err0));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_wsc2stat_status_valid),
        .I3(m_axis_s2mm_sts_tready),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(m_axis_s2mm_sts_tready),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h7708FF10)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(m_axis_s2mm_sts_tready),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_12
   (fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    FIFO_Full_reg,
    sig_data2addr_stop_req,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input FIFO_Full_reg;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0000686600000000)) 
    FIFO_Full_i_1__6
       (.I0(FIFO_Full_reg),
        .I1(Q[0]),
        .I2(sig_data2addr_stop_req),
        .I3(FIFO_Full_reg_0),
        .I4(sig_rd_empty),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_push_addr_reg1_out),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h6646CCCCCCCCCCDC)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(Q[1]),
        .I1(sig_rd_empty),
        .I2(FIFO_Full_reg_0),
        .I3(sig_data2addr_stop_req),
        .I4(Q[0]),
        .I5(FIFO_Full_reg),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(FIFO_Full_reg_0),
        .I2(sig_rd_empty),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg_0),
        .I2(sig_data2addr_stop_req),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_16
   (fifo_full_p1,
    Q,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_pop_cmd_fifo,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2dre_cmd_valid,
    sig_need_cmd_flush,
    out,
    sig_sm_pop_cmd_fifo_reg,
    sig_scatter2drc_cmd_ready,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output [0:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_sm_pop_cmd_fifo;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2dre_cmd_valid;
  input sig_need_cmd_flush;
  input [0:0]out;
  input [2:0]sig_sm_pop_cmd_fifo_reg;
  input sig_scatter2drc_cmd_ready;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [2:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h21020000)) 
    FIFO_Full_i_1__3
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0000320000FF3000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(sig_need_cmd_flush),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_sm_pop_cmd_fifo_reg[0]),
        .I4(sig_sm_pop_cmd_fifo_reg[2]),
        .I5(sig_sm_pop_cmd_fifo_reg[1]),
        .O(D));
  LUT6 #(
    .INIT(64'hBFBF40BF4040BF40)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(sig_mstr2dre_cmd_valid),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h7708FF10)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_sm_pop_cmd_fifo_reg[2]),
        .I4(sig_sm_pop_cmd_fifo_reg[0]),
        .I5(sig_sm_pop_cmd_fifo_i_2_n_0),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT6 #(
    .INIT(64'h00C000C0000000E0)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(sig_sm_pop_cmd_fifo_i_2_n_0),
        .I2(sig_sm_pop_cmd_fifo_reg[0]),
        .I3(sig_sm_pop_cmd_fifo_reg[2]),
        .I4(out),
        .I5(Q[2]),
        .O(sig_sm_pop_cmd_fifo_ns));
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(sig_sm_pop_cmd_fifo_reg[1]),
        .I1(sig_need_cmd_flush),
        .I2(Q[2]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0010008600000000)) 
    FIFO_Full_i_1__1
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_push_coelsc_reg),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_s2mm_bvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF20DFFF00DF2000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_inhibit_rdy_n),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h4FFFFFFBB0000004)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7078F0F0F0F0F1F0)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(sig_push_coelsc_reg),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_9
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    D,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input [0:0]D;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_2 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h1001012000000000)) 
    FIFO_Full_i_1__2
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(FIFO_Full_reg),
        .I3(Q[0]),
        .I4(FIFO_Full_reg_0),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hFF08F7FF00F70800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(sig_data2wsc_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(FIFO_Full_reg_0),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7708FF00FF00FF10)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg_0),
        .I2(FIFO_Full_reg),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1
   (din,
    Q,
    fifo_full_p1,
    SS,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    out,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_wr_fifo,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \INFERRED_GEN.cnt_i_reg[0]_2 ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_s2mm_aclk);
  output [0:0]din;
  output [4:0]Q;
  output fifo_full_p1;
  output [0:0]SS;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input [0:0]out;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_wr_fifo;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \INFERRED_GEN.cnt_i_reg[0]_2 ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_i_2_n_0;
  wire FIFO_Full_i_3_n_0;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_2 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire [0:0]din;
  wire fifo_full_p1;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_eop_sent_reg;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  LUT5 #(
    .INIT(32'h80A82AA8)) 
    FIFO_Full_i_1__4
       (.I0(FIFO_Full_i_2_n_0),
        .I1(FIFO_Full_i_3_n_0),
        .I2(Q[3]),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(Q[4]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0880800000000001)) 
    FIFO_Full_i_2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[2]),
        .O(FIFO_Full_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h8000FFFE)) 
    FIFO_Full_i_3
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(FIFO_Full_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(slice_insert_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF7FAAEA00805515)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[0]),
        .I1(slice_insert_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SS));
  LUT6 #(
    .INIT(64'h488888888888888B)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[4]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[3]),
        .I3(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h4000FF40)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(slice_insert_valid),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
  LUT5 #(
    .INIT(32'h11111000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I1(Q[4]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(out),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
   (sig_wr_fifo,
    out,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] ,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output [49:0]out;
  input s_axis_s2mm_cmd_tvalid;
  input \sig_input_addr_reg_reg[31] ;
  input sig_inhibit_rdy_n;
  input [48:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [48:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire \sig_input_addr_reg_reg[31] ;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(s_axis_s2mm_cmd_tvalid),
        .I1(\sig_input_addr_reg_reg[31] ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[43]),
        .Q(out[44]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0
   (decerr_i,
    out,
    slverr_i,
    interr_i,
    sig_wr_fifo,
    \hsize_vid_reg[15] ,
    S,
    Q,
    sig_wsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    m_axi_s2mm_aclk);
  output decerr_i;
  output [13:0]out;
  output slverr_i;
  output interr_i;
  output sig_wr_fifo;
  output [0:0]\hsize_vid_reg[15] ;
  output [0:0]S;
  input [2:0]Q;
  input sig_wsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire decerr_i;
  wire [0:0]\hsize_vid_reg[15] ;
  wire interr_i;
  wire m_axi_s2mm_aclk;
  wire [23:4]m_axis_s2mm_sts_tdata;
  wire [13:0]out;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire slverr_i;

  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .O(\hsize_vid_reg[15] ));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .O(S));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [17]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [14]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [13]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [12]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [11]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [10]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [9]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [8]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [7]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [6]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [5]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [4]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [3]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [2]),
        .Q(m_axis_s2mm_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [1]),
        .Q(m_axis_s2mm_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [0]),
        .Q(m_axis_s2mm_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [16]),
        .Q(m_axis_s2mm_sts_tdata[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [15]),
        .Q(out[12]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_s2mm_sts_tdata[5]),
        .I1(Q[2]),
        .O(decerr_i));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_s2mm_sts_tdata[4]),
        .I1(Q[2]),
        .O(interr_i));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_s2mm_sts_tdata[6]),
        .I1(Q[2]),
        .O(slverr_i));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    sig_wr_fifo,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input sig_wr_fifo;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire [0:2]addr;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 [0]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 [1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2
   (E,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    D,
    sig_push_to_wsc_reg_0,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_coelsc_interr_reg0,
    sig_data2wsc_cmd_cmplt_reg,
    Q,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in,
    m_axi_s2mm_aclk);
  output [0:0]E;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [2:0]D;
  output [0:0]sig_push_to_wsc_reg_0;
  output [16:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_coelsc_interr_reg0;
  output sig_data2wsc_cmd_cmplt_reg;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [16:0]in;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc_reg;
  wire [0:0]sig_push_to_wsc_reg_0;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(out[0]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .O(sig_coelsc_interr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .I1(out[0]),
        .I2(sig_coelsc_reg_empty),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [3]),
        .O(\INFERRED_GEN.cnt_i_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[1]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(sig_data2wsc_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(\INFERRED_GEN.cnt_i_reg[0] ),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .O(sig_push_to_wsc_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(out[0]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[5][18]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(sig_push_to_wsc_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  LUT6 #(
    .INIT(64'h99669926CC33CC33)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(sig_push_to_wsc_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF7CE0831)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_push_to_wsc_reg),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[3] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55555554AAAAAA2A)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(sig_push_to_wsc_reg),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[3] ),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFB2004FFFA0005)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(sig_push_to_wsc_reg),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3
   (D,
    sig_wr_fifo,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg_1,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[5]_0 ,
    \sig_dbeat_cntr_reg[4] ,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    sig_last_dbeat_reg_2,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_3,
    sig_next_calc_error_reg_reg_1,
    Q,
    m_axi_s2mm_aclk);
  output [5:0]D;
  output sig_wr_fifo;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [2:0]out;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg_1;
  input \sig_dbeat_cntr_reg[0] ;
  input [5:0]\sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[5]_0 ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input sig_last_dbeat_reg_2;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_3;
  input [8:0]sig_next_calc_error_reg_reg_1;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [5:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire [11:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [5:0]\sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[5]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_i_6_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_dbeat_reg_3;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [8:0]sig_next_calc_error_reg_reg_1;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[8]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(sig_cmd_fifo_data_out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[3]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[2]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[1]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[0]),
        .Q(sig_cmd_fifo_data_out[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[5] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[5] [1]),
        .I3(\sig_dbeat_cntr_reg[5] [0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[5] [2]),
        .I3(\sig_dbeat_cntr_reg[5] [0]),
        .I4(\sig_dbeat_cntr_reg[5] [1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[5] [3]),
        .I3(\sig_dbeat_cntr_reg[5] [2]),
        .I4(\sig_dbeat_cntr_reg[5] [1]),
        .I5(\sig_dbeat_cntr_reg[5] [0]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[5] [4]),
        .I3(\sig_dbeat_cntr_reg[4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[5] [5]),
        .I3(\sig_dbeat_cntr_reg[5]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h1FFF00001F000000)) 
    sig_last_dbeat_i_1
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(sig_last_dbeat_reg_2),
        .I2(sig_last_dbeat_i_3_n_0),
        .I3(E),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_3),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0D)) 
    sig_last_dbeat_i_3
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .I2(sig_dqual_reg_empty),
        .I3(sig_last_dbeat_reg_1),
        .I4(sig_cmd_fifo_data_out[7]),
        .I5(sig_last_dbeat_i_6_n_0),
        .O(sig_last_dbeat_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_dbeat_i_6
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[6]),
        .I2(sig_cmd_fifo_data_out[10]),
        .I3(sig_cmd_fifo_data_out[11]),
        .I4(sig_cmd_fifo_data_out[8]),
        .O(sig_last_dbeat_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3_17
   (sig_wr_fifo,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    out,
    D,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2dre_cmd_valid,
    sig_curr_eof_reg_reg,
    sig_curr_eof_reg_reg_0,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    Q,
    in,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [17:0]out;
  output [0:0]D;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2dre_cmd_valid;
  input sig_curr_eof_reg_reg;
  input sig_curr_eof_reg_reg_0;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input [2:0]Q;
  input [18:0]in;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [17:0]out;
  wire [24:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_curr_eof_reg_reg;
  wire sig_curr_eof_reg_reg_0;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_wr_fifo;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(out[17]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT6 #(
    .INIT(64'hCCCC8888CCCF8888)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .I2(sig_cmd_fifo_data_out),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 [1]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 [2]),
        .O(D));
  LUT6 #(
    .INIT(64'h00F000F000000070)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(sig_need_cmd_flush),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 [1]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 [2]),
        .I4(out[17]),
        .I5(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABA0000)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(lsig_cmd_fetch_pause),
        .I1(sig_need_cmd_flush),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_fifo_data_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_mstr2dre_cmd_valid),
        .I1(sig_curr_eof_reg_reg),
        .I2(sig_curr_eof_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4
   (lsig_set_absorb2tlast,
    out,
    sig_wr_fifo,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_strm_tlast,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ,
    Q,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    m_axi_s2mm_aclk);
  output lsig_set_absorb2tlast;
  output [3:0]out;
  output sig_wr_fifo;
  input \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  input sig_strm_tlast;
  input \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  input [4:0]Q;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input [4:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  input m_axi_s2mm_aclk;

  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [4:0]Q;
  wire [4:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire sig_strm_tlast;
  wire [3:3]sig_tstrb_fifo_data_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\gen_wr_a.gen_word_narrow.mem_reg [4]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\gen_wr_a.gen_word_narrow.mem_reg [3]),
        .Q(sig_tstrb_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\gen_wr_a.gen_word_narrow.mem_reg [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\gen_wr_a.gen_word_narrow.mem_reg [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\gen_wr_a.gen_word_narrow.mem_reg [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[15][4]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(sig_wr_fifo));
  LUT6 #(
    .INIT(64'h00002F0000000000)) 
    \sig_btt_cntr[15]_i_4__0 
       (.I0(out[2]),
        .I1(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I2(sig_strm_tlast),
        .I3(\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ),
        .I4(Q[4]),
        .I5(sig_tstrb_fifo_data_out),
        .O(lsig_set_absorb2tlast));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5
   (sig_inhibit_rdy_n_reg,
    sig_xfer_calc_err_reg_reg,
    out,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_inhibit_rdy_n_reg;
  output sig_xfer_calc_err_reg_reg;
  output [40:0]out;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg;
  input [39:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_xfer_calc_err_reg_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_calc_error_reg_reg),
        .O(sig_inhibit_rdy_n_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[39]),
        .Q(out[40]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[40]),
        .O(sig_xfer_calc_err_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
   (E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_inhibit_rdy_n,
    cmnd_wr,
    s2mm_halt,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    in);
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_inhibit_rdy_n;
  input cmnd_wr;
  input s2mm_halt;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]in;

  wire [0:0]E;
  wire [0:0]Q;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.E(E),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0
   (ovrflo_err0,
    Q,
    decerr_i,
    slverr_i,
    interr_i,
    sig_inhibit_rdy_n_reg,
    sig_inhibit_rdy_n_reg_0,
    \hsize_vid_reg[15] ,
    S,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_soft_reset,
    dma_err,
    s2mm_halt,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    m_axis_s2mm_sts_tready,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 );
  output ovrflo_err0;
  output [0:0]Q;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_inhibit_rdy_n_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]\hsize_vid_reg[15] ;
  output [0:0]S;
  output [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_soft_reset;
  input dma_err;
  input s2mm_halt;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input m_axis_s2mm_sts_tready;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;

  wire [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire decerr_i;
  wire dma_err;
  wire [0:0]\hsize_vid_reg[15] ;
  wire interr_i;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] (\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .Q(Q),
        .S(S),
        .decerr_i(decerr_i),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .interr_i(interr_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i(slverr_i));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1
   (m_axi_s2mm_bready,
    E,
    D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    m_axi_s2mm_bready_0,
    sig_inhibit_rdy_n,
    Q,
    out,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    m_axi_s2mm_bresp);
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [2:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input m_axi_s2mm_bready_0;
  input sig_inhibit_rdy_n;
  input [3:0]Q;
  input out;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2
   (sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    D,
    out,
    sig_coelsc_interr_reg0,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_set_push2wsc,
    in);
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]D;
  output [16:0]out;
  output sig_coelsc_interr_reg0;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output sig_data2wsc_cmd_cmplt_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n;
  input [3:0]Q;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_set_push2wsc;
  input [16:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc_reg;
  wire sig_set_push2wsc;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sel(sig_push_to_wsc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3
   (FIFO_Full_reg,
    sig_next_sequential_reg_reg,
    Q,
    sig_next_calc_error_reg_reg,
    D,
    \sig_addr_posted_cntr_reg[2] ,
    sig_inhibit_rdy_n_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[5]_0 ,
    \sig_dbeat_cntr_reg[4] ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_1,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_data2addr_stop_req,
    sig_dqual_reg_empty_reg_2,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_m_valid_dup_i_2,
    sig_dqual_reg_full,
    sig_halt_reg_dly3,
    sig_last_dbeat_reg_2,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg;
  output sig_next_sequential_reg_reg;
  output [0:0]Q;
  output sig_next_calc_error_reg_reg;
  output [5:0]D;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_inhibit_rdy_n_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [2:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg_0;
  input [5:0]\sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[5]_0 ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_1;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_data2addr_stop_req;
  input sig_dqual_reg_empty_reg_2;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_m_valid_dup_i_2;
  input sig_dqual_reg_full;
  input sig_halt_reg_dly3;
  input sig_last_dbeat_reg_2;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [8:0]sig_next_calc_error_reg_reg_0;

  wire [5:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [5:0]\sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[5]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire [8:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[5]_0 (\sig_dbeat_cntr_reg[5]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_dbeat_reg_2(sig_last_dbeat_reg_2),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2(sig_m_valid_dup_i_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3_14
   (FIFO_Full_reg,
    Q,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    \INFERRED_GEN.cnt_i_reg[2] ,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2dre_cmd_valid,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [1:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [16:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2dre_cmd_valid;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input sig_scatter2drc_cmd_ready;
  input [18:0]in;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3_15 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4
   (FIFO_Full_reg,
    SS,
    din,
    Q,
    out,
    lsig_set_absorb2tlast,
    m_axi_s2mm_aclk,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_strm_tlast,
    \INFERRED_GEN.cnt_i_reg[0] ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \gen_wr_a.gen_word_narrow.mem_reg_2 );
  output FIFO_Full_reg;
  output [0:0]SS;
  output [0:0]din;
  output [0:0]Q;
  output [3:0]out;
  output lsig_set_absorb2tlast;
  input m_axi_s2mm_aclk;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input sig_strm_tlast;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [4:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]din;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [4:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_eop_sent_reg;
  wire sig_strm_tlast;
  wire slice_insert_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .Q(Q),
        .SS(SS),
        .din(din),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5
   (sig_inhibit_rdy_n_reg,
    sig_push_addr_reg1_out,
    FIFO_Full_reg,
    sig_xfer_calc_err_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    sig_csm_ld_xfer,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output sig_inhibit_rdy_n_reg;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg;
  output sig_xfer_calc_err_reg_reg;
  output [40:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input sig_csm_ld_xfer;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [39:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_ld_xfer;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_xfer_calc_err_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sel(sig_inhibit_rdy_n_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_ld_xfer(sig_csm_ld_xfer),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
   (E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_inhibit_rdy_n,
    cmnd_wr,
    s2mm_halt,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    in);
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_inhibit_rdy_n;
  input cmnd_wr;
  input s2mm_halt;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [48:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_10 CNTR_INCR_DECR_ADDN_F_I
       (.Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (FIFO_Full_reg_n_0),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(cmnd_wr),
        .I3(s2mm_halt),
        .O(E));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0
   (ovrflo_err0,
    Q,
    decerr_i,
    slverr_i,
    interr_i,
    sig_inhibit_rdy_n_reg,
    sig_inhibit_rdy_n_reg_0,
    \hsize_vid_reg[15] ,
    S,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_soft_reset,
    dma_err,
    s2mm_halt,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    m_axis_s2mm_sts_tready,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 );
  output ovrflo_err0;
  output [0:0]Q;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_inhibit_rdy_n_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]\hsize_vid_reg[15] ;
  output [0:0]S;
  output [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_soft_reset;
  input dma_err;
  input s2mm_halt;
  input [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input m_axis_s2mm_sts_tready;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [12:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [17:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire decerr_i;
  wire dma_err;
  wire fifo_full_p1;
  wire [0:0]\hsize_vid_reg[15] ;
  wire interr_i;
  wire m_axi_s2mm_aclk;
  wire [31:31]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_11 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .dma_err(dma_err),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(m_axis_s2mm_sts_tdata),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0 ),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .S(S),
        .decerr_i(decerr_i),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .interr_i(interr_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({m_axis_s2mm_sts_tdata,\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] }),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i(slverr_i));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h20FF)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_inhibit_rdy_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_empty_reg),
        .I5(sig_wdc_status_going_full),
        .O(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1
   (m_axi_s2mm_bready,
    E,
    D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    m_axi_s2mm_bready_0,
    sig_inhibit_rdy_n,
    Q,
    out,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    m_axi_s2mm_bresp);
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [2:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input m_axi_s2mm_bready_0;
  input sig_inhibit_rdy_n;
  input [3:0]Q;
  input out;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_s2mm_bready_INST_0
       (.I0(m_axi_s2mm_bready_0),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'hFBBB44444444BBBB)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hE1E1E1E1F878E1E1)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out),
        .I5(sig_wr_fifo),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00007FFFFFFE0000)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .I5(out),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFEEFE00801101)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(out),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2
   (sel,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    D,
    out,
    sig_coelsc_interr_reg0,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n,
    Q,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_set_push2wsc,
    in);
  output sel;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]D;
  output [16:0]out;
  output sig_coelsc_interr_reg0;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output sig_data2wsc_cmd_cmplt_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n;
  input [3:0]Q;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_set_push2wsc;
  input [16:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_24;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]addr_i_p1;
  wire fifo_full_p1;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_set_push2wsc;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_9 CNTR_INCR_DECR_ADDN_F_I
       (.D(addr_i_p1),
        .FIFO_Full_reg(DYNSHREG_F_I_n_24),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (DYNSHREG_F_I_n_24),
        .\INFERRED_GEN.cnt_i_reg[0] (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc_reg(sel),
        .sig_push_to_wsc_reg_0(addr_i_p1));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hAAAA8A00)) 
    sig_push_to_wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_data2wsc_valid),
        .I4(sig_set_push2wsc),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3
   (FIFO_Full_reg_0,
    sig_next_sequential_reg_reg,
    Q,
    sig_next_calc_error_reg_reg,
    D,
    \sig_addr_posted_cntr_reg[2] ,
    sig_inhibit_rdy_n_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[5]_0 ,
    \sig_dbeat_cntr_reg[4] ,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_1,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_data2addr_stop_req,
    sig_dqual_reg_empty_reg_2,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_m_valid_dup_i_2,
    sig_dqual_reg_full,
    sig_halt_reg_dly3,
    sig_last_dbeat_reg_2,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg_0;
  output sig_next_sequential_reg_reg;
  output [0:0]Q;
  output sig_next_calc_error_reg_reg;
  output [5:0]D;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_inhibit_rdy_n_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [2:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg_0;
  input [5:0]\sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[5]_0 ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_1;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_data2addr_stop_req;
  input sig_dqual_reg_empty_reg_2;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_m_valid_dup_i_2;
  input sig_dqual_reg_full;
  input sig_halt_reg_dly3;
  input sig_last_dbeat_reg_2;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [8:0]sig_next_calc_error_reg_reg_0;

  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [5:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [5:0]\sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[5]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire [8:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_1),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2(sig_m_valid_dup_i_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[0] (sig_next_sequential_reg_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[5]_0 (\sig_dbeat_cntr_reg[5]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_last_dbeat_reg(sig_next_calc_error_reg_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_2(sig_last_dbeat_reg_2),
        .sig_last_dbeat_reg_3(sig_last_dbeat_reg_1),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_0),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_addr_reg[31]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(FIFO_Full_reg_0),
        .O(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3_15
   (FIFO_Full_reg_0,
    Q,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    \INFERRED_GEN.cnt_i_reg[2] ,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2dre_cmd_valid,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [1:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [16:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2dre_cmd_valid;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input sig_scatter2drc_cmd_ready;
  input [18:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire FIFO_Full_reg_0;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire [25:25]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_16 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[1]),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3_17 DYNSHREG_F_I
       (.D(D[0]),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_curr_eof_reg_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_curr_eof_reg_reg_0(FIFO_Full_reg_0),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4
   (FIFO_Full_reg_0,
    SS,
    din,
    Q,
    out,
    lsig_set_absorb2tlast,
    m_axi_s2mm_aclk,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_strm_tlast,
    \INFERRED_GEN.cnt_i_reg[0] ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \gen_wr_a.gen_word_narrow.mem_reg_2 );
  output FIFO_Full_reg_0;
  output [0:0]SS;
  output [0:0]din;
  output [0:0]Q;
  output [3:0]out;
  output lsig_set_absorb2tlast;
  input m_axi_s2mm_aclk;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input sig_strm_tlast;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [4:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]din;
  wire fifo_full_p1;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [4:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_eop_sent_reg;
  wire sig_strm_tlast;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_2 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SS(SS),
        .din(din),
        .fifo_full_p1(fifo_full_p1),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[3]),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.\GEN_INDET_BTT.lsig_absorb2tlast_reg (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5
   (sel,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_0,
    sig_xfer_calc_err_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_1,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    sig_csm_ld_xfer,
    sig_reset_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output sel;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_0;
  output sig_xfer_calc_err_reg_reg;
  output [40:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_1;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input sig_csm_ld_xfer;
  input sig_reset_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [39:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire FIFO_Full_reg_n_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire fifo_full_p1;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_ld_xfer;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_xfer_calc_err_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_12 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_calc_error_reg_reg(FIFO_Full_reg_n_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h0000BBF0)) 
    sig_cmd2addr_valid_i_1
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_csm_ld_xfer),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_reset_reg),
        .O(FIFO_Full_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
   (dout,
    empty,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    SR,
    sig_clr_dbeat_cntr0_out,
    E,
    sig_m_valid_out_reg,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    DI,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    CO,
    O,
    sig_clr_dbc_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_clr_dbc_reg,
    din,
    rd_en,
    sig_child_qual_first_of_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_burst_dbeat_cntr_reg[0] ,
    Q,
    sig_mssa_index,
    full,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_eop_halt_xfer,
    sig_csm_pop_child_cmd,
    sig_pcc2sf_xfer_ready,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_byte_cntr_reg[7] );
  output [7:0]dout;
  output empty;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]E;
  output sig_m_valid_out_reg;
  output [2:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [1:0]DI;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ;
  output [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [0:0]CO;
  output [2:0]O;
  output [0:0]sig_clr_dbc_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_clr_dbc_reg;
  input [7:0]din;
  input rd_en;
  input sig_child_qual_first_of_2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_burst_dbeat_cntr_reg[0] ;
  input [4:0]Q;
  input [0:0]sig_mssa_index;
  input full;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input sig_eop_halt_xfer;
  input sig_csm_pop_child_cmd;
  input sig_pcc2sf_xfer_ready;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input \sig_byte_cntr_reg[7] ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire [2:0]O;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [4:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_burst_dbeat_cntr_reg[0] ;
  wire \sig_byte_cntr[5]_i_2_n_0 ;
  wire \sig_byte_cntr[7]_i_3_n_0 ;
  wire \sig_byte_cntr_reg[7] ;
  wire \sig_child_addr_cntr_lsh[3]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[3]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[3]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[3]_i_5_n_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[3]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[3]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[3]_i_1_n_3 ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbc_reg_i_2_n_0;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire \sig_data_reg_out[31]_i_4_n_0 ;
  wire sig_eop_halt_xfer;
  wire sig_m_valid_out_reg;
  wire [0:0]sig_mssa_index;
  wire sig_pcc2sf_xfer_ready;
  wire sig_stream_rst;
  wire sig_xd_fifo_full;
  wire \sig_xfer_len_reg[5]_i_2_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire [0:0]\NLW_sig_child_addr_cntr_lsh_reg[3]_i_1_O_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [1:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_sig_csm_state[1]_i_2 
       (.I0(dout[6]),
        .I1(sig_pcc2sf_xfer_ready),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_sig_csm_state[4]_i_2 
       (.I0(dout[6]),
        .I1(dout[7]),
        .I2(sig_child_qual_first_of_2),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sig_burst_dbeat_cntr[4]_i_1 
       (.I0(sig_clr_dbc_reg_i_2_n_0),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(\sig_burst_dbeat_cntr_reg[0] ),
        .O(SR));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \sig_byte_cntr[5]_i_1 
       (.I0(din[2]),
        .I1(sig_mssa_index),
        .I2(din[0]),
        .I3(din[1]),
        .I4(din[3]),
        .I5(\sig_byte_cntr[5]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[5]_i_2 
       (.I0(sig_clr_dbc_reg),
        .I1(sig_m_valid_out_reg),
        .O(\sig_byte_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h44B4)) 
    \sig_byte_cntr[6]_i_1 
       (.I0(\sig_byte_cntr[7]_i_3_n_0 ),
        .I1(din[3]),
        .I2(din[4]),
        .I3(sig_clr_dbc_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_byte_cntr[7]_i_1 
       (.I0(sig_m_valid_out_reg),
        .I1(sig_clr_dbc_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_clr_dbc_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00BF0040)) 
    \sig_byte_cntr[7]_i_2 
       (.I0(\sig_byte_cntr[7]_i_3_n_0 ),
        .I1(din[3]),
        .I2(din[4]),
        .I3(sig_clr_dbc_reg),
        .I4(din[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7F7FFF7FFFFFFFFF)) 
    \sig_byte_cntr[7]_i_3 
       (.I0(din[1]),
        .I1(din[0]),
        .I2(sig_mssa_index),
        .I3(sig_clr_dbc_reg),
        .I4(sig_m_valid_out_reg),
        .I5(din[2]),
        .O(\sig_byte_cntr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[3]_i_2 
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[3]_i_3 
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[3]_i_4 
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[3]_i_5 
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[6]_i_2 
       (.I0(dout[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[6]_i_3 
       (.I0(dout[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\sig_child_addr_cntr_lsh_reg[3]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[3]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[3]_i_2_n_0 ,\sig_child_addr_cntr_lsh[3]_i_3_n_0 ,\sig_child_addr_cntr_lsh[3]_i_4_n_0 ,\sig_child_addr_cntr_lsh[3]_i_5_n_0 }),
        .O({O,\NLW_sig_child_addr_cntr_lsh_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S(S));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_clr_dbc_reg_i_1
       (.I0(sig_clr_dbc_reg_i_2_n_0),
        .I1(\sig_burst_dbeat_cntr_reg[0] ),
        .O(sig_clr_dbeat_cntr0_out));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    sig_clr_dbc_reg_i_2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(sig_m_valid_out_reg),
        .O(sig_clr_dbc_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(\sig_data_reg_out[31]_i_4_n_0 ),
        .I1(sig_xd_fifo_full),
        .I2(full),
        .I3(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I4(sig_eop_halt_xfer),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \sig_data_reg_out[31]_i_4 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .O(\sig_data_reg_out[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[7]),
        .I2(dout[6]),
        .O(sig_child_qual_first_of_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(dout[1]),
        .I1(dout[0]),
        .I2(sig_child_addr_cntr_lsh_reg[0]),
        .I3(sig_child_addr_cntr_lsh_reg[1]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(dout[2]),
        .I1(dout[1]),
        .I2(sig_child_addr_cntr_lsh_reg[1]),
        .I3(sig_child_addr_cntr_lsh_reg[0]),
        .I4(dout[0]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(dout[3]),
        .I1(dout[2]),
        .I2(dout[0]),
        .I3(sig_child_addr_cntr_lsh_reg[0]),
        .I4(sig_child_addr_cntr_lsh_reg[1]),
        .I5(dout[1]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_xfer_len_reg[4]_i_1 
       (.I0(dout[4]),
        .I1(\sig_xfer_len_reg[5]_i_2_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \sig_xfer_len_reg[5]_i_1 
       (.I0(dout[5]),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg[5]_i_2_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_xfer_len_reg[5]_i_2 
       (.I0(dout[2]),
        .I1(dout[0]),
        .I2(sig_child_addr_cntr_lsh_reg[0]),
        .I3(sig_child_addr_cntr_lsh_reg[1]),
        .I4(dout[1]),
        .I5(dout[3]),
        .O(\sig_xfer_len_reg[5]_i_2_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "10" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "10" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({din,1'b0,1'b0}),
        .dout({dout,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED [1:0]}),
        .empty(empty),
        .full(sig_xd_fifo_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(sig_clr_dbc_reg),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_m_valid_out_reg),
        .O(E));
  LUT2 #(
    .INIT(4'hB)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(\sig_byte_cntr_reg[7] ),
        .O(sig_m_valid_out_reg));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0
   (full,
    dout,
    empty,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    E,
    din,
    rd_en);
  output full;
  output [33:0]dout;
  output empty;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input [33:0]din;
  input rd_en;

  wire [0:0]E;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_stream_rst;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [8:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "256" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "34" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "34" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [8:0]),
        .wr_en(E),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (D,
    count_value_i,
    Q,
    \gwdc.wr_data_count_i_reg[0] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [1:0]count_value_i;
  input [0:0]Q;
  input [0:0]\gwdc.wr_data_count_i_reg[0] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(Q),
        .I2(\gwdc.wr_data_count_i_reg[0] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (going_full1,
    Q,
    D,
    enb,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[4] ,
    \gwdc.wr_data_count_i_reg[4]_0 ,
    count_value_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output going_full1;
  output [3:0]Q;
  output [2:0]D;
  output enb;
  input [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \gwdc.wr_data_count_i_reg[4] ;
  input [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  input [1:0]count_value_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire enb;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire going_full1;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(Q[0]),
        .I4(count_value_i[0]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] ),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I5(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_18
   (ram_empty_i0,
    \count_value_i_reg[4]_0 ,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[2]_0 ,
    enb,
    E,
    ram_empty_i,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    count_value_i,
    full,
    going_full1,
    clr_full,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output ram_empty_i0;
  output [4:0]\count_value_i_reg[4]_0 ;
  output [0:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \count_value_i_reg[2]_0 ;
  input enb;
  input [0:0]E;
  input ram_empty_i;
  input [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [1:0]count_value_i;
  input full;
  input going_full1;
  input clr_full;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire clr_full;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [4:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire enb;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(\count_value_i_reg[4]_0 [4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [4]),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(full),
        .I1(enb),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(E),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(\count_value_i_reg[4]_0 [0]),
        .I5(Q[0]),
        .O(leaving_empty0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(\count_value_i_reg[4]_0 [1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(count_value_i[1]),
        .I3(Q[1]),
        .I4(count_value_i[0]),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\count_value_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    enb,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input enb;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire enb;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_19
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6
   (Q,
    leaving_empty0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    ram_wr_en_pf,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [7:0]Q;
  output leaving_empty0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \count_value_i_reg[0]_0 ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [7:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [7:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input ram_wr_en_pf;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [7:0]Q;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_2__1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [7:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [7:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__1_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I1(\count_value_i_reg[0]_0 ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [7]),
        .I1(Q[7]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [7]),
        .I1(Q[7]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_21
   (ram_empty_i0,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[7]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    wr_clk);
  output ram_empty_i0;
  output [7:0]Q;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[7]_0 ;
  input rst_d1;
  input [7:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input wr_clk;

  wire [7:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [7:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[7]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_0 [7]),
        .I1(Q[7]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7
   (Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [7:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [7:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[7]_i_2__2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_22
   (Q,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    wr_clk);
  output [7:0]Q;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input wr_clk;

  wire [7:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "160" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "10" *) (* READ_MODE = "1" *) (* READ_MODE_LL = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "10" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "4" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [9:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [9:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [9:0]din;
  wire [9:2]\^dout ;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire going_full1;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrp_inst_n_7;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [9:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [1:0]\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[9:2] = \^dout [9:2];
  assign dout[1] = \<const0> ;
  assign dout[0] = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\gwdc.wr_data_count_i_reg[0] (wr_pntr_ext[0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_7),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "10" *) 
  (* BYTE_WRITE_WIDTH_B = "10" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "160" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "10" *) 
  (* P_MIN_WIDTH_DATA_A = "10" *) 
  (* P_MIN_WIDTH_DATA_B = "10" *) 
  (* P_MIN_WIDTH_DATA_ECC = "10" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "10" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "10" *) 
  (* P_WIDTH_COL_WRITE_B = "10" *) 
  (* READ_DATA_WIDTH_A = "10" *) 
  (* READ_DATA_WIDTH_B = "10" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "10" *) 
  (* WRITE_DATA_WIDTH_B = "10" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "12" *) 
  (* rstb_loop_iter = "12" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina({din[9:2],1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [9:0]),
        .doutb({\^dout ,\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED [1:0]}),
        .ena(1'b0),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 rdp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .Q(rd_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .going_full1(going_full1),
        .\gwdc.wr_data_count_i_reg[4] (wrp_inst_n_8),
        .\gwdc.wr_data_count_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .enb(rdp_inst_n_8),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_18 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .clr_full(clr_full),
        .count_value_i(count_value_i),
        .\count_value_i_reg[2]_0 (wrp_inst_n_8),
        .\count_value_i_reg[4]_0 ({wrp_inst_n_1,wr_pntr_ext}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_8),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrp_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .going_full1(going_full1),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_19 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .full(full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "256" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "8704" *) (* FIFO_WRITE_DEPTH = "256" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "251" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "251" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "9" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "8" *) (* READ_DATA_WIDTH = "34" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "34" *) 
(* WR_DATA_COUNT_WIDTH = "9" *) (* WR_DC_WIDTH_EXT = "9" *) (* WR_DEPTH_LOG = "8" *) 
(* WR_PNTR_WIDTH = "8" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [33:0]din;
  output full;
  output full_n;
  output prog_full;
  output [8:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [33:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [7:0]rd_pntr_ext;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [7:0]wr_pntr_ext;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [33:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_9),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "34" *) 
  (* BYTE_WRITE_WIDTH_B = "34" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "33" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "34" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "8704" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "34" *) 
  (* P_MIN_WIDTH_DATA_A = "34" *) 
  (* P_MIN_WIDTH_DATA_B = "34" *) 
  (* P_MIN_WIDTH_DATA_ECC = "34" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "34" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "34" *) 
  (* P_WIDTH_COL_WRITE_B = "34" *) 
  (* READ_DATA_WIDTH_A = "34" *) 
  (* READ_DATA_WIDTH_B = "34" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "34" *) 
  (* WRITE_DATA_WIDTH_B = "34" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "36" *) 
  (* rstb_loop_iter = "36" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [33:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdpp1_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6 rdp_inst
       (.Q(rd_pntr_ext),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (rdpp1_inst_n_8),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wr_pntr_ext),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (full),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7 rdpp1_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdpp1_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7}),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_21 wrp_inst
       (.Q(wr_pntr_ext),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_8),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_22 wrpp1_inst
       (.Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_23 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[7] (full),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (E,
    Q,
    rst,
    wr_en,
    full,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input full;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire full;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_23
   (ram_wr_en_pf,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[7] ,
    rst_d1,
    wr_clk);
  output ram_wr_en_pf;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[7] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i_reg[7] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_wr_en_pf;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[7] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "10" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "10" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [9:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [9:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [9:0]din;
  wire [9:2]\^dout ;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [1:0]NLW_xpm_fifo_base_inst_dout_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[9:2] = \^dout [9:2];
  assign dout[1] = \<const0> ;
  assign dout[0] = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "160" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "10" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "10" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({din[9:2],1'b0,1'b0}),
        .dout({\^dout ,NLW_xpm_fifo_base_inst_dout_UNCONNECTED[1:0]}),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "256" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "34" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "34" *) (* WR_DATA_COUNT_WIDTH = "9" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [33:0]din;
  output full;
  output prog_full;
  output [8:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [33:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [8:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "256" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "8704" *) 
  (* FIFO_WRITE_DEPTH = "256" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "251" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "251" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "9" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "8" *) 
  (* READ_DATA_WIDTH = "34" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "34" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* WR_DC_WIDTH_EXT = "9" *) 
  (* WR_DEPTH_LOG = "8" *) 
  (* WR_PNTR_WIDTH = "8" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "10" *) (* BYTE_WRITE_WIDTH_B = "10" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "160" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "10" *) 
(* P_MIN_WIDTH_DATA_A = "10" *) (* P_MIN_WIDTH_DATA_B = "10" *) (* P_MIN_WIDTH_DATA_ECC = "10" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "10" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "10" *) 
(* P_WIDTH_COL_WRITE_B = "10" *) (* READ_DATA_WIDTH_A = "10" *) (* READ_DATA_WIDTH_B = "10" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "10" *) (* WRITE_DATA_WIDTH_B = "10" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "12" *) (* rstb_loop_iter = "12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [9:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [9:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [9:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [9:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [9:0]dina;
  wire [9:2]\^doutb ;
  wire enb;
  wire [9:2]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[9:2] = \^doutb [9:2];
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(\^doutb [2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(\^doutb [3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(\^doutb [4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(\^doutb [5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(\^doutb [6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(\^doutb [7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(\^doutb [8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(\^doutb [9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA({1'b0,1'b0}),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOA_UNCONNECTED [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "9" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB(\gen_rd_b.doutb_reg0 [9:8]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "34" *) (* BYTE_WRITE_WIDTH_B = "34" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "8704" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "256" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "34" *) (* P_MIN_WIDTH_DATA_A = "34" *) (* P_MIN_WIDTH_DATA_B = "34" *) 
(* P_MIN_WIDTH_DATA_ECC = "34" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "34" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) 
(* P_WIDTH_ADDR_READ_B = "8" *) (* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) 
(* P_WIDTH_COL_WRITE_A = "34" *) (* P_WIDTH_COL_WRITE_B = "34" *) (* READ_DATA_WIDTH_A = "34" *) 
(* READ_DATA_WIDTH_B = "34" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "34" *) (* WRITE_DATA_WIDTH_B = "34" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "36" *) 
(* rstb_loop_iter = "36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [33:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [33:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [33:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [33:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [33:0]dina;
  wire [33:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "33" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "33" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8704" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI(dina[15:0]),
        .DIBDI(dina[31:16]),
        .DIPADIP(dina[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(doutb[15:0]),
        .DOBDO(doutb[31:16]),
        .DOPADOP(doutb[33:32]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 76976)
`pragma protect data_block
FrUN9Zw3+UQ4iCYqAxJ7n6Ym72ZuGDSU3Wm55PaenaNVKG2QcUloofABUTZliL1CKTpx02znj5ei
4uitDjAaj2bceVUPoHLm+O/NYuqpsblLqXcnpITgoU9cBoeDGbd/UIHI8YXkGeZ7vo33yz63KJml
79vWmhfIjAZ/8wbIXy/pdQHI+DJFqawZ2uSan6aIlpSmp1belhDX5NrcwMweCIpVAMOBDjSdwBe3
Zg3mYW45VfBL8byXPPy83XdoBIEVCivARzZO6rzUmyoUMQQjqurMUHH5FWu8b+QUcijkrKbfOSV/
Zdbch/ndx8HSutggQaAr2+BMGpy4ECX8cF8OOuuDUI146uVT9tbDRA+uniC0f3DWsHmN+Iw5Z3SL
lA3YGFZehkRo+pP5+sQQG7Ue5lGxTDgMPTdjJVL1ScFK1pREWjANSNWAoVnDrUrPZ7JDrIU2ZqSL
sd4YDZqqhzhytGLNk1rTI3sgDPmKc/65vFF5+1qqcwfThfJKbRLDH/cPWt1t4+zwf+RtNsRJa1cM
MbnxJC/V9yCZRF6o0eRTlMOuhxEbAsO8Kgyl67GKoXuGpdn3dbGhG1s/g6yhZvVrshHg128rnRA7
mXhlkpSIHJw1bGpsxERAZPkZmaFRPYTREh9Aj3zw6Pt0Mx0ens8Eq9xX+k83x2V5I1V3VpaRJ7sf
Acd0oDY0iCWHJEU371u40TfiZOjYwBVFeVO85lCricgVtCXBrIJE9BDHWBjnPVp2MEe5DEBtjeZL
sCC/bxBRyF9WY2GoDstvB/2o1Cw/PHdxOIKwrC2c78NJc3CfLRaxjySDChLZ8/NS4T5yIDcpZ9Oh
HR4ejXfjcunTlFUgE6nmZfuaHNOhK5ZbKHHJyFZLM0zsDqWEJcqviWVpNFBm4v6LiPkIVWyiJYtz
1OBd9xgGS03i0IKs6dbAfzbEzykNVfNg9KhhOvbulHRBeTcnMdiYgspI9rfxEQ1EEYgc6gL1VPqf
WTair3JMM/HAjXx2rtFERUX6vRQ3K9aCWszpD/NAZuii4sQoP0ppS0GHgoK7bZlJBxly4lLHLZOh
vcFpHl0+nna/VRHfMYr0TAnozy+PSidZ6W023X4ZX9L1jqli/BqvdtUx6uxQxtkPcGqW7UN8yjDR
37LPuoQO1s54UTcFFLxX5n+iQ6ZVaQIIEbV4ccU6hpuQVI8sSJ/MbjugY7zpOvmIQU+XgkPDBeA1
CcsCr52+5Y0UcgegvS5yQFpNB1fhwLNWVNb26LyPh1LQZr+3Bk4+bMfZz8bXPNj7ubSAv8JpCGoe
CXX/1ELdUum7b2fHxQ2ZewHz/lyqnpTtRWP6sNx7UVHIK0M2DgSWFqXgHbD5VpHv8wFtQO/UgoB9
0mNO/vF8QWlIFARRl0fOCcQ25oH+B93BIVNUVqadHAuoWB/uZBwqCowyM+3yW+Wus1QdYMbrn7Xx
PSEcaoYJndkwF8Mrnc7Bm0q/3t364idJDDgpETRhDSIZrLGDSzoO+u2wV80goFMpGJ3fRBCb7Ghy
fMgBnbOy8uP4qZVbGpFnqhRfaLnVF5gDA8XZCsVmGdK/7j9LvJwyiZNZF0B0krGoNL+x7vhj7TWo
iRAI/oeUx8GAsfFHa6iUSusyL2bAWqtRsPJpNeykW8Et4lOhJ0QIzSaXMQW4BSE/M4xf6RRmpXs1
vcd1f652Q+6TB2VqhbJqIUmbAnpR8tfaIrJIQqFOsnGInXeCYA+WnD92wMHw7RD90tRHcmlBd899
NQEKm8cd3Er00rLrVHqgy1I56k1kdPTnsJaNyo7Bfxo7oKfyQAzPkncZP2aah/dAlm81rpw1u8P4
er71k8jcduFD4XqvsHfwPhnCNzANgGD4ZJSnewDJKaT2Ev+Pec8Oov+jOmypk2ZzmxbnuBuBXTx0
4WmMsOnCImnOfFXaCaFfguzxVm3+t4TDQLLDMVbv7JNjkI6c4QjFrA2uXS/NTBIRuhAMldSbbEJ/
vX9wpy54fs2Df+jzUw33G8IFGlwTyJpMz7rsGhQpSTSPlriBocuXKQP+27vsSF+7C6WP7AzBDK63
1BPzGoCqzuA8lOvS/kEde+WLBpwG6Fx+v2wtazqtJCevc74enw7aZvHGWHHfC94UyxmDgTZO5jS2
9TJuFO6f853D4oakwwyefjQDMf31VAdy8wkN1hMV4V4z7zYq2S/Rqh9RFqJzA/iS7bFFp+jbsHFb
RtUlaVXRp8za9QwViiQa4I4kYZSEKMFIQImdfRnJMmP/w+s92XBhB0mXtRvZMO0VsOWoY1I8DrOI
yj/SV6Fzea1q4uGgK5AWagq6XnGlG8hfbF0yszpCvskZbFI9G4A7ow/ZbUiLD5+FLIZfd9OpCi/Q
BlwxZYCsD2HK6tRCGMoX7FTGXmyYeFY1yzTS2BvnmRGOlVsO7dY+L65xPMUI3coumvpHsvqbCB6n
XfpXUj/3wdSXhQjaonMRD9/FRfZsVvCN+ItiE2hB1AXkAKLyl/I6ZKecOYZAbvJ2rzmG62HLNTMd
3IzLOp+RBt7BDkj0uHb8t9h3aLzps1uTcI1y01poZ4pDb40HoE3W1v8Zz4rvg0u6Ih1eq32XSFJz
pvo8La2rn744SMrSveATcGYrt9DCNlAq5q4AnNeWWxoMrDOVxfNx4NpU25W4EL1wArVX1KgoFp5v
9hsh55wCRfjz4ueUByZ+o8KZWcLmkbdHkKLrwdww5sJLRFPk62K/pcdlvQemE6cHBh9Y8LxeZ7yH
2hh4EqsVopcwgXDYRIyCBs+fhu4cKmlHa/obHS5X89HEZBiNM7mRrBzRlOGOUPv4cgJ9DsMvggEZ
8Uq6RsifwifKwrAYM415BeTLgzRJ2jCBFqoj0sRm5tnf/oHCGg4TTbaUMwohLy6jmGoiBfVGqzSB
FiksenIy695p7EEraPdMn6thvJGmTin6CjTit96UXCRzRpzoRZ77WciiXe8qzSbDNrbLMxXiEX1B
2Q8o11c8RIl0u7PtuDQPvnotWnxJasOj8+JrD91Ow0e+XiKs4m8bl46c37ysh5eWGbHC9guOhVrV
GvshQJhxoxHaqcdYUMj/20yscuLWFU2E0eN6eUMA7+b2+/iOqW/9Zb7TswLIiBr7kq2rj7knQha5
RpL7aXCnEn2xNmiGH6wxdij1K1niBjjkQ5gcgCOr11+JlM+2f5qDsJ9MEWDgL82Y9MmGd29bn+VD
DRj3navdXM+74f3uYcrxEWkM9dXhTLKn+SrqhVYBdLp/uoGdOlwQL1pl9D9n7/v09oUuoHifZzUe
PFDIbo3VPZFlUSaKyRnNQoiVeACc5CxEzyhdByJOhLoW/JzG7bdwK2Cgv+zIeCan16K2gXeeVQA2
a0VYZkiqD4MhwWj04WxlyezAs/dXh2HqnYwo7xC9Ktm05r00oI/EoU6oKec1N+wfYoPA1ZI6eImc
iL9qPAPsYeE/Udkrfo//Uwk+L5C4bP/76vVCKaijJGCeLEx7qlMEUjY/ZQ5XCxjb7ZCnn1/z34n1
LavjOwBi5F7nwntPw9HUzBF6aK6MkouTWGy2bvRRWyj1XWyWb77oAfAL6gsRZP6CxeN0Lu+qtV1m
qNft372Ky62DvF6cyNrO1O+mDS4x7bjKhkl9OTyzq6VzMt7yGz1YvU5Q61TC2pp0mcRiDhAlyoIh
Vg/IqKSoaNLoVXa8GsuhOO8+cf75A1gQTPKHA72DDoKcHPxQR26TaUZx7p0eRmiuGtSz9QZ4r+sO
QVsUh0JO1NRnP3nAFhNgKcR7d8VtetoNb2lmnFY30c9iWzPH1wQNYehzg25GfNcbC7g9cYFsVIZ+
zeSyZA4GXVz/Cjp3yxzAmuEuadRxWrWcEduT7ywTe3kT77Reqrha58SVdrqfh8xvPaxP08pCrwwF
v2NjPtTjzd2ccHjQ7muSyb1QVW4ldrX6rqrHezNdAmJOONmGVkFCe2QauFrWEtWh1qBp63frrQ3b
evu6V9bp8klaMwAjPmqUycpiiDATYX7PDPsBrTxoXWs316/qhkUCvhSIwx3mHr8q+k+ZozMewgsn
PduBhdgevxzPdjQSEl0J+2K8kLmRG+hxeznB1G4QZt+Nx63MwKNAq8hVfemlzTYikV2TbMASISar
RtfTa6Hy5kuNmNm/XVWJlqcvk9CYOrhwXYBT7yL7WKx3v9XnxZVZ/QHmGECD2skp/IhVvi0icsvu
Mc5lvpihc/Qj/jH8NJAMRN8QFeUGFVYWn7oXdP2jAhocc3WYfGDTFuqtf0CechQZjGkqH2e/zZi9
O5DJbSE2TYtEh6UPI+2Ss184FuT7hruWGEkgB2MpCUT6cNQoNzDS+CULOH3nDVVO2PGKaMtOGb0q
5iBfdAFFwM/sXgrMf+M8GGpGcZ2Ebv6ZVP/IDzNvkn5nH19a6UDUhmhMbNeBaIdWdKQAYoxiCqbn
6XWLmU4p3p5Nv4WElDXO4juap1OoDVUszNrpd0asWR0OsrhKzE7YV+xLedgWMmMvSjiRSGoneWjX
0gdkj6+iodmdZAkInacsbANY6ydBOnRlEpUSKINSFDUZyrxOMDc2xJbxI0iuZMaMN17XXEgL34kv
aKZ0PsKeVfaKQd4iK3DMrr4t24JZuDX6xrXftsf8Xogsy4X4ANOcmglIMMosqIHWJQ/AKC+/df0K
pUhmThNnd63tZ/tJdu8dGPxMcZqmWgILrH/lE/H05Ao10H389OpVoIJF3P0UoQrLnYi349sD3YFM
naU93H8JtoaMoJeS4O01xod8VMrM3ujbxf3U8SOSVHM83sNqSzyqCD2NVy63MPmut/o/AHbnNfhl
09uoZROXL9tOsDW4TxpV+71wvEb201GOeaGhnWb3IAqYkW21dCclAWQIQAgBlY2UV+P1ytsTtVdM
o4dxoxbGhoVGEMmc2IGK+P8aqpYdzDhMqtMe3Uh3p5ioydJen2eM+4zKuhoj6cwZsf7Sf71HkwlN
5X3skGjfe6g1F1IlFpb4QRMrqsQGJgwY1iEK0veVc3JL0Xz3yv9JWN3ayDPVzsIQX3FJQ7qFedo4
YbpUQ267RD3VTSwIKsDGeOGgCk1CG7RWW8W0sx/+ZDD3U8AK38e3Sqhu9LuXX09Jii/ypc4X8w9f
qBb3XxPE3IqJ+RRFHbgbLv7GdJt13/du3uNZkmUN4+I9Im7SgPwIYuZQyAcZqWex+hw9q8mZBt7C
jIPnr2EnnHHvd170bZjIYU5Uk6LjzJoAbhU6IwNitesOUaUES3nJZMrygq8vhdjco4qmna+DWeXU
opkhhxcpG8NZlxzunJbs3pUlTZ3tXzsonZ6TaV1J/hH7oNkv2JR+wubBvBFVfBtslbCicwjVPYVB
fLe8SccRhDmngZVJx0Hh+fCONjD5KqIaKqvEu5JjaBMd80ZFM1A57dWT2/Xql3Xn/DEhcftn0pCj
zkZyOhs9AwlE41O3Mkd5Zb9PKXCsyfVD9W2DVYRpXcT6WO8Uto6zliIjYgz3MNT2JgCuByufM6j+
Kzlki14SQTkKgpGqUNX74FSkoOcYGKSFpF7T7dK5852Vlz6nI+VoT3Koo5MH5DOCmFuSwd993oXn
Zu1MByp0zRgudIERvb8xkXygxZhkDi4aOeu10bVLWO9U8kzEPhhc0P+vYe8T4AlcNPF3I2lwstEL
y7rJUwgwD0vaWPa/zbHOFl4NWwVduDNTZpcKV9HSBUe756NMs2VsyxnPnybMXhLC6vOHVlKt63C0
PMT4N+mrE44r6dwcnjraS1SVnr/wnaZffj0Uf41iBQk9Is8KdqCKZgexG5DscVUMy/VmpICxQC4x
IVYjmxXnjNK7WyAI/MmxLFSlCjymps5DhhM64HgsYo+6aTxV2enrRH98jXS/6vo9O3hIlAEuhLSg
lnZ29bBf40o3V5/I2sbpJEc017by0a9qSXS0g1ws6se5VJe43dGCfsZfHqBjQUuQAWhG4a0xx7y2
nJDl066a43sKrmj3lRohPaNop11rKxqDNT2epZagA3AQ9w16xZA/wrHFB3givBofYZ4asVyG7go8
c+t4WWJSxnlBGzdMI930g451hjqJmrbmZS3xMVPEeskZlMOLjt7BSHHF1Mp1Fg0o0Fm8YgOdKAVc
6pEhIm7uoLFhfPKN1Ch/Zh+hE3Luu25mtj9HR4PXEiyy2E3oYHtSRKcB22Y/9kt7GvV+iRu7GoCS
fSLsSzA/7cl2shZNvQ9zc9KKzi+Ow1Ht5xB+ui1EDR4HU36VzXsGwS5dodNkH8+TTF9FZwlixntp
mfN2bDOacoP/pyMgxAK+zFHjfhHP3fjAVIxYqv2VN7QkksV4ZRhWDlBap2zp9iWF14DNnEPCPay1
AT+toZPuw3FKQw5b6tTdfhQie3sZhJ+remqKNV4uoeRJLZUyjHt76eluD4uc/r70g8rHDt/KTrnO
vZUyCHfxBn+95rl21wqtxf61yfbLMr2JkZRRqxQF0SRQXHIWlV/ythMttzgJG+ibEQBOL6Wze6QE
Zoynq/URG2JsqP0q7eX2HQCRwj5Ol0BmeaYZ6Bw7MByQ3WNEgRok6sec4Fs2bUE3ekX+Nas+4kCk
fa5WQNLeWeYVK63zXZa1pUmmZXatZhky+IDs009XjzvgTBp9wuBfM3KzHP1Va3NwrDl9jqI6D60V
j6V3Zd0+rqBrmcp0+a7Jj1+azLEIhF/IoGGMyeY8TzvFQMK51lXCY0qltBuY1Knz4e5ue+sbjVnU
z4yc9WZ2WB87PIgoJW0elAHCDgarBDyqKhT7Kl2qla/2qztWBOthfslLRZb3jtDGRusxPxtljHsS
orffvK4jr9FwiYJmYWHyElLds8u+0FJQS75KdtQVl3hAGx14NGla78Wo84ciRN57ZaGTzIyWpZxN
Exaqfr7BUSFxTlWLTbV5ki0xoT9n3Vz5unLJimdmGaDZBENqZi4J38MzSPw1h1FdKl00sFENVMS2
bq33T467hQ9glBudUnx5Y3z/bhQyrktzRhKSo66P8Xd8Unxz4VkDFZV5JR33H8Vx+SyOoLyLRuBT
+F3FTObqtS23S6yHOyCYgN+B2XraOSzU/vbSN0k4hMhlM68ocsaLUii7UqWahOj3uPnKb23IYdxb
A4f1tOWa3n25G1AuJXTuL4YV5y9fGwsqPcpa1C8EDciA4qqmpXnLuIH1/FjZ0ed/qg8dNaUKT/t0
Q/e1Ezzod0TyyNVkZe5YgPTS7f+HqCaw+mk13jjOnHF921plKioy72TnN0qjOxeVdDKorXoECI5m
UyfHBRXGb5e0JZEBUf3zIIiEqAmB/i9qhSov1ASMYL/jbbyK+0Rlz+jj0p4h5ceKNC50PPRpmaC9
SVGvrbPGKUlERqObaH9phAVYr4e3thBFvgnsHdKU6DeqGh7hUumarDCSnhN00fHYv0lCI7VhdNlq
BWsPUDxESUfxPzs5kiY2oiHKqSjDoD3Eq4MyaBEHuNqMcD3tjicblt22SvkuwYZ8ysouj8dfze3B
2pF3EK4YF3DaZmLHe7MVrUon9r0Az6CK+HR4tom+FKKEKB6nGgysWQsiIl3F+Qc45eJKCNyRp9jo
v6asmGIl6Szk5FMeN/W9sJyBJ+c6UrUgwBRK04quCGck0KjWa7l/jtUqGE553sZpBQZIXziVTmnd
My7R+db34o3MPQjryGWyuKbkUQRZn0RygGiXG9hgLft4Bzri7UGJkekgxGk/ZMqotRFpVmsVVZty
8+G7OnXMyfVT618+Bvay6JVPaVUfLUK/KTCKitNSoRk+QRKo3wRt9eyHO8gUXXi93PgIHATpm3WV
X5qCoVWvjb2Wq6PWvM3JCFyCBb5AUFfHFtsNm27gIxiZB6VkYWGLf9MImRy0EOphWB8CUwZjZJe7
7v/BS/WmvimzSmZW2W4gVuCmKuEoIWxPF8Ru5hJEOd3DX3GMYok8nOO9czoj9rTXL6GPy0ruWScG
I6oD9iUwMqQ5VKYc8vFDRYTDHwN4w+wfbX9CDe204+V9e8hjlWkzyz8iUibua+U7uZmnegpI15/N
LJQ7icaef/QtAkmJEVcQGgWEmRCBpQAMnmHIwpf1LXEzojvFH0RyFdjYL9WnTHBz7JRmB6X7tUmk
SA3Wjc4ktLcwnkhoPE/52iyvOfWsJh2W543V7KYXWDe0QfkXcMR9qDnPXYtK59x/lRtZ31Al1vbW
G5kxq7yychlWb6lJJl13vCTwYHgaSPkNoKXfYxsn2kz6TLVkZD3Fuy69yFPvCjvP9GVS+bZeg0FB
T0BnR4M5Ps5ZDvrTps3LZ6/Ag7Bq5IloyXh5RmjNNMqDahMB+LxqyrDHm+avpmlGeaa8H+c8rcKm
n3Pl/SIEIvs9I32VNi5KIHhnBvsSDCOpDcKYsEu2HZJsuC48lpt0QVHmEhGJWi/G+SQNkzYP8NlQ
qA6xSdGFgkCPKF//STTm50rfqKNJ2VS76bMaPxCQ8RXfCi1umQxfyyAFJAnF9qf0/sgSNJ9QPqHm
u+lvymANtuh41fM3kDJYjggKl3gc+8htV7n4o0ObDFtr3iy2etK8xBj5x6w+zNxuJtC71CQ6TvIP
gyz+hPwB7yfA8r1hO8Oao8B0al64ZMZ4JhrlefrSt352vmUGENJudd7XwIK1Q2RQEVHvPuZlHsH/
2I1YlJUq8W4xGOo9NAKkMSXv4tDVDvLemPgpCVzPRUQYPNzEXgDm0qqcqmLtFE4vVIjrCDNJsewx
MLI01LbbOLAkyInp7wvXJlDjeTqixFpBkSIBeYnff6nI5qDELUCK82oxAO1uqJ6qvCjXPfm8M0up
FTY5MOLN64bc2kD4PEWpKsY4wTJmtOQ5Hcoguc4HVGe4pwExyLCurrnfUasOKQJNsfyc6Qf2JK0E
t5zC3O/LQb6iJdz4N4L6THFyuOH5Jt0hcm5hjKfauWS6t3pDNdg0ik75fKVvCEWCrK6zArILrYv2
sRGdvadoQT/Y0/Nx0H7bwbroIXrNeK5xj6tQNx2i5FmMV3XWVtbNDNV/MI53xiTDUfFbT87QQBH9
8ZJghmLkPJAJ8OdPDIp9kROenqP6DSgeSZpN2l+MDLs9ao2fVYgfH4Xg7vNUiQXcwDriqDnUgrdE
WaXlpUtRMkBEfzLL/vkbyo0u07CJtp8/zGC+BA3va05SwFQA7KYaG4aT3hkXWzsirtEf9aSIVfva
Ob2tA9o8CiTF7hOAw76oLtSyS90BrZwerOz86BML7qKGrZ9HAiVXKnYXBMCNSF5KL+qbTw6/RT/x
jPTBqCrnyldegUqeDih1j7iFW+2VaHKUIK/88gcrJLCTtK8nnTspSixaUUo4eWkKmi/P4+Mv8yBn
Zu8xvy70HUIYkVob/UklHa7towO8iA8/+kBhck6ZJWeIamHwm69ri0Jml1n9aVmMF+GR5AM2m7JJ
xOAM+lY8PrntI7H0h0Z0elqt+gTfkY5WHZc8feaj32OLgo6o8LHRgYgIQc63BWXmmByuIV90/t3k
adbcMnh3eVfakSyv1vzInH5IWwYXDCerfr3AgiIOfaUgTmv7H6rSgkE7JdQZM3oKFNUEDWiver1n
dCmVGz8ZfCzfVWQJmZwQI+Yspo8OHLcADtJKGIorigXAEKLFDvfL8Trkj4U1jOxLS2SIrLfGYTik
xIljaCpEfkQx/O8/fviScS0Q5SBxmhMTP+p/JV1uxBuW/MoX9sZc3sCOGiN6savXEg+DTr5a/2Ww
HFtM5lxrHgRUo6giJL2oTGjlkIMBRBbQJ8Tyec56f0cjdb2Zzxdw+IBqTR0+tlLi5J0laFbg38rt
gF4TcAZ3ey4E5OuxgoI67JSaGmyK6PqmL3022zfwfNe7NLsD/YLfQIb5oijMI1IRB0+1tzJnIC14
/kBJjRRFdptoMf2/vFbxgIHKqBpWSsPVO+Hm8wLs7JLy8eh9F1wi4383w+5KUxgiBX9UBJCQSnKe
+cJps2jb0BbkP9Y2G+kI+tMthOf5bzF1+gD8h2WCZQs5IQNvmUpqDiNpe8whaP+kmpn/QBJS7n3x
5FCDBqjAIcKN6gvoj1UI5KryGM916A7/TW3coGVVT0T7Blp6JtIEWWZS2FG1HfasNMHPT0s20ajY
YVHERonRPXGf3cn+QKvH5uHN2C9v6h/CnL2hSvHPYG15jZt5Hejb2b2d6E7SgbMx01Vx/a1NAGXa
Uqo/81NNYFs+PjpJCrJeqmQ6Jq4YKZIkEwBLlcacIU68IwEoJPr7UI/kJZwbY24d4CqEynt4w6mK
8hRTX0VRZkCMF/klejNN+Akz3zuqfoC7jbZISHMXKwlSSuYGUT9Kkd7bOT4V8S5/F3LZdwXVtAy9
52hCoKGmToMHJBnLzXIu2iWWVwcY5FxWjImNzURQt0u2Jb0AHUWcluoUFI5Wbf2dq0XbqPdAqMnf
MkJ9D8VFXNUK/xGnywEiIKuobqxo2l8HxXKBfPSWrsToEfREYIdY+I3jee3Dc+RDj2Wscj0UyueR
9bhT9DC4vAwDV9qaOn2kc7d/+bm5MgpxjOlRV18aW3QyxpjeuL7KqhuayX41r0AqrB72b52uJ0B4
e8XPDw7W7by7wH/8mfSn9f2VwyoZRjBLZlVWWkESE8tSR0i3p4aUtFAOLOGOxSs+ZrXgmExzlKj5
iyLn+aBmMo2Tdnq3aiNKeOKilYzhO6J2miaS+GdfAQ941x9XmwOVJtkCph82GCaVrFBDDoeY18p6
rph3bFGWFzurJXuu3+xaKPv4EihTgiz6E3Kx/mZZAFU77VPlgMOKTEam8bWtuAOYfEIAiCIUlwY9
VGzS7Jf5O+Lc3RtI8DzL9Dgy+nTEAokLhzSRDKmOlYZj+Dkaf0SUVbAPFEvtQ6k2arAqVpRCTb8S
XrX30K2FKAfVpoSrzLEEa1pbCnPKnJhRPNF02kVxLcAkVJcKjY1ZKxG8GgXcObl/onALWlSbF1yJ
XKIGNtDqemWvS2m/DFo4GviTaEh1jpQfJBMMZHgrHXsnJdQ/ysXlQbS5oZlgycHdzuYKANptYzxb
SR5mrwZUmtR6RY7/8GhYT7tHMPtLAAaiIsitxGtEWGmYyU97864z4akP2hudX1Wpsa0jo56mRfTJ
GOIuMXxtA68kCYlZXpWXI+ukvwrmlU7nyrmNCN/CrSxGbNlIZA3Gt6sVf5qHsZyjbJJujmzlVaJL
Fl1MbFIQU2IGIHSReIfFJ9Z2PKPMHfjFseTCjFaSPqFZPs3/ausGRpF/LV3Xdc+BrBMzJVQfcpzl
GUN0f7oQzrF5cydgBSYHal0s16B2k/LW3DOuNJ4Dzms6kkAhcvNzckV6ANHQnvDgZYL9CGYWiAGT
0o01Ve+nIrE9poTRT4PVM2V4fmVkRMH0Vl7g3CwgKWyhVnBh5CL2eAqeYN700KmD1cbf/JFSf6pL
4xD/2FYfe3EUGH2mnbtjX2cGrbY1gOK8bktOnopXyuj7XQ6v4w6/vSh+7odaUAVdEzcTXj4tgM6w
IzvwV3TOZDJnnb3iaeyAo8F7cGbN+5EtSDRvFt4nDKGUffeuPYSO/iwe1Z/JdpOVify+p9rVjHJE
TKfX6H1NRb509NO8UtOeZ6GxbGGz11fTYCzh42HIwmc9cRtfZPY62ksMuiycm66Kk806mw2hcVsC
c+TtIZXOnfAiY195hFIvAm//O0+0Z/sxXktz11wCP9YQN1vP2ZqASSZJJmxUGh4fcGVkd0zu9Wt7
nX3HZXwdpX5PAZ53yNVmFQ6OFi6ryao/kyqYFiFgMYMLbz7MAcXJIj38E4ln2L0i4yqfhquUvjxO
56pi2x4Osl3ddFy6uqCF6sS5JxGw+5nnLJGkqIQIioVk6XOFhobuE2SWpaFovv6fcoNGzrdkDUjX
Vrd2PUBERy+v+PBDi8X4gN8DQNRN3RtccOsh8ahIuOihnxBlL1+hBdZeMtVQ/suQsJP0d4L/KasB
hxmTTzPK3RDhTjTjw4j+mcaIjRELuemjKfsEBlIwjyjEOnFDZv91TG3C/qvEGg69aH6la/O6CDMj
eD9gnFlZFtQGU575G5roZEaXBeeYiAZuiUeWQLfzJXIf92sB40KblWeVmj7gxnHEQXdG9YCp3NNW
e2I9pbef9ThI8Fi7uBYpJ+zIvIE0WZ3XxgzE93wX2glExIEbCbHApjRnfXFZib5RhzLAtARsnjPA
nHkJAU3NzorDLnbBmCWo9bzk9i9hc0vuVUpG5ydLDUCaiB32TcTexWM2ngPy1B3lVOY45Q7Szioy
GrpFPjSUE4wCnAytANl8895mn+WsaXXAgX9JWi3mR4q3XNedymodtkUQsgFikHe4DTKnebCzaIoa
51/PvRNkIJNCcwEzwHZBffOAe6KCMo53q00u6ZnlJ463OX4CkeCfjWGBWwKbACEAzsuCjQUPJcdm
jyKfHjHjqmKWBDs+JLLhlrzh5KDyLNC6C2O+PmpYMAf/pJCAhZyTxdvpHNA5oYmt9elS1iSnxQqx
q/hsCS1GwoCKiA+I+9L/XrNt3J1Hmvi+p5eA8J2w5yr6HAHzZn0CewdLenCott1xSW0Mn3mThif0
pW4tbaQQ5eSfp2phfSOyervdWZ6Xrq2xf4G+yqKI/AuDNmzNoyakarMyu03mxNN9rBnMaCkbuP/9
L1smbyUM4i80chaGnYq32J1oYlrNpFlrWEY3j4Do5pLbSpHWYUZGJQNjt5NG3YYXksqJtA5r6m74
+qaWEgcCu0/SABjqRVAYGqaY9Nf9XVen6ZMqToScJZm03xrw7fQN/JAQlAC0VUDSeTYEkjE7ht0b
Tu/o0WAeuvcxWtTOy3SJxQZRYW1iKZE60X48buvBp48ledx/Op6qLhNRQcYDsWTGsfAGRn3g3xDR
VLfjY9iE/LecPM0zVEAfu0HHKnF1KQzKnLEInSULGNV5eGHy4e53bS5am7wQC3BbeWPiBNrlrPYp
IN5Y8W2+U6YwQhz1/HH8XuqMJupmi13XiMtV0224xjs3TA+ihes7z/39ebiHo3F2xZy0rLfT+BNW
GJxiIQxGMt4YI/x9iMG7Lu0oZEgiNenoBiMBxqow3E04dGqB+BOmU2Yb27odX7skBn4v7ybubM9X
qZFg4LQuBIHpB8OtOdCt0850q/7PoP7wnpOzOb40LRMHCeNiEcw88/Adjx6zBx/jW2qyXDPUaRB1
EV/BoE2phFLZD5sqLM4hN3HCIRrz4hy21sEiroijK6Fqy0GZHLcemcjpquoPfA/BxRHqAnsqG0Fr
Z3Kk29+0SkZ7CSlvjeAValOAoVnhG3Z8LMkwX1mfJrv2cNmYGh03UBNbsWX7E1n7zcRDbC8+LCab
Cd4Q56mNSyL0PV2MqY5hi8xw6FfykuBcwsXvd7ujfsU5DJloRlF0Vrm0l4CFbxvjI7zZ5dbJs614
MsSK+GVMZPmZ27f9oa+xecfXBrmYk1pHwpe8UD0GF4AuZXsTXDOLVvtyeCXzza9yit56rEwsFehd
JUeKvgULMHRYtwNse+mRvW0kyha5MPMFVtHSAFxkuF9M9eA6LY7q988XzJtw95pakIT/kE3WBL/q
iGTNNpSyw30Gz8YkHht38F5VZ0vg6I4tCyp7TrLfwpFuJFBng3/q+oQODocOfmIdmWfY6XL0DN1k
P8wPysEK6UCNFT/apVgwdSv684E5mJ1E2AYC5k4nQTOL/TrtzQ0ViXj0eehO4lvgAu2R6niVJw2p
UZblonGoxLhE8yIkWGyFrPzSjxoi9SQspzhj7m28nrA+HL5i6QQS2HFmQrSrGAVdL6CaW0f3slQk
XAyt/UQ8huiKn/LqqdCAmJjNpLFUyh4q+IYCPM39a0Eds8RXBxKyicaPHYEGGG6nQr7w0LYzWli1
mOAbFKwdK+RXiVs5kBit8Nr9iq3/PbjKqm2i32lrM9dqGztWAP9gV8mo7CHQcqGP5skLxU3pfTkK
ZOod1qlAsNj/WZDF9J5IfUtjyNqOkOPVfMHTmTWdeRtEVJkFLF2oyjr6DQwHZaYZCrJuyfCONHzv
w+jHmMhtMkiOQosuxwa3yTNh1HvIT1ocs4yOYk6z9xmJ04NesSNxkVYpbPUtXsl6WNpDpj+pFqJ3
zZTYQ6Ce6RJxff2PB5COnhU3cScdR69tYZ7ABQmtE+ZqsB70/QdUAbUJFV0ztd7lCx8y/bWf0dni
CxjEOj9KlJSI7BAplGfMOSfcXcZKR0YS1JI3E0IOvHr/ogYJebqMPztJDLh1Q4Lrsh4ZSqJLsMxI
X0TNFZkMZcrdv5a7GYXhoIwNMOTvTB5wpSfoHXe5gmlrq+0EfGUYKdmGdFeV2R5gZMo4rL+Wzk4S
IjWlr4w9Jq7rpdlQFgeaMqF/EVR3CyqXfyhQY1O3zDvadPRUhQ9AcP33CRTqsNzEZo/FjrDLHj2u
VnoKz9DPhF9dV7omPaahsbhIQRxQyg/rUVFCLmiczY1fS/dDzFTCqR4nbvtPyDdPcvj27m63JLih
HWs8pfm9UxmBBfLb9Z8kb2WDBka6WPQyepeFk4kyJ/KNjxNMr8XRmsfLv11dHDR191ogAVUhow0z
ZrwxyCdih6xydQe4knC8osBZv8cT3gW5WSB7ojQa2hKHaUS/ote9tzIWAJ+vC/dWgfqnxKbGoWht
oM4peD6CKq4tgIRLICoVK6RohHgIKSaJb3XQkGgrCJiCUON8MASWFTYRWVX1zTkPtyc2wrRMb4CE
8phQb6As4W6p8cGljzecWI2YU7PuKJt0TG0IGdwE48VbIXK0Y6bcyHrhGXKo4W0i5BCrdptmRXve
Svn916+bZLfGBbWWvtzLMsynZeKpISVnI1vVrLpFyV4gMuyWEMIaZdpxaKs0YJsH5HJUwlHwwUiw
L0s2/Mh2YmOu7B9E/zdkBptiDxnCXgQjWOGTnryItcS17g1Ck/nscA1H+G6pAtiYRTEYFFsh+8Q3
avhG8sZYXj8gJ35uMco76+RtiFKWvy6YHj3WZFRV+BlFRywYkfbs6XicAtKORcG9Bx2cLoZ4pR5h
z5wRO5emNj4oEg/MqpxeSy+CmvBx3bZwovISD0CndZA1M/+WQe9/fAm8i9MnFUQe4hT3asOkZMpG
w1dJQ6o2x1cMtWhsprRIDAXyWZE2sug/YNlNnk8rLk5LMgFbKIuxuEPdIz05lWVowl4wVE3FKBsz
Z4Yr3wTyJ6eW+9+J9//YK1RcqerFvhFnCrTUgWp9alxBG2voi9AIAZvzWEmuJ/Qa+6sZlaXx/Zri
G8I3d4pv1z7hiLfMHox0rX+3BiUiDPYzfGBb80Rz4QRQ1f/SdtLzIRnndcGZ+vHET/HEBSPIPnv7
NQNDbFyC17Batovo4bibjKvhqrOpHKBipWLCutT4xMRJOvMRZa7pycpGGneMO247HBZOU7Upu0es
eyPlDzOy+vuWqvfSma7kAbUeJlMMtrXOIOXRE0YWqsG76d0+bcZqCkCD/I4xrdITCIDEcvHqjWbE
0Verfy9S7GyBG+1x54z5ccNdP0KBwnmkGRunj5mlvx7pVyf8eY2NXaO5Q23+jF1Kh1dInSXTrJgH
Moy5kv/aPTnKkHYqlHAUReLSVBin6IMC7e19tepOzmJ4LvRYqCIh+ZGmIY/QgTNUHEpDTJtUa5Lv
sHD5AThbE0NMIkBggw1+Fyms1xyWbWCoHk6YffMRtMteLRs9LQR4+MOWMW0PthcOOF6AKpdeuvFX
tJZKS+b4T11Qf8jC89S8T7u4vrG8OCidhcAef/k8ka6sC1NS5q0WpfmnZsz1oGhjoJx+nHgeK+Ys
r/ghbzucXnv9rRMCkV0URznGFZXxlsEcyZKUYnieVJUvv8K0k/Q31Jo20k32Nq4MOlM1b2fGs5cO
awFYcHNtUzjW3Hx70BYhQJmzK0aMLO4tY3IjvsFd+pzTFOhJw/cnyun5VMn2ukig/HB8t7q1t0sG
uj0v5lnX8YTqX2ynIrhn2VkLbbTFPp+216ZSn/+tQGTLZJDdfVtz7enVpbWN6mYcVJSYFrlAc/iY
/CWyCDGB+Ufaj8rHOZWuEtauQBXBOn4m4iv2N/IbjPZhpiVbS2MG0clLTzlG+Uh/wk5ax7G5YwmF
IA5/8J887OE8YFeWg522ErF56xAmgcdvLDBSK95C+fhzDKQLl3X57+adivb5uM7WDMdTG6/8rsA9
HXwBEVV9SAiAUo16/H7UlrDITTW4wUlgEzRrazsxFsF2OojvNDg17vkYa3QLg2qrEDmYfAHHjSr0
PuoO00wUNHbFc4tzg2MMAWWXnh/tU2b3rH6aZOC0rkV/2UBrP3HV/4KWgMTj+DqFXb3dCaPy8uKD
CVNYL+Mhdg0aKW82ONLbv1A2L0gqmMNdRH+euifcVGt9y/JeWCjGFHQpWfFDqB0UC5iyK8h8x7uz
2TXILbG30uW8NKrkjh6xDx/6q04t2L+0t9WCb6DcdLAt2kVqxOhQCFvUkHPgFQ221glgkTzIJa52
mcZ5abtx0ht9Usp2AaonH7TMjEaUVPkoyZKkKyoWa/uwvvKxFcGafPIjNNmXjAM5obOkQx1Pytwh
9uRy3z8Yyd26s0YygiwJYU1eGkJ+VDMveFsEHf2DPusObsaWqk9CqoEGcJcdDG0Bk5i3tNVS/18B
tRComqJxh8g818zIam/qWmfL6koaL9bWl7SAl6YcFJz08FfZCMPQoXqHk/dNznt2T1NQWn/4H7u5
j15wUwjY2JDFYQAlbc7q/hojtxy9U42lU0CN80WjXvyShRCfYgkPMkn5VYLc6OsFuWBjK1yMdPec
XHXEpftmeUDEsEbxDp2IdCftvYl42uF/Kuiig3PsWQGb1smUtgt6zgpda/acDdoTErG62gsh5vbN
Svhxuju0IMwzEuO3gv/CFV+Q1wkcpXcWJj0xiaJqNB3uoNro/VPNyKsN67qb3tPpjZctYfQF+06Z
qWjXXJKdqqoHiNz2I53f1N9CD/56RGlf/5mjB/81xKIMeCBE5JUIVWh2gXY8kLPrrWLUhUFn+sdc
eeUPlKP2whTVs5bG1ak6hZuM1pMxcmWGkEyTwJ4NOkJnXQjBnkEygOo8HYBHl0vmvCBoy9xmUtT4
VBENBm2L6AguoAssBht0/06EWcjBoNooUaU2zkX1NN4jU55upXVqUbeRuja+4ib4/AB0xKJ83bJv
cTZK1EER3DbeiaU0m4WWeaQyF8XhW/6SdHlMCx2N2vPOFvZ8dcVLs78uyPp09U18ssQCLgk6WJ9v
RMskDgVacZ/vm1veGJpWop+RxBvP6qsVQ5ym8zzaZEU9Clqu+MyXiOdnCJY9vD78o7BSDM1Lx4pA
JF4jTD3oj+Lh8JnxZ6I6r/yWL9918LLhtDZE0BK7A75voVhN5axSfuS23+aDZbnmYavcPllsVmEI
sHIQUmhoPiBL8j4ezd4SZmn2mEWdvkdsRiDPTUWgfYgpc1vRX8xM/UTuc3kA3CXkhzwrDUdduL2z
2jqN7J0e/jHPJC+zLNJcTHIAsrpLnf0+QwfhDxY3Wqj8NoBoeZVGeGkqX5Puvk/80n1RguG569ou
Gwy9cwnd4ipaYwe7gKH+MCQmyUDz85Pswcc1GsiEP0Rqb5bnSin5oMYEQR1gMZNbsvdCvsAyN+5q
WvE0/MP2wmU8Asli75uDNLKlVJcrKk4nMuCtDlU+CKSvTS1vhaOBu++QH559/eMUGPJTwFgm1hrv
FezVrTZ6PqhmjIk0x2CTJqwdzSoXCh9qNKvPlzXDsgm5b9p5zbQSCTXUnALmMaFAMVIPveR65MSW
fTqRfTqMSiA5V9P+RlB0Vtyqr5hex8cyJLGeOQc2QYs6JFqhNmlIIskrflkYWiQbbofe6LW9dErZ
0DZb2PzXVPSoBU8UoRrt3hInm0svfTJsUCxp5xSljYKHQcUTCvkwO3KCUXreb1x4qLkF+oXrMXhT
G3p66E7Gy5EtinPHOEme4wOcreiiP9Gk6g24TncQGURc77/6YrOucI6h1Ro2yRMsOuGVky2ZTGtF
BRq3COYw/chgjo80fGPtIWso5mbZK0RWDJxGqGgrKHmdx4VnVhG/GS6N3IXoD0GjOrFqBhFOuC07
qHsL2Z5dWl7IKYh7WSDg4oipZWxSiSgQ4GQuR4AK0Q0eMih9SzySfyHX3fl/q40MoF1hI9LdhKya
jT/+xtjmNqk43t4HPf7Og7f0dyVbJBfIjzmgR+9INixQjWlBqKRt79Xwz6e0n+wrD1ALPWKG6HSG
GLvhsoujP2TXBESOHueTMsgq4/gpz//2ME5nXVcSbKS8q3YrRw/t+Q6HKBQkbYaufDRMVu7LxhCq
TtEkm06IscIMLSP0uOz1Xyl64oDLXW1p2JofUJAjFm7S3mN8hfyEKQfNQ6Vk9LmAQI9E1NQXWVTk
zjWZVAmNAUJLAPm23MjOr+zWlMYlVLVVYoUdn8GxZb47zRIOVCr9Nxqv3qchGwSpZQQKIpOJxdIj
dC8h3Cle24CP5MvuGKNDhGgX/LRbb3GeRRSM7cljGN9lbBRkZe5Z9qO1gRUo7u0o9yYFNQIQGW9O
mGPMtWAzTB38mCeT1ssSCq3RFHshIyWcpHqDfnhzHUNXz5FGFhpN+v1J4cBDJMY7eVjDV9n3+ViI
recoT3ya3fB2ByMso5ZV6mjD2Mm9OXjtIqR9flR9ZUVfIOa5pvMJpqB7uoF3uDJeg5J08plLpwCC
MV6SsUwHiqYrrgy8LGBbp6akqgfi+vryx5Q3s2WOkqNLe+QtJ17w+rPtflCJG6RmlNSDA84cv35Q
9EvXUtTR9R0yfoJZoqOjE7x+jxREGvqs7FA7y0FmHRi0jtYLmNFa6RPVrkTiPquA0CPphClD9YvX
rEw7yVRfrwaNJT1DikEscb7zGOlk+LZ0XMgtEjRm6eXoXN/EbfUhNHykshwGO2OhVP1HpnHUSmdQ
Ayw/bZhR9hOq9G6082QJJtmNwC/Izip/goU4aHAehxRZE1UI8g6ccI+aee+Hq8VLb9oE4rTAx9KL
/I5G29RvpT4nOndNTAbF/G3SuN3U2slWueQxeAd7ibCAr7q6L9KWsi7bL1EdeIaGO2W3/pdkxuLo
PSRXWsEMDqjCXdl2loX6kbsXaqJHGMdfO1aC5D2OkmfnG9q+zMYSV3pioR6GAVHG3YHaGZCs7SQt
5zTz7JtNcPPys0s6dFDcB6NXphMHIcAiWQkYgjQ/691irFFfBsdUof2YTj2/nZFMugk7n6I2tsqt
rsILeVgb6WSCzyUCWigl6FHqbuKMmLRaQcKyAHw0zqElXPGpLhVr+BRcEHT27Fk1XrJPw76QxYiz
yrfZv59WLSN57M4re8c0y83ml8yejAap+Jd74+ni4dReIZxIdAWG1ZmQ+Lb9yTWF6RwS/l/bDCCs
V4FtlARBF5i44HJPR0ZL/16rEQT3CxPpo1PnrQMEU4yPak2t4W+bwegai4Ao69rjXZp7WXX9nU6W
fMpfpyNANsu8CCtl0PE0eTWPy+hqypJGvMNLoon5smJ/3b89FSqB5S5gGLKcNYuLd2eql7PxgX67
oMSlw78Wp7y/IuDA2lKVJqPRUz2G2r0J2ltl6hSSI4uBRJamqdSllutfddoCHjOwTNmuLVfjQtJh
sgxIwN9DT5RkqGotrklsGjR5LaGz8Dctc0tmpnhf13Ssz/Vbyf3xR+jY7XVMCpro485k5vOfSF1E
z9Q/xNVJ6l5BfuHn2mQYDj5q6+eJ/b6tTP4LFihkVYpSOXeiycZYQmerInnehcXcViqIHZH+vMHn
CBg5wrnr9nUNMX5ERkbQBueDvqD7UsNQ+rzqhwZV8EiZLoJxfwEam/VhLrX7pBIKXixe6+9mH6/L
xCM3aZ+gcESUqOqhjMm2p34vcuAHEAU8/WZ19voO0JfLqC/2bUEGAOX8TykdU5aMDmUF1RDDhZMs
bZm3F1mTFyXxmjhCpHUf3exiY3W+nNdAX7gjdX/v8XEPoAuFMxLF4BRBiWhtwGY1BbttxrWxQEzH
rbhz6DsyZbgu2y9LGqZ7gLU9NRXE4SYBUO7Gw6hTH0qhSQtRi5UmMLOZTEp5d8GafjyMettFm+A0
nA/r9RQkOpje+rM11tE9uuUk7PZdq+n8I6G6BfxCLctYqgVmo/cm1maZt4dX/3zZI9f497asomv/
n1BfP6YSmplR6GRSCSlMX03Jc6N5M8XZOQtqu1YlnLpywBS/YKziTFEN3ZtaFJym5xP84++fqTY0
akSZ+HgTMXuUtPzkNSraheL3J3wsrhPL6IDQrKBChmNgn1cyEnQ0n+bPcv1463yYIZpCnPyZ80+l
g4RwmuO+QOkZu/8qFBOfzpuQSB5EUV4GKrV7bGnpYDei+2RZYIZ25hAYUuhQh8/7Zcacqy0FuWz0
KyF0w7Sh2mh1erg4qsql5oNWlkBIaeEaHI22EoHN38J9w0rqWRf4fw55u4HknuEQ2FsNvzTtXQPZ
40RO2rTHKLKTYf8cWT7FH+D34TJOHlUpqpjWJmaHKdS05wk2h20GIJ8RUc/Kvue+ZD0c8sH5ebZJ
WPlWIYejVnlo8VgzMp9gWVnYbuqed2+4FGF0st5iuHxdWvGxvZfmND/OMs8NkgxVthZmB9bIBnAJ
N9sCPbRWqdI+vxO32gLhGK1Iw+AmD0CT0cQd8H2ZzYgwvps54zTwTQVd+gQuAjRQyWFyouX3q3Nm
dC9WTOw+9dopT4nkM0LSIE//Rg5oIqE3b65UXK/pbX8i28OAU3jK3uYnLk5vUBye6Jv51I2tIx+G
F0+XF9jrbJpPDw7cGpOe0xMZOyH8zE76O8hx82Tc9JaeJlFkA3iruR/U8399YYJH2N/t8LLOlB8t
LUBD2Qm5tDhlDWPmWSfIgqgxRA9TH8XPTyC0iwnJRgzRC7m5G7TSBZ6eIlGpjt4yKyCh6yhj3mFb
+cAQlx4ndK7La+mg/QEwo1aEIiVOUnI5GcnrnFbWpYASkFAKFo6UIhi/OiEastTOE6DksWfmgTI7
vpb0/OOLVBZcQIPbaOPAI/r+aWXG8m+h7aCEoOBpVlUBtDebDfa1T1OHr6LuHk0wTvHT0ej0/tdj
caB2w9gouPgxrox5hvRn+H2HAknorL8c8eLWWt8DiZLWeBOdhXnibO1aBbSz/DJ3X9S/te0SRuLm
KPhKwKfJckobIogTrFEwZdgoGoff+rBX8q6gCClaFq9cGvKNxg2n9YRgkpFDRAVdPxbq/yw1A8fk
L3NEzQnx4JKyJhxj7Mg22ceGGYcB5AfNe0WiKIsp18ZOgn7DSkVKbOgoshiTX4xBKa+1KMjbwFVw
fvn1aGrSKiZROG+Y4JwlNNUnWO7n70gz4TDQ69uxbGrLkGTPBNIR2gCoUonxBAg/kTaa7f7A1SxU
YU/gwu2XW/hBurtcJGLofpqoPSUtSAELlcLSiIn5rAWsiQ2gWBnhxk7xmQJ8KfxnTTuyvtIOjLZg
JtmltzWGvi/xzQrGoXj2L1e6lqAy5mLUWnxLRTrNoNJrfoy4P+Cmzdp2A0CstDiFEROBH75myup5
vFnIQ78J/EyKrM1QNqyuPQUTtprcHL/Fme0qPZV3hxYLY/YrxGihhA+3OB3jsU3o7ayya88f4cEw
3bF0+GJD2V3XTf1pycPYKlYMDSLcGawadx+k8MpwVZTW+7vd8mS3t3xGP4cprljnMQw2RPeouHn+
YF0CigR0uxI+xFIhMAZQ9BMtXFRuzH1cU9AtjBtA9RzfcfUqNbu+4x8hxUJ/5fLWO02I4vD0kgIN
3xMjdQS11L7zNX9880Ce3bD9dDApL98Q9Efb9lIJG/YiDovxOwZM0k2VTsX0pFLYtySnAeieNl8k
wGKxd6Sz4o/Gm0PHm8HTR5WeQ/Cnd4QtZ2kz4cYoBhvSbFJaRhIA2JX0elMFqIgMrzuQD+s4JVZB
J17VQkJ52oNht9r07mGqAszwugrggmQB/nrlK257OqhGTXp1Jl5uMVdUCGEh5kdywSHogEw1Ce7x
PZV9whGszQUBgvGky46vOsmXdiiE+YgfrpJf1y9so7B1BVPB82laIRQfUahNO7gHVwSGJewtdD0r
39YgKubRt1OlJGsqOevfxhwbImqol7/MErWzCzkmmMmfDbQ7P1ZEhsw0+Fc+ChhcgJi2ehk+UM48
YrlnmyTDmVarvBQisYHglHynvOQzfJz4su5HCSJiWDGSyRW9aXnYmcOrBzhefLQ+dQ4djTPCD4BB
/7SAq+gVSEAxNvX2nD8qMTrCR031ajDFL/3mG9SVsBpwU7ulpWfhqBM3h7xLQJICrMFyZD0Apgbe
oA+LI72QDzaPiIhubYpYT71xuL84tHFYPosN6nR9HHGmNAtloPPCuOqrVlR6f5u2w3lIA2q3qEEh
tp4OhFc18h8WIP9xQdZk9qNha6hiSr36nEzWQARm4rDWlQR9SqKG7cp6XVY6S9fQi9PUifYK/Dy6
V72+04oW8cuoBgetap+mxJZsp8hBXYtPLYACkZor9jJ07ZlKbHt7R6bvYcurR3r86ZRgYeMWepEY
op8IKmTQdSENVeWptXQ+kjLrToB715bCASHCc2qi7umTBZUOPcaQAly1bhH0fMsaqFL34PWGUpHH
vgBSnhz42HUzUBCYbHh+kwHRHJ/0PKS/TLBy52ot0vAqzNq+OLhRuyX2dT1qGZAm+jnVJBcBbjj+
O+mcwsxIYpemEZ6WIsSuaae6vcL8mmlqMBh9H7RXkHgFpJsPLsJH/1tjCLyguE4oD2fcvMnxg0+5
UZjJMNjzu3w+45MOzTzeEdLz9fQJcQM82WLSmZmLZUzWvZEDUCXt1MQ6WHDB/G0AEVQf/HQjSend
0lqVr16POxkSqSmJwTGU1396U4WP9cusxHh4XnVfAA40PzRb7ZIuUbPAWtbp3VPI9SdUtt/odo1b
s5q9nuVeNv+bOJ4JwwzlLS7UCAz7TbB074f3KrOANlVkUKvpZVPFWZMhI1C0SBikeMGzcWzKY+YM
oBuq9VgDBjkMKHAQsRzWCdgad1wIQd1lwKCAOvbDSAuLUDuE8ngFgVrrFuCMFg/pEOjW6qNKbNnY
Zp9OLWDogGiaLa1ZjEyxtoTG9PO/3J/yR0dThBXeJSSy6kVWr3eXD3097GbcDWVQ1flxT8H98z5Q
8dVlmL/T0ku7KHgIVejTx/2/1P8+pw24cYXfPDfVvsEVC6lL0JDaWyedJGCvRuR5m+Ou0LGlnJfE
0SX+CEePcw5UrfmmJ0yJ3HeIvYj21txeOk3jaflEIVJxVnBD7Vo7JaJrYJu9jliPxsmzVs9v5B8X
f4laVI5ofYed2IB3XqGGBchtlP+EPM55AcYlGk5olHi/Wtu9NjJwPcufjiz6770XiHGqNnkNsfmU
66G6siRyWQ2H667Nz3Bz0L80KjESJ5ZlQmzWBuys0GWP/GT61aHTBVxBWIaq1cRbKsJ0C/zgML+I
nIkC67Tlkfrre6KtSpCQLPn3ubi+MPwyVpd7Iwip/oUEj4pViMVSLXJ/jgvl1+0JtbdZWwTeAZdF
+CmIchrxetf7nB6BQeXGNFV7omxecz3wxBoHCLAy/CCYRdldbukcQn+wJNyR+AurBTdGERw1VPxd
S+KgbJ58huXn9wKR0lwoniFSiNmO4qeA/MtP3GejZiA/J50TlrpKJU5s/q1mawRLp5SC3lOb1YHB
sIRHnCFbqFOgKQY2PvvRs+0jfTlR1TEzWGnUyYSEwjMMe/7u5u6/HcCESTHScvbjPT+Zhebvki3Y
lvHzaIEShb5vcYpNKzOkXxCEHLLDyrfTFaPwBsDqXWKBpCuEpIgk8BQPGkVsw/Nzlu0TSWU2gcQm
UlAdT0nZcZSj42lRAyqjt0Cz/To9DBkh8NCNkpSXt1BTsTfTE6B/zQ470CcfCqybToCqnQg/gvtg
6OO3/6syLq9/NMjZz2mMYyoUgY/N/UAx30f0rjKYK91lavRs82u8oB6TZbx0u28dwqN8Q1ZmxL/t
Hcn7ledMAmjNWSIxgBPZLMjsljv6CsvIDMcqCXqk3h/o5JFvWJzRGgsjEAPxEovxl2DEMghcRkmS
jTLN7jIPBxUDbQ/83cjfLsNy7MO/aKQiDuNWVvoaVj5KKWIBNzPU9xHK5e10gI8WxRyZeKz2GsDK
KVqgTBk44LTAwNXr03tQ8oGW2V9GGOaJSWh46rEhO0tDjk8KQnw1s+IOybwNYd7qgDVTxRjTMGvl
QPCATnSPMKfSV5dj1ZYxhQxFWRizQr6YIpHqfd0j0zxarrdzR+toij1KPG9XxMkuBZbd2hMpqdCF
BDXBFQLMle0yNF3p35aRMT4zzmojMU/XA6p4sdIpLw/2/USu68GvXiUxKG9GcmwagAigFVvgEKJc
KTDfCo967lbg+E0QUomJ/43jos05CojD4VRJYUmnwKFyINii51BGbGnjBq1fkemmICjjkpJxOpEg
NhourDbK37K0c0EDvvLOxROqSVj4DzO2bSJaCodRbft0zMiKbWGkp+loSRk3ZBNoPw6HoIdZiOMS
/mu5QiFe4PvTSG157VfRbGEcIODjhoB2ny+1BkoAl+pMADK4isWwX9FkDZrQVqd39J2d3cq5RerR
+GalOmQ3DTdLiXYJYVXjzOM1ToS+SJS8/FKeq/getWBtdNXl0HcNi3pLrMN63irs/2PKOLQt7taw
Miz/iX8cXjElsi+DpP9RVnt2DWq8cV/AWJ0vc3uxMBz3h2A752lKn2t1r2P3sCdudvZp+2PElHOY
Rz3m+ukbdbPX+Rlcd3d7zyGMrwAUdBGe9vkSvL9kL+6USAlIvNw+IsPVjBjCydB//Kd95yD1i5wL
Z2HaxHJX64Q5n3b1h0vXUelK3RSV28HNxB6GIfMVdOqAHO/8BlSH98mmpfsGqKo5cHIft6yH/AWD
+O5CigYaBkLC+y0J8ewkx9GdNHiDqz83wNATL0try9acCWcgamCX0HsLRGQfRcRxdqtAar8FJTwR
JcTv+LTkHURsFXVScqIUk1ZFKSZDcSrsfvmRkMweUmKxrPD3Qasu9QEQHR259kdX+u7WngYPHlJ7
tC14eMhwwblRBop/NuZ2MCpDWiu164oI0y0+x8rqGIEPXCLHkNR0YBgHQo/KkWdsHkP9LdAPLJhs
qlSxEYcWg+2u+wKaOhJ6C3ierATIk6Fjmd8w24x8qksyXhuA9B7pb+W/b3h54mMLX+Cqbzs9CKqY
0Ac/3/Iaqle9cim8Ra5ndM5BF2tSJ85rzVEMVReEeAp9j7f2zeOv1zaYX76FKQQqIwkgX8EpinJ3
bxrosPpokRhbENO3YBxlYp/MyR5i6mga8Fd39GrzRovMNyH73LUBmwlSNlRiLmYtem52as4aCqpw
snxZr8+aBKJQ/6yZhWBcx0ydxEAP3v5O2Spr8B/ufRLCeZ7Ve2r/XbCabztgwnVZQCKnrC9J4DRi
+UBFKaLFs8BsCR0K1Oszm4kuq7mG2C0pNcu5Kgh5+v2UjcQVQpQ7UqgauuU6efymF3XaC5FVWnoX
68pq4dcKKwCHL+X+a8j3xYPki3K0/u4f17G/89HQrMKYxs03fAb2afwja4zVRRi/anM2E7Qg4P94
YjvdsspgW/ZJrheFSlycOp8VAOqYX0czW5LU2hvRKzrprAn4a21fJMmhN0PwzLJWY9SFI61Tr2Jp
eWxpvGjtgiYCundTVoZDhiU4G1SPaO/+NM/0W1BgZISiSlbPtB13LrkDSJRTU7XK0RWNw+FNuF3j
r9MlGvczGpD+HJWt32x9zo+IZC8UnF/Hg0GcFht6zEmYZ61X9bcBRQhsZaXhEYmqx1MySE3XWHCr
QEszutkvzu0f7z64RA2LKpAuPlpnSyJcfr/vUqx4Vp53GnQPH9jTj3V7edovUPsFk8wEcIcSSjka
05FFEps+8SG9xBTKc15Fo/1oW6mhNazAJUoUFgSMtPjb7H0ckSapvKGG7KdAjGhsHUTHcgm4PMld
q6zs0hiIE0GFFQ5TZpvLSrv19gQ1RGZ3vm4ZskIHcD2ABoRf+4neDbEteK0Sr3DPA+EI0CVRlbm1
8hOm1IJ1Jr6+Dbm/mwa5f7/aqOk6BelNoPUuyUCOEMphvdiLEJcWwUd1AWwfXlSU3TLrpJ0Pb/LD
4MCWwna+OfmcZ3fjIpQMNNd8hktxbkjk8UDYPvsgAyRhviu0e0SQBNJToimTZsxsMDzSJH8KwiGA
HQdHPo2N9LGToG6WwgIs7WWZO09+KyswCWn+c6Qx+/Zs2u8a4KBB3y2D3Q/2vv43GXkSoRe4q/Rh
sq8NxqdKWjoZyRrUkuRyOWig1MSmLg/WSwCsAr5ygBXFFm29IiuetOjmC5aclu04z7VtaAz6dtM0
c+dTX4Ivhh2wiL1PVH2Vf/Km/xwBr8TntC3XsADtZWV3UT4QzKzJ4Z+3NAVy02RIoes92KZl9Ouv
57J7iE3zZONvPvaQY5AsUjM6dfD7GQDGKO4/sqz3fmEC7KN8JcPv4wBt9qXXf8w9zWlgdjO1V/55
JrVMf1drJu9jnGuq8RMW3SEPeTo/zIFnnblbt12jzXbc6aW0Ss10hTvCTPy8OYExeKoSqYsbdysy
TcBeB1+wCZg1E6vMu9v4YDpWKNpRK+s6iHvJUHwmgoyi7XgHCJO+ipGhJ0raM1Yawk5wlnAlFcIC
y7bq0LiqJUI9vorEX4lQbnrxLWsvlMtxn9yH9DOJpOwSn/zqJQAIe+wt1ZECp3AYJvwC7RI2Of4U
RFmYZNbVP2GoNGExU/xXERybCtpqqmrdfO0TgYdZFJiq4uHVnvBVB4U0PgoR1JDMWbiDcCSOqpTq
LkKC9uwE3pWiZVxWsRU+jGwoiL4ZE0BGrU7H6fyNaaadBGsn6R6JQ/Vg+K6F8/8X+f7luJ1no4ML
myOqSE1EWGlhafQyoD06BmHP2EZr4GPX4kf0e3O/NYD/W+94rlzuMlcKpwrFsd6c8myrBBzZAHKY
HRMTPF3/QqpDabd/wbt2i2/NrpGXVW9ay9nZZU+YvO/EjDUV3qdDLDjeJqyfLskLGJzGpa7V5DJS
Bp6WcXWApEJfX/i+agpKrdlUlL9TfstWxGzBp4p5cCjRUVh5Gp0Lyb2HSmU6iEmsUoVRxM2JTJeq
tpsKOZiIbV08hFsSjAdYslr01noQ11cqZUG5UkERT3swO5JbqwgOpQA3GX0EbYjprmSgx0gVLgJ8
t3dCddeis5Y1iGohif+tHIxwsBlriHq9pLpMEdJci9hQ90DsLpEKXOMEMR5fVEyG6Hh6K5fp4D69
ig9g9Q5XPB/EEEaPydDwyzFnYpAtyNWooJsSxVXVt0esvF9RiIdzWa1aGgxY4TDx9mo1IIYXTqIU
/GMBHGUGyczpH0Ig3TFY1vNY/n22QqMqFQSFhGPwgAn5JQSzOS8HOj+IXdkKTIoAgv0t4VxUj5Wd
Qmupuf1c5qxngF5gRfXxHsGsvfXTmI4UCIQVbLa8l0JN8neMZ1nfVOAikfiFXQvFxpUuWPlavqB2
+dkJfyRGHxtzBrWNujQ1KlOiEIkP9VomalPgj4wU1JNDS+lrnndt7EKs42u2Z/g2WPN1Tsi3mdkb
ZR5MtR2TxrYQvlK7w65QG9UQzH8123+yoessc1wlXuVZjlOC8twZSqsn+SK2HbNdZu3Pgk8im3AF
rHWkSkqlrdzLUshzlXW8vE22GNjm9pNqh2cpZpLSCZdmz8dquY6nvYNdTvslpSwG/j0meVgFphqz
+pjM9yneZpBgftBiRVS9ONOTVQY6NjyC3rBX1F+RZUfto54u1MVYTPHukrMCFWFSVYJb3xgFqnKi
6cgpXv2Vk+9ICvowQsAPR0ECh44dXoNU/C6oOBnFcljkDT7qre5NI2CBJRy7P10eFJYRfd93ZO8x
32pmHGxv953pYI+IXnugQrKT2EJxPgFSF2V4f+CUnCVvZNtwPt82nSbjBJMJIDHIxGLgFycSGdFP
PoAb8mJIi/LkE8Ht60uWj3Gr4R0b2+2m1eYrff47+xia5kQNZwFBfHi6FL3Vj1vejPkN8yR9H0lM
t+cePcdHeseZXctXew18mNDPj9rNLzDDNlk3YJtmY+vWL5s1EqaqlGZkw7fmPPHAZup1qqsTkwAW
U5q7b5mD1pLlAz7ZEUUu2z2r08uhXX1JZO33LZ/a0So46hGuHn9dgytPve0oJH2/HA369oCnaS3L
wLH+9H8xXzh+dnGvmO4SGY/5eU685aOwbeSyFK+VUvT4yoVsdNAaQsgrR4KVOdK1AX/luvNAQJ5a
itbW+r7Ot4PSyRZq02Ecv+RQOBRNlrYGWBL5VI7F/9BXUvcbt92vrJNMuNCwKMlSNc+Ewccn4mFa
+irT3/6IJFcF0Xc4zJhu9s/2cO0fjtO/SDSNMdvHDbkfd0smmSEKmWG8TndGOyBVY180E2xhwl0W
5BcHIKDRjIRNHSMldSVa2gDUiIHlAJpkAy8KvA8tDGP1KvCik9nK2MVXwxI6LEDRpKGhi1RdTlOM
NCec9K3a25i5b+7JrnFgcb8Sr3pxunSAb00y9rbzK+IelVXDksizMzPO26Z9JMdlbWsHNUsGRIx/
MDroLcan62db74qY/AN28B94vYibIutEjdQzU9kJL2t08E5vTwKQuPwZw5HUNDbMslFPNVBMDEVo
VRqa/QEsQcXR+GOjJTh7WUKZyE6fUKoJWTMhntyyztXqtBjLg0XkblVaW9mzq4+YS43iQEfMvyUe
8ckuVnAt9uEQsJ9WVf8+0wmJDd8eI05x45XqP8R42nyygdH3fbhdO9DKomjHuwXfr048+IVz+j9l
Rzy3ANP2lJgetEqp1lhJbXN17EK6G6RG4dppp8i401DPsiBu5eiL6YUgw2G3BoQBOPYXfBEv42q+
/uxRvHtbqjr2VTW4VUGOx7iFno58hbfCnbqim5xZfgrqYUUQx4hdAsCap9wU6sI1FhHBQew5kZ4W
/NRWeFabz/mvquI0PobHdxpwW2gXA15GRI6mp1pn2CiODRdvxY1G387jkYoJLcRg6vkLr51vLQ+o
xZQufq87GKtgqQtqM2asEag6C9jGCEVZ8WlUeOLDZ/lGw3LYTxMTlwlXXI7FEnWT9FvR5pw5PgbU
cEKKmxpI4syjjlVCYFfiRLn8SLX11siyH4trc8uUGp1Mu+tis9SnhsR+Ok5Y30TbEj294QrLeEpM
ZGi6DNBpbTDkotq3Q5tYgzwo7PZm+htqGwrELfCmBqzX5VIX61r7OmvZvSEs+EvANYmF/3/mxU85
5DriaWJgB1OS/RzmnxsTXPxA9aeAgwYXJkSZWrurxiTPo69Ys8Vb/dlMMNWViQwyjGjzjJkQFs4n
mMQUMRY4qeycuY27xnvncfKGRh/IRaY6aYbiZm5sjKEVScsYMjZ0Qcwzv0NEp2IZySBPmGIV3jyt
HA0hyu0LrNtjMiU+2q2BYBUHW5w0PKiTtLV6SjaBo548w3SvG2hK38VjCULZIJ9cgWpJ/UAwxjc2
2V+kEJPDJLSx/s2WC7w4ofHSDRVuG/7TlfPwvwv8fvZZRN78C2oMiMWVGfte7u0zt1W9aozQ/+Mp
tazJiOu6bgRLuTJr26d9BWQRRLko3LHL53m8pdycrz9dIGWbv3nmHroqDqmZUqyMKjrNVfpE4bzl
HIUxC6sPGlTFFIu15USvARPM+sdmcfuuXwTJKSnIqO0EWoRqNPbUkFQO81lZT9SMul7wDpA3yWe+
B9YhKdDGoSMqEQHlMdsudSUfagSD1RAg9r8au44fL0i4vaVrzyVs7bCQcBf89djdcbH5U/Xfplq7
iyD0k8piFhybCcY8TBk4/994EXcbkqKWbszpjyqjOLvfQpbrkUD4HDjBMWJ+DQXKJOUwT/cVoM4+
igYB8Ujxu8F/SIK9yGLlhyCrkLHBF9zDGRAq5Dq5N1zxdIoT3kCk4324bakTF35E6ioL60TNCmMM
HYnm9zvaQLJzuYIR1nOXySmxuvCJQPjYFgPF7A76MfkqqKpQvXnC+ICdk9tq7JblFf+k7KLswtew
/vJISLkJgYTHMWjW5aw+6RNKv4FBKoiVi4cCJtPvwhY4OLBJzJt6BEiVX/jA9hp9bnbcSzwcZFuZ
2koaY0QUm+Xcbqer0cHJ1IVLT8ySlQ1ssaik1WX6Q+Cp6kMKfoXyHZKC0UWGygBjNAqE0xE+Oo50
1ph3qxDn2+lg1emrM/vltAPKuEfsOmUpr49NGEHpnE1T5yvyH8LrbPBPaAfCB324DDMaMrJQ8z3T
kOAvXBoTMAu4PZpbooDccYby5m8T2XwXfBT1d/VhzK90vumNq36cYsM7caT3wvenfrFNZSpfvnkw
IhfB/6DeKcuB44aAxA8urtMebuemzoJ7FEyjS1UUzuEJUxT/Kx0W8qizk839+6l/S+WH0hAsVan7
ElWMk3A+N78EDXa/XLi4/rHNe6G+7I34b+14DYfhyV2n8u78/7KFSyOi7PX9Ee7rREBnx5RTweFG
0odH2DKeJWH0vtHuACgI7ErYNUGbT0nYTnMaEi+73j6OiMSLLaRyqdaR8xsbTtSGeXSQW86FRIR9
etURtrGLumHxFIIkX7Xks8SU+OHXDuHVSSLlOSgdAbbZ9I3SXIfhDjscq0Sl0bTfOwpvt2jNLKQ5
sswGlLUIAlhqa2frt9IhdlHCJjUFXek2CS0RRexLeY0Br0BWtX0Z6EkdX1QJ7ikXD7D+VqyrY/Y5
5/Ey4lcd6RQtg0mJERqoXV5jLe9VCRnfp5gY3/UXhePi1z9rkAOALgy0EloHDpFjaNADRNS6lBf+
Vf8o+kwmjN6OxKHOzSSdvuIbWwDYgJd/Mm0aFy8x8rKqAG0ut5n2G7gHnCWeR3KY2/cdnYHeTqTY
RWjnrt32U6M/x3dbWlor2xPu961UzG6gRfxqtJD9uTtZdtaW1jPafZhIqrwmDRjn7pc3+pgllKta
7+cWOhOHwNAU2KmB7WW6Hf/TVf1zh/YTFMsf8bDK32WXvkMpIHzDCM4A+6YK2/h98LSind8EKEBU
vtpKBEm1cEyVy37oebodddJ1d6s5qc6Y5FRA4uDzY0r9cplPAYCcAx5eKVdutVuskdpvtqF+Ylvr
/ioM7b7O00ZiDw9jZdZbGpiv/JrAzCcr7mBCJEKpjjVUABJOU+OQ2eAcu5jwMAFRyZqXJoO2olOQ
QSp89Ze5huylIdSyOv2INw6jPneVTRmCbzRqMg4EWzKUWU5r8apyWFgHHCOzlwehV0E6KwOdncAr
jbdqMaYIIh5+JlbywzWMQt+NH1W+n13AQrV26+P0y6FU5t+O+IOOIJRpaHXrJurz9pcHlkpmZAHj
VvNGPjdclv85tuL1JhIk9mcdJzrg3iZGpFdVlzRt1NGBPCizRgqy/jwItml0BS0XQFooCpgirq6h
XZELFCUHZ8Ok4z98wjbI6gbbJVcM2tjcW4zNTx3ggBONnvC/rUt0HV0HwvNtHbA2OliZjqFWpSVf
kkP718dg25q7ikDPzqGvuLYICaGrXgDI9owmuiGq6elYCbVzM+hOScSTslqStNBwlpEmJMlHOiBq
wIpKQQr0uFEMk6APd2y4VtWDbbWVuNszTfIX7FYXaJ4oxGllfhgQLaD7kc/2n9WKrHBvFeGcZQH6
VPCDWc9dAkO09PVEYAfUMuFuuLp4XhcDgKQ4UXIcdrl6D7s2oeC7oEpKVHdH4e6DcC4B3nytsXLQ
gDlDWRpFPe8W50YWEu8H+TjHhtK036MkJXLKKQbmSd1JwaAAbEI0CwhradP4wHgyHYYdV4/1dY5Q
NLVQ1byAQ8y71Md3N3WSANTg/GxZUfZma+1+lEVB6BU2mBfLoj0w34wh/KLk3bHYfnwj0cu+zmps
t/rxxVprYnL4JrDqzhHMfSnf6Myyvwq9NReKd1B2bA2+WPBBlrfe2MIRTcmD9YLF+HAt4Yw/ftRB
awvGhU8KFMa7THYkqr6p6p9lXbFV+LUuweeGXYrFx6LB0jNsUlwYmzYHWryztRrw0HEFic7tO2CD
arU8PJHZ1PFuXC9XP2ukYtS4H2XpNbP5P/12j3D+yRGoUrnOwUe8xQi/GMAjvaogAyliWHK6sum+
kbJZy0VdBEGmQU0/hcTprGredJEu53iNCdmEMIsgjMPxZRe0TKs7vKkvdrN7dx3XSIsuZOF35IBt
RK75rQfh/GUkD/InPQjWYFzZPK5tB9fgPVUqmOH9gvAd0XgUz4EF85z/BfCvNLRVdZE+JsIMKDVz
aLcNvHe4FF3zZkqYgL/6gOviJUkTuIb7oqehJQAdqS6CTcRh7UaSnIgeMGSjc9s4O24yRBZiQumB
Yv80C8BSF6C1OCLJOg040VvDJuNNKe3oeD8EqA0E8qZXsu8iAixntmw1e1zfivMWT72wRjS4C3qs
8VFXN8h9QkSNXoiliqTTZiGXC7VJjB1NHOJEJ5zZb2WR09JLbP3UR+Em84uAeeMXlprPjQJ7L+OV
LY4TMSNXX/0ic4QwINTOcHFq+ox/PVtHaQsz+oR12zaSqf10Ca6A8DEfeNBJ3QbGgOvU5HRl3vF4
67LwPSCn5+V48/BBJRb+ImharuwS4Mm0MHJgYBohE6BXc4L2KLjVy5EbifsCm7ajq5l1oDCnPMAI
nSLlGRScuPTxLeTi6uCsZKUvXDz72L71p03x5X+5FqlkBgAsY1qe7IkBrbhVpuuR1nQmFRVYbyL3
p0wW06D0xQj4fUSRzuZfzEuTUN0UkVeD1VCS+cNJvPdvHZg9aCquNAwn4LeeLcQ+PxZhud2iCy7F
Pd+lkUn+23szihFwiL0v9znxwjSZjD8tdtfBRW23txp2+0Onm2Mb2uq5SmF0KK7CBx+4yrBIkp5I
vAnx+msqkJJtrGI9iOa+HYK/vZHOlgFMnfS52jSPf4cGcelMrk4wB//HIYqmFEotKW2mHo4nYZfO
YlKrl1aVcnqu4+Idb7tuMvm5iT4dzQjTahiGH/KXpeX0MoPFROLARhBmS6o4dvBE64dtYB1mFqZ3
Z/Mrio+xuO86VsKPiG5Q121r+A2kviG4DleAJ/TSDbYCDsTwk+eyJgc3kXWVzeibBWnrd0AZkfVr
iaLRCiuVprMZIa0ifto72f+oyfzHFG+MGTT1lVkpfR7PNnZCopPdTMjHeTpRO/S9jcTDtl04LCHu
YaYkSaEtzlGLVeQrpYWKtopUVlMrYW/OgpbHle8nugele+KOmrHrz63/PomecN27A8VoVY3AUkpO
OvEipD7URwCCd5u27JK4thNvVEp53r0Q9QQEdydJaSvPGN1PC6AmmGcOvG/W2450HGjo51qmH7/c
+iJDeSnM4MOc8fTG1vIIQxXyVkZ5Io5tno1FLv2QOWa2SJLWcQ5rDmUplEyvMnZvBmZk2DJ3P9DR
2E7hZHv5EItQwW06/DZXFUzg/zZ3/8wu1wPIrppgwEzr7XD0eGo0CChPZiC71tlWuFA/LoMtxtBk
u92fMYjiw4CwhmySrPJHdtKKDfBJ8kfpoImqb1rL6NpnWY2lGrvgi4gZPKBgZ3vmwp/mN9cFfpLb
R6LXe6qUSc8XL24CqXti7+Yl/iuLPXSUVByXxsnt4W0P6qPPue4EmnrempVzW7bec2EyxWjdKIzo
UIRJ+rKvfN193kMWsCCAulSjrWwOfrrZRtpcoEGoZRfupXF7IPYWTou9borruX/uvT481Rm5y2NU
okGBBzTUuCUR7a7njH7tUzZQARAkzi732Ysqr617peH1sA8PSJAyGLhlheLC93RL5BubhMIPfSm4
7sb0eUYNGyB5JTXupUn/b9LTWAELLw53RuTy0Nu2MJ2LFv8yowzBvKOP88QYpbitkT4DQr7B9gVo
y7UWs1eTXh84b36l8I1KH1YvpO+kixfFAB6Ia1bsEKF4AIS4gUcW1UaV1rasIxdpEfXW3AxeZWHa
pVRQS85grfnc7Y5s3mGixYhPQe5Pu6QjAdy45OnQrRq8ZTsP6B55ocB8onmDqhAoDy+d4VwxiHeT
aS2VbsMtj+LReMZ2eNH+39QtwPYCQJZmhUez9ZATsoybUUKwjd1ZejkOslqQzDGG4dehPDOklhL2
vQ2v1jh+NMinbAv4WFo+lrU+7uXGn4vIEijGZR28k9vn7LWQ8U13tzv9AKkyHS62LpeNIbgAraTi
a9JGBEFQ9qKjNv4mZgCwqJCdH2c+zsaveumBs2wylqE9nLUQxZPfYFr8rQ16rU2tGefLoDWHZ9Zo
TMC3RngwV600LjQzNhDN4Tl1sEUS0YENq/a0bYwErAvUg1rOz9g4hkRsJ4wX6XLYpSJ4KoajyGz/
wKXi17vTeCdrY/5vZT37Qpz036lPfMcvH4VKKXxhIN6egDt+pU0I0mpjXGSd6hC/Zs9Bm26S96Gw
X/SmXpkKyKLw36HjgUpxkizkRjteElCE1UoX4JAqetGzqBbVKQSI4cc8zFTLmeQeJ9Uh/X81JYb7
c8w45mfEm/CKK6n+wfyclzmi0aBhMhf9u/b/R6MFpKcsGiFfENy+2USFHySsjp/IFvN86Q2aScwg
7a9XSd0uhNyNGKf7EX8BH4V2wtUXy6HOUjOWgRG6R3TxocoM69/IrvHpHNDQZH9IW7N7ddkQExAe
W1d3yLdozyKGBj9jFQwyqUx7hh9ZeWmWImTeTQNiPyJRGX/VjkPJL/9U8QfPH6tXQJ9TLvZf3qty
OzAW3YG3wYGTg4UFNGJejHy4C9i7E8zjYntCH7gdfuRSe7zPlNeILGXx9cCU34+Y40+1mhcvgBom
izkv6PNMo/bhSAIa2ItiFH/3BfRzCHfKb/r/OmCXxCUA3FhGc6EcITIUG3m4kJjcjQGt35XNHAyf
QPgUwcFh26AG4ddlPwD+sY9ybRweAvaOkGabccsr9ryRPPiCPO+Jt7xNhRvQSqqD5QV0O9eayZIo
7iaSXZRHETRnQuLwfwww/4GEe9wCfKdwQv1S8KwVoydaZeN/sHBq1evGCP+PRpRoX3iAe0Ve4tS0
M+Hf1vswAg7eP30glucS8gjAPzT7nyf8bM7mlaVKCQp4oD8g/+hQjOK0w8V+6YzrsBik1KogBo1L
NcjxXv3315YC96jBJ8c9jB6b6MTftcy6gZZfKUniZYWfTZTNm+GpaDqrWZTHRZxv+zqViwHAaQyK
EY6ItHgCfTxfh+pUqCg6d44M2Ig1MZIQqn609VQSG2jGiW/5z/zblb5/xikEr0PIBIwmJ/5M9HuI
ejwVXFzvqHRdNcj9naJ9OLfDSktVbABaq9+avSfbl/kexH9/JO7jXTWIfrtO58q5d35+v2EZ3/3a
J0r8Ghe3LAXhlEtZftxWyWlgxYyblUpL3qiaqHjUlxGPOAvcBA2/x/JMRD3Dj69Nm/JIQSjsEzQt
jnjA9aKI9VRrz7l/X1yvbaumzOOyXSWnm/xCG2MPC665Xaha1KG037h4O0yVjf4dD3ChKiKL8d/5
loJ87QhNEPrT4sGCWdYyenXApVJZVKHaAqJK+71uJuufycmgFcWtLAWSRWEGNtIKMlM59tZw7SmS
P4OkedqljT2LR5+K4NbgJvCH0noB7TOx96S32dCzi9wOdCla/GUpZZhKIaLni9WrDObUYL77aEPi
0LH8zOLN+vEPOIMobS5/QoFKRDMLvrpf7DMDkDfVy7C+w9MSOoAhjK6ZixfzRseAN5njad8C9GSZ
tREAb7vm8exSLZ7psey+XMwx2+iS9NDeEJ5JplEBhTRcScGL5iT9k5WgFyPLQc0HXxOegOnDXVL5
XDXwhQMeBwBKvszpL/4pzwrN5H4+jrmZ0Z3I0bv1rHWGL2PrsYiZSkZ2ZQ+A48bnXf5otnt3Rx8v
SxFjY9AojrJayxDZkCmNo/jkHhN9jHBeeJNu0N0/W/vJqmESsiPVxrYkCBKpaBOC8rcZp5Hlm+u9
fmp4ZUypRQbfQ4MqHc5FWzNZO7cN0gRaVAmBBHWK8PaCrUpkK9sbbKf3v6Ea522U3MtFF8UJRk9j
1Olmy+x7CZUasdJhND0X/8sOCl7Ur+rNlxa4F4+3LL0oLUnimY740ESVHCpiXrH3YUdiPznsYyEO
HUtSAOM/FTFtrKfmWAWYvni+oYJvEjWyfJylvYLZh+4p7CIHllg7FZu0MzWzQ98irYEvgR8kofch
g0Hbzelwmcok0TJQF1xzdECPe8wc4w5ZgDQ209FUd/02CVQicosgoWfHfFieR5c17EXQYcWsSpGI
d9unzi/AyDNc2sUQbc3IlCXPwYS+uV1UJhgDk1HLotGzPPFSlZA+LdSIydB7oSwUdPcy88X4SIWW
Jiz/DMmBAZM7FWM2hXNuH3T5L3PzMb9ephTS++zGZmgXau0ldceKANT2Xac5lkKUeFpOKMUhuvWu
Vj5CONbnrliUZ+orJfzGomkYTOoqMbYiAxXkyb2/jbNeQlikZjJsoXEaspZvaNXt29uVUAO7ZCXU
PPEP4iMfM60Vcz2lsBy461sXXuYV7mj/hsXLNq+T9HLVcpCdNu3zsdIMwyT0Kfo9YZABL6Q8KT/S
0JovafOX3FPMq5twxBt48BFTHYD8TOSTHz3SHWawhg59W8yjKvMkiLtppWWfak2uGYKUdzEfOkMz
FFOyOUWNa6dRe08KsY0glAvVTG81FJxfc7fVc6JM4TQM9jtrzL/+z7+hEx3enUuGBMRBHW1z9MAZ
keyN/saojvxFCANK2cWP1R1KSfWJPqRvSjgyuj3ccsI3X+aTSH4QBpHuGdz+Wekrox4SsJyekASa
JzHdz1D0USUBR7OcDX2ecY+VAtcj3Prmo/RVMiUs0GEVbN6G+NoJTfsdUmoHaJugdYAXTKHhE2IS
N4RgSigvMU38HlFUCFNtg6jk6IMh3mOekak0Hs/LmZ+2O0hoNC/mAfU3+IxNxvvR8sHAo6k66eSE
VmMlpcJfLNACJGVXzjgrZfsW997aQrcLVlQ02i4DUpDbiijsxzLCW+zxmY3zj5LdNaspOu2aGh9y
Du9mS60XhyAMC4YqJw7JB7PQ4Xl5DlqqdzA6XHzaFS+h8srFEgcFPm3Rp9JEMRgw3UCXwC5VCdc5
112y6NjBvb/TD2GcQDIzk2l+v6xtuc2OMKPpc9oda1a3EruhIGnU60Qu33vcTXXV0CHUMCO9DAG9
78iWDlAg+GZz3pjHYQ0umXzsArxPsnXShQR8ppJCAqHW7GJm8ZdQQHhpmlNWfubbZ3k/YuZwIcXZ
fmSJfg95lZT2Kj8z6TQ8O+Vj9C/EOKaNbzq7+NbrnWX7naFI45K+vZLDADpApCVeHM/qbb4bz9cc
upYQZJI2mraGHS1xugUluBOJEz9Bit6jA5FeSFwfbqhhuiVAKfhkPkNmYCeSLoTdSooC6I6Crw3y
oqGCMf6FQEZMOF9bQA5WhdtEOR4AWfYw3g7GxIOZtKoVYb7IWmspr/EYepoS2NBvxn+1Ft594uXr
Y4sopf//KMkTlPQ5caDQICwxZ9mUbxTcLC2Xvdwtby1gMby0DxgOeRll80TsXYWsmKCDWY5jRCsO
XHWqyF6Wsja1PGtjkFcejsyuy41poKPuMUJGZ3i6yL3Iqouv+Lkkr7RpzUQBCSl8boPLIoHVq4ok
mttSW4sUATD3Jm7gEH5Hj9Gu/QLnQLC66c3h6jp4dlH/uZz5GmIkmyP3CcY4DmBYO+IiuDwcw/RP
o4zwLZl/ZewTLogMHW8IQ4mFIINjhd1qnYtvUIheU6cKQq1Q+Lol2L37U73dGEPyhVGcDq7J4nyB
qeaWyfmWBdtDWubbiyE68mNsjmJaewEmJSppQegx5lpoB1+NxDJIXMfJb6R0W3axDw9wiW9u0ve2
fXhrsN6sm4ei5+THVfl4GG8sSURyJ5fgbPIis3h2yrJiPVL5pHBi0un8p7KiTzx1HqzeHUImhVl3
Nq8QbKsVOFTirxU3zPtvKUeGWOjLP6hO9HvrhzRlyc+fyQ7XFSegDrK7+ddga8urfdIq0xa5DGdO
3r/ZM5zcO2BZpeuBNZ9eT7BdRArRd1RKJNR9+D1MZxBBAIPcYwRfF/5+AudEaM4RrrpJbD/nIu3n
B3kwlIBuL3WkBYgQDRoQk/TSsjOEf5kM3cyn9PgceI2LFZwHvw2Javvh9nD2Ig5tKXO21/k2zZih
aCzaHDTnOtzwmSSnCOqANtgUMWtjHfRll0rI/ClP/yU/rJw2D/awr3js4pgNWh3uX5VcMGABAq9v
ECDTa2+4XjG1yvII6sa3PoPN77j1D8RD2OAgownS3MxwEe/j3Xl/M08eIbwp6s0ndN/L0qAaQAth
Wh5TMX22KbK0e3ggWW0+DClMf9/SI/15sbFFqJs2UVymNmi2MAszztXyUrbF9g7mtrAOP6O1FTci
+oJhCP+TcL+gRGGT7I77biN4Kvmwu4rfOos31ct7rG1EkykVEzF0QYZnqL5LxaBE+fmI3gNb6E0X
UIyxV3pYpufv+XVjx0biHE2phgm/TMn9oELE1z7iETDVjovoN+U42bbPe29Q1paKaZSGmME1KAD5
unSjVk+yvUwbAbF+kOVAa+DyL8A5kZaKQnawPd3k3x8pSqeLGJHVpBsQD2q758Zz0nPdm3cFrLWm
FwtoL8qslqdakeOOQG1m/Q0uN838OJlNiNzzqbmawl87NAg8eWNrEQFW9NJ24VZQMmHJB6HiLeK3
OeF3+PuG3yfHtPqtoOMVgVdANmtO8KSPGB22JXhS47yH54Vukzsv7g5oeYLq08aeWtEhLSSfGW1Z
Cy5uJj+XlYwSt2MdEBhtLzOuISH9FQvEwQnVvmcRuiaC2ZA7b+F41a2HtWbMlseDEFXsbwm7SDIA
RgAXJXlZHTmc4FQpWZADUnyINueDEC1hTFEWvPSuK+jKfAcU08iqO1c4eAZ8ga8rfyJp7EApaSX5
dABqxF6QKMvGnREsMioI4YMyDbzPbl5y74vxEv9imQ8jwmXQpNnWJyBzrRuoZw4h/a6NIQz7AGbc
J9CQHia3mLZnZDjAYvFd66+rLg2Z76mpQgvHKvbKWsjfSHAaEEVZ2PBovxRVkdyFfJZdFNJwXmUM
kSfu1LK4PkYYlwPJ2z8sELCEn7nl4TDJSBvhNsGHDaS10RRUz4eyWgdzaLJzW0b5E017X0QMCRiQ
NIJlfWgYu9fBzT5WMAt00Nb428ANJwvv8xM7EkQDjNsSgRDy+BSCGBh6Php3+x7vNQCleuARVPDO
nY8dgPrwTG4XystWO2Wy/1o4B01taQ1jhsk5loFQKcV73mSp4S7GH4xuohTmyPdmSySj3AJa2Tee
uF/SqsrK/PmZVBSERRr3bE1f0g7mE1aSZboxJVWjquS8fA1Zt2fUIMKAbQN7hcqy1mLeUoX+JYpK
EYs8Vom+MJSAINsWQ2PZ4UQ6yV/7Qpd3yZmwXu1UHRqoMLAQcFxb1wK21nSptNzOLhvH/Ps5GsTo
9C1tvMpRLwrK4unOyFzEGJiWsmX1ewpIlyx+zkCJbeAwHIR8Oel7kDlNdz4xoWtPV28cuBqGD+I6
7gqZD5mobkzR0t9nkymTeCnkgm7ZwsTRbdZcDEAZkshgOk5JzX2CvigOpYe+Mek5lWdYOVBE3SdY
/GI4/HC1/B0RklPTVuy9psjVHQ2yHd5GBOOnPRBpe8C509LjIRSqNdDaTqiiAjfU4vF8Y2XWcTYj
uBBaAcrzpy+H5UyMCsiEykedRtaN/AMHr1zkrovS2/KNY30bpdBdJtxh9VOI/QEZHnA0VGCxiIUL
hlMhsuGCkGSB+JAAJwLttFlxrRPkdlxrTsxGOaDCkOCRZ9Fg685DrfH8stRGt0BZxinLtAEo/3hI
dtuQaA4Kfr7hF9YXihDOyQYwTldCjIBCaex9XQgMSLNXCjs56v7QmNOiGASAAZAf6CkZJXo/KxXE
3SrbfXRaf76vJWmsJF1osfWoEc9IDwN0nU9zIxfWacTN4uMnqn4OQm6bZQWlAjJWt1CfYC3MRNny
5alf7RXVycgdjhWp5VqbCncIkdQ9XdF/J/ayTJVDCvcgmB4VIs1LSK7t2NX3QIGz59u0DHfLZSv2
pbVj6eTyZa21SXD0A+FVs2+AzD3VDH92VYbkghc94ahaIjVoORNIxQTwVyZRxNy5XgMlD4S7i2+C
PfC/BnysKWas1cXXlcM1X9pfkK86WjQwwVud5ObjV86MNRomrTl5k0sFII6lBkWz5AubOjZWlf+b
YVT2kkFOUmDqfGwTVLUUDhHtLxuwLNVBpTKkNGtdXNezAM1JFgu68ow/SK0bzivuCKMkKkDRqPIS
/PLPTnlVkM64AL/wOKL/ceauhwtgiagOrFFDG32Dx51+65RPLDjpzLExA/Y1HuPbNLSUDapbktrS
DNvt4WzQDMndxQDIhG8r6Sy6psGO3kc13Px/jn8dqJ3maU46Fq9jKA1KTac5wTZM/IZNNXp65mr4
UKWGgdQfjWeW17vpvCnUlvdN46YdUOaVxcPU0i7bo17GCZwS7/bpXYT+X0FeQkPz0Zodgq8K3hBb
oseniKyKKZ+T6StK3Lh0x6ZUoyf1wvPrUyDABU3E9d5dOncx9uFLU7K2nB/57FpncOuK4Nn4gsBo
WZ/Yjkfz2aCq2tHwmXxPKv/YyST15ms+/YQDBJLeHv3nLXOxdtSV7CPyEb6T8BRkPuEx9639H/Mg
aCTmzrA6GBFnZPlzKCU0DwAEifXlRVPK7L7DGfntnRZM9eP+tYlO4cNd1Lfeo7KJDw693R0Y+/fd
cpGWeU8+k5BgGx6R0VHrBTM6zc1pby5bWvOsgUdvOhAQk22xEP/bRRoT8coRnCkPzytvTkDTbLy2
d4wZpjLUG5yZ6Sf+O9EB28h18F0BobCOoZ6Ijwsv5ptoyK3fbxqEOxVb6hBKnpGNQy85+KKBLBji
MNwFvTouOSFl6HDSbPo4b7Sn1kjPLuJba2PWX7cRe4gnAFS5SmZZd4YvbB8PgUoOJ1Zf/flNsj+B
T9Rf5643/SHGiEyZd/0mX9M5d3+lljvqizyGopl1Lu9obw1yr0sX8BlZs6qsok0oA88V2i+B0vHJ
h6tdN7v/KksSP3NBvBglA3QeArEEfuwnmliAj1exdCwsNBWty3iWgXKtUR1/RkbnX/sIApT4r/SH
OD2zrBofwdCLDNkl8u6tC4BYjFuBJ9/9BLhTJ6fF3tsd+71Tl9KXp/lQ4BgGNxA9Q1YHU6wdtaiz
EvCDlqJxiCrti4R1Xs6z8qiSlgMaQGj8Dsk0EVToHe6RFGSc23w8JyMpTYuQF1xd8zhKh4VMOJOP
pEHQFf5D6fUhfn8DEmASL9voRZV1f0P2L1ukBWFlBiLaTDg7ggvlP0e8s0szxzJgvKFGwqWcmoV9
K/mAkvzA/fi7vOkSnchkepkKh/EeTHUZXUYkZixCfbwbhXX2/gi4p+0wld+ymZC6geF3XT4MAZND
zMcxZ7LDha5k+EV21ClgTBwxN6mFne2DlUJGEKqZCKvVuMI5C3pPI3Cmy5+sxF+3vePspT+3ZIg5
bwyMyQbOFs5BUclBYo5w1vhbjX2DYZhyM09Zwlm1lkZyhBLzl/HXljWJF0OJHeS5zqha8m0QXubo
f6kQXnnT98QDHAMiLGmsH0LHu+R+heAwgJExYjgQzEc2ATzSG9eGKgtno+Fk4DLBZb9g/OgQ/Jg4
tJ1du7Ag4xROGsy/tqMvrEn+cyXm2/9kF6DsLwJRJ9zLDK0SJ1y9Zzxv6EAnxr/plKwNhv55823h
Q3vcsYYB+hLZ2Tk8BUhXzQ+lOyL9DODIoTNNrWlILHBnt6GS8gEs/tbmZxtGlgOPrPEJIWDvi8Mn
0lq2X82H3mRb86GLaOXOphani1MACcSoVjSY3lNiM4OSbt0oyVWc448Sa0NSlAEWmWBd+XRIq9oH
XJ7WfY3YUb/lYJ6Cx424b9/1RmBx5Y90i1cH2E/1xx4ZI29lkVeh+KAZpO91R1dEDq3ipYCJelRM
RWGWWlyqw7q8TjP4xuTV1sySSlEZBcdCRHFE0Cn5ooQT1gXqfA7QPcs1v5hHt35wGj0o/WwRvwb7
JMpMWvWXDgGBsJBaYGxzpwXAPbbUU6+7Qm+JOhhiYUgFEpXxJtiZbRGSztWK+r4MvRZgJzWg6n5p
iiJsjYRGfJons3BVH0L9wK23GsTiKVniSzqbxhNRhPD3rTiWBKkfg4W7a9b4KEEorcppXiZMrr8t
WgOFbn8LDIqQKo74qFTYcVDIfi3GS0fAudcWjQ3fU1vzGJq9xv0j9963IONZiwNd4pRBjU0Bix9l
rYi27NTT74+/wIHiFjUQrlPjMiJwkJ1xJmDugG1Y1C7CDg2qHeaEwbZI8WK5XGuRTpag4V/TM6mh
QFeSCI9wanvj4qcbpHDqy8S+AMK/nRi0nLqzbCisLA/XZn6F0iwOBlsHIfns1tGv+iDXFZjhajSV
ah2oXrvmE3AW3DTaOgtp0vet8NZE9KGErcA+FwOe1UrLqyfUe6JwgxbjscasYQ2yaTe2xtjdEV02
t1fd61mo80P569IIt+5GrbFojoHkZo9zkNZFg1X41Swa2vAJRTEPoPEweJa5HUrbkOl5t0MOEDfU
JUxHCKWiVRATMUoA4QEOFWaDWsZpXJ04Lu/kQsfOmBPhhIG9sF2Ypxh7u7rNTzUeOPOBKdIktXTS
nvjimT7B2ChNpSK1puXZY4lE2OlkPoDDZ1rqMl7b6Qm46JflDM7dakv3pHKtkTfteqvmagJq9DbU
ApZwCGZ6zK6zcIuCpXxwvNgV6nx/44avGGayDSnxsidfO9TmPc8zrfXRukITWMl3W3TOA1LaofcP
zUTfNTrB2LKexF6Y/iCTm4pqlKxcVsgnQrdRsOPrSktM/Ly3CB5b/zBMGQcmKPsVhu2vlKQyr1Fr
XfD8CAbsgmvosrTfkU25krV34hCLWUXJmkIs3a+BGzyPfEHDb6Z8/Q2aoc9axSBIsWhgPZAU8oZx
P33Dw2S7990yCIj4y7z1THAKbseOsM6dzWJ6n61jENwnI14jFvlX+8nTGIqyJvlkA4NjvKononSy
JCfFoIKJKfdGM3y5w7JB5d835qsHPL34HQTi2wOeBTWQGkzpLmLPjUfT5pOvumzgRdsA96XhB9fc
kipYROW0KRSSUYqoWWyhuMLkCUZwdS41wpmhDQtiX/mbsBX2XAWaNUs25BvFyAAQ86TZhxBz4R1g
14jX35LOpfJAmNOIb0eVAejnypfVuIqFdLlPL1l/Kj8A5M3y6N26ZdVkBffsggBgQ8j4OhsEKOeN
yZdbTQh7PFKlFooXp1Mm/edyI4nxI5XQ0cTJ+DFW30ZLD8I+A0M7IN8yCOQbJse/io3JQkO8aD/8
qxug/g5XpbJrllBwjA9eoBYfx38Hc2zfVbemyCPNr+aFKKU4VVOmaJxdtsdbc4KMg4LjGZBOWbSG
xxZWn7Uyg6B4Chd0tOuSS+CKgEIcqk3pTT6+OkySqLjoh8JhdBpVuG390mXbml1mpP94HTdnbbTp
c9h1B+LIKXMvRI1juF1WylyPl6znJ1W7mzLThIOQXObuydSifnTQywpY7ncIODm9GwjywFLfoFhQ
oqeBNomgqIJNS72Sw3rVo3/zExDioVa5rYVXZPcGxAbdMJkBMrCpWBw6IBHa3hwPquKiN3sfhxnX
2p2tj069RMZ2UYEXTzwDH61gEcOdPTL8xYeG+bLyDcV+3eBoC6Dgl2yauMVvm4PfH/+e+6Vjo25G
DPi8RAgorXdHA0i9VuO6yYGinkjSfbJj5GJclKw0cRUYm+0XXyKKXH9GXtVledM7aa6fvn/WhxHG
65oG8uy/i3DsZOvBZY+bIrHCyizNsKqDSonTpkHLmnDL32EevJEibBZ5/9edV20DQ/tMP9cQcjso
WwC2cMUa1rf+UUA51ghe5wRja71tC3fuVBq7nCYSf/+Ezbo0kXxqDFQ1Nd2CQbYAHcNI2teXBkcw
AR/AwCmY3Qi1mM7Go8KBn5+sd3z5DrrIiK5J13PbtaUmfeZmltqQhXcWywWDNBpbbzJqy6jimyVY
BUx+l8o22/f2l4qiv7SOPLNnSE1BSe59h6gP80W8eAZm9r/bVlPUytbE9nkpJmiROQ147uMW7U1U
m9sikdF7sk6GXpEO28yefhiHzpC/tBYreQhE1WmOiM8JekWKmO6rVbJTu0mIYR000MFM8mbXH2WY
NTUmNTDcETNLfQgWpCv+6/ciP2/kKsWahbKaKeR9a6ipoFtaM42lt1GHUfQdEJqJsQJs1XZyklmn
ZFbbTfYJf1W8nQgpC/PhuqwdQH5pvwTd2g++Xsp45FQeXLAry0FfCWAtJG8yRtkGy7g+poXnDaNE
ahIyWBZGF79LLdtLlg9p73Cv0S7+RN1ZR4DJNoGDMnOtG26tfTJ59waWUQoXCQqxLwgh7lw7nQT6
/0vrfkxO5JFuq3NUNiMCSx6MD5zFKlRrelq2c3skOWanrw3U63rlFUnCNx3BM0U2a3lKyDwmSefx
akmNEEXJJHaFtPwP2idU81wnY0BcYO1MKxOKjK0ha6V3pdJKiVAHK/3DEHKM5UOCfSVCLvsYzQ3o
NBUP8Xku2DqowFTDOnO8GYrE4T2TEILm6BgVxvg3D88mDsVFGQ4VOh9nyHR7lFfznbJ2oxJtX2pR
BSqh+0AE1/Av6equEnv8jGn66AJEJrvc462uSalydI3ywEWrwUAeyaXAAaNtU1OStmB4AAqquOYM
laCNe1XhhT8YeHlS+i9sZJtej/qqJYY867Kv1OSLiqV6qrGJ3qF30YSNs0iHhpbtbaE4A1U+ZXLx
ZSHyahW12jHJvZJDWKV2cEQ/eLO6n7BZ6ktG4JAOEnDT0LsjQb3k/BoeHsU0VjlDN8TnbsBzwgHs
C6e+2jnY0HIhmxPsXMAURwyRYsMV+0KOkcp6D7oOfFcS1iuD3snSXc+bJEzLXbH7Y7iyhishrh5Z
YRXDe/TKZCnyAlm6ji1hhTgG5prWSIZ/kNuN9ue66Dm1uJy/2d2OLcM4dy4GACb2D9mmI+5Rj/r6
Ho/76lEffa9mzrlQPeLLcMx0PlzQOb57VkcSTENPiYWocfo0EdTADnSulBrzm6F2VNFgxPrhnaOb
Q/2YXRTUvl/p/NsTdF0dUhuRvj/7r0adZsghCOzNjFwbIKh/w3RvZ9t5Gwlux3cJC7lKVc5MCtEQ
upc3FZ9IaftT1mbCvMgMQ/Aas7QI829RYr38PT7sIp4z1j9Xo7afDrbpUN2QkCufo6LpkWeW7Fmx
8N5BbuFGMjTRIGcvcJ+Q5pERwOaAEx4IrfLTtS30jI4HKXTSpwlavj1zutthau5mkCkjnknQx2TP
BfCQZCrlQpWV4ZrUp3Ul5HwzWU4zimex0xtYZOTpJRAI5W229REHm3IYCxGjR/yZVuWq91yGzA9U
WZEncJx969m4FMiDsYjT9IeG3A8CIyy2IA65hZwTcMNqMRbyOnKhfxSV25+bVp+tNOUZDjfkwjk0
uaYe9i5epBxFAJ+HuKXZHP0l0p0RRGWL+6CnUys4XtuvkaNqoEErAWClUI5sDc9r8Am9/g7gfY4F
g+uKqCHks2KYyAfuixbxjXvj93u8e/RxVywdc07PGJj3LvAm2PeOvbDoKo0gdS5CMJySlN04RnBV
jjivMz6mgKvqcNIVHOxqWANkDa1DYMogqfaHTm4U3O+8QD8/mi8IgIlkvi333vgc1GQvOEoVfhdb
AAoAR4UDcclJs+bWxj4oFkzALOonksjZV9JjfFrHYO80kKGtsaBnjiDd/QMBZJRP5nHI0P51/LHU
iXbiwnvm9MpljdDQ3WgFj0IxQxg2xR516doPYiLA19FjqaaNF2W9eUKdorYXonI5IDbBSVGIeXXE
yk5JJISvPmAWQBdb67v4rjc0htrYHvQaScbZLi/WcFVBLtDAYzaO1LwpWEejYnyAcUAaE2XUhMVt
I1zq0pjWQ7FIbToGoWW80lybj5oehbGOCtYw7f5OTXnPOCQh7aGO32YMQWMMjPsgbkD0Wisd7L0I
GbRqS6xt5g08zwT/xzkyq5EK8AGG2MRVLs+2t8yUqVduFhGWjiqfbNAHSFVn9q5O/I18XCjHHMru
JpBb/j3IqlIHPAgVofTeUdZ3fuMCARyhY83qZr1P4DROeBA8dpUbEa3fG33RkZPPM3pHt3fdIifi
njrbTX6R60b/Kv/r97pu+wi5UJZcYv7Xr08V0iqFNiwCsvEYEBcHyYEg3t9M8HLOItTYn16sU/U1
Ralxe+PtlHPrz4OX3WDaaGE/J6t5s9radmi0y+PYKytQnDVGD7ZQ3smP4ERHR7Bpur9A4xqKEAnn
LIdHPFQdHp0oG9kzeLYDFc75H2Gx+uR6Tvr8zQWuPKGUhXIZJpo4S3T/OxBaczrlE3mdoWXmkcbV
ABmzzSDpnFaNuUVl+gPUSxAPESoQbaRuGgN/gyVR80dfQT5htqxmhjWaLmJMtnuJktDaNCGUXaEd
go4L04zVcSFu+fBdNi3bgVrKzs+UKcRlfo82QbG5t2T13cBsHshbtN4PloRckpk+IgOy1EjHvsO0
MErmYPHFj6eS3gLwd5A/h4KVkP+henNdBiePWsIiiXT8CJ4PGeaw0ZtxGYX2OOxGx6Itj7OFnbEV
045kW3Y9gIMhOHXGiOPq9iT1W3NVywyTqJ8RAElCWJxKDvz3XcgWcC2eT/X/ZcuVKuAC2+UASheu
6sKz/M34P+KYKn0xNEyNmgt7jMTrU5G9hyk1vcnE5+PYykUlChmlgDRzv2Z7kjEsH5HI3n/YV3n1
xSPkNEs/MG4GJLJ3869ZxVH1td3q/91npzm0KtVw6HetMdV6EUA0UHCUD4iM2x+wyCzboskdaCTu
fq1UCgzygesT/0vuoc3CI0ggri6U60+TLWwPU3f5awDn5OLHFfyLEPyldsO/9kgHbtZHaZTZ1mau
94uJV6UkMFmdXYvzEvUQENyEeIOLRoq2QmeS4fI7VW8gE11K8Mee8BrGbWq8gSe19vYoR4yXHbMj
/pV6WInMjEvLYxeCDzf/mRvWMu5IQoxpKZmdLABDu5FDcAdLwjDYi6bAsKQ5Bnz0OnZMTYAVcPsh
IrdY+0/rxw0qNHdO3Xsm1tAI7YLp15RtGDSkXFLYtooAhIoq28A4+X1fUfykNnC2A6IKC7kX4V6/
5YIqEE3qmw94YegAcoDdpx4AlEatLW18ovGomxt0/Kdo1XXH564+0cJTSaz9E/7f46TB8QenOjvr
ftUmVnOBpSA28hTiN2LdW8nZjNPqWcaCXKaoluCcLdAGUJGTG1GGUGP2O360yavpTtYCJ3Gh2opD
G7pQAu1uTSCMOFaV3CQPqzaoJ6asS4UKrYaWSfwacjlxWQ6sid6ABAF7vLwKMz1jy/d8dROVq8nR
CboZZv69XwhslegjwOBDJmRm38Mq+lTC/xmGqdTwJQmT72rHhlEzLkkmAr6S6urEpmEcVeex2mLQ
A2kLNWmj29OOlPLJU8KRHJgVf53fBhADHKNe8hL1fUvt/JR+Lq6BGZfIrxopBZhlPzlqwukI+/h3
Eo0iwVJLpM+cFHhZhiH8BJWFnzom3AxgNLFYLNuK2Mulei8S0LmDU5HP2gANaIcMCL14JlkT775S
FgXoH2x84234o24tdy5j/D2XdP+b0AqonvAwcri78qJHu0U26OQU6BG7yeIOIkI8q+N6l2KSKNmP
uscw6TGFCvucmdPRubAXa5u03oIKz/Wy+H6XsC5EEm+PjQMZxzavRmKVJF9sy9kSdU6Idn0QTswL
/3zvMrliMy11qOl9vNSzj4yUgHfrqGM+EJ0x8CRFV4GqU2fs08plc4gufRQLGKcH3Is71dBsW7Ed
/0dfNzKkc821rz0+zEp4g/6YmHHPam7+rW6HA86KuxuQXq20zzq8zirPudrR6vhDy12X2UDo+0Gg
X8bycVnFCYL09sq6XX8xi6Bp9h4Z0GMBJa5KcY7d5opiVHTZHRSdvs4JpzoZVkH6wf7rSE/PmQLY
VveAdhQduHpAj+8TgInY4mJ5OLO8AI2ryTuiAdSLytIWflTfv18koRTxZ1tm2Ypx2CtQGRjfRdct
CSsrX8+e3QL7ZnGyXemjgFE65eHeIxg5xFE7/L0QuCFYiCrIJXU7gAqxhTT+wgKZjWbDYREdz11/
5u2lPiTjPi0ads7Ad58rmlroq76LCX8lNPGeZvnaLf9MkWUwpJ0vwkZRfWvaFPgf4zbmTTe2g9nA
BulmjYHGBN9kmLDJIUdk61+k2bugYPqmR3MesnpChwWtIyKfv2w567sCENYCaYkJRke6x5UOcD7q
BqpjBMNbamDmvM7ynDzAvqlKoCblemfu42I01VNDkUFERt6/XQMkzx/UdgktdpDLjug54FleP9gm
IXg0BBqzgzn7YvBCR4EVGtJVJ/3MBDnacrVqB5QqW33/8zg6NyD6nynyCmSBcqWpNmguWid7BeLQ
60HRIHvDNDn6bzxS1fC0vJ//T9UgZzVaCmzxM/UFIYQu9nFqE2STCz7l8U5cXvWUNFwd7CYaPrzm
ORZr/646jhxxgPtFakU/YEocm1OWwZ4rm1/dE9bqf0f3UuO5O2qQOCoeC6jelN4kJ1FTErsogi53
1UD0STxi0rQTwhGfoO3jkg0o3XpJujQYq5oDY7hQ2hhaAWYc0/BelZXzk+3b1p4+Bwfs0kKxWEG7
tEjSe3vmSdJUr/3ApKZwz2MUs0fp7O08g4bL5rEmd3ctG7W6aoRfzAE3UP/agdw/zvDGV7xFXLXJ
SU7MvSt+KPoBVii74y9LCXE7esqFTS8Q3KQVM2EJXcrkdtpOpYOWoXTqzj1CJfFDTf7vTgSOTwZI
YWw+JOwIvlJzjHCLmUIVjtUdFXvsSIr6+9CoZevt7eIJqAO/u6iItvPEezl/6EUYkku9oz407Vum
PVfbN61U7G8UGYXxfd0ujn2UCJqQPsp4pzNWVh4wuhGu4OhDDkTQut9aYBBea6V9GSSSqMzGIQkA
zcz973A67zdWgGJeY0W1RKwB6agvoW4OFF0TsYA1ZFH6cTQ/r+Pf1jT5Bq9ITuiLLbzDzsS7Wzz4
0186XRdqfjk9MKNMozpvRsaKnZascTBR7MFqFpNrk9U/zQM42JlB+Uvvmp2U5ocyp2C9+VILD2xP
D7Eg9JQgvO1rVq4TpVFiWEkLN5LH2D+U9do3HmdJG5vwXvIxAaCPMWCOMBj8Ul9w2UrdWz3dQ4ro
y+wr1CI9Z3NjO7uIlmJ6/LKmwbOdc4Loh5sCz74BnEP2f4uuuKFDFkBRstQUthRmmzizJeV4zGY8
ZuQVFoNPqyh/1FHrUEwjYI69Y3wDOFVt1l/G6NxmJ7wt3SiiPiz4TOYjx/sOzlCy4g3gRO1OhVFh
GvsDmYaH28MDHxLPZT37RNiuplkD0/W80WGgG5PLup4noY6QhxxFTb5CcX19xw4aeBCwm+MGByZh
RBDjiCsKlk8mPv0thY9PRlh4ATp4/dAT4HDATiEbxhrjfoJMTycPVpUvfjFk4M4QxlvHMRmEpdHS
pAxCICu4tx5uw6cF93VLZfvjlra/YHfiIQUWCjQYY9dQo2Kew4rzAg/HJbNJgd0ic5Hq/9jQdKen
l0WqSmMpMY4yqoP4Lwsmc+4dn4J4Pk3e8TqrmCw0Xstd24POZUuL8i1SvD3OXSWeEvUt0S1YDXPs
B4Nik1CaZX0Bt4lSya8FCxoeMxkAiO0zjDti0YOl5bc3SkWVbEJ7gjNeuBsIoqW8gSp2kze121d2
3a9HfyPJYYGCPoJY1KYD2zdUxLMP+xIDtTouG+mOUm+Erta5puYZ4ib8g1MoIWzTiRoaTqUp7ud6
T2k2oiqP3Zh3ZRmFQ+YsVc1rFmUAwXTrnm2Ru+9bY2rsW8qKaFCBlPDCQOKmDeWC2qG8PYjHAQDN
rhz+JCdBmhBgZ++gbfp6ILQsACStUZPgVKv/z/ZvfLF22CdQIHYObKUVu3KusK3FHnkTyOreaRHb
5u0SzwOkRnob7QPHYo3aCO/8CKl+qJO7mmNVwyWLOz0atwfeh2OL1EPX3h2sOGQV6tP9mF7wkNva
7HfqNyEYS66DNqTHshngi+/HrhklogLRBDZ6I8KsEor/tudm5vkQ24zt4+Imc9PgnqJn63SHp5lc
JsKcrWaO1rGLAit4VvB94DKdSqjYHXFuWcHSC1OeVM1Ks6zQybos165ra05VbbPQygohpytgHsvo
FJIW9ZnKKJ3Cgt/3BbSbigkRSy5SfC4HXOQMi4reViITtTYWZz9tFfJ06UcNdt2eVFaqKAbE1eNG
PJ2jPmn86Kw38RcUHX1VUUppWa9+126xHlJ7YU7om8OTF7ap5yJhdfTGRz9KzF8vPpXK15kDoYA1
PRg7zZ7zDIM2QIKI7ROX6DN5ykZOQrB7GngUCqcWSZINOdVUbgMhf6QKrMB+D0TJlW3te5FaZI0g
TYPTIM+X3UaPIO5NbXyBkn+rs3jGGXpGKh+fSzZG+r7BDoehcrw/FrvfD5xYtaeWLs3DL5k9O/vN
m85vhfD44nibWLWXSRarHi8n3Wp4/1TyBbsrPrb17qO2hnbCy41AHNrDHMW7erQqoc6AwMaflKhv
PqCUgtYTIDQZgQTkn65+pMnefGRFWuuedv1tjaswzieoW4BKshJCmGp5gNKI0y6uZUwrSCvalEQ8
azNoRfQCU7wow+/h20Mi4w30aX+Gu8r/SlTvDWgsM1cGx5uBp3qbzqiRPBMlP3qN2+NLpGuY/cZS
NJ5HCRkmdLut8Niw8Z3Q4gZ0/oSu+FNKlACAU6lCZezbpfym7o0r4VUoGsn1SCTNuUoDVCezUtaj
6P4IQb6GNqbCPFCs9oqux5wAdIPKykLDwr6TIDLsaLQUk1J3qRW5uTLJSgxvP44K6c/O2YoIQFzU
b/ParaMYh4AfAggA+6q9KTqk0lXlIW23BDCjNYelaMUWOvmm6Yjx4yn1gBRNadxUkV8uRP2qcxNs
bzxRc4ms9oS7QSdwHpRc6o2CC98GUxM48Oricbq2gF1en/ro/mDc+XsUzDhVsrE2Z5myYEG5fxeL
XYpiNFIKps4ecvLwCX/13lyVzZs6DFAegDpr8B35mTHCtzizGkuMgq3KRwFTMJGLT72lNv+tezjW
9mqsiBHcaihQoMeYFfFOJorsshZYukee+lNLEuIqTkCpX5kNXNWXzo4SXnrGEGTf/FzxJa1esoTj
UGua+bgdg5/7zCPXSxbASu2ppMUCxu2bCwz5cBNlgWAQUBQI7FnLevWt3NdSz9+9lXU2yKMqpSgJ
52P4QXX2Fnx55rV8Ijoa3bFKxhK6W7d7FFjyvE80Z6UutlkK2aMnySzdGy+6uO9K4BHxtf4Vmspg
1Fj9qUlf0Yh8bKD5jhMKiAZIg8icg2fJfqygHlrlFLoZM/zb1ebuZgETxgYvl5Bx/hb5plgDziry
VDGKmCmArYmCq45UPjvokGKFEypaSxlZX95wrsg9NmtSESX1t3fm5Z8osqfyY7swvwXXOu9IVhWa
HXMuHq8PQxl0CuvEkHgT4xpC/ZQhfFnWRaY7iEZaWTKWGBhCusz08VKL6B+3nLPLgqQCrHZdwEnU
SZxmCWj4eOYpI7KEzA5B8+p4xSmSo5ofL0i2CwbiD9LyFDMX8yl34ni96MPNpQ57kLkG8aDM9p7E
nF9ApLdZrQwZgzgk1oo0O9TePOzsN4ZxZuN4VdrScy2lpl0E6yZ3Yr/Hz8SOHTqPsdh+CgEQG6hw
LHKQg3umJuspq9NS57cX2HCKo7sAswjzMibnqACPb8mb+KfScPLc9npMhm3a/DCcjPuRYAVFi9Iw
er0UezPIuO1an31nwXEmSHMBu/IdkbdugxcXS/+Htpuzz5vn/BGG2EV5uAFelLTlIo7afvU0T0gc
7teikYAtKeGkXuyFfvS4Op8tJ7Tmjz4pBWxwdzLVD8AzbYG8+cPS0qqpmbIBF7hgBOhpDlybBjtK
Tkedi5Y4ymydwYIHcqzEI/JxCIEk4a8SYYj4pAn80pnuX6gXo6S9qsyMhnWQB8S9kxxC5ByjYNa1
ZzoHBS834v1T6rwsQZ3GHymRrCPDL/w6rlfhzz91ndBdnNwX2SeLwhUuniXfX25aKnHUqE9afDnU
hdTTWLYC7ISC1i7gMT9s7WLyqE/83haUpB1EjIRwd8PycPGGBAw2QwVJHTN8mnVSu+cfR2homh3C
5XiO3DbeOaFXsZf/9bfuKGj9Lb0GKXVT8rry2JGRZoAi5hzjp25NIoFgYWKdxKVP4LOwmbfRytro
An190+qJJ8+ZbAL0v5AE+x/c5pzw2cqZT5ubfpSYL64n7QCtPoqsuXhqgrnQwuVHh1Uw5SdCifw+
ma0P3ZhbWiqHfe7LSKiDx/F7UDlj+cuKgdzj/eDSaaU9Xz1ChKI8GIVAU5UtGYfCWcIxhTLyg7d2
fEKjkMzOqLKLNRxqH3xSpxezKe0+H17dPeQGvS1BUz6NnSe/RUrpkXWtTuDP0TPwcuNqLN12CDDL
D5vjJ583Q/gFKphO6n1a/Z2EmVVi8Vc4MXE7W3TNn4blzO1uPJiL8IKMx6brEQ0ECK2u5yCZr9Jj
uA4yQduoskzNma9C7xVvkOz0f4h4a+8J/chY2khYPP1eLHmGX/t+kr0runPGJL9eHFqZnJYUe6G3
Pllqc0uC3525KMgif2ujvvzWRgc7ahx5Yq7z1lbj4ZNPptaNZgZCkSZbZoEasg2bQp2Z39MyCzNt
nC9vkkxJaneSpL7DnBR9lYX00IAmwF97aeAW/D7O+wERXgL3v0UZvoXsvpJIzHsvF/jaGoPcnrgy
3YtP7gD3c7Vv2d52aGq/zpEpKydy6uJ950cIleZ5uJCLRLLoJKoJ6fMunEm0kjW2ZwSMhnf+HeZc
jLHocpytm49c/ep4j0xVQlgwwaKoVOIkN9ot8/YFB3VYBj80WknDu5lIPheGfXW0vdRZdGnGqTzc
8R3Res13XaNnZZhZ7mrGgdUASqP1wE86midFqS8qCBcDL0QukwVP8T8sJ8NNu31SlPyEanD8Osul
p8Xo92NPN7onQCF3DeYPYIohsB9IAvVvuQA7TDvjWVi1BxHe9C34gWSMTikf/LR5XA7vYCwdWzpJ
MT8aKPfFXn/v4YXdr2kwP3ctZry/Bmgx0q7rW3Ocxq3v8AYiuSWfAAT8GxkNDgKPck/EdcTAezEx
awe7nTjuRFH5I1ZShjiOwpqfCs7D5fFf9gKMWmHE4BBqC60Y9aFaxWjdtMmGPeK5vl2AhHXoW5Bz
Y9jrgs7EH5c+Ty/NhAgpOuh9Fwje5ke/hle8qMTLYJ4bsGKmxcyBjJ8iuUPMExhtTphxFSinNETL
du7b5JGDr8ZuIVrHWbOfr3gtJXKm0Dg0HL6vrVxpKpzedoWTywbQNDfTE4yDu/tul4zq8AVrVMG3
DfFoUDLiJpb8731eY8QjnmwhbdB4VmeuFZ5MlD0YZmpC8AtNQo+thTnNO12V/o7EVtQf0keirvZM
EsZK/S7sDjp2Z82W/tML7aA/lsMg9/kemSx/uuE85DCA3jW39nHDqvkHkvept467xmajp11CN9mY
1/y3QeAjPobEWvXCxcC7FFs6nSe9h0BxFcHA5C5CPH8k4UrrRAT/BXV/5tUrFazYVZrpAeva9d3s
UOkRgSDT/31D7W97okYKRqaGHYGRuQZtHtGSofHGZuli70bC7mOHfdPvJTpRUZqtfgGMmQVIA8di
cs6x3djhwqD4w+WoussXmtPONfVjL6NWSvq4Xm5zWXk0wcQDJdKf+HMBHXqGsTArp3aFHbK+qqnD
l/e3OtWKGqnCF5unoUgxjEb08b3RfFoiEBBiO7VI5lvNsmIHByv/B7B/g5wzYplz+wvc7E2mDIZM
Y1iaE6nHwiJ+CROkiZ/R33TPpDe18hhJiEuxy8EJvoc91h+iKV0a+5Q5oQG+2YYaF4UfbRSjwzUQ
gPNuO8B3HmLNXw9whFt5OtVxcu3xC3pMZeHcVJi03ObsnZzgO1NnOtMlB6oYu0KpEJhMCkegTq2h
jlRBhBNwnXWK5EUuNjraeMaeGa+tOX7OKNSta4YvXpoSbr78ANJJgvVTHtqFm5aZayMME0TUvOMP
ps7EtpERa8Pn5xmGO72soIH/YSrESLM8Cem2u5W8AArYEf4DvnLSUwafgBKJ65yAOhEp1kFncuyj
RWKFJKuimGYmg/4kkgQ3eHINAjqsa5wmddxfrSG7Wevw7jZd/+rw1mw6ZqB6yQH3FArHc509ENaV
SruwL+rglu/HhOOWbQzimJ66RNtdWxnIG/jRO6Ff10yETfqjwxOaAErCnA3GrVQkMD6FTNYEKP6Q
kxyKhKnrxZXLoJWAysXjwUF9/+LpkzZvfeGAJvL71mNQpxUi1JVZdHYCkfRhFGkLYd7FZyGleLIo
N1nU3a1/5V7JYaQSWyw3VBQD9iJbkkoZj/O/ibqfAkVLHODPZ3cjezRkB0u1i60of47W32qLm2AD
Wxwiux3Kz7IPR5kPU1y9DL2Nzne97AM21GOIw1fwGFK1BYOCMGkBKmwDwkfVPQCROxsuHKBZYTPO
ZbVxqFpqTajO1c/wANrt+KqBWdMzyQWyJPvKrEEPP3N6bhLk3zeFBXKQ3Ofdtx4e4pVslXv8RPfH
wZeGPCOwvuwaDRi+OYB4FxZoDQFuPuRmJcvdfbA/j+z1A8XyLAeDyj0pJsV8Xk8zEUD1K4Vxwav0
J0IJDPuoCJRTRZB+btrkd2QI6ctpHAck8QJRuaueQ6qgjcbaA5s+O5HcNjvmLSZXOJFSIL3LyXI9
wh03kHVe8PXt1dkZAjDb55T+2iHTXDjk28acflDTWhQk771MLeQlVoSWEZ5idlEKqQC57YwT8UJg
pJ5wkqzCqcXsBcjN4VYFOoAzjiRtNTPEgRr4qcKHn379+UygVwwRj4ItcioNfcYAL/AY3lMQdAgL
dr0SzO6gwTa0zvAnKeDmjcc2jurkrV0LkY5WJUbM42tTIixgAbW485ZYxgMYJ9fPmPp04kWpkoKi
7V1iqh/2X1cz9+FK2aqbLpCYPIAuFWBxKhnO273Zi8L5Z6dacH0la7yZ2nqXVVG3VcuDipeab82P
DHHVmYZ+hNOatjt8z9URxoId7AleZi8d4y1yZlIlWlrTURpVmkJx/o1WdUE1ohdCc+toQzreMXf0
9Iwt9C09H/pHT7nx5nK/9hEA/iSfF+AR+P+xGUnYzBO55Psi+tm+nrhbWk4Bm0VnU92RG9asRnSh
mAjG6FEFr1U9N0tyTI8IDUw389A5Drwvng31ZVD/9Vdm2WAUOUhUtPwarRNKa0cg1p2E6pkmtUQ/
JCXscq0lP65ziVmWApdaAviX0NT9GfPjxPOnZThPP5XriMQ+qKmzkwcRLk/kooE97unmeqQc4Ntl
3IY5zMnexJtlddLuBO1SS90ZF1KnAyBGfqXHWSo5SXbNzf3FSqgfeuZhbl02RRQazBpRsXYjTS7x
Lu8xrXE8Za75e2Lq+k2MEyzUamV5JhISeVvSnHBd4DM+aSrI7I3BsftUf2rsJNG9CIeWpAuKeQXG
mB6DOUsl8kbp20ja4x4mOrPDcM/ErSUc539DRKmeE/Xy+eNM2eN/I07Un9pMgg6b2RRh1Dy86A5p
7p+7uk2+2X8CPq2RXB1x1NLwqSYgIJqdO72xrpbtd7l19hytUNOd+g/+7P0U+fDTwPhXyyf2kIVy
HrQTybTTFGB3NM5vZPilMAYh/shmUoUCBd5Nu5ot0bfbD7kfXjTcbgxDNVMyWj3eh9/HWOhDo1az
qSyribr/YY2pF5ltNia9u6Bvp0oKhIFCzU3ZAeVq/iG+QxWY+Iz9p7ysvue8eJ5szJTrXMaFzMjb
2vGUtHiTNo1UCKCaqxv534gFtH25IZGG3ww9VE6y646O5G/gXf/oFhZKH+mwwfJ10qmiDi6vPDR0
V8c+ArlbHubZR0C+zfUP2Y+1KJUfKb5yraonVT5pMyA2B11sL4StYOSGZBxCf9X6D7/TyW+RhXKT
V7Ws6VdU6K+7vq8p/9JWJwFQg054h66i1VGBlWa8MrUosU0KK4tlnpk40/c8vqcyL5uQj6vkoLkW
zvpeNRyW2eqVsASDcyHUami4pZEN8aFwy5J1ELXKER0X8WD8isg+cx3IjabgoS3YioXMxwm33eml
xs2c5Q7QcTNQ3oPq7xK46NVnz+DKe8lb2wiNw2iPB5v78b60+fQKCP2p81dqzQXR3o2s9b3QckSd
AHTXsJ12Wnrh5JVo2bZzQZdheBmwQaIdrAYkEXWyiMMGipxHwhN60Y9slyTqKrgUqzCGXmqLupr1
gl1MLZKJqwcATqso89D1FrZER7n1Powh+QVrXL12MTjfeUD2MJhQXCsbmMtg5MunA8yYaC1Q4VBz
DcN22onL6GUtmuv0ckhMWjjLazgreB51QK1ykweSn0B5b8hVcFnuJkukxtAGDMm5fgF8DFg6PCjx
f9hRGCy1nySiy6xmEksh5fJRli99vGWo4GM26SY4S46hjMwx0u0Qa2mUX/hpqltP8m777kmOP7kV
80hZSa5GSV3q6YP+CR5vPjKSBRWbDU7ul2XftZTZGIo7DtsbHCufpRWbkZbpfrEglOucF0O8Yo5q
j/cQkI2ThGH64sXu4N6QC/7T7oEaCnu1/vwzU7uW/nWckAn41s+M9QVeBYzsvBpeU+U2dh/Odm/S
vKQHKolYt7D5aTFNRKMpeY/CsAefPjLuHECEItN8rzERjQVUcMxkCXKFcMopwRdcXdcdKTj5F6Kj
qRfdOMiEKfjNgEcXGjJ5VgHrDEb4LJWMu2e9oIAXLrbj2UrADkUdJAosDZcX2FL2zQRm8/0aAMCM
rRQy+tIxz4WQ5LK+CL43Z4Cymu92Vn2ZqDxE7Ss0yF0e+wxK6GQippeUU/hs10zspmO69XdTPie4
bQXM3CTRprUFJMl7u3N+BpNZLS7DurgbMIWg5YnQoaRfAzp6QsfI0p3kFxz4OjDDQ0pQcGtMUB56
Oy7AyLl2FeSxkvoo+3nqf3KCoTZweWlNmBYo+r/VdtqBIr4pl2TOk7G8mClc57bMKL1T5++l36n/
JAIPM1mkLI2mRu/eLlyOi3YSJ7afPHrR/2tzVKay5i3f+sYlacxIn1slh90LBg/LmxPDsHu/YDk8
jh6o8fj877O5bo6BmCqChUYhNIt0um1zyzXMx0Ft1pIqQlV51tmtzaJC7/hwenhS5K+M6TINE7d5
vf8TwMIr/cwJQO5+I9B9rm7GwuqdSRb2W6xMljjXJvzDcFq1Hq1yaRIGHbAicnXIVUGZiFlOkrEn
fDEcQp7+/oUl0ojYUDaVabHyWEHJgrzbSDhEg93jb6RFii/nqWJy+qvuBt01c8/O+8987uVXZjjD
NpRuV1ovz5mP49/jQ1L4K2Tur4m/an2l2uecNIbmi+i6juZBbYaCedL9hLuMC4EyhTp8V+OwmMmY
QH4GjqUPOcaDT44f05DE++EhqkYgZo6XfOETxENVcB89bZ535Ym6Zrjg9LAtbPhtqlUkRZOJEwMO
wQBFovSQ1/hMqOe8MVT2DAADvWeY5igVSUXxYRjuYBH04UuQ6kVinXczr6SB7dchgLMJQ6rhQ2+g
aAllECikQ/i7NP5rl4DD6QSb3PN5duidzDl6Xj10gjX9WDk2yGSqIVx9wUTp8fQvuKY+7XaA3IR7
j9YBS9k5QMwFyBDbgrMDLfLWZUdlIHGsT8OGZ5sSIKuAa9wAG8XZefoodEkFlvVBOiekWTh6yHZi
nMGevQ7DWtdTJHwNlSxnIHQhEUNLo2kaon1BpDu4IhBd4RsLs5YyvGm0EZLDuKcQB0QyRHrYBQ+S
p8shNaW9mEvEiIn6yFZ569CmlqlmUzd1u5dl60VpGVpvh645cxzX7YDN9onGcpStZEQSd1TxINvH
/jbQuU3IYwzw0ZBw1WSZ+IkctXOIsz9M/K7xpzPskrPt8Aah5phV/11CfBzJYQ0/4JNF+UH9C9N9
c8671kLDJIdnIXu6zqxdvoNTdJkxtTuASpIBhePGgSTEELuQVbiDbi7s78ntRTgxLTiybFOv+p6a
zY2K/2Anzrr5RaKOr+kqRKqoj2//FWI8E4uvrsVzGEOm/PMJnJQ0WChTGP64hWuvn6l8pSLjUIHT
ZuzLb/5tP111nrVJOPxdx8AO7mnmUu9IYfk/2xboiXfNwadhlYcBbos+Ld4Pi7dlZaHHuVSsTpLE
16Fj3r/g5d9jLUI6E+uYq/bDMbnXp5O1CZRkaMdOvRrOffeLiR5PLU4C7oXPMAIVB8gmcuNFkET0
wmtAgUuWnIam2fIEb48/bpdPk/snCwMy8MhaMB9pfcywVH9cv9ieY1fc55PrOvUBaJwVafGGFPCX
qqMDR70z5ELO8SIkhQA68fy+IqOjVCgXpMvPgUP+StwKAKlBcbkQt3gPmt8NL7KNiCGiEGV8UC/V
TenU6NfEEY1eQ25Hn8derCkOeF895+8FvSX71oLr4Z7sfdYqmfEXI3ly4Dj0MdZQ0Asv7j0TSSPC
jiTHVAozh4JNXz7PZ6OTOwM+CQh8xCO6PLT9R30qKvSw1b/If5sPq2wq4XKYcIeJ/MMuyvtXaMt4
xslTFxL7l1IIOlq627gFd+5+X7CbT+VF1XvCeF2ZuKrGSgxyKqZm/tyUltLkjW4v1wyrABhRAxY/
guGgL7DhabTmO7+L6Mbyl69zbqPQJOrKB6IFUPREcHaoQbA7hpzdmjxVto+vzLaS+VfkYzPWcq2i
Nk64dVIwbbZtHAQQPHn5n/hUX+JmOzQSyBnm6T7SKaZxgXxl2nykDZn4s28B8F41zqxFRNEgFIj+
/dzyXAY+72uw25ZiwmZjKhnXj7YZ0JEoTB4H2jYcGxS7heJtxUXHj8AAFoSJsrr6lWCgmsiITDeS
ZZ5pEeRPLDxj98rmbqs4t8jDwAIMVaYajWLd78iUW7CWY79VTCEyz0je3pOAwRjEMl/8Cgr8I5FT
DnSQzDXL4f2ZvhZFG4IvY8eNBvKvxDMFeXtwGVCSGY55VTPpx86aOupKLMcMc/Cn8dV/MtC4689D
lFtS5RRYCVBtkgEmevLEQvrd1fvTzRxCAOz7U7ikgllnoMKoqP8j5CujF4Z8e508+qsUnG9Ij4Dz
tra0VmTQR6FuU2ktRvziNQfNcOZpnH4+zGZ1OhwqH7yMsO8it6PcONAT21PVob9EvMQk6Vy69Ll7
gRq0ZXcv9j1jTWfUtoKsQferyYrJ1au0pvEEyjksMaI+Kx7oCSx/MhX0GGwEaEV2cc2n8/m7YEcn
C12Ecw5FVvdiQ9roniLMDTP71mIkADLrd+eOlI97ERbG+XCcI13PqdRt/6f24XN0iB6vXStL5+MF
PIs2f6bCtGSmRJSUMdVq+qAyWA0CgNnjV2+gkAIh4WIuFETFM9stJPeId9QO26f+4Z1yM36/b0qL
TgRVS9uQHjFJwQSPmJnM/xHqMw7tuUOb2bL2aFo+N4a/g7omA/AShkfraw4xN2lP9xRt2SvN/4Df
NXrs+zEUQzz7UM4cz4mJ/PhK7ndu66K/qNvYNiBn7W+h1/xRlc2pc/z4tGzke9IYDB+UkIEJruyB
IwNewnpVjqf4DAIegtaM0RXcwzshNTQsMVOMWwSvMoCYwYhyXLr2YQP0twhD3eedaF86MLMstdFy
ZUJkGtyQ31vhmmaT4tvYdsLlNPThCzkC0EsyKjmFbM3DFCWz+8gSj6v8btJd/f6mJbpfmVz3Gqf9
JIpYm8KsblliLa/wHL2MD8VXTVw5hGVmgx7bVX65WoYx2rpMIRbYItf6t+tfh3kH1sAn+UN0RTOd
NNx5Xmnbx55XPqWjX3xoT7v7meQ/Dn7iZ9hMLpJBm6OQiCfYPhQkxL6eY1F8NGbgdU3wtYy98tMk
CdQMy9SANP43z+xCSjrpHEeUrgitJslpWZtJLgS7IHf0Yh7F/oDk2TuAPbQPnyEzgSN3XHjuk2pp
SOJEQgjVKDeXcW9R6uni4rs2p+MbjoX3blWJgnDZuvV7wGXtZXPDwJn5rj8XWG/gmY61D4m8gEfr
sAPDQritowDMj5yC09qeGwXaleOLtHnVqZeFhqxgf2Tj8kmAArUA7F809CfcAhtgXb+S26/Qix1+
D2zT+IBZ8ul3G/E4KcdBsrGWTxt5VTj9ym+Wb+F1RzcMN95N+QZ/jzHZp7b50pN5qPS9Efw8P/+O
CEJXLeuopLR8zs27YphZOygT/+SKw15EwgQ4jUH5b6cLqKIfOh7Wuu57oJisG0MKK3oJkzX6V8pU
2wCvajhdfBRjpIGR0AziytN2V11LdOqT3+juvXz89sIuKOYFO5gV23LvXcn9uEndaZ8gXaBpXJXh
pBZSHcDwRkyspfHdA0cLci4j+5/0oNc2OoOAKs/R3uWZepiOHaWDD8aUGrf1+O9ooEoEk57pnczZ
+3Mcvg1FlMpNk+VAwO7brXDxRfrE0RH0iKWJO3zG0nvBaMDX+n20lGKN/L9UtclILWhrUQke0n8S
+hRY5X3FqQA6qPmCx6ESuh1I6mg+5n7w6j61nmMdi5u47uCEmUOif6uV8mLS09fAfUvokz2fjGU8
StoNaJOliKC9gicph+N+Ed7uG08sRVrfBkPy/oByvbpI68nqZZuCR3xmjX1sjQKvdQe+eq3I00VB
P4u1g2CbdmXMdOxoGAR7I/keZnEuXaE5Ye54Mj1+I5aNBs7C+MoKvO+szVCwqtdU4h/ImOn5UNu1
wMCP/qC8zLuy7rgGsFcOXmhroLvbknrs72spLsAEO6mRvhNB6YFbhNaCeuky7MkJsrCQ2nLgOsRm
XYVctUh21HhMolrs3jaGEN/uEKVU1QUCNadJCf//bR8rSo/QQPHjZm7rAkEonYy85TCJyaFfc5wc
eXR6xjCc7wwnLXpD42MNuzBZLYQv1dliex07WE8PX8sHP2+Zy6x8xEnV61jFOkNiI7Phaeiezive
a2bMGIPP0S6BH1G272I59M+RnGdPGykWQEEsOyscM7chVY3iJwyu5BmAY413JysDS+w6CmDk+x88
+hcGOUKGxWgTS7Y3gTzO7Xe5MfqNmnMd4jEtvD19L+atiIHg3wiY+eb3H09mVpln3TVMsZlib68f
rarNjOhbU0HFVyO4VhWtb5cdhllqPmmwCvJQQybT7mrqhzuwVk+q9xenD+0BuKCxdTU6KPQIk2Lx
EPTqHHXmO4sS752bLGGB/ydlWL3ZX5gXfS84aXUQb8YhM3OO6v+RylgpYkt0ursL/x4sjmB7nqIZ
QU78xXcaUgE2XzQ2eUEno3B7pzT1esQ5r44DEbbcVz7BH3fLRlt9Fgz2+sOp3tz88/CYo73yUoM7
eA5koR6O4JQGpgUD0RvSlg/UDu6bnBCfdsPvW63vhzAVZb7Mn5pQoczCEvUg8njOBLG58jqowVyu
iTEgrLVLkIjnr00eUOaEZxFHzL564dra2Bmctvikfn7wi0mTRHoZVJk/7DBe/omGFJ+KOwAYYCCS
oy90h4p5mSDIvSlNC6fEZtyyT7sln2VjYuHJB88b/t5O2n14wukjCL3mAmVk4dasy+G944z9qVCI
46Rs3meQln5rfV2/R/SnrDqOd4DJkSWmsxqzMCQKplBoEwEHrnhhF4CM/QESsgLcyOOFoisDQiR2
3+pcaRcBOPisZlLR0sOyMI6P2HdYtmQCEBme9Z4EOTPRsVVgA1QxM4NsoqOBYWUJMiEXSz1ZJRdB
ZB5QEFFCSmrx0J4q8/qkA1EbSnPCKeOYoCFc9Z+u7noFASk/xHxhdeoRCQKyyDkAnRJS+1DbEm+P
mogGdm6Ehs3bUzlRyI9rMDXVHGNAzzULEQlAtKd9HEzDffWnv+VoB13pf75yVrHF+3JJA2zYcrZ4
vR+DwHm76Ks4gZdBzAzVIFUfXPZaIPvJAB5QTtBBe5zkW2AVwgft3arwQcT4j44CayBPeZvl66UT
N0niPhFwVUEgD//H9SXuXQh4N6F0Qn67KaUizQ+cg3B9VH+SDWQOofab5/uQVJNzDq71yjcD+/iu
HCt8jy+z6f7/0zshIPbs9AVwG8v9pRRJx94x1DhGpzVGKS/ltnVKK9cLDgZa1aUZw+oSxjgIzHx6
Am1Z6YlDDmyxcM229w+2rnRLHfYOEJXrQUlTakezhgvDs9FD42rXcemlP9JT50PZBMnkhGsHTBqO
apLfZEpZ4ofiIWMQlJoRueW3VKb4IWZBV3SdTnhZ0ZdGPJMrHV/4dOsOD6PrRmzX+odCrwiUGI9t
cQRp4dBewY9PAD00fg/B6okm1UqDCgzU6jS4fkCYKo6LEvENxjBUe6QVuXAA5SYXBgbLFzFDQjXM
fFlTP8Ag0oXYpNaSEP325QkoQQOyP+a83yRUVSBz4MLlTz2ti49z0NW9ttR8imYyN1as+/dBcsl8
Z2uhsHumf8WomQx9tEeaZcKP5DZ27nfO98XztMauxXPBMEIr2DmxkfEk9w/JiEtSKSjVwhZ7tqze
CuDFqu4MrJPF7MnFQwMZYKGZkuleQaYRiMiyErgWZkI8e0sYkdyRC9nJ7lcfZlTsk1dJuPJdUMFs
c2HItTAB6shNLMFJD6DYjijdZc3V8PcFc3+5R8yL6ydgRmpszPD+vwYg6A+4CurSWmpwK8uVtmAz
60DDQFPg1Z81148zLq9nnrfht51Nnxxh4a9Hew77zf1kXvMRnA3weumx5ZWK5anBzUm06oqsUC27
ceVL2niZvOe64SuloReoyX4kP5dtkLNKAJmojceHe41/RAUeX6qeTORGQbRWo8INjGs3VKl3YRWi
T++cR8UBIIcjSIg0Gv+vOGBBJ4nqkZLEOqQXmUzypMT0QgSK6Ui3AsUeXB8lSWgQ+i2WX0m5hQPR
WdBDNrtvDB2vPlj55W0JkBZu+TwcfymZa0j38Nivy/HjraYZucV3NKyUTPeR/fYMzIMMI8GyQ+iF
N9anILg+o4qQdItUmL7kKY17YMgUymnjXsQoxEEqcOHUtnb2OlipIM/KkquxvyX0wmMMPHoMQYnZ
TZgB9US4o5sB9rdyNbe3BjMqUpqdiEY123TEq3uACfTJo4t7SZK+BzjpKMyPdBWAdgR0EepsWpFh
pfBbLdMgQO7yiHMz4CN93FzqI5qQekbptXs+gvIZOrpbWIftVnLEYoZa82EA6lffZpatdlurHodA
M5+I/lepwpAKPLBn+9xSlYF40xUxgfe7mrqN5UalA1IUKUvBFfh/WQrnQwJl9d2f2zhN3x8LB+AZ
aF+ifeGYM2PSzxoY1PUmXByvIGRI1L3cDe2snz0V/oDRZw7Y8YUYUmqERLbjh2eFx61B/jt0EuwA
i4f9mHGkLJZHVMH9Grj2jAA5RUu/n0C8TitG+iTj1bubXlxFGmprac2V/x0hdtBfti/mAs+CHos1
HD2JTWaRL9FR+2vqClpAiVJqS2pCCiqjIGLRzCSVUDMZ2li58iosTBpW5hrCH3+akDq85/7RNYRU
9syHP0h623ZKLVVT/M/TkKb4Q9JQCJ/zG/whTFDJTjK3OL+uec4IvNU8BeTYpifCu2Hn8al+wtRg
HNkGfaelG3zGsGtNAWKG+Fx3AFlT+S7JFcE2xXiDnVgiiwrFV/2aBAk8K+GEVOn+3tHO3RgAJy7u
QFYeb7qDYXeJnzMyc4p6GY5ft2pf2/6nEpwlgxZqAt9yknLksEaGphTQHTQKDTXMInXxAb6CPHZm
0++vNrqcCI3UQNutxIocsmkE5Tyew0s5mxTox60IkZgMQUwbkmmEinfi+Kqv/2VNtFxOePnt9X0T
CJXBWkEmeyAqb6Vo+z90MD2mS8eHl2yv3KbdvtM+leJRfVr2yJGKl+u+tR2a0o5yJJpv+fCg0lZs
qjVXaNVQ7dYpx/Kqjt1Zh7a8zqNIaBex8A9xu64OZoFX3boY68H5FurYx7SeAX6+1ecWlMVlhq9A
R7CPI9Zs3Paqm8VWj+ikvPBHCh5qZYXamE0OuJfNt3UE6Tepn2OKyQ0qO0Kl3Jz5V1nAtBmZvfSa
HNW2ICoB8NE3LeN/IeACGpGLcKT7ehxvn5ZXTGUxaYHacZOPbgeJ81bzNn7rxPKT50jAhFwV5LRC
3yz8i6SThxB7MasRbtCraB6QNaXVf7aZInlLjDG1VXOkQFbuQ49KbIrEzERrLEZ3Jhuwpxlf+aU5
0DawSl+7yK2k8zH97SrsodFNtZd6LhaTLm8fgFpl71bAajOvl6ogIK45+BhML/ZgyeM/HvCzO9KZ
qm3csGc3RfdHTnKDhIsUvaPqY01MRYdjSRnjiVfxuhpz3bvqxYJCygTtix/ZD1AEcH6C5KyJHpYe
X7epN8i8FxHLGiqHO24/XUW4TvnNJNemVC2reMSXYeVfGuj22v7T0NcfQ4kiNWPsgl4p53ySp2ib
0oRqtlqWAwEtiJF7kgud5TOHVRrXiTIr+krflE1KnqVwD/VD838syKwQP4CGM/hyYlHO3GRY8ta5
oyxZ9BOHc/fy6u4wNGjG8mjDGnqn8pQ0oPyYliW8vbIkCMinuKgjsu7GjnkYHRUjvJBnCpoICXBM
XgyukJgWtd5b7jIb9q2SHcHekXQVNZo+wWSKEVRA9vYeidwaznlfMKqmKYj22QIYAqlbAHF7olnq
Za5sjtRcrkJWclj7qIKZS1pkLoKjvB28bN7QEzH4Omv47edR85/41HGvVyscPA9mewk4dda+aVcX
LYQAhBsAiv35QgvCyhdDI34rYq364Z5uGoYcFwBmBOkbqMjSEaNj2an9vShnzYU8S2Rf2aGbBgex
QOVx5H4vTaGZktfd6NR3vcwfkce0KWB+D0MWSAfwHgLlolafCur/jnb0LArKeYzfutMpHNDKaCm4
tLU0Nf75ZjkPYImazr4UzGuhnPdaQoDFU52diIjzCC3h2WZRIHzDfdkCIjfyqowFHRC1CY01Qtoj
CpzQaeSe4+k+Gn4YA8F0zMkUeU6i8uieh5ats45PJpmI5ubKDgzeWoWg6PQY/0AjfvDa9HQQ8wHZ
Z1BkT5mHAx0dKjhrHRgpSGiZt2ELHN/f6kLlkVmfL9mryl2L0xkt6d7tXgfS8o23KwT5HO7m1QXD
NojJiJOHSCXXS1euEhn/i5LqF376Nqcjy9XLROE6nchfctQ1cyNKkcGGMB/PSNVtajyT8HZC9zNR
RlKcmcMkLpyh7xL57d3di5sQnCRyC/INpgZxM6j/B1yFKzV4PCX/ZUAQWJ/Iuu6qRE3uEIg39C4k
KSlpIhm1++gO/i1jPqaU/Dybtvkpj8WUv6xBP1MZFI/aRUxiKmYRHS5/QxCG956XK/WNYLLiZEwi
vhOxKt6u+bePnfq4bs6XEnFjmh2P2Q+gK2a9qci70GelhA82sZDRBXXlfg91Jb7cF5I65bTsO+QJ
XMvB3Rsxpn0en5jLl2jDrIePK9j+izYE4cSSvdIgSEsXG0GJxSEm2rvIgp+1otBL4aHR4He0GHsy
CkG3eJ74cMPwj9KZ6323lJy7A5A9NwvZzUk8n+DBeg1rn60d5ouam98+eNbyI8JtpyETaNS1cADm
1nQhodyBmjeTcHP9igFopibVMStyzInxIdiu7PsUVHlY483JMN92/Egj8f8Q7mnF34Zvsoc0gbjW
JF+sMcg5/8pWiPE2uv+nn65r8P35JUjgoPob1ffYekTNScWU4VVZm4EL15Q5iFs7I+Z1lU2tDMW7
UwNXSz+RHieHiTv37/W9OhoAjzonIU1G6yWeV/zxeUgHvI4yRwLP6tTZFUeD7VKHTJROYEDCSawb
K1i6eX5+HOUByE7ddDn2m1zgDZuA55jkdJiWMVbvPFmBB60z+YIo6IVvLU6yvatQRNCdjR2yTPt4
NJ0rvvULnP0zupzDPVfgPhjT0fm7DIh0t51fNJpG1QP4obcjMzs2+9zn4JUSRT/ugy/Uww/5fOGt
8Iud/nACXKZwuT1ppzBLZIbaz6UVWUZJACq/peB5iUXB1+0K7c1JlDBGJkF4QRpi1tKYwstiPlzQ
KuQtbXJfMXfC83yBnrvKmcrHxEiPeRNQxaclyOEPnswet32g5yjREx8ZK36RVQn+pfgiSoqsap3P
XO6hAVuqDiXkvsaMrXRTrewQXxN7cftMD1BjNrbO0SLEwtpAxSiN3OqZWSmicX1PRg1zbn+mRFfJ
1NGAln+u4gCjqR579PrP6TO6f23rye4WQNH+bOCcLWsZ/YkClRSIUYUsTDcxDS/VLdf2RnTdb/ow
/0h1NrRYS6m/5tgBo0St1qBQ3Q8jGCS0TOq+5KDvVsAUoKCPNitpm27cjINlwltDyIi+ub3BWUIC
dW0bIFAtvXXU9kEveT+mR3m8MxcPtSQqPvvlr3iwLBKyiqoJwQThPb2INnW+OIX0Zg38XcZM9q+b
xt430RySOKV0cokiI/EZLAdVZ6kkkJOfSXcvPXemOJmv6mI9/BN58y2vJFyQHi73DSthJ8dYnXGB
m1uNS1eZn1fpTw7AK7/BwEZyO1BD4xHH/TPXCiped0NvSFJdXkG+6ziqkE5XXDMgSE1wd3r0Rq7n
QE/G5hdGF3f6C4PqNVXDjP1HLfFQFKzauxb+xkuUbOHlKLfLqy7nb+IQWTbMbhEjIpBjYf/VOWM3
u1oYFeHmMLxq+Mj4v53bU3Z25qborJwY+nluXXsStIIqQIf1/Owx+IAAzY4EJA+zOvMi2vGXm+Oj
5LeYgfHjMkR9plvV5RnMXd/euNj0yuY2vjvC5c68RF9jhw516zUYO16CLO8MHaVEgyFWJStfqNHD
tdhd6D2oc/sRIo0qedAnDYHbK1qUYvFrrvfcK97RL3/fU7TPkBU04rLDKyU9Q9v4L4xe1Idd+EOS
iv4uf6lZYHBGGzTIX0lGPF9nkfIMhsEmIH8bzlVbkt/Bn0V7FLeln/AgL8zYJMMKBGSuuQqS9H5P
Onl3uNnHBhODzyBJ7Y7Fyeyi25sfeJq0KX5GqnW4poaBGDgVPbg6RuBRHr3EG6aviO03VBYM6hG5
6KaVhUzhIYO/BQswZtJRwe6nRrr2/20js+hEAI+PJRT+83KsuvDCunGPPC/xsBgZAno5Wlr7Xgko
opc6hRTQc1hiFhZ3XaKbFRZYuOh645kf0pBTChrxrPKuUc5QeHjqjRbDvR6qgei2hzIpGFrHZ68d
HblZaZdle3uM/kZ7TzwWmzsIf01qx/LQuBZ98OV7sc5rV5S7Dcv85chFVhxmFp0198uTB4lSfouS
1M/0cZxhe7AbASmneTx3GLrfaj/g3K0n8QXWjdFJUfN6Golm3jBO2NdcZd+uYdGeeCxqnSnZzVqY
gJtqyyS43R7pHLn/zN0rYBgxAtkGBnA+/yONgE4X8Fc5EWslCv3lGTsGVIAhG1qcmfmXRYlgGdFd
XnQxMTTkF1SgPXWIJxXkI2AVX9kjZtXaJYfsKlpRnjvMXgJRjD8mpewhbtmsA0QJXK3dyrWbUnO/
CA2z/9YuXON5FaMtAf4pT3U6JqTefyBMXSL1mm4apaqmoFkb0MOc62VXQl6BmoOdIjNHDRxcC7zc
alX6Gf/N67yCyE0PBVIZ78o1ZRchhhwv4xXM6NaSlv9VFpFcRipbTYLRTuUCXDbGISSDG6FlJMC4
BA8USPwFXvZCMtgMplBtMX96imRBfVUsvEx8cl3B+HBObft8xTUnjK4QKDmiJoVMFdjJFUsMCZGn
8aQYF9uLsiV+o2OtlcetyDJqXyW1nO2A4PXkR2apX9EAvt5u2wE6NmfWEOiWnXcsE0e90wHgeL3a
phcAVELbB6jpiRprof3MDeNdMTtw2IfWuMJWm0yBKGDn0VBiUyjfHjFE8ZhkFqfzYgsQvnw4f89w
3XU/tt07sEEckcjpVftVCJLmpvCfTXrroZYa6Rv66XgLmEEoziFBIj9xrRPH7wqG6bW2ArJDKQ+S
Y4i2IY5gIdQMymn9kwLOFIneXWjCwr6QZNUVYcKFRvWXdgMLQkgJGbOthKo0ogCWKsqsGfz8Wy3c
t7KIeohExw73Yxf5OOa30yu8s/YuTlzBWObJKUXW3w02FFl4nRPWaoM3odTO95uNrF8ZGYE0FSnp
SDMYs/b/45fQh9c0cV1RogGLi3k7fvJbK81tUhq+Riu8eSW6oJuY4qjzdpd9svUsbwPFFuGTNLfL
jsuJh+zen2B1f0n7NQ5f1a2cu5sJ0hlDKftVa1vb/NcyxWYGQYtSLEwd4SJdBLxPm7U8fS53zofP
T8pe58RhLpEU1N7RNFWPbKzOaUCUNH1GRhgN3Ps9E0aaVVZcbon7LbSYGYJLlFvvPBlnX8jfixHn
47IdmVBg6TCFkGGEyR76G8jJVMRwmMgfq4BCl2P4kG6sMgS5ttckp6JxCm8JVV/62AnGnbuBEzDN
IrxfrzJtTGW4XHKinIdbDSbDyP5lH6QLayk7yu1/pTGRi7mwzjA3dBoOvQjkoldqOmZPjh/VQTcQ
/kDRX5uKdu9Z3iG/tAD/aMJi2aWrGH2Wtd1rHyGAh3X2XKFUS9rUSKXJiQsCRwyBnj0ASubRFwbl
7R5sfpwYtR4Pf3FFqBENb8CCWiuqcylRs/2vbzbr19vWjXnpPmr9H8Wd9l/wmJBZYXqQJ0TjhE9Q
xNvYOhHpuohDJWaPtrWg6N5HzhT281wvcpik9mTP5bvayY21jIs7fqQVazGm0sxrOnsIEgWR+HUX
hYPhIGpCfBFhaqtMZVhMGQoNMxy0l9yZYtGeSCOCuT2mEDGerMBukozucPYARDEU8nX/bPTXYjbr
084pUMd7S+QYxARnW6UgilQ9ryAXF1Q8IbuJYiERmBmKUOf3oOu8H5ZI2lxebNzrlkyh7wGDJqUv
f7VDaHv3H6+ksG0ohIB42KaWYLxWv20PkRQezP83vk6DGQjaVhHFevWM3QJFydvKssf5ka2/p+X1
yBfxJv3V9+cpjxW85VUDzoWnjrb5X8KeMiIQNAC8tA1fvMRaOD5a+RWn921jpqMhpwiQugjGoBKG
Mb/H8vPbYtd8RQ/kiluGw93K7tDpGulI+570LexBbq3EoSppPpHbCRhKcyA4MOIVSlJK23nJTDIv
oU4RiIw79GFQoFZbTrEc63zKOfvurJo22XbW5QPpZsgZ3W/X4Kpx/Iwr6SZIMrEScHtBZ1FtKxjR
6q3T72pgmtpxrwfRKXsGz5sAA8wRIXAjk6EuKZacATft1hPw9/rFbhRtStAL/6WDBr62I/LQE4BV
TWb22C1QTI6k67y0n8GZ/m1ne+vyN6Pbq/+UpzytmFyj7c8Xz2fchxS23QEYMBr8SQnqH1yed5OJ
90HbFa39+2Q+iF/OhdlGePh+Qlab7FgmKQCOLy9LuPzhdjhE1O5BLO3W22cPAQ8jtUeDC/zqW/hH
h7pmXbDo0q1shZMWcz/BovZ1hbY9qDfNB/YbPBcqxJ6B6zCLWAtrfiqnoRiFd4NioVft0o0X/yyG
Py4vFl5SjTY5Z/dnMboVdzz137VraM1hoPrSCT1xK1gFs/XVYW2DVGD+rc72YbwKtAVhtA1k8x0P
ZAGEF/jzd9BMfzdkeNYugh2gBW29HE4kioK+4Sf50Qn4h7ZMr3vrd17h/EpTuP4509URXgViktIn
DiZETMs+J5uYgTz2XqpMOXXEIljompbq3BMIDM/Fx6Nxb4gKs0IvtILKGrT4lhE6hzbHYD3eAaR6
MpK9GINdG2xPMb24TGH9Hm59VlGIzTpLWg5pEyC67xRnZqVWDJfECieR9W+iMnZDzk7kd6EE64d/
/aTbQTsynucM728zW+gTxsKJiwoAURzthZT7RnbWlpFW/wv1Vbf0fVPB6MTBfbawafM9E9c6PPTc
pOi76HrbJFBJFtCrIkQjXj9zfWBas82BeP+UlNTmBPtgLrPfbWHkQsr97FyyxbsN8ReVSWYYoY7E
JFPGi6EUMYjuO92u8AUhlDrtR32IWVJIFBxYP25jwo6iPIVmw98uKQTK+UzfXvg2TP9kqrxCu6E0
TXpn8xSZEJN7oiiVMJqnulmF+oKzXEfJm7sS40L342WDt6CMFiRU2lUtGYaloAk/z5sfqJit2Sex
7ThEQj2jFOTvUvD57wEspMKHB0KJODpusl4PRS3AWi8sFw/xNXsVqMQ18vkLXQhkP3eVXXNWqRh3
/bKuKbLaJlI67fy/tBQVMHK36w0mceaH82zMNSxp8Jw/MFqq9ZedaOQzk7iaUPqU3NZ9EJX6P78f
VY28HM0Jugi9CPhu1vHSra3ZraLfS15VeDk+au31eoEhW+TfAeTpvIHCRx83wvbAkMJO89HQVOkl
hQxo/8VPDqLs41OCtoDr85MBmgIuTiW6sfiseszXAbFG2LINg2J9KuBX5e8UX8OwH8EetE+MNYDA
wwX4fXBZ+LXtkOmCtab5cqpaQS/R1BDJY8bFWOUtJq6pAzk0rUbbqkNaQ91tiLxxiCM8FwLvZLm8
To+4sEQcTlmShqiVua7kn5QNUUGNHg3f6AUORyXvZLep996mcA2dCg5OXsBegMYpPVTquDOkKh3M
73nEXhPZ3xs8OgdKGhnJo7PfXA22gkFxrqkDQhN3PZCbxXjAqcBV5Bu0qmqSM0abogQwjm8AnqJ1
6KJjAvHaQU7tvp1FXX5Hv2LkrAyfGMGqN5WyXQbuL2/3ExufL8mdTMeKSY603m0zmkCCI8XdU5JD
vtJlV41FE3HArHF6HhllbNsQJOSRSEnXFwuKw1dPyrb/Eio2YTxBqGCZ+rZ67fA36VmpHH3FEBw7
/anxqE0aAA/VuGG8IJpRwJd1U7NAIL4rom/NkBgw/LXOZycIaIWjaYFiTWS4MV6U0Ie8gFvYtFsc
G2JOBOZyFdlDULQu4vxytkGp8GQWTVoHvxHzpzIToRl7gGg5Q5nkglPLDbe5ei9N897W2xWEL7Pa
nSBmccURlxTmaL5wEnsXtjraqJa1v7NdYtuTTFCuXYuiQB+R3CVT9JE01zpLN4stQPFV1WbLKgrk
vF3ejvRHEMXltYo21vQx+D2b9NJF5XO4g4fwL1uaNMJfxR2E30RvMdQx7ZQDMSkXhEc9Sr2siWc4
yhmmiC2Ql7HdIOSkXHLPLw5h9/BS95jXYY1dAtw320S6cmHTwD/WTXIw7QwtLCKufQEpnfvxOX71
0ed1A28CCLmPVLuzZb+eueWoY5a5ciLmnNjpZxoN/y7Ut+Sh1jpYUyoc/4BQtaDJcejkW7EJFy7a
bgXJTaduRN91+w2qgDGq/WGpbEWqYxT7KkuNtvcp7kjPtNoO7OKT7FSxN5cY85ywPWjHyga0W/oi
iMuh7jUo2vBTXKAV9HYN1J+Om0/kA+0UJN0ekTyNSLhlwT4CTyQi2KIbsMSDS44tdKTcCF245qWY
7+GmprVMlP/lOVtr+O77/7mFxvqkmU4p4wCS0jVlKdsbnAdxMH4OKV0tcz7AE33k+xbkBATz8bTU
CLN5/kngLKODuMcNvwn/vZS/krYkDkgvp06PPuF3dxp4trCBypuimHTjBQy/xJ6BQPscGe+ss4H6
SMrbPlhJtNT8OY5sqUTuxC3c7psmKwWAVyATCm31WwNxaKOg9g5JDQiSWVCfq4F5UuRsXXqLD7CK
wVOcExXOB7T1YwfheixEkRxTR8yHFcFAn949XkH0DsYd4y6Mpo43N0gL1sdWU4AM7L5t+lSK7p2/
Jg29u4yApyDCsn+DxLTVLuWcSWGXltyXQm54ndyFDX2FjXqVgP8gvnUQPagf+azFYs0LZJRsgDjN
bcmSvwYax6D/mMYcuwhHEnluJjAZXJgMFqtulMXR8fE2ur+3+rt/MavFFMznJ1SSAVYNIvTgi4gy
q0tzZbmp4NpjcJMc0JyIPPE3be5sTVdOhF6mKpbSlSPN4F3LEFRwcoE5tId6ln5V5QyWNvbo3n+r
xUfuvUjKGY+taPu1tuaQb3FYFl4mHOJwvwEHKt6g1/i84vsMxEWvu3frVI27lDvSLjcx3HsyI7/0
Pg/8lQ7UUHQN/9h0wZ/cul82k9tNOyXVGrW2lKrZXKMZz91Sw4o0eLO8g6etMQmJqEqoc5Wlt1r+
EU6cHIxpSQ6sG/ui2wtw2PCKhIQuOH3ctbN33YCYpPZ/d2z8oKVA326USO7akolhmO/eyq9+7xAL
JbeAQ/AhEs/omqJbjiTSZpKABSEUyJm37xOylh4dZHMWHzgjcJguHajQxwIMyWGH9rDLx1OiWYAD
yxIRTYI+xtE345WP0x919Gc11QsunHAxxssCOWd5J1h7W/idzdjACYfOOoysyZeneWVSOP17MF6x
8ltWZ4POEu89IuHPEbFMOUf8Y0HTilm+OKOyJjTyN9mbPHn/YMW1ubwWQcyrE+El6YsGmUJV4iMI
3JO5S5277/0JDWxRRY5/hqgjwtnDFmqnODM9T78v8PmHwBkne8+zMpA2oC+CwxrvycpR+9jkGoNm
0snoTbd08/7XqXSkU58OzI3O+tMKi9ntToZrIszjaXmfkWvEuzHQH9WvBGTP8/+Ym0td0Q9YkNM5
WHE9GWvgjZtQmJ+PnLJDnZbjiRS6VFByhIIB8l51I3M3DPV66S18g1Iv0ul/vZz0I3LcRjCK2yUJ
JW1Tb1K9OLlw7XBUVzxt09f7kJMfrm+XNcy6R7qv5ewnucYVd+5gRDIs7axr5gfIoxp43/fPZrTR
c2+TXiYNKc/zBb4NVgYpZDO0nm2Z1dILtCpCvqVTdjm0UeWYIcaKKMK8/qfVzj5+R+r/UeuxQuQB
F8jloYbJpv8AjzocnfiNvoyHE7tuWZnDefvFApDVFFg/dsjW99E6vZcvaaKUZYQBO7B2TsOwrpNB
WVT5e/qzLPHC0itgF1H2dFj54GmHwISBEryFBNrWk4upAmzWGOpIFpXbc5ZTgkAzu2Gl53WjGlFD
tNfBmiD9F+QycCfErOPCrIDqD3WnvgV2FSwB8CC/6tERkJgexQ0ZH5coH4b+whwl3id6VvNpDAO0
+jit/lesAc2iGfC45Zu4wQ1wdsG1bzg7CRb6a1j4Ey6sK1My5VRjehzJksfv3Jp0RFSZqyuQ7pRl
nhU6IRPDuEGuV0i3kBxaWf417rB2E8ZeX4o9IEhd1y9gxhdqokGojRypeMDAEdtQzNlrwdclOcso
H9tuG+vmt5FkxV/O9ayPFTAO7p7HhS7lliYWa6vdfdJApxGggXHi27898VX8Uep0o8x3Wkf0+sLj
Vc3g8wxxv4resHJk8TR/JKYrzrwZy533Bk+lwnxxy517yp9u8zpJv13SjfzY0SkZ5YllztLEiylG
OdntJP+V1eCdytRMiX/4m8Y9eR2PDViFSN/fnE0uyO6/1Cn6yNL/gEuQGJFicjON6t5GzaQIDHZ7
/AjX1D5acsYdC3X53qeQgn0ZIVI1YKhlTGtYmk1v3sZIPF6TqNIpWzF17pTmxmMfjs2Di65QG1XL
z3ZMzv2ytfiDsh/OkqLHhDfBg2jLdGKz62l6Bv9uolsE+e+IyetQgEjryxjV/QxXXChvTfr5CK+E
hWvYk5C458unyl/LbPLfLffAj6O9DG2vqec3ynWT+xt8KN3pKIjKWmc6V3IMwHNHTLDIFg9gK1Vp
aaa6mLNW7EV/3FTfK0wqVztjnroqxOtQs16T+Ayd6zYhtwjxh0SRbuudkMquroh8W47pBSm3h3X9
OvelgNg220GhzTHCIU/JgeuBAzoQTxXzDwT6+OCEhrlCOGvOdqVvTX6KsZaLrBncXB3SjX3k0iby
al5HXvSHNgnqgvjpsVxOl3kfI3XRi+tjZC04oapyD1zTapNPoSD1GjcekmzajPTQI0wGS/bavOgd
uDQN/4HE7HAmamACKBcvfnmBFo0vdqleK1lSeYyegMTLfpJrajQ8ZUoxXo2LIH5d3edWFz6FBHJK
aeKIGu2bXRFQfja37G+0cBHlR7NTZZE/HpJLw2F5+nyJ6beTWZSxn8MRO5OLXnZ7ubSa/Rdy5Vy5
7x536hO0ecX5C7gn+qRwoMEW0NQY+jSA5rq8QWETdiFY1MQh9zzycEQJ3hkk1u/ciS6yINGnw8j/
X3JUEf94zbFvX8MKFLJYryltqRkluDiS/+AP4rPLPyVgsNCBx3qhd3qEa1G9d110gr1CxQ530FJs
4ScI3jxo47k9MI+NHRrFkEzkTjOPhZ331Drl8acMeuSwXlD83N4SA1lxS4gqh112CBdcVvb32br9
MeRcrNxwNRWmO+QiCIothKzAMgDYWRw9L73ndH1L1+C6WkE5G0cgRCQ4oIqilJRLxNFxSUxAs7L0
voNgrC/t4KLDFHxyIRbETkFIpYOIzst0B0qqAzBiCfGEn6huSKMssrvFLxOwDM5vD8at+Huyqw9X
+1N93mZw5irFxHIAAcE0DmnnIBs9JF6Nt56xCGeb+nOvNidsf4znFG92naR41MqvY2IcIpA/3Yt4
wh9dWkzcM7N0Lib7j0WHSduyqrLq8QsTn2I4+s1gey0VG9eyXMbcREA/we5U8y0f6K5LqFs88hVO
6g/C/bnTDwafJtmzBFCn0G2z7woGHZ9kDm2kzITsxztNVXWqfOHpy80mn2CPF1N6ogbDNzntHchJ
zK+UO2yXC0QJAY2KPyCMtn4aB0YzLl4VqEa3fbMvg4FNwrdp+luebwrBC4BoycjAoXp2FBokSH3F
3hCb0Kzb2M1twwDUoPs8hZXtgHaJTf5qb5T+zIco77z6jFDV5EkwfGeqNMHv1MlKGM3ZeMyL2tjg
te3hWWmrrvfsou6LzHtl4aNu+g9l/xvJ5nT80lg6oU+MxeprEHwHDIGMYtgR5dBtUONcrbWMjgYh
hliEhgcgQA5p4CxUw3tIlwRFht4Ky+bZCTMQ6OOpIppKWQQqzsGO3NoF9VGNe0qmh8n3A+lEVjqf
a1dVHK2qq98CTKktySKvlbKKmK8PRVEYlUnH+drJ3c9srOkuQxdk1M0RcR3M6qzhsBctkS6/lccm
vH5K14isa1qcxEkUFKQCeH7hgONpRxnXlIU8OoSteZINRCnFktrfXs3J3SWw3oFNO2uzzUfefLPS
/A571LlCVhkNa1XcJz+GIkc24ZrkavhResrVCi5DtGgV4x+/88nwqNjbH+8VLAj0O8VUa64ppEue
UhbNS1bQjEduoB/w/JlkcwXBDqWC0woqz+r+bR0GEKQMGxaHL42e8+VGj0nynWaMkKhp52as95AY
u1wWDiCWew9PzmkVv3xT+xTzGquMlS+fXZk5P94sWfAB2k2YzcRFU0OPt9tdPgz+2elYu+v0xyjV
LI13vWbLi4DCCLJc8yYg8zqtoV6czVmQoNPiqKGmh7weSADbBhZJYtP6BTUqb+siREacUvlBignS
GgWTXTVTs4BUSDe2eQCGJ9OEvdifujISA52XVKwwlGcEuTVcqwgudqpXFVISmAyJU2ym6p8/FhyO
V62sOTImob4qThzg53eKHVxt5/OspPUkoYVToeCiyERFS6tfgIumL/dLkqTvcB1iNyguLTq3SCGN
4EjK3l+mpNgRxmNG3pHk0JNLpcFrVwmm/0NFb0Y4YZ8sDwWWW/03aI2PFOMKrtWY7Xdz6KXONCZ8
UfO7174Jq8jhMVCoI03qB6CWqz/cQdOA84Eiw1U03QPH8hqSp5c4VOMqfxPhzUkuGbBRoIZ3btaN
UUZUDKw+vrxlnlbzdyJ4Rt992NV6AantnyKRlnizs2ZcL1F5U/jY+BPNoWbrM+TVcnicw0UkfUUq
JaALSVlwwOf/+ZeEAs5n8Pu4UC33BKdpOi+U4V2CcTCbhNRkrargFilIxpTxdTRVuCb/T9DtbSge
r0EZESN8oj/20HdKfi5W9GZmS7ePhHOR5i3Zg+awXwUkdGETwW2A5hUPb+QBmTwCtmn1D/M/QiY/
KkBU/HxW5DpMPpK0iRr7gP47nalFbStg0YWE5erKnGbxDvsPWzty7oCYsEhmecY4LeuE2pQoSex+
Lct7VepU/8Or3gP0u6XkajmGVjZYj0mVmnfAGWQHBV3Tyihi+EDEmZeedkuTlMTTVwWjjoNIwlrB
WSCYDnBjqTrKIIYdgCiI656aIL8qlSux+BcG4IpS8T1W8nMPYbiUAIL5Uk747taP4of/yh1pp2Va
tl4kIHRLq9h+2c8ozewdrkHzQ/Xdrnc1U48NIE4Rhg3C56I8BH/4PVCsu1AVPjZTbBN+oAxMxKOI
DcCM4m2mAEy8EuKFpiWzPkTg2fgIjjXO8DY0EFyChxn62mAQLCQJcQfQnoDo+HyPkxHlXtpHCpKi
jYOJ4enOMPnGkkDDYNPIrXZd2ABzatkhM39j7ESrwE5Pa3Y68gvVq0II7ttcBdqPI9RhAVTKDZfJ
SYemGlrEwL/PQ/dwFLifgut2MuKtpHkboSX5WDF4BAGwpVxQ6WPTR65Yz9OjfyxbSW/WP9htQX80
oms4J9e+JF/htOGRXNVaCpsmp3UamnjEQCeJMT0QelYLgFTygwwZyrQFMeLpvppkRgSSPNSONPbe
C7f1fzqktSdeoeUY9Yku6Ev8QCEGD5rCm2VdieuN3dxDohHIEsJKiYG6vUdsbg24b5WhVKjK56Yi
hRvRwkEvq8unDI/hmHSoJH/+WVtC+hHsm2VpwZI/DGIUmGNRy5j3hJE2nw4zBVdpYMxSgrl2Mu6t
vBaZtNC5+J2IdjV++G/TLsV4KNgm+i/9ZujsujKf35wE5uk/4O83f2XsiPRoSl1x1DpORFY16p3p
mKF6CslQloty2U5+aMX7RHM/2iU7WWf9jLzVtcA/SWgwWnKlwp0T+9oGrGoklSU89c198V0H+0aH
uin50D3q2gqIp5BLMtnoAmn+bcz3oEEbqHm6UwxupldQu3OAr4J3JSzpVcSgIffs2MrO23INkFob
32ffrDYDhPn5qloO6Tx8jRGVv/Aoz1R78pq8MXIEnlLBf7HjNkCv1OapZ6/ieirGfDYb/Fpv0mdy
ItT62A/RLxNllkBhoyqPjV1cdRtKlf+b3k2bg8LR0Nq2ynzxE/iaRDGUaVjHeMrZGLjum5w614x1
/MVTj71MK2O0sQonmuN+btdFrHQiqJZVZZKUMm+tdnqiP0iAYEdeIyocGhqPmkZAiS/iDmBVnBsW
MW+N4G7G+jXQK5yYUbWxgeGzH+GZ51RUrF9KfCSZOpRSoGshQKZEdXO2XrhQaaMXCfqdFCgtzC2S
oAMDZhb5kUBq350ymZjatplHnCUeIl9klvTvskjfi/6AOm4+IsrSQ0Rum/9UIsg2ENPq+bWcI4Cy
t5hwr1MDz6zVJyAYqHFg+krFtINS6JBuRgSZeb52LSWGm1VRg5YKPmmGuyxFn+wihp5wmoiHdOKV
3B7UUdhqPjGBsKfQKtulbjd+cBuboL4MeJfQBHbsGvgtM+kAWk64kOB2AKAAq+9fAX4TA180qxme
hp7tl+dnsH+NElsc36XM/+MQTmaVKdA+EcUReB+LNsC/GaAoZKdz2OCB3BUL5lkPNLUnUh/o9VwX
ZEujM7mGOdw2TE/j57+uJoPi68i1yORflOOJFbo4S9gVJv2jMhx7JzLiu+Pq7rVke4N/Hw3BwMX5
LSvPkEn5AL3lxOm5iWtJnP/AfMfajc4qPPhaw+KQy15Ti3mq+7wT749uVRLygjUezQPt8UN6vD8x
lhvTf+3lW22CFoaKumWpkl/yY1nmOgLP3Fn0Fn3S6AAp4WTYLJA8pBeSShA0v57Dg78MO+VzpbVr
paH4wwkZeUu+QmgON2TX3eoGJiFo/hc01x9TjOFqnOeqZpN7ilPZ2kcRF3ozMAnuea8AgKy/tLwN
XnVromLgq/hPpdzcvJ2u+uwXUCnX2gn9PPevwB9zbN7qDu4vkldcf7yhYQVUEUcnUO+aMjFRd8hT
YV4H9lnqc9j5hM6J27643gcFHh6+68fUyYXNBSMO9tjV1S2vBVvjs1orGvRPcrA8qh1DqcT72SKj
hEejJHGOf0soZS5n73cgNJzlUHP558Y+JwNjvcH1L9QAikKYKc6SSjP/crmXelPubjOsUc9Imvi7
Pv35PVJ4KXA+vLelg84JPjtAFtQNVToLbRikuEm/LeYVpKMMIYYx4ixP6X8a/IL5pLJJw3RZ+v1Q
9rKAiAMNkvN7P9JGZ0ETPNqNcIKcqYaVVDfXia5YiGecV3RE0qUob7Iq4Nc8Ky0EByiyXv6Rrc6H
4ITU2YGuz+ZJBtxexm1sp/ZrQ+vxYRbTRtCyHmHCRF/fsHnFCjR8K81YHYM4dEx4KQwsgKOAz7+n
MEtT5IfnkzVyEopyViJh5PjzFPEHa+xz9ExC3TcPfrjWTolT6RXCTOJOKTLydSwmR3VbBPkylol8
m5S+owc6i4z6zhcghrtHMeTwwgRLZfvNbt7PDUum12UROMZxGhayBhQM1CpR8lyjxhKgapNIlBJm
qWs1EBaYXG4qd8SNyZac2ryl8fgrCsdPfNTBXk4L3a6YsVoUZg17sfrTCwJwujIWxKOFZxeDaK4R
XZ/TgQ0xMY+RThAvEwgpD4PO3HDg2GNwB2ZSjriiztVL9NVAwE2FVjhPwFAZivapMAyfzupi8kZp
zVkhUu0LylQG7JfxA9RkKiVC+uHbSeHD2DlE1GogWatoGJMDxMpLo0gv33eSRAiZ0q8K77D/3Ezd
Vx+39jWrwB1OvdECBOtxC9FPYC826NRXuvxHLc1OeQAZZ7p8G1QER0rAQY6Qup4ck+IyWFHF21zg
BHM9YXvcig8tqGNtAOL6saLQF5dC9VgJqE4hI64NVuyY6oNCm0/85ACrS0NAKyRyRerhSWzUHWjI
v4nUnC7A0A55cVIsVhYc06yLJWWhAUtKqfwTPaZHiKMpxLqDtA86/Y58qAiHHWxMlIKxQ2Dg4bRY
CU1oMUtbIG2pvb27Aww57lGNndRWpf8s0PHrgpdBkX/VW6HbDu5rZEKkbR0rQkEfUTC2iVFD4Tqs
E2UGtFiBeCTJT4h4GqtQVgv4y1uJGKmPT5p+AiBNWNka9y8SKfmiHpsmSLvFVgNhF/EXQHosqMib
MG7+wImBj4uLCJpjCBypCX6HceP3/w3Jdpn7aMEHxUxLcLYW+LKpzhd0WnudvRYi8YpQJrB60Lcd
VPRIFdMIoh7IUISm3tlFCjaDU/Y9kEzGcLwRoNQabWd0d92B0YhLggwaAhczaujneAOQOudmQosh
C/wAhbR0dp48oKE/2Dfr7w5i2l9H9+jWdy6xMbqs/0wsxxjIcD4uMXSmiEwQ8DCSNpbMhhqBvvxz
HHskeWPpcdwa96iz8+rCYIWRb9jB21PIsOYqq6hEd50Li8N5gmiEWVImVY8RlfoIhMTBjnRDTFcg
g1fxkt6K/0Fj/OxV/gZmwFNaUKuVpqzoxrRxJmygaCKvQDR5pGvzDtxZ8efF8jyzC6WmsToGfoMg
8ujNTpMSJbILUrH5dpit6Mjnz2e1UtK53tgUZcLo7Jnf1OSzE93tNwgoPsuiMv40b5tLzNBGi1XC
EKKOSAPFNE1ieJHV303ltjzNlJvTdXRhqOVJLKSEzb1Cq9ujFeZ7z2Q++HySzhf7vUVRoD3G1Ucz
YYqU07j2z99Q+QVrkP9blLX1ug0J/PMknzPKYMgCH24FD3FE+NzK4+2/W6w4TdjRiezTbgoFXmmK
cT3dE+uL4w1qIYffmpzk4txSZr/3N3vByeyeB5T7zntMVxCy5kdOI/Nr14+79/KaJEdGcZjNVTiK
YTSzVCvyf87TDtpeRFZ5DQ0X8B8ViiDJIPKU6Uz0fzCQ171devmAAXA4dOcsGx2G/lsrg0Sm9FZl
T3o5iQxSGXzbp8ngi7nDnqdKTkrpUiuuO+tRU/Bx59AJkg2J9kbSQCGr1ck8lp3ma1fthAMCrzT7
2LMkwUDf9cQKBecvYa1nf3mDUPcIo0qUZ6yf6R+ziyOTSHNSmwURXsWRFM7I3567X6FUbkN4+Dy/
CBFjuxXTfoMtoztnzMa6nf/GsU+b47yE7iaH7cY3Fr2e028YmyHRCJM3ejP6uWLnzXYBk2ADht57
MKCmtyR0lEWWDsSB79SYKKQ9/mUSG2Q4Virak7zJyoNsZOb3vZhQdaL/T2TzL1op1P4cqinoeD6k
ctJP+Di2u6U1nxCYdBb0g8ySIeiXYdmjrWmqvxUTY3/d7Tv9kVqOJ40pjngQ5xhl8W6ulOUhvcDW
KqhbtdgAfgPGp8bJ9SUW8DgrTF5PKmfIwvxtJJsIUO4Splf69GWkGFcYuWc7HnYLkBYLuOp3Q2Ae
fe0Sk7ERfqOCKVamHbm9E47o5wHgHqlPUTAzu0/SflM8ocFWUodMqnkb6StmMx2uCjxVMz//GXpC
H3Wn4LSVLImDKxn5P9kina4ivC1PZiMjjmlWDu/+/XfrcGHtOARSSgzXru2B9tnFIqwG3mkKok6+
VwktQUT3QuLzaH8d2kudbMQlqmfG842PjnV8bxtegaQ7rFo0ffvz3TwJbqlWX3JTvvqFD5Q25Z9+
VWT/5hbLoqH083Zz4s9ZZjWnQOauIR9RKz/erbY9jwGXp1h7Xkm73P7Nwcw9V0pqTz8FUhLNJ0EU
7oM5Wez9du9mBMcVkoq8Bz1rad475s4Ae5eV1xVOdfJNi98wUmgGZN8gRJcP9IajhAIGzTcmDJAH
4Ro2WMCm1O+wEbHIQXTzv/b3x99Oa9OGgZUvhl6q0mmk7sSLZx2hiMAKQ9o9li79YsNLB4aewlCp
qkFQe4X6/gwbAtkTCQ/jepZWW+Gtbb6yBrMfYmNG1VSL8LIz7xD+/YwBWNBTq9fk9yR3B8HO0nTd
z0fAFGzQdyjdAb+Hvjla5l9Pje5tL4UAkG2z+xq7IARoLva5WDjjU7LOiEvNb/r6GPfxHa7DWZmX
RqvZgMfJxr6QWkdPOfhc08ymNNAG9iTyRBtycvLOoPwKW2+5MDGBTScyQieYAKvX0VP5Mbf7ndED
1kLqzF35Ebff5VAExb7pnoOnypJ/VfDNcjD4jrCjfl3m13r1zIqVkozyVWO+3+2UB7YvfUT3bQnM
Yg7pPN9MosBTLuaoJvsY/92jUyEqti20nn28OUqkR1w+4xJY2Y7HmMNraHaGnMaKjXWg/gB9WaSa
mzOpXObgbXx9zQd1F53Vmd8++EhjYvdeTTfutvr/tfXLzS6qilvQC5baAB6M+qvM1hbNT8EL5STk
gmQeoRf0mBUc4QGC4jtkPGGGMBsamz9sNtqA0pgrD59TXlsikTUsiR2ySb3CnsgmInWGtA52bNiY
+0siT38URMlfxVffdctO29mEdHfnEJ3wECDeKg2YuoW29je7u9MXocbJnnl1PVgni1dDE5HmSK66
QOfcKNrsXC5C6hynjHqOR3xcWnpVItQEgpXZrQjCp/sCHZ7N1BeD67sqhKcuZowQOiKHpmRgX0Ti
XO8UCh6XXeqXCY458SyvUOZ36Lu+qoZpaKb8/zCbNg7WiwRyVB4EOHjk0r04HQthrOh43e6i8bMj
bHlEwcUP0efH+dA6SvEdnc6CjvthCMadmntwATdGxjVqsd6wnRoW3nWYdARQU2mdqiAWZ/AAYFe5
D5Ee6Qa/YsGZGLqSuyXzSfXC1MZsBt/bMr3s60lBQqWxzpW/gNBRrg2CBdJru42YKzAnnhPXDXYP
z9+tVp+yWc992V6eZqLwJB2H/ms++AmXNvDiKgjzKi941ORYcPgdrplCzHTUCasTSzzl7opyTjIA
F78l0nVlbGrEGuHAuOLmYfQZeyXN0oUstmhE1gg93VNB1RAZJBZdWul98Ub5gw/c1dRw7j3Bt6z9
2zi6NJbCEiP7VrfhmWCGM0N0rgLYlm5PUt6f8tLyNG6rQSpQ+iBZaQcU1pSfZkFJLmezcn6wXjOY
Jf6x1+FBQ3AzlVKf8RD1IIIH3ue5gaD6+4xL4qTrwsnAzn3WuiYb1VTm7DfzbP26PFWgkv+8QEVw
ZMRFSOOLAzwG/ZlHHmGn50RrPPFPvTP7V9z1iKh4xJZvasBS8jf8LWqDtgOFl1FvhoT+Kq9MV5pz
I6uNGWgORjxO0unjkBToklG8/lLAHC56iPCkffNnn6LFiUYapHoz1i9+WTZ74UJXqB0tEs/cLtMy
OItyR4GsQrXEtwnIbVo6PxGLjeTH1dZm9arb06heZ6uuBARiei7xGUH0nHHLasmQkqWmz7j2o7jA
oOPV4f2FdqmMzNtAAVhl8CzyoohSEssj2LWAfzkweXl3t0+S1d8AT8UXr6JtW5zxpDocB27o4XiY
3USoWstrXMg+mi2cU6oD/3a/V2vwfFJWCJfkE0cQ+xe6wb/YDKZQXwHyn9VQl1n8lmieZkd6Yg2f
X9XQBB2Cz/WPE1Hk02HXmNZt+jy24TVPgiqxOg/0I0daLqlmBXz8ULOxdDtEe1gwCC55P458u0FW
avz6wx/hfooQTDwYaPuYteXSjpN7p2JO/tkVlVOyhK1DVGo1UHz7JkIV4JmIi+PYRoQDOMBYJ7aT
momSZGV1SSLw8X/Bcan1+S+0RwUOFWh1Parv7qUkNbBM1kjyfmvRcwPWU6ZPF0uOgAMGMHmUaBv4
GJC7hyixiDbendHsdEgES1SH4i1DElZtq6slEKs1V7s+yEgEFVRcZDmYHZJcdSJXHSqSh6rwen0K
wRApsmOF4GDq/+5rviEHJ3LEnkmi7a8gTaqyv7dWYIe1xc7C/kqaZVSb8ijzkhQSdSPrwwC4CEVu
/f4969ibbq4Wy2qOPvWWIBjmFaFQWcPICyyjUljejidOLxW8wRsPK7iKm/xovFc4r1h8F3U6kDqI
V7ZQ8D/2OxLS3jfbs6Mid9m6qRfolRKwzd2r/jCnqXrsMPvO2vlv7IOHzWTrUo4RWXxCfxlCStZF
G3ck1P6b+BdITHr9hTiya7geOXrmlVzy+vju/UgEIMA/XESce1Ti/IFt6bbMyiBuzed48DQvKPtp
60WNl7oLVnVK09Zn/ZZIBUMnxo8s+2rW3cO1zn/U+JoGqDU3A/G7GaJe/sBYb1pJehqg7XsaflFz
w/qzDC7Ci6cl9qdQqrD42SMyvpWGvJuQuJ9INzJAzseXXLUFq5mMy/NK3fRu9OVThYAXRmyvJFHR
4DcgDuTUHKyQSxHMPtVl/7f0X29k+T9tIHWy38/N8Em6LvTYbYiH9EB4pppzhJ8T9/2RJNEzxqCz
XPbWvxUQV91kW1QQ1HDNBySuXM+pCRz1U4+rZpCI/FXN1xs6Gb5WvljOej6MMVncM0Uz7e1s066Z
oUHRLiqYNG986Z+DshI1AX0MIBZUhyO6yWyq+VGJsWDFhiAodDFT8LwykZDJVRmk+2l7XXuck1E0
xIpBoaBrLZ1vC23B0Uh+woDhM7+bJvJi264Gq4rrFc6ggp7yfm5yH5AZ6WThno600OcXQFGZA+g1
ZOstev+FrVH0kMXkNwPE/iJR4qR6pwBAOFZTF4zhfgeCQ5KmfiY8ZGmZRZpSFcJVrpRmOclOFJKX
GBvUE2caTvqt6sOZfElOfeUlZwpvNBm+UMVQZsY5IkUKcGb+4exIRopiwapTfimdCho0+/2LlHyD
GQNbLH4BfjHfxsvdOQLnSqWQsg2+crZ86VfyA9uuFkAPw1yeCSkn5gAOcBZtdYc9zhPDQKTrgnNQ
JMSuLGom6GlaL5CI3LZYj75OJej3nsFJr/WvJXMR0DGV7ul/7HDAfyi1bXrH4gluAPlZCavnKOLr
WmqcgllJnb0aSrBPXxaFHrFu/QgPyA71u9t5AdpxJ6HZC/S0xfTy6qPurlxdVvazT+XUlQ6kJJYa
PE0Uqta2DXxPLiPGuUuU8m6Vx3D74G0tdx5aHa8lTypQN8+a9KuGUPMSRTakLJ81XzkVwwPBmmuA
fSqBKa/trkXuLm0w9h726ZQmApb/EBvRxMXkqwPNqK30ka5WuNNxhz8egRbgReMtIuZBSgpc6lj7
LEY7p5TP93QP2quycgEm7nLLsS1YUngsNEVFjcX7wHL9rbqU5YBBTMwQuThCKiLRSkNsP+Ni81x4
OYRHsdqQl/Uy+0XG+FIkai/c0TOq9tMqUu/iKlfSzzcUhHubLnyfGcSuUJXunR8L05roezgjCrkO
PlrM8GHE+74/fj0YPbSrSbyeHx64zqszuOEjkYtdjcn3hE0EzWrhNi/YDxD/ocEC+/OHzzUCTJfw
MkAHGHWRN6w0kP2Gb07Id03ZisDzTNgXD7ka3CSqAkeI6QG14Bj7HDkQoL9FcLdNRLsJ0UGFAX9+
t8JGlTAkkmrCcQTKMSWL6aJp9GNFWTYlhHO4460/poRR7/poxcHHKAYae31BfbIvP5e9b0wTb2i7
O/UARB5qLAlcpt446HGm9C6si5u5SMn4p6LfVl3BDXkGIQ/Qzni188RtTwSmDiHI9bA15KOL1yQs
EwZ5Lls+PjfA9JqM8jx/LZPMrv6RTANsT4MM9b3inNVcOX4T/4/Dcx7/qaDJk2wh59m9i2GDsetG
j+zNE16wwNO4Ww5w6u73wEp7Gac5QKOrjM3MG4SgaXs4WcvbyjbDdde3lC/u+xpbSeNQItKUPHQk
kul54TjYrJEUQ9BDHk4O1rKFRfhArIsF1gKlA017ULI1WZydxxTna48ZywV8h/wtBocBhNEZAqxL
gKe9lJyEDvbJD/DWG2DO5mY4g9tZ+MuMM8mPO7GGlYi4z7YS/YLp2I2RFE9//CP3SpeaMBB2Q1p4
Y6ynVHGtN9dUd5BLySbzdQjQJjyBIvajx11LmUzoh5tEGJSRIJ5eyfYdcqFoHwuf95gkKrPwMcFp
4lADUkDm8qbFf82w8npPRBcrjOTNNVmkSXN3+rYfJ04fu/Y8yK+OgBEMMyLkSPTLISAMHLYwTOb+
sEJMvQeUnAwMW2MF2+zu8tZoq5IVsnbKHPolfSkdrhO4lGs7hk/djvxQ8d//4jYwssDynSUQb/7n
q+w41KId8b1KdUODtUxCejC0BFk6D+o7usd6A3h6hwEFlNKzECRYS98kUwPCVLmxqL2RMsx9OdCr
biUAX2wy+wEGQzCY7XqJO45WAXPUjrqOWQv1nuHP++Mq3ZsPsft9/eDoYiZ9CUOCrweW7nKncVbm
AB2B0QKkIf+GfqiBUypwjVsvqlpblVbNrBdLyT0feCEuw2AsNuv86OUPVPctB7LDcmDFL8JVMNZi
fC93MkaKpkCQvI4pNvo2nWiQkKxa53aX69WIeyXNBLSdgnaY+2J3LZ/zsmNkLMFq4C/1QptkvqjB
GMU03ppMDRK6DikrqvoyXWBIQWUvpc/0verxpPf1gCPNChFYSuqsKFLK0To61rLzfVGt/BsxfH9s
UI58+JtBASsIZhRMo2yxnpOulRUoIuEV5y+I3eHln1twcOmS+gvO76Q/crJXQ+AUzhT+iZezqWHg
uN7xy0RB3rxfPFlDYzUcDOZdx0Wje+cl21WYZmuZbeIARVsSekn97W62LGJgn4OjCsP/uN/0b6Xs
JLPRZFjEmEdsA6LfZLpfL+n36g8e0B5UU9yuA++5M5L7YYPWnJCLM7r5MEcGSfNIWlQyDQScLOXv
VBg4DFZREsWoj1sjsh+L+xobKvUFx+u7cO6Z6X+68M4eBguwK/z1wl0Wk5GBCp9oyveMTavhWJ3u
Nxf8AyBG2rYp7Hlvk9MM1R4nJPwbpvERRQjrs2dr5CgHzJbiZfZAEMrILWZqCzCp/5kMFkYSQVrE
1Auw3CRQ+1t++b31VodyHtvwrPtHBJHpzLcLMOy+TsrcIeKgNu6x2bQ3M7A9gE6Nv7BSNIK+yXIL
dnYvrDqviE/XrwTKx0dR6jyMwe/T+QT4RgYCVd+HHSbkuMwwUXPClfh5QHmb29jLjRKlI7R8jt48
mfyHVMag4yQBKAmPeuutrZ96TKc6LfpPNxVRrjF6pxlILZXYOCezP/TL3VWEWOYsC8CbwNgBU9HP
BuBktMsO8BQ5hUAU1fiaIXHNXnOdXoMzMo7f6w8sgRwWwkJZlgVmFk2WDipcFIb++++oRtN5/x+b
+Wf9WVNReNf+VN+oYw0FqVumSzchs3clZBh2yAprD76/CaLKkKFX+bL8RZnP7dyfepn/b0366hay
I4U3hhTr+GzYdT0FCG85vpsStlz6kyfO4WEUx7hySIuxzBeWmdnl2AWatsvxwU2uAYzudwGm+rHM
dK7b2lli9JaISyVj7TWuBKYtGzLDf3dlWAQF+Aim3HLTBAjqEvpu37krSA43wkan+8WKgGWRclAm
/G4sXZACtbdweCXw8LIgOFA2WbYWD7zSMKbImrURklfMNXMwGm35B92ghuwEriSXc4KLp1WIpd5o
ApR8JuQp+5OZNAPGmLz9fz0PdY4vMJC+HqjY3/WM7kS65ANV09TSwGLqTz0IyAm5vsuFW8DFjFWe
acTCrOWqWx+KW5tOWxMb3IUbGvj/gY9DtJZaGxFYzRhkyydthoCS6ukX5lMI7hCKBxjnrXOjX3yx
t9tttflVKl4fFT4Hq8PDKDVrBjDbqpgqcN2V2B0WwCTQbYgA8tjTZqDNs8Bm83X1pmRaWA8CZbgb
ZjWCWEnOk79L1C/QplizILODW9T4gASa2G2zOngJGdBz3ohIEcyV+3u2MlwZ/lcXle7Quhjc3W5G
Z+RNiQNBTRQf6Ut1paV+3gvwEImTk/4slHKCz21sn28Rdw4VArAEaDT2e0FXMWrtkf+PB4Isu7A1
yHnTrlinmXmpQlYkaA2GJHWvEvfnLwpeEs5rlFYF7ts3vg68rQLVbgLHwL1WvXYb9ue7hetecsxR
EI90HQ4eXJnj1uBzI6mONMk7f5bxVRu7NAxbFwhQdQWAFGxes45XDhrD/mY8bvDZWnri9lzoxm5c
pCqMnPyy+KscLEAUjQtO94AK8bQBmpzZrX/cy2+Mt+VVtItXAYxCznvgjCHa0vdEpwE9uiuSOiU5
yrGMnRtVhTQaImdj6F4hDNCw6Ar+/oGliv9lgkZ3jIX5+Md2frQ9SKYdd1Ip+DJAL5JgfycrYKhs
lVM6JsEgsQCzepO5eqcRxE1CojevRLzgggFxakchh36apI/I2VR+MRby0QDXNSPZNoeE/ijBjj3R
NEmAiHOvbgMLe4jBJUIAj3tDNKYZE5cACW4NAGTCeJX1B89Ftyoi1I50LeaZ7wgFohfZSaN1rlws
rUsLeQPbK1KaANF69pMC1xHkjr313+b21SUHxYnGPQRbJL6vaT+Ggvd8Ii2LoKyoDSXNSFUZzDYo
l77zC0MwENlLAvOXtb9qbmak8B9YUktprU+5+/Q/GgnruyNkC3v1Oh7Llf24+hoNn/23dA8TG3yi
cRe6xsChAQPKY9/DjUbXNjkFxQEyx2Ta0oYmjDaqMsTuxtx3Zl6yOnFpTK9fd7+mzJQ7ojsjZCtj
PcpfgG1emJDfabHW12R2wCLg3zSEaUecOz9TT/6LIPjGqdbeL+1AE0Yz8WnnuQVnH6DLfXnwO0rx
iJOGB39eELgkz3dTsaE+Sq8/QLqzDmXdAjH39KV512LqE39CuRFHr2HgNLGjVzX3V5P/jBnL0Tof
Zl+Tim67I+bjwaW/sLYw+ZdonVftqI/iVipmwS4ZHBmR20R73M1A7DkIiruhEArEqp/v57T42W9Y
BAij6Cfi/4e2R/eZhaEJ709s9fwsRfNDzRrV1SI3K52tQJ8V80TaaDL7Xf+rduc7R+dJNZH58kM5
xqWARr5mgm1YUZ/AQg6YKkGR2da908wYCinLocBL1iIHXVX6kkpFvyWIzQU/Hi20o/X4YrVuHcwk
EMOAwU2O5HAst+91VTIKqwoxu4Pn/XPXfjj3AgBSgS1fuVDLzc7TchJcsMD68g1IGp304LbXO21+
TKQevTUomMY+mPbggPg+HCdJ5zXrsAs6whj4HqUFtGcGuyhyZxx6Acv8NBMU2PmoJXcFNosL42Dn
ybpqLuj74qZNXxpvalwyLbhn9DLK8aVuYE6hku92mgXkgaGdpN6/Nx5YcAoyoVMvEB2A5Zawoty7
Td8P2vr64jaAM29Lg3gNUQi2Hw9BuMrvs7hRTDAwlcPTrfBdKFQaKrBTUNTVMuqdosPozkaKzGJS
yPGy8t0NI1FbQofffHln05ub1yn1M3AjrU6/CsdnlEwEOAPZsWJPYqGoBfBxpjOLTWitGSTFqlhZ
keJYjlqVUOmL6Ef/UkU/BjZLC8cdL9kjZSiZo/PxPF9YakjebOHwcKsKNuB1A46GcTEbB4CIs+RR
4WAhVkT0AYbk6owPBACi9qorNR6EGXgeQ9T/J6AQx9pAUp5FsL/w5uiYbHg3RsPDiusj8bAauq05
1Rfif6l4fOhG83dJoWWZYEZ5YCLkOCUZbe050+eIgbm7beuKkckxiH8cO06u6GYdeG9HcN6ITXd5
2zVuMnW/RGjAofJpVRKlPnP7k6r/NAl53jG5ulRkHrJEcvSyEU8MQTqYoC5eWM2LCIe1kQwGGavG
V0Un266DJZepWRm/TAHZ49UOMeMzSo6dE7/bZwKj7tOgKmdnjb5j6D6VdtpLXKLui3zjtWM/9JTS
QS5dVWPD11WWJCuJEaCW53BDqtGDx232Yy1gc+FYUiixTVPpq2EY/ifpFdEJ++T+ASg2iFgDIOHy
KPh1/cGe3LAw5YtNWZt8Q9NtZVn1tlzPOtkFfYbTo9h/F1gnZ9KC0uUGe1UG82WYZWJfrtfl5ZLs
97CSoNKnCkLAEW+GCsUDpYp6hyx74+32bIQteNZN0cfiZVQdPX60z30oxSqTm3p90Nhed5UPkSI4
gmV7wCtIzaLJuNFkQ9FVOOuZh/IrteXXsJjMg5TnmZS+ygm+yUsogSBgZ03wQvVvceG8thH2oB84
g+KU/JCdetzjW3L1EqvyCwB40B4chYfx2OYcHxx8xrX0N6V9aM9Dhpzj7TNJlylDmU1dRecj8f3Y
Xg/XUO52AjssC8ziWDGbavIymYZ+X4HuUFLH7uNNWkzsrU6feiHqMyI/4p+lECSory06Fzgc9Rwq
P3Armr4hMNuFCMZX98Zp4YKKqDcHMsc2qKYxKx7v56ULgotMepKt8zKxrhUIkyAuEEfTWsUeYUs8
dJrp7YXOGfsp2ZRd2ZVZKSSF19ydhQKvSIf9zX0zVP4SQYlhNYZatG9188fziKEvf7LfAjqsmfYj
2t0HhUsB1eCdbY5glX0diOpbpNETlLDdn52SI6ZzJTH7YSKiQEZESQCDcgXLPaYN+SVokk103gru
45H2bHmjwXAxjT3tDSc2hFoTNf9LdR75nmYGDD7oRiKEW+NLaNYvA1TC0JFAicXbZ7w52J48vPA8
iTbMOzozZvP0nDMYW4chp5fx6qASy20vnaaILfalVS/9w3cW+NQLD44nYVuAJd+KC66VeARQWlt5
qAc/Lo/nBUOqnslHJnsilBYdD8mfNdap3rkRQoT3EaleUE5g4XpOkXzY8LPt/5KQOV+mfdrFTVbc
LJ9BTBDUQAaJY4Hit5bW+GWRiHlfH6RoQxJtqd2Q+eY1F46mZdsnqWIwIiJtpYxRcVUKonzsHLz1
adU6clCLIxPRSdSWJ2AasVFHrOoQZ8yLt8MfdxMbQZufNlw5NzPJ+9UMcTZADUiunTOHtrrDolrc
ngF9dCNcGxyzso8JLIzpEqWZ8c7FWf3pdM10GEtfQLo7/vNKMO+mNxKVo5oVB+cneNWrFDdybe89
r1MZT59kIO4d/cjlAxwkKHy8FFTWxZeprklh/AbMcoNo+pjES0xcbHNAm4LNqWhPbhbRB3SQyO7D
WT9Cvs3VFPcJGbWtT7WMkhAEAimGFwxwvLXItz5K3gIcu//NSSEZUzx5SWqpjZRyX8wQGdwdTHZQ
mdy6W8rPUqQybCOafhKiow2oCRY0hKcWx08Jxsi7FQCJ/GVHVHfJX3E+DyZS7VmFanLHO8l8SIS1
kOw66xJ0LMmyoScFLNg87WQWLQ1ukUeIPT3hD1aC65c+Ptp5/wtR1F/TTvJekJmeo8L3X1wJ6DYi
PsfGfWRCHjzMvMAv2i42GTspS229wSk/fAgjFhUgqY+9qY1UOtQoDiGwqi9EmWeC2hmzih8nRuiE
Ixo3Dvlq862m2iL2VOuPbvbbZeGVzcWJdMMcjHABPRvOQBEAZyMbv5x3GvVATZjmWLI8A/EODFwF
YYQbQk4RV0rZg0WxCUfVaZ1DwqTt8CR8vS3msXbTtJAaPiUs5tEwKlLTIyUw/woCsAxBYwDq5cPy
NbpUwjnXRB4Z8KN3UAA3BpQsNcBAqYzb63HvPgatbiOiacAxkZuEslAS2KGor6K3ZetmogdtzvY3
2/C1pNi/lgHBYLKRZLDyolGfLD160a05RDMbxrw8BwxshqvH5O0dDB7VDIcisKVpOv+SmCoKFzHV
cXVXIPbscnJzbrMWd4SFFaONY626yXoWnLbuNNaNoId0hUJkBqHa6aS3OtMe6xqJu94R645QXyna
OzUio2518cCPPP51k3YjwpI4vdQNhsYftDuDOL/HVpw+2uE3zZrZQ7iC1fobEhoLlpm+itYQVZOL
tJmKmihALXi23lTN4qA5kQbwrp5C+prUXZgfTgKt2P9is6A6F0nVAqnOYWMHr1VxPihT+5sDxLkh
jCRuzDHVUJ9AW21fcjEoxT+bdB+2U62WjGTQIfNb5vMUGsI/cD/ilYNpRBoJovLKBFHitGDKQC9t
+qjPeSMd3AgwtjJXu3tkKoc/lnzJjR/3qsi6Sxty/JZuFNpkc42lnJozYdx8mQlOKOrdO0i+i/Jn
4DOYcqo+nIBr/tXQAWbZROK5midsTeEbLrGTqumwK+cP3DoH3tR/STI4YClgtqqvCspygoLnqNLE
KsEpjHAjI4gi9NXlK7eGZbjpWvMXYhURF3p6aFkdHnY8Cm3bevTUB565mYt/xigLAF23yP0oAYQG
7zc2EZhGvL7iAGspy+SpWNJYbtF4Z97aizzt4rcaD1gn+VxjEQnLloJWL+PXjJr+cbrDxafhUUwf
z5CAmK93Xx9mGQQLnnY64H7trSm4hqQc1j0cz23SjkqWKKPMBkBNO8lEJrowARWZq6c7iCb2lgGO
Vh5ZMLPizZ4S+fAEs/h4ePoZ23e+7chBxA/72jTkgO2nbvuk4IhwDZcApA5bUwLZlNtyRtVGhdRm
otEjGVK01gG8b3gZa4FFcJwU7cfQjBLIyCN+4amDrZw5BAcu+ud3IezxYM1YpQ0TKWfnOQ7nMGxC
MzSx669cDTQwx1yM2eI9IGhDRDk6VlkojIkfGJsBQVdeX8t7P67fhy7V0EU0Miqk2Td5wQ8osozo
RH+sZuF851lpLo5FjWQieTazXAPkV+eLBj7WtfW47kr1WPRGEvmYgr2iwCV5x+iTBnseWZT1QG+6
X262vZE2vDQCyD4fI9/uh/EDDnbfQX/Dvr4QmzLT6fxzyL+1qGI+U/DHpNFFP/i1frLZF6ki+zVv
S3DeRznTn9pIPNr74XUJWdzjkbfrtRoCf/6ev/Po32lqA3pEeR18iec4ItkEL7nMDmL0CKb+dnlJ
PqnxIS155+O1JC4kRrzTFsafIqkC3ZOFrayUS2txv/yr9cXZOmLo+H3VZvwB3s5GtgMnH+RkyRAY
CZfXeLKGcL1cKh4lb9/CUgsZiPm7ofSvTxvfNfnZpv+86Kohbnc2UPgCx4pLEgEEbBhmkSn6MPTr
xs8MG4D4db+p56TUqNib8wCkIEdvQzn6/ZgokabuoxSJ5ekes1EUHOvWUCkGgmC6Y7xeHK3NrJ4t
Q/afYF6gHrM+SuZWPf4Gt+H9xy/wXMbCVKVB1ZFtX4FpciTptE+MG5bqZKgG7cj+KnCO2+4ANJx/
ktyJPWq5sTd9KaSWlIXUCI8qW8iX4qJjEw2OOVCEgZPheRr9mO++s7Audte5aMEQmIrQ6lMN5WCI
WJUPaV+a3Q6D9xOSLIqiC5eyQFaEENzbYIhtXu0hfaNFwOS9N5Vhwj4MPZ6E4CAyD7TehzIEDNL9
6W+LcY0YeQRne2U3EN7wYP2XgSNpJUw02+UNKyVcBQyThFsHnqgcAY66HRC1bHlMDFoxY+1nhynR
Uqq9dkfi/nnckzSMV2uQ8ynlUhLOYIjtz3QGmJMrIj3tfJqEDiuFuQ3SxikPpZa9X+OnsevbX13U
xdufzkMnGACe3gJL/nDCCcP27onNsK7Bdr15bHnLvk7mzbMz+fQmHb3VVsB4/7zJg5ole98tvz2Q
nTHUvMJo9rLvvgegSCj/c1Hmq1YmAvdZ3yUxVyKSWZqhxLn8l+fnilP01xWwuwWvcl+PzMLjMQJY
to3NgM+cTxW6sAwlo6mtVSFdJHIXhVNnqs4se3Okuvh0EOf1tQtMQy4F7tZgfm1KNJEyJfzS0qtU
5vxUgrxkq5knGikNCRagNQmvwhIsRN8tfwZmzW593YAjEpKUMSDq2pDY/2qmVa8OxORXMnBa9Blo
q+jK0XLWBUywiaRK/oyU9hjbIRPdibygZ9zkTOINPAN+IpENrTa+sm2vojGuLz9h4p74nciVMfr1
mCbxvrCaOW5hUmCY7Ln8pREZjnd6e3WKqbfboycBlhq+08kO8zs6MHH+SoFS+sZvz367GLsuIZkD
v8hQTCt5QcGukCpb7KsmcKK/mvqepUvPd7hAbbfrcp/ACVPqPyWGTp6UpskW2DtFi0QAkemS9JIC
o5UoKPTsQqItarSvfLsPsCXWjfEn1A1Un86sYSQloWPIFbzHEMEEeLxRxJnbSzowZLEtE6yl2NBe
h+6sScPSi5JLBSMSAEVA0Am6s5uhTiwUFyMtxUSQfZ2CLluiMEy/kxb2WWaMTY5lEMbvDb8Ha+nw
TxeDNwmk7c88LKYr0VMDqdqKmKhEEx7W//OUM2WxlIEnCEa0Yb6kWVon90kd+NHVCBrZHFQ3Zfii
G+bO54g6z4EML/dz9Cbol0YV1ZW1xty7RdnnpLPJpx/unJb5e2iTN1N03fpOcSABki5YEiz0yYIT
aLV3n3LFN/7kim62O034m6j4p94wNsarxp5HRvkGO8WoAEfjoshDeC5VtrdaKh7wvE6inX1784I5
bp6982kGKvWq3WblslX6r9i3PMbZGq//y4bxQO5TNr+BXs6rbSfkTahfhRhMJg8gvqsv2EJ3IfDt
bCQeZBVkl0FhsnAXJz8rlbyiSGeWCfEB9UHyb96575x9lvelpcQHBXDUfE8wY8kGdIDxGgBdIrFl
ZwinzIgRrfelp9YIwNYHim/qpPpZvr6BwQWbMa9BawQdn6FhdYsPo709qkt6jaYsScBl8fFW4hFV
Av4ZAo4O5gwAiLdtUTM3JPYOCSQxJxYvuQjHF2u0b68ivTQEzwFn1QgBPsPxLD4Y+p/HDf+b93kn
KfSGXkF3HeyvXSZb7HOskBMggW908FqH5riSD/ud1a1fiRJpJKc1xTqQaeADpXh3uTH2yTvpFYkA
8yEB8pJcYIYSagN4hGgHbUdHh6p0Rwz7KtG9zL+HSnd0ijUbHGQf29yBtFdQtHByITVDJNU3hRyD
h9tPRdOrPLA6nu7zVyTHNEe6YU+sSe+f3QeDBOIkn5mdobgQ6cxDdMtjDh7x+MgAhBJpKYIysPb/
JDoI4rcqmWlsAiSspPY/wXgi7T1fNVnZt8B4IYQyROnvd9cneykzE75IlP1uMS51Y/1RId1OL0te
0qyl4EE0S9tT30PCYSJnUILUdOdyhaDC+3MqPS6BxlkjxxqH6h2NSmG/av3yktThPjwTsWgEYE15
Bylx67DkzpX5rT4Q346GpUzzft9b45ikrJqaotHP/AEM+Ou/0wpYtOgIL1p+4qMEpeOqvHdPoGLQ
i088XuWloCgWeZMUI7enfisD5LDHyQoKn3J74qZLR1rWIbi0OqoETKm9k6OeXLgYObv4UJfJDUXy
1z9oNg5Sd+f+q7cKEF4PW7OxEU2QhXCSTwwDDAK7UsN66Iqw7CXjveStMMPyRlclW7UV1EVc7IUR
OGSVeH261832ZuHPkmZgPEh0PzlxEKU+YEfzPcyooos1Kbx6eCsW2dAo3zDmUvy+fAvfZvsGBj23
KqsS00b/pClsIZiRYVMKahglGehVTNxDNISPu9WV9+COn0dpFzSzwrRPCIe6p4Vg9TWdjSIUt+NH
lNZAaWib7VV48uGtWL4NeM8tRj8KXpz68LuEwIAZ5Nhh5Zx2T7teHLkJMwAMRa54O9XrFdI/6kBn
XoglM2LkjY7U3ZEDuFIC150zBFSEqG3YI5JHE+oYxM+w5dIOPe19uVMrIMfjN0qE81GIl2cvaWgP
yq3rqfk5/1lfuZ+3TnPV0XvZE+9L1R4miQXUmPjOnIrHTjtcShGz+rh2Zuw+AG76z/mQO7x5aQ1p
+GFGPifDv0pP0hPW94LGLSBA4k7Ym7ECRgv7pE3Zp8eErL1Q1RS4iCHSqQ6AJnNNbynGkwB0uid3
lyRUpi9hKHyVJLToCpMcvNw/JRm5ICr2+J8yoXwvdGSe15vTLxj9Oxj9aJ//pUaB2gZ6CWd03MZk
ZZ4r4ZX2BEYzWRDkJsmn11qDxfZlKXzY8hfXh4ypIUJShpX2RAfqEuagtdaykpeTikGlYbfECH/T
/4REsdEgEXXsCX5Y5MuuzqAmzXZzIN+87u+/RFx8Q4YJNGh3rAtCjxZ+gUMgzYl+9tKCMAvOMtdf
pCTZTOvFBkCQUAPbAizw6/e63YZG9obSsmNFETHXjPmqMU9XIf2I6yrcr7Th9CbG+cjF3e1O+WcV
xOFBlGFACoWnd5JwYbg1evyYbD/DpvRC8EmsIVBDF7KT50mU9rWXmSVm7jbbqqrBaU2ixvKTtQWA
//E+Br8xQ/wqrvhoVkVEQ6JXyQEEBftXEPC9mwzbcJ/TlfoHLLn+md9bZT5YO/KpMRyEJYikA1XX
TY1+BoHMYUc/W36At5Q+f8g+X8GLynQsm7cdmxDayExG22m/ergp05GToUvUPakr6I/j5Co9QneB
CuEQ0yOij+M7ziORYzADyP0c1cmejayhHrqf4iWgBTJf0S5V4jwCudnurosXlRTOSR7uBseR6IwC
Myrd9DLEqqOamH3UNSbtoOsry7BUZe5Tlob0PeQUMLJoO56cIbANrOJdRUl1F8dpMicBKdOWKYGJ
7c7+5WiqbRgEBtVm1vx5SKW7yJVWqdTtO2ZGzoeRWAG8Wo3ohGtTCH9r7xZ3OCiRG+S7hicsF4kY
VpwlHdy9PzO74G1j0l9mfZr3ObfwBkpBuylI2fMNL/NRGL+am1CG6G8CoHILm6XcDAlSltDEVxOM
u4nohlXo7Bo/lZwfKFOKCB22QaOo1Q2oOgX+Vg7F2ApjrsHpob9Xali+RDo8eVsC2Olwu+BoB6Px
RNcm2AluEDnqqQYdBgK2jOZz97DDF6brT2txrtNwNyWJa2YZ5nBNLFQbxZM3ZUvilFJxKBq0smxj
zpEeixQAB7Kdsd6RR5LCbL3ubulvaphvV8yGLg/1X2wmxXXeOuuP4knmZY9KMHvqNVx8iNF6mrOJ
Kft/4Aa32gr1VcLKjfezxIu5W0pLb0+cvWuaIpouyjTBa6KVqY7Fa+cpkfKRxEGvrE/bUu/FE1U/
Oxlkl7+6tbpoD3tfTSDrpIaIsUFOL6LWiLpK0gElguR6G668kF4edtM/+snbHWsbwNIgkF36jcDE
eSqyxXg3DHdczbrfR31KA1U7zn+5PhrUsOgpBQ79FvvdNobsc8YYLSSqQQfY7qT4QV0Acb3WlWgT
3uNYV/oAdDKMvyCZJdIARDb4xr9vVDyG4XcwO3XoDRXdXSI/xHUMj2W5NoyXU3MKh+hv/3et0kfm
Mhf5MIP6lJJmeZCuLsvCnnw2svINMc1nowR7FX5JbJpp1ieCORyJ0trT2KnBnmM9RxOYXspTSM7/
9tgVyIqgM2enQNnwUsC10/SRj2t8bLIEHIIxqD8gVxy8BLIhs8ugbsYzcQ86GsAhQ7uFSbY8+LeN
NpMu4Pz5n3kzy68ljZ09jflxU4O+drRheD336lvxfUbCMkhi+j6PY4DxIFbqLdGIZAoVgJWxdaqi
jkrUP6atyZqBAzwsL/dMBpGcjVQUzeqWKrB8rsbDqKHu8hNYiOtjZ1GoyQ2hoNpMmB2SP6DqxYOw
dmMJ02lK+orPzoaDrtmvA7LkKqxMfnlWag2vG50gW308drv53DSzEaIyHqXw4PPqK5DRPxoIcVKH
k+HmiZaPBm8xVFCcsf8uK6wXU5Nii7xi0LuQR3DXmiUixXG3fwcwkhU6rdOgQfTlW71MGgmlpe74
edBzXzunK7GpECog+0LHiBUwiTgemw6xckFlU9PkpT7pTVPmy64z6jD9Era3aEQ+LGhayeirxaFY
4L86JGmwAVnL6arGVeShUX2exLB1Y3vlAhMXCvVtee+Yco/W25e3w0VgUMPWvxIUQOcTl8Qzv6go
FBgpoby3QWMychJAvrd0btvoctclyhKYEf5Ek36yugCvT332rH0kE+uPhUrFpfG6Mw5BvS84oQoq
Sq+Oawxom5AZl1f0+Wg85E+szgwC+K+zumjUVEeHhLRCzuhgR2WmMdatCBGagxue3ynMgihmZgGv
5NpDFGjr0Wqw+XXHW9dJhp2+b+tkUSC8AXkWTI6ePfhP3J14OeT+/oicLduCXWhQZVhkNdI992U5
QoowJsJ+xOM0BA3ufMqLsVj4zdwp7KUe+WpBxs85F3QKpQZtqItzaUs6+SLakx4S/CLT9LpQD4cl
vtSW/T47TOF5AenUiohvJfZdDehfQdiIPYoF8OKNRRAICdUKSsodrX2CAoBZbCSiyJM8hG/uUq76
PsDZR5YTdAQpwAAb8YSMaa8KR3qy6fdhvq/kh5SDDSqkdO1fLIU+fDwR/CuKSSEIfXofN9JkGIkA
I9ADRX6Ye7EDLnhHlaNhK1Tm3EWKeD2w1y5mtDaj4N081O/jy1NM7O/jB9uKTOgml7KfGuKYoDKj
VtMDsNBz0WJILCKANs7bIgXhLSsi/fG5sO5plq3RQlkSQcWk/61lGYIP/KvPSNKoZKbHMxSfogo6
wJMRCA5sSOSORx0IeeCdCjfqIByx7Eyo76WNcgPtTxefRArPn11k0Xc/MwVr/fqO9L5GjHcrpqV6
u9m+fm59eYDjeAcQ07+zlm1Hdj4pMy6zn5jA3N1REGfDYMLEhcoN1m6wbNIKZ+GhWPf0N6PF4dbV
6nSKlUS7E9rDA18H5RjNG43VhvlnCwnyF3ORthUsFtG0S8XQVAQfgdfhx+GY/h78PMe9cKyDkj0b
FyNo68BtcR3igMWYOGFP1WjZFN0KurwBYq2gm4RtURoTsBMkYHAvj8M5j81jCZUW9KfoIdxtFFAC
4XfXHsZlaOUzQ8H4Il3Gc+r1mjxcrXkRTyXwQfUZ/pVgL+2ch1CrpC9FNEliFrPpolteBYmlG4Ga
GWYIdyg3RbNPwqjucItYXIKUEoFmm/L50JNDgC9dSoxRAkoAwhdh08L7J9n5qYhpUhOqsN7m0C7H
fgmUy/Qa085IH9lmRRUzsaoUUQp/EWaPE3dEtBX+gZ1uSreEOfRPOyGmBADR3/199aWvghR+WiWo
7OsER/pqWkJ9k/qXc2Lp8nJKaN0+k7unzbdr/aBL23FMx8OTyrTdiqRjMFqxGncukjy/Lvi5n9dn
9CwEXySYR0s15Y33f21NnOHUD9i1fwvYR6fRngrB5+rg+yWQ8OSXpga5f360yiEbuJ2laqJbDX5U
8ppsADm7XOjqIpWrPkJRkJjyhsVow26bjc5equT2PjNy+sP3g/O7lgoHA+qSoVWpMIo0OUDBaa4C
zWsIBllo4wVCCM9ugBy67wllFRk813Q7vr+2o08MCTEJs/nmPXe748UimxguJih4WC25TK8NfFBj
hSGreUKDvPzhO1NLR/zIfY2gF/f+8YEw7qfkb6fsFwTqhoI9JcG+1+vIp5nCGJ1Y/49VAQ66U4JH
DvlvcQXQ8KaPf5jbSP/3pPhZOPLWO7oanpgyeGFwX6ZhrsHh4ObfvLqC289pWWS2t+mR6/fqUbvJ
AF2OX6gkoKUXyCbduLlFpIXtmMmAIK7fLPCpvqcFVXKpUU3v6tM8zK493sF311xEarU40Jjcmvrj
UK87BV1swTEcoI3vcCGsM1pVe6xvufiXmo/uBu7pMX0rkHgC4dnT1Sciyl7MfAmEAWaBgcizjXrE
Dzgbo30VelsynfyOAstQXDjGOaOV7PLKwJz4Xa6uhroRzdjfCt+ah1Q7Dr1FHCMUCUUf5YCLwQzS
sDA0oDPFFVQtkE9BehkQI140T0lodeAsblgwAB3Ic2RBwpj8KRQVgrkgkUfMiThZSL6vVSH/+1QF
iv423V2eRkfG/gUT2+YH6eFmYaKpVg1DUubeDWOCRb5dm/oF0N1fY72qVqd53LsxpPWGZwGVW9kH
MD40toKPWhSzNe5G+b9JwSSOYJvJtF2zPVYgkIhk14EvoNuszauNE6yCk6ijOH0Z4hTT+In3mPzt
8QmPUbSYdsKbP9UFybM/psqvDw4GfJ9M4wbNSguF6ivQJ/FvI6ToC8VRmUyT6eNbiT7SxZ+OFkc4
RP9Bpdt/TRijCxZk4B3y2NJfbBeZGx9ANiHn3vMTZ3xQP/a2uDXPcgZT8HjyL1N+ZEusquQH+Q9h
ZPl9iPEf0Zz4UR9s8xbCcn5ncv8dBOSnp294FUAoBNdUBpTSsYUd1768ZrLz5agL2cMI9kRd7diO
jkYBNNgYdrrDV/UP9RyDYa2fp8Maj3MyyDOafP0OhiKMmATSolo7U3+bjX+NF1Ec8VUQsE5xCKiw
r7EGfuGHhfKLKwWJUf0TOGk+tDDFrGh5lx6RJZf2YP0fKeWcMlSqEEN+J58WFsNWIjp3uH/0Ci7Z
PSnO5aDIIpKKZijXOPcsBPkY642LD0ive9UvzVptNeT6b/dthD4Ok4+D9E2v30BmJ32VoJLpH004
kLg94t2kCj8prsUTkni924WESJRx240JkXFRHwDC6Ca6AskyudtKpCgbnEaWveSZLbKcG1zirTma
QabnvWhq/2L+HqwF49WkRGHNLaWEarsB4rqoovVKV+30O2HR0uXTOyYpR+4Fz434OR+m5IwmNYZT
j8Umsu43Y8Ga0bRrlW1xVSSqtyo/NMpcnMEnfEtr81g1DXzO8IPtLNnbjaezak35nMGi194da06J
e5FPIGCSybUll1BF4NfrMf2XejsbKBluuJlg5wzubbLbCpbaq5cV2ZQQpuulS5yQMp7XQ2hYeeq5
1Z0H2wwp2RES2JeAza4MGgVwbxB1Qq7MotETuI0mMvVq202s2+3+14KeSeUq84bKnyYyeKxapoaS
JMLvy2JQRQQ2nOjRQK4sHEQvlDrdarvAQpzvZ9drKUuq3sp3la0zm+NK45DzDz9q2gdtnrZmo2xz
iwFVvZ7GFCcpH2oUqj+cqhdK1xHKuzG2/xibUuhGDW9NlueFGTxi5HfTg+KikMY8MvApnAL5+Coi
KXS5r54gDF0Txj0rZdRSSqpvK7oWqEMQU55uheJG9KmSS2fWXC4KDzFIZIC8ac2JyHLHUQIPEZny
+bSVvtfFpVVGQvKOanduVFz5oEXND0DMku8b7tON4uQm4qHdK0KZWlNu4oinH7SVMJGBvYeb5Jif
xsEXcwnonppHeiuQYXtI//ls7qmhTVqQQvOLmNGOZs/+dyYIdY1n9+AfS86t9/fs3kiXngdFGKHZ
MJ9yl+lthJBchreHUsLrk2FbI0Vvma2dFi+YqB+KfSn7ugi9h1hHVws8N5amCrOzcdQx9ujuw0+Q
5Nqy2MfwUiPcd6vZd4S6+L15fud9+WAlX6UjSlYDXR2qrrqvL3l3cFg6U4+v7V7hAVM4deBxcjfT
k/WGCutNd6oD8xjcWlXeeyx1uFb9NI5yF9M+9fkJFrCc+tFtaJRShUngocCB9a1FjxoCx9DZ8Veu
/LHEfYghQCtc33VCjm1ePFh7fmA+r/9ZCFhWOEU7JwjZGH+Tumfzkm4wc7pRziRGjfdxIOWFRfFo
8DSRvM+s42weFASM1nwLmMFI6xEM7rNUnRePOx8F+49RZjMrz9Fr/r/rWNcRe2wa3i/Aj6nsxKLZ
aW2u3KEYAeV2xOIIiiSV2iB1H44ftrzJwDn9XsHpVoEUzxyOTOLZe55p5QzWryQMlnjbFkFfuJmB
p7TnDcqcyHUw0B5xRFFi4J5q0LQCEBwWe/fX6hypPU7iPYFIo9/Okk4UXeijpn/zfv2EV/6dSblO
PJjzxZIuNNbA21XMUz04foApLY3cHyWco7TwV2stbuPTCwulz84R++hQFJPgM9xp2lX1y1bcFf1O
K/mBpJTczgnFcwjPN6TS2YOCD3apMo8kYWOvU9Dmn7iWgvE6L1xRCJOd/0UUUDKFs/5x2BnbQTVc
lUo+a1w0iQBnnkwDp06NTNt56GIE8fXrnh5Kh6euZbPRbXlkLQrt/1Hbum73wPHdDDSnSJkAgYWS
5p5IYts0g1jDRilhiBGYGJArihvFR2NOO1HuXmXXrPDCScWstBHZVusQVBnrHikjA7Mzt1DXt8eu
cJp0IuL+LLKvNs/to9Yk8Q+S3VeopkuCaDS1V6chhaoqpvkhh4dL5oa2n1UWMziWJMVJHGrXoYKq
wTdwm4mgiA0SpXXoFNAT2jkcH7QyP9+9VRBFHD95B8EeaTQAQRLR2ZzeAvrIPoZMzFOSJ82IgGCz
SPXl5D6RUaavFF/7uy+t0y02NdynZHkKwRNuHa4KgZTKFDKn3yGQd2DbzNwaFdAQRzoRd2gNou/P
Nplixyi+9FyUVAylR//p6xbgwD7K5FpUiogM39O4iVRpq4cHLw/sDbwDQ5PuTlJ/7m2lJ6Tia7Bn
/MCEBW4DG1CIlBrdsfDPZvD8E8YHSwQ6gVTGUMIcODn1sm2oDegOJIdsHxjcIumHD4ze33uD982x
KE1S3AmD/pDtBRr4rYvEVDLnTlsjngqVU+fHzwM6NNmg0PAURU8I1BkKNkbWpQucqnzQ+8Lk9YHd
+VX/6H7n4Wu7XiLqTR0kX+W+jFnw0OW5AiQmVFZ+T/jQcFS4Nsv1djX+fTEke9RparsTLZ9GbSIX
fY+PNnr1Z+XH74BkktA4pfjgBGa1VblIIEHvL67ev65qtQhxT9a2Xc1Dm3RhOlhgstAWxRbKQ/zC
Ky6+/O0VsTnwaI3NXPi36to4tUUvN8FhVd7rAO297vAI6LOOgXIxqc/hf/VfENR1hROZY2pRFRXY
Ty/O80Si8CkCwmt5Dxa4N4OmFJhw+AP9yzq0MLlNPBkuRnI2glk4kH8DF+rXaVKs3Mekr3wEAhut
m483+gwrQCocIrdGBdTShp5ZDVPv5SM+9wcQAk/mjeC0VZzq820WFjcy9SLDaZd0ykDhhqvOtStI
Sj7hAQpDKIBgOfWlnI1m+9qTuiZFaz5xsyKwHRxqbzdqw0AMT3ceKfSRRBZlMHC1Nk41O/sV+UZL
UPDKrAT/7rGdangftsS4fQiFS8oxK8TdqelZvbTT1Y1p4vjqdyvolly3cA0VnWlwN+ONjlBXicyV
SxzOYwy4yXT+ujFBWWiU8ni3JGomg+8Wvax0qgMHcWwADd5pdOs+MJSHCXuJ8YkK8GGqAk2dSDrm
xYPs+Di7yAq8NyfyIzr0HNde3LnPEJTpdc0HDd4pCzcd7Q181i7slzSaj0UmK4i0V9pZ4a8//ZaO
6MoTBdRnC+ds3gB+vw8/FrLdVUGdq/joiH3mMNVzeBiABsl73rXhVYY24RlO3T1n/IxWtGkTEFVl
ilb13cyjxW0n2CWWhUL5bT40tKISzhU/KmWsDkTJ+EngvsXUr4DjxdGI6det1TDQVMbUrp15XWS3
4/F+Fmdgx5Z+tdBww/MGzTvGdeol8WBbOa47TZfK+DRKqJJa5wDMcdBo975TGQpnfWCBmS2PWBam
J+ExUQnBvCSAAYodeQdcF8h84JMuVg4X+tDi4d2htrfobxknEzyxK7lhzEvCqv6o96h8BeIbs035
JpLWiBqz+EKyrYvqk79E3ai5f1FYxpp1ZSPUut331ciOYEBWS25d4tDZbCCr4nyjUzlyWTCBXsB1
Nls2dph4rynfy0UVCswOHUXVZ96SWu4qQ9ZbN/wDEJe8m+DPC/KUI1K7ZLvSMktx46tYElvaiGQA
JIfZJsChyFopBGgpBIL5x7h+qasVDOKFur8bxHVkWOWDjcvHxKp99SEXD+pa6GNBiXq55nZXD7rX
4DFc/sDtrAjgPmvR+gDqUEy5t/RwNHcKgkcS9b71Jn5YU9b66getlRWrG8gBrF5vfzua5YvW6MAk
U5/p+jt2cyM400kz0MLB6ytdzPwF1gqzFCW4yn7TTYPkDN401U+Cw6Wx4M5b/LwiUBb5rUKWHIl+
++qQP2TuBXgbXf3pi0ImoRZiHMqKmH1ATciwO5BSmCRMWnS5Lh3WGIqSSzmQnFjNmMf+D/J3IqkX
uwmHdhCFnVUCzC3um7MoRPBDSfuwillmpF9SEWB9rbcN4tcL8F9iVT0c+4freZCfGm3ibQD75nKa
bgdVangO3t42xH19hRptMKQbYR1otYuNKVtr07S8yv49mqSkH1CSaZ9x5v7Z5uvujdFreWa3+5Xt
1wg0AQ2MYT3QJGeqteFr8xTzkiKFwc/XdHR3TfUrhq38WNNkVRm5/zwQPVhXMdwaLbd7b6K3LPg1
qiEY4fHa91rYmldN+3kN7ZJ21+llBp6Qxn2MUTY5BYdBPrjboD+SpsoRZhpUbXcykpKTSMzDzDo5
Gs4EEtaGSfEZKjD+nqKqUCP4u4aiI620fmg/b+I9rzxBE9Z0CZXJmNFLUdMIFmWJCn/pQZPustHj
+mNUC6hGFcp9RcX/z4zsobpW/7UOKNHXN7HB4QDtR4ysao6o+Welh7htgWAjLYUTqOgmic8g3SC4
adEeXpXeC8x5yMkvXEFcPiPxt4DfuI3jKLbCo0ULd8zWx9HbySl3+C7VcD25aqdbQNxNbwPBZfiY
WuNmoldgPM4X3JWvHoeQnuxt30co2dE/5wvuooyWq/6S25+ZC8aIeknXvd9vb3mBDoX8IFXp1Ys3
hBNgCwZx2nRkvYASnoWTGucoqJP8jbHlZsDI4qKiu7G/IEi/3YJKL/ekngkEK73aDGmN3/71nxo+
b2FC0d2+ZoOZyxewwbYJr8gsMPZn1QOubwgr0Ay7aiaaaKkQxLWUhv8544gfB7cz/vLFWT2TSV+L
WhjjIDc3O4ZDfwD7TuB+FJbak4X5wnld4l1KOrY43znkQI8Uck0SVqBgg6llIe3XWqcQxfGcTT7T
BMBXopEuu8L0bI7Yq3tbClFHYFLknokOnus=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
