
bsp_graphic_f746g.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016364  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000043b0  08016538  08016538  00017538  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a8e8  0801a8e8  000210f0  2**0
                  CONTENTS
  4 .ARM          00000008  0801a8e8  0801a8e8  0001b8e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .qspi         00000000  90000000  90000000  000210f0  2**0
                  CONTENTS
  6 .preinit_array 00000000  0801a8f0  0801a8f0  000210f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0801a8f0  0801a8f0  0001b8f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0801a8f4  0801a8f4  0001b8f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         000050f0  20000000  0801a8f8  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001bec  200050f0  0801f9e8  000210f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000c04  20006cdc  0801f9e8  00021cdc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000210f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00035fde  00000000  00000000  00021120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007de4  00000000  00000000  000570fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002b90  00000000  00000000  0005eee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002155  00000000  00000000  00061a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00032f7e  00000000  00000000  00063bcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003d078  00000000  00000000  00096b4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00114616  00000000  00000000  000d3bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001e81d9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c608  00000000  00000000  001e821c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  001f4824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200050f0 	.word	0x200050f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801651c 	.word	0x0801651c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200050f4 	.word	0x200050f4
 800020c:	0801651c 	.word	0x0801651c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <getRTCTimeStr>:
RTC_TimeTypeDef sTime;
RTC_DateTypeDef sDate;
const char* joursSemaine[] = {"Dimanche", "Lundi", "Mardi", "Mercredi", "Jeudi", "Vendredi", "Samedi"};


void getRTCTimeStr(char* timeStr) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
    // Lecture de l'heure
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000f80:	2200      	movs	r2, #0
 8000f82:	490b      	ldr	r1, [pc, #44]	@ (8000fb0 <getRTCTimeStr+0x38>)
 8000f84:	480b      	ldr	r0, [pc, #44]	@ (8000fb4 <getRTCTimeStr+0x3c>)
 8000f86:	f00a ff19 	bl	800bdbc <HAL_RTC_GetTime>
    // Lecture de la date (obligatoire pour dbloquer les registres)
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	490a      	ldr	r1, [pc, #40]	@ (8000fb8 <getRTCTimeStr+0x40>)
 8000f8e:	4809      	ldr	r0, [pc, #36]	@ (8000fb4 <getRTCTimeStr+0x3c>)
 8000f90:	f00a fff6 	bl	800bf80 <HAL_RTC_GetDate>

    // Format: "HH:MM"
    sprintf(timeStr, "%02d:%02d", sTime.Hours, sTime.Minutes);
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <getRTCTimeStr+0x38>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	461a      	mov	r2, r3
 8000f9a:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <getRTCTimeStr+0x38>)
 8000f9c:	785b      	ldrb	r3, [r3, #1]
 8000f9e:	4907      	ldr	r1, [pc, #28]	@ (8000fbc <getRTCTimeStr+0x44>)
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f013 f98d 	bl	80142c0 <siprintf>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	2000510c 	.word	0x2000510c
 8000fb4:	20006558 	.word	0x20006558
 8000fb8:	20005120 	.word	0x20005120
 8000fbc:	0801657c 	.word	0x0801657c

08000fc0 <get_current_time_in_seconds>:
    //printf("Heure actuelle: %02d:%02d, Minutes depuis minuit: %lu\n", sTime.Hours, sTime.Minutes, minutes);

    return minutes;
}

uint32_t get_current_time_in_seconds(void) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
    return HAL_GetTick() / 1000; // Convertir le temps systme en secondes
 8000fc4:	f006 fd82 	bl	8007acc <HAL_GetTick>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	4a03      	ldr	r2, [pc, #12]	@ (8000fd8 <get_current_time_in_seconds+0x18>)
 8000fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd0:	099b      	lsrs	r3, r3, #6
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	10624dd3 	.word	0x10624dd3

08000fdc <date_Heure>:

//date et heure sur l'interface
// ===== En-tte avec la date =====
void date_Heure(void){
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b088      	sub	sp, #32
 8000fe0:	af00      	add	r7, sp, #0
	char dateStr[20];
	char timeStr[6];

	//date en en-tete
    BSP_LCD_SetFont(&Font16);
 8000fe2:	480e      	ldr	r0, [pc, #56]	@ (800101c <date_Heure+0x40>)
 8000fe4:	f005 f89c 	bl	8006120 <BSP_LCD_SetFont>
    getRTCDateStr(dateStr);
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	4618      	mov	r0, r3
 8000fee:	f002 fe47 	bl	8003c80 <getRTCDateStr>
    BSP_LCD_DisplayStringAt(0, 10, (uint8_t*)dateStr, CENTER_MODE);
 8000ff2:	f107 020c 	add.w	r2, r7, #12
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	210a      	movs	r1, #10
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f005 f916 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Heure au centre
	//BSP_LCD_SetFont(&Font16);
	getRTCTimeStr(timeStr);
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff ffb8 	bl	8000f78 <getRTCTimeStr>
	BSP_LCD_DisplayStringAt(0, 250, (uint8_t*)timeStr, CENTER_MODE);
 8001008:	1d3a      	adds	r2, r7, #4
 800100a:	2301      	movs	r3, #1
 800100c:	21fa      	movs	r1, #250	@ 0xfa
 800100e:	2000      	movs	r0, #0
 8001010:	f005 f90c 	bl	800622c <BSP_LCD_DisplayStringAt>
}
 8001014:	bf00      	nop
 8001016:	3720      	adds	r7, #32
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20004f0c 	.word	0x20004f0c

08001020 <drawMenuPage>:

/**
 * @brief Dessine la page menu principale
 */
void drawMenuPage(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0


    // Efface l'cran
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 8001024:	f04f 30ff 	mov.w	r0, #4294967295
 8001028:	f005 f894 	bl	8006154 <BSP_LCD_Clear>

    // Configuration de la police et des couleurs
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800102c:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001030:	f005 f844 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001034:	f04f 30ff 	mov.w	r0, #4294967295
 8001038:	f005 f858 	bl	80060ec <BSP_LCD_SetBackColor>

    // ===== Section Gauche =====
    // Zone conteneur gauche
    BSP_LCD_DrawRect(40, 60, 180, 160);
 800103c:	23a0      	movs	r3, #160	@ 0xa0
 800103e:	22b4      	movs	r2, #180	@ 0xb4
 8001040:	213c      	movs	r1, #60	@ 0x3c
 8001042:	2028      	movs	r0, #40	@ 0x28
 8001044:	f005 fb46 	bl	80066d4 <BSP_LCD_DrawRect>

    // Temprature
    BSP_LCD_DrawBitmap(50, 70, (uint8_t *)temp_icon_bmp);
 8001048:	4a2f      	ldr	r2, [pc, #188]	@ (8001108 <drawMenuPage+0xe8>)
 800104a:	2146      	movs	r1, #70	@ 0x46
 800104c:	2032      	movs	r0, #50	@ 0x32
 800104e:	f005 fca5 	bl	800699c <BSP_LCD_DrawBitmap>
    BSP_LCD_SetFont(&Font12);
 8001052:	482e      	ldr	r0, [pc, #184]	@ (800110c <drawMenuPage+0xec>)
 8001054:	f005 f864 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(92, 80, (uint8_t*)"Temperature", LEFT_MODE);
 8001058:	2303      	movs	r3, #3
 800105a:	4a2d      	ldr	r2, [pc, #180]	@ (8001110 <drawMenuPage+0xf0>)
 800105c:	2150      	movs	r1, #80	@ 0x50
 800105e:	205c      	movs	r0, #92	@ 0x5c
 8001060:	f005 f8e4 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Humidit
    BSP_LCD_DrawBitmap(50, 122, (uint8_t *)cloud_icon_bmp);
 8001064:	4a2b      	ldr	r2, [pc, #172]	@ (8001114 <drawMenuPage+0xf4>)
 8001066:	217a      	movs	r1, #122	@ 0x7a
 8001068:	2032      	movs	r0, #50	@ 0x32
 800106a:	f005 fc97 	bl	800699c <BSP_LCD_DrawBitmap>
    BSP_LCD_DisplayStringAt(92, 132, (uint8_t*)"Humidite", LEFT_MODE);
 800106e:	2303      	movs	r3, #3
 8001070:	4a29      	ldr	r2, [pc, #164]	@ (8001118 <drawMenuPage+0xf8>)
 8001072:	2184      	movs	r1, #132	@ 0x84
 8001074:	205c      	movs	r0, #92	@ 0x5c
 8001076:	f005 f8d9 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Pluie
    BSP_LCD_DrawBitmap(50, 174, (uint8_t *)rain_icon_bmp);
 800107a:	4a28      	ldr	r2, [pc, #160]	@ (800111c <drawMenuPage+0xfc>)
 800107c:	21ae      	movs	r1, #174	@ 0xae
 800107e:	2032      	movs	r0, #50	@ 0x32
 8001080:	f005 fc8c 	bl	800699c <BSP_LCD_DrawBitmap>
    BSP_LCD_DisplayStringAt(92, 184, (uint8_t*)"Pluie", LEFT_MODE);
 8001084:	2303      	movs	r3, #3
 8001086:	4a26      	ldr	r2, [pc, #152]	@ (8001120 <drawMenuPage+0x100>)
 8001088:	21b8      	movs	r1, #184	@ 0xb8
 800108a:	205c      	movs	r0, #92	@ 0x5c
 800108c:	f005 f8ce 	bl	800622c <BSP_LCD_DisplayStringAt>

    // ===== Section Droite =====
    // Zone conteneur droite
    BSP_LCD_DrawRect(260, 60, 180, 160);
 8001090:	23a0      	movs	r3, #160	@ 0xa0
 8001092:	22b4      	movs	r2, #180	@ 0xb4
 8001094:	213c      	movs	r1, #60	@ 0x3c
 8001096:	f44f 7082 	mov.w	r0, #260	@ 0x104
 800109a:	f005 fb1b 	bl	80066d4 <BSP_LCD_DrawRect>

    // Vent
    BSP_LCD_DrawBitmap(270, 70, (uint8_t *)wind_icon_bmp);
 800109e:	4a21      	ldr	r2, [pc, #132]	@ (8001124 <drawMenuPage+0x104>)
 80010a0:	2146      	movs	r1, #70	@ 0x46
 80010a2:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 80010a6:	f005 fc79 	bl	800699c <BSP_LCD_DrawBitmap>
    BSP_LCD_DisplayStringAt(312, 80, (uint8_t*)"Vent", LEFT_MODE);
 80010aa:	2303      	movs	r3, #3
 80010ac:	4a1e      	ldr	r2, [pc, #120]	@ (8001128 <drawMenuPage+0x108>)
 80010ae:	2150      	movs	r1, #80	@ 0x50
 80010b0:	f44f 709c 	mov.w	r0, #312	@ 0x138
 80010b4:	f005 f8ba 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Direction
    BSP_LCD_DrawBitmap(270, 122, (uint8_t *)direction_icon_bmp);
 80010b8:	4a1c      	ldr	r2, [pc, #112]	@ (800112c <drawMenuPage+0x10c>)
 80010ba:	217a      	movs	r1, #122	@ 0x7a
 80010bc:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 80010c0:	f005 fc6c 	bl	800699c <BSP_LCD_DrawBitmap>
    BSP_LCD_DisplayStringAt(312, 132, (uint8_t*)"Direction", LEFT_MODE);
 80010c4:	2303      	movs	r3, #3
 80010c6:	4a1a      	ldr	r2, [pc, #104]	@ (8001130 <drawMenuPage+0x110>)
 80010c8:	2184      	movs	r1, #132	@ 0x84
 80010ca:	f44f 709c 	mov.w	r0, #312	@ 0x138
 80010ce:	f005 f8ad 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Pression
    BSP_LCD_DrawBitmap(270, 174, (uint8_t *)pressure_icon_bmp);
 80010d2:	4a18      	ldr	r2, [pc, #96]	@ (8001134 <drawMenuPage+0x114>)
 80010d4:	21ae      	movs	r1, #174	@ 0xae
 80010d6:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 80010da:	f005 fc5f 	bl	800699c <BSP_LCD_DrawBitmap>
    BSP_LCD_DisplayStringAt(312, 184, (uint8_t*)"Pression", LEFT_MODE);
 80010de:	2303      	movs	r3, #3
 80010e0:	4a15      	ldr	r2, [pc, #84]	@ (8001138 <drawMenuPage+0x118>)
 80010e2:	21b8      	movs	r1, #184	@ 0xb8
 80010e4:	f44f 709c 	mov.w	r0, #312	@ 0x138
 80010e8:	f005 f8a0 	bl	800622c <BSP_LCD_DisplayStringAt>

    // ===== Barre infrieure =====

    // Icne info  gauche
    BSP_LCD_DrawBitmap(18, 235, (uint8_t *)infos_icon_bmp);
 80010ec:	4a13      	ldr	r2, [pc, #76]	@ (800113c <drawMenuPage+0x11c>)
 80010ee:	21eb      	movs	r1, #235	@ 0xeb
 80010f0:	2012      	movs	r0, #18
 80010f2:	f005 fc53 	bl	800699c <BSP_LCD_DrawBitmap>


    // Icne paramtres  droite
    BSP_LCD_DrawBitmap(438, 235, (uint8_t *)setting_icon_bmp);
 80010f6:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <drawMenuPage+0x120>)
 80010f8:	21eb      	movs	r1, #235	@ 0xeb
 80010fa:	f44f 70db 	mov.w	r0, #438	@ 0x1b6
 80010fe:	f005 fc4d 	bl	800699c <BSP_LCD_DrawBitmap>
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20002c48 	.word	0x20002c48
 800110c:	20004f14 	.word	0x20004f14
 8001110:	08016588 	.word	0x08016588
 8001114:	20000000 	.word	0x20000000
 8001118:	08016594 	.word	0x08016594
 800111c:	20001eb0 	.word	0x20001eb0
 8001120:	080165a0 	.word	0x080165a0
 8001124:	200034d4 	.word	0x200034d4
 8001128:	080165a8 	.word	0x080165a8
 800112c:	2000088c 	.word	0x2000088c
 8001130:	080165b0 	.word	0x080165b0
 8001134:	20001624 	.word	0x20001624
 8001138:	080165bc 	.word	0x080165bc
 800113c:	20001118 	.word	0x20001118
 8001140:	2000273c 	.word	0x2000273c

08001144 <drawCreditsPage>:

/**
 * @brief Dessine la page Crdits
 */
void drawCreditsPage(void) {
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0


    // Efface l'cran
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 8001148:	f04f 30ff 	mov.w	r0, #4294967295
 800114c:	f005 f802 	bl	8006154 <BSP_LCD_Clear>

    // Configuration de la police et des couleurs
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001150:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001154:	f004 ffb2 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001158:	f04f 30ff 	mov.w	r0, #4294967295
 800115c:	f004 ffc6 	bl	80060ec <BSP_LCD_SetBackColor>


    // Icne retour
    BSP_LCD_DrawBitmap(10, 10, (uint8_t *)back_icon_bmp);
 8001160:	4a12      	ldr	r2, [pc, #72]	@ (80011ac <drawCreditsPage+0x68>)
 8001162:	210a      	movs	r1, #10
 8001164:	200a      	movs	r0, #10
 8001166:	f005 fc19 	bl	800699c <BSP_LCD_DrawBitmap>

    // ===== Titre explicatif =====
    BSP_LCD_SetFont(&Font16);
 800116a:	4811      	ldr	r0, [pc, #68]	@ (80011b0 <drawCreditsPage+0x6c>)
 800116c:	f004 ffd8 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 80, (uint8_t*)"Cette station Meteo a ete realisee par :", CENTER_MODE);
 8001170:	2301      	movs	r3, #1
 8001172:	4a10      	ldr	r2, [pc, #64]	@ (80011b4 <drawCreditsPage+0x70>)
 8001174:	2150      	movs	r1, #80	@ 0x50
 8001176:	2000      	movs	r0, #0
 8001178:	f005 f858 	bl	800622c <BSP_LCD_DisplayStringAt>

    // ===== Liste des dveloppeurs =====
    BSP_LCD_SetFont(&Font16);  // Police plus grande pour les noms
 800117c:	480c      	ldr	r0, [pc, #48]	@ (80011b0 <drawCreditsPage+0x6c>)
 800117e:	f004 ffcf 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 130, (uint8_t*)"Maxime MORET", CENTER_MODE);
 8001182:	2301      	movs	r3, #1
 8001184:	4a0c      	ldr	r2, [pc, #48]	@ (80011b8 <drawCreditsPage+0x74>)
 8001186:	2182      	movs	r1, #130	@ 0x82
 8001188:	2000      	movs	r0, #0
 800118a:	f005 f84f 	bl	800622c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(0, 160, (uint8_t*)"Tristan GROUSSARD", CENTER_MODE);
 800118e:	2301      	movs	r3, #1
 8001190:	4a0a      	ldr	r2, [pc, #40]	@ (80011bc <drawCreditsPage+0x78>)
 8001192:	21a0      	movs	r1, #160	@ 0xa0
 8001194:	2000      	movs	r0, #0
 8001196:	f005 f849 	bl	800622c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(0, 190, (uint8_t*)"Koundeme Nobel DJESSOU", CENTER_MODE);
 800119a:	2301      	movs	r3, #1
 800119c:	4a08      	ldr	r2, [pc, #32]	@ (80011c0 <drawCreditsPage+0x7c>)
 800119e:	21be      	movs	r1, #190	@ 0xbe
 80011a0:	2000      	movs	r0, #0
 80011a2:	f005 f843 	bl	800622c <BSP_LCD_DisplayStringAt>

}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20003d60 	.word	0x20003d60
 80011b0:	20004f0c 	.word	0x20004f0c
 80011b4:	080165c8 	.word	0x080165c8
 80011b8:	080165f4 	.word	0x080165f4
 80011bc:	08016604 	.word	0x08016604
 80011c0:	08016618 	.word	0x08016618

080011c4 <drawTempHumidRainPage>:

/**
 * @brief Dessine la page 1
 */
void drawTempHumidRainPage(void) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
    //char tempStr[10];
    //char humidStr[10];
    char rainStr[10];

    // Efface l'cran
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 80011ca:	f04f 30ff 	mov.w	r0, #4294967295
 80011ce:	f004 ffc1 	bl	8006154 <BSP_LCD_Clear>

    // Configuration de la police et des couleurs
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80011d2:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80011d6:	f004 ff71 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80011da:	f04f 30ff 	mov.w	r0, #4294967295
 80011de:	f004 ff85 	bl	80060ec <BSP_LCD_SetBackColor>

    // Icne retour en haut  gauche
    BSP_LCD_DrawBitmap(10, 10, (uint8_t *)back_icon_bmp);
 80011e2:	4a3a      	ldr	r2, [pc, #232]	@ (80012cc <drawTempHumidRainPage+0x108>)
 80011e4:	210a      	movs	r1, #10
 80011e6:	200a      	movs	r0, #10
 80011e8:	f005 fbd8 	bl	800699c <BSP_LCD_DrawBitmap>

    // ===== Les trois carrs de mesures =====
    // Carrs de 120x120 pixels avec espacement de 30 pixels
    // Position Y centre verticalement
    volatile const uint16_t squareSize = 120;
 80011ec:	2378      	movs	r3, #120	@ 0x78
 80011ee:	817b      	strh	r3, [r7, #10]
    volatile const uint16_t spacing = 30;
 80011f0:	231e      	movs	r3, #30
 80011f2:	813b      	strh	r3, [r7, #8]
    volatile const uint16_t startX = 40;
 80011f4:	2328      	movs	r3, #40	@ 0x28
 80011f6:	80fb      	strh	r3, [r7, #6]
    volatile const uint16_t startY = 80;  // Ajust pour centrer verticalement
 80011f8:	2350      	movs	r3, #80	@ 0x50
 80011fa:	80bb      	strh	r3, [r7, #4]

    // Carr temprature
    BSP_LCD_DrawRect(startX, startY, squareSize, squareSize);
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	b298      	uxth	r0, r3
 8001200:	88bb      	ldrh	r3, [r7, #4]
 8001202:	b299      	uxth	r1, r3
 8001204:	897b      	ldrh	r3, [r7, #10]
 8001206:	b29a      	uxth	r2, r3
 8001208:	897b      	ldrh	r3, [r7, #10]
 800120a:	b29b      	uxth	r3, r3
 800120c:	f005 fa62 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DrawBitmap(startX + 20, startY + 20, (uint8_t *)temp_icon_bmp);
 8001210:	88fb      	ldrh	r3, [r7, #6]
 8001212:	b29b      	uxth	r3, r3
 8001214:	3314      	adds	r3, #20
 8001216:	4618      	mov	r0, r3
 8001218:	88bb      	ldrh	r3, [r7, #4]
 800121a:	b29b      	uxth	r3, r3
 800121c:	3314      	adds	r3, #20
 800121e:	4a2c      	ldr	r2, [pc, #176]	@ (80012d0 <drawTempHumidRainPage+0x10c>)
 8001220:	4619      	mov	r1, r3
 8001222:	f005 fbbb 	bl	800699c <BSP_LCD_DrawBitmap>
    BSP_LCD_SetFont(&Font20);
 8001226:	482b      	ldr	r0, [pc, #172]	@ (80012d4 <drawTempHumidRainPage+0x110>)
 8001228:	f004 ff7a 	bl	8006120 <BSP_LCD_SetFont>
    //sprintf(tempStr, "15deg");
    //BSP_LCD_DisplayStringAt(startX + 20, startY + 70, (uint8_t*)tempStr, LEFT_MODE);

    // Carr humidit
    BSP_LCD_DrawRect(startX + squareSize + spacing, startY, squareSize, squareSize);
 800122c:	88fb      	ldrh	r3, [r7, #6]
 800122e:	b29a      	uxth	r2, r3
 8001230:	897b      	ldrh	r3, [r7, #10]
 8001232:	b29b      	uxth	r3, r3
 8001234:	4413      	add	r3, r2
 8001236:	b29a      	uxth	r2, r3
 8001238:	893b      	ldrh	r3, [r7, #8]
 800123a:	b29b      	uxth	r3, r3
 800123c:	4413      	add	r3, r2
 800123e:	b298      	uxth	r0, r3
 8001240:	88bb      	ldrh	r3, [r7, #4]
 8001242:	b299      	uxth	r1, r3
 8001244:	897b      	ldrh	r3, [r7, #10]
 8001246:	b29a      	uxth	r2, r3
 8001248:	897b      	ldrh	r3, [r7, #10]
 800124a:	b29b      	uxth	r3, r3
 800124c:	f005 fa42 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DrawBitmap(startX + squareSize + spacing + 20, startY + 20, (uint8_t *)cloud_icon_bmp);
 8001250:	88fb      	ldrh	r3, [r7, #6]
 8001252:	b29b      	uxth	r3, r3
 8001254:	461a      	mov	r2, r3
 8001256:	897b      	ldrh	r3, [r7, #10]
 8001258:	b29b      	uxth	r3, r3
 800125a:	4413      	add	r3, r2
 800125c:	893a      	ldrh	r2, [r7, #8]
 800125e:	b292      	uxth	r2, r2
 8001260:	4413      	add	r3, r2
 8001262:	3314      	adds	r3, #20
 8001264:	4618      	mov	r0, r3
 8001266:	88bb      	ldrh	r3, [r7, #4]
 8001268:	b29b      	uxth	r3, r3
 800126a:	3314      	adds	r3, #20
 800126c:	4a1a      	ldr	r2, [pc, #104]	@ (80012d8 <drawTempHumidRainPage+0x114>)
 800126e:	4619      	mov	r1, r3
 8001270:	f005 fb94 	bl	800699c <BSP_LCD_DrawBitmap>
    //sprintf(humidStr, "65%%");
    //BSP_LCD_DisplayStringAt(startX + squareSize + spacing + 20, startY + 70, (uint8_t*)humidStr, LEFT_MODE);

    // Carr pluviomtrie
    BSP_LCD_DrawRect(startX + 2 * (squareSize + spacing), startY, squareSize, squareSize);
 8001274:	897b      	ldrh	r3, [r7, #10]
 8001276:	b29a      	uxth	r2, r3
 8001278:	893b      	ldrh	r3, [r7, #8]
 800127a:	b29b      	uxth	r3, r3
 800127c:	4413      	add	r3, r2
 800127e:	b29b      	uxth	r3, r3
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	b29a      	uxth	r2, r3
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	b29b      	uxth	r3, r3
 8001288:	4413      	add	r3, r2
 800128a:	b298      	uxth	r0, r3
 800128c:	88bb      	ldrh	r3, [r7, #4]
 800128e:	b299      	uxth	r1, r3
 8001290:	897b      	ldrh	r3, [r7, #10]
 8001292:	b29a      	uxth	r2, r3
 8001294:	897b      	ldrh	r3, [r7, #10]
 8001296:	b29b      	uxth	r3, r3
 8001298:	f005 fa1c 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DrawBitmap(startX + 2 * (squareSize + spacing) + 20, startY + 20, (uint8_t *)rain_icon_bmp);
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	b29b      	uxth	r3, r3
 80012a0:	461a      	mov	r2, r3
 80012a2:	897b      	ldrh	r3, [r7, #10]
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	4619      	mov	r1, r3
 80012a8:	893b      	ldrh	r3, [r7, #8]
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	440b      	add	r3, r1
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	4413      	add	r3, r2
 80012b2:	3314      	adds	r3, #20
 80012b4:	4618      	mov	r0, r3
 80012b6:	88bb      	ldrh	r3, [r7, #4]
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	3314      	adds	r3, #20
 80012bc:	4a07      	ldr	r2, [pc, #28]	@ (80012dc <drawTempHumidRainPage+0x118>)
 80012be:	4619      	mov	r1, r3
 80012c0:	f005 fb6c 	bl	800699c <BSP_LCD_DrawBitmap>
    //sprintf(rainStr, "100 mm");
    //BSP_LCD_DisplayStringAt(startX + 2 * (squareSize + spacing) + 20, startY + 70, (uint8_t*)rainStr, LEFT_MODE);


}
 80012c4:	bf00      	nop
 80012c6:	3718      	adds	r7, #24
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20003d60 	.word	0x20003d60
 80012d0:	20002c48 	.word	0x20002c48
 80012d4:	20004f04 	.word	0x20004f04
 80012d8:	20000000 	.word	0x20000000
 80012dc:	20001eb0 	.word	0x20001eb0

080012e0 <drawWindDirPressurePage>:

/**
 * @brief Dessine la page 2
 */

void drawWindDirPressurePage(void) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b08c      	sub	sp, #48	@ 0x30
 80012e4:	af00      	add	r7, sp, #0
    char windStr[10];
    char dirStr[10];
    char pressureStr[10];

    // Efface l'cran
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 80012e6:	f04f 30ff 	mov.w	r0, #4294967295
 80012ea:	f004 ff33 	bl	8006154 <BSP_LCD_Clear>

    // Configuration de la police et des couleurs
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80012ee:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80012f2:	f004 fee3 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80012f6:	f04f 30ff 	mov.w	r0, #4294967295
 80012fa:	f004 fef7 	bl	80060ec <BSP_LCD_SetBackColor>

    // Icne retour en haut  gauche
    BSP_LCD_DrawBitmap(10, 10, (uint8_t *)back_icon_bmp);
 80012fe:	4a37      	ldr	r2, [pc, #220]	@ (80013dc <drawWindDirPressurePage+0xfc>)
 8001300:	210a      	movs	r1, #10
 8001302:	200a      	movs	r0, #10
 8001304:	f005 fb4a 	bl	800699c <BSP_LCD_DrawBitmap>

    // ===== Les trois carrs de mesures =====
    // Carrs de 120x120 pixels avec espacement de 30 pixels
    const uint16_t squareSize = 120;
 8001308:	2378      	movs	r3, #120	@ 0x78
 800130a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    const uint16_t spacing = 30;
 800130c:	231e      	movs	r3, #30
 800130e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    const uint16_t startX = 40;
 8001310:	2328      	movs	r3, #40	@ 0x28
 8001312:	857b      	strh	r3, [r7, #42]	@ 0x2a
    const uint16_t startY = 80;  // Ajust pour centrer verticalement
 8001314:	2350      	movs	r3, #80	@ 0x50
 8001316:	853b      	strh	r3, [r7, #40]	@ 0x28

    // Carr vitesse du vent
    BSP_LCD_DrawRect(startX, startY, squareSize, squareSize);
 8001318:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800131a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800131c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800131e:	8d78      	ldrh	r0, [r7, #42]	@ 0x2a
 8001320:	f005 f9d8 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DrawBitmap(startX + 20, startY + 20, (uint8_t *)wind_icon_bmp);
 8001324:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001326:	3314      	adds	r3, #20
 8001328:	4618      	mov	r0, r3
 800132a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800132c:	3314      	adds	r3, #20
 800132e:	4a2c      	ldr	r2, [pc, #176]	@ (80013e0 <drawWindDirPressurePage+0x100>)
 8001330:	4619      	mov	r1, r3
 8001332:	f005 fb33 	bl	800699c <BSP_LCD_DrawBitmap>
    BSP_LCD_SetFont(&Font20);
 8001336:	482b      	ldr	r0, [pc, #172]	@ (80013e4 <drawWindDirPressurePage+0x104>)
 8001338:	f004 fef2 	bl	8006120 <BSP_LCD_SetFont>
    sprintf(windStr, "30\nkm/h");
 800133c:	f107 031c 	add.w	r3, r7, #28
 8001340:	4929      	ldr	r1, [pc, #164]	@ (80013e8 <drawWindDirPressurePage+0x108>)
 8001342:	4618      	mov	r0, r3
 8001344:	f012 ffbc 	bl	80142c0 <siprintf>
    BSP_LCD_DisplayStringAt(startX + 20, startY + 60, (uint8_t*)windStr, LEFT_MODE);
 8001348:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800134a:	3314      	adds	r3, #20
 800134c:	b298      	uxth	r0, r3
 800134e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001350:	333c      	adds	r3, #60	@ 0x3c
 8001352:	b299      	uxth	r1, r3
 8001354:	f107 021c 	add.w	r2, r7, #28
 8001358:	2303      	movs	r3, #3
 800135a:	f004 ff67 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Carr direction du vent
    BSP_LCD_DrawRect(startX + squareSize + spacing, startY, squareSize, squareSize);
 800135e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001360:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001362:	4413      	add	r3, r2
 8001364:	b29a      	uxth	r2, r3
 8001366:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001368:	4413      	add	r3, r2
 800136a:	b298      	uxth	r0, r3
 800136c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800136e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001370:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001372:	f005 f9af 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DrawBitmap(startX + squareSize + spacing + 20, startY + 20, (uint8_t *)direction_icon_bmp);
 8001376:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001378:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800137a:	441a      	add	r2, r3
 800137c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800137e:	4413      	add	r3, r2
 8001380:	3314      	adds	r3, #20
 8001382:	4618      	mov	r0, r3
 8001384:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001386:	3314      	adds	r3, #20
 8001388:	4a18      	ldr	r2, [pc, #96]	@ (80013ec <drawWindDirPressurePage+0x10c>)
 800138a:	4619      	mov	r1, r3
 800138c:	f005 fb06 	bl	800699c <BSP_LCD_DrawBitmap>
    //sprintf(dirStr, "65%%");
    //BSP_LCD_DisplayStringAt(startX + squareSize + spacing + 20, startY + 70, (uint8_t*)dirStr, LEFT_MODE);

    // Carr pression
    BSP_LCD_DrawRect(startX + 2 * (squareSize + spacing), startY, squareSize, squareSize);
 8001390:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001392:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001394:	4413      	add	r3, r2
 8001396:	b29b      	uxth	r3, r3
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	b29a      	uxth	r2, r3
 800139c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800139e:	4413      	add	r3, r2
 80013a0:	b298      	uxth	r0, r3
 80013a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80013a4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80013a6:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80013a8:	f005 f994 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DrawBitmap(startX + 2 * (squareSize + spacing) + 20, startY + 20, (uint8_t *)pressure_icon_bmp);
 80013ac:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80013ae:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 80013b0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80013b2:	440b      	add	r3, r1
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	4413      	add	r3, r2
 80013b8:	3314      	adds	r3, #20
 80013ba:	4618      	mov	r0, r3
 80013bc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80013be:	3314      	adds	r3, #20
 80013c0:	4a0b      	ldr	r2, [pc, #44]	@ (80013f0 <drawWindDirPressurePage+0x110>)
 80013c2:	4619      	mov	r1, r3
 80013c4:	f005 faea 	bl	800699c <BSP_LCD_DrawBitmap>
    sprintf(pressureStr, "50\nbar");
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	490a      	ldr	r1, [pc, #40]	@ (80013f4 <drawWindDirPressurePage+0x114>)
 80013cc:	4618      	mov	r0, r3
 80013ce:	f012 ff77 	bl	80142c0 <siprintf>
    //BSP_LCD_DisplayStringAt(startX + 2 * (squareSize + spacing) + 20, startY + 60, (uint8_t*)pressureStr, LEFT_MODE);
}
 80013d2:	bf00      	nop
 80013d4:	3730      	adds	r7, #48	@ 0x30
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20003d60 	.word	0x20003d60
 80013e0:	200034d4 	.word	0x200034d4
 80013e4:	20004f04 	.word	0x20004f04
 80013e8:	08016630 	.word	0x08016630
 80013ec:	2000088c 	.word	0x2000088c
 80013f0:	20001624 	.word	0x20001624
 80013f4:	08016638 	.word	0x08016638

080013f8 <drawSettingsPage>:
 * @brief Dessine la page de rglage date/heure
 */
/**
 * @brief Dessine la page de rglage date/heure
 */
void drawSettingsPage(void) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	@ 0x28
 80013fc:	af02      	add	r7, sp, #8
    char buffer[20];
    const uint16_t buttonSize = 30;      // Taille des boutons +/-
 80013fe:	231e      	movs	r3, #30
 8001400:	83fb      	strh	r3, [r7, #30]
    const uint16_t valueWidth = 60;      // Largeur zone valeur
 8001402:	233c      	movs	r3, #60	@ 0x3c
 8001404:	83bb      	strh	r3, [r7, #28]
    const uint16_t spacing = 30;         // Espacement entre les lments
 8001406:	231e      	movs	r3, #30
 8001408:	837b      	strh	r3, [r7, #26]

    // Lire les valeurs actuelles de la RTC
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800140a:	2200      	movs	r2, #0
 800140c:	499e      	ldr	r1, [pc, #632]	@ (8001688 <drawSettingsPage+0x290>)
 800140e:	489f      	ldr	r0, [pc, #636]	@ (800168c <drawSettingsPage+0x294>)
 8001410:	f00a fcd4 	bl	800bdbc <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001414:	2200      	movs	r2, #0
 8001416:	499e      	ldr	r1, [pc, #632]	@ (8001690 <drawSettingsPage+0x298>)
 8001418:	489c      	ldr	r0, [pc, #624]	@ (800168c <drawSettingsPage+0x294>)
 800141a:	f00a fdb1 	bl	800bf80 <HAL_RTC_GetDate>

    // Efface l'cran
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 800141e:	f04f 30ff 	mov.w	r0, #4294967295
 8001422:	f004 fe97 	bl	8006154 <BSP_LCD_Clear>

    // Icne retour
    BSP_LCD_DrawBitmap(10, 10, (uint8_t *)back_icon_bmp);
 8001426:	4a9b      	ldr	r2, [pc, #620]	@ (8001694 <drawSettingsPage+0x29c>)
 8001428:	210a      	movs	r1, #10
 800142a:	200a      	movs	r0, #10
 800142c:	f005 fab6 	bl	800699c <BSP_LCD_DrawBitmap>

    // Configuration texte
    BSP_LCD_SetFont(&Font16);
 8001430:	4899      	ldr	r0, [pc, #612]	@ (8001698 <drawSettingsPage+0x2a0>)
 8001432:	f004 fe75 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001436:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800143a:	f004 fe3f 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800143e:	f04f 30ff 	mov.w	r0, #4294967295
 8001442:	f004 fe53 	bl	80060ec <BSP_LCD_SetBackColor>

    // Section Date
    BSP_LCD_DisplayStringAt(40, 80, (uint8_t*)"Date", LEFT_MODE);
 8001446:	2303      	movs	r3, #3
 8001448:	4a94      	ldr	r2, [pc, #592]	@ (800169c <drawSettingsPage+0x2a4>)
 800144a:	2150      	movs	r1, #80	@ 0x50
 800144c:	2028      	movs	r0, #40	@ 0x28
 800144e:	f004 feed 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Positions horizontales pour les colonnes de rglage
    const uint16_t col1 = 150;  // Jour
 8001452:	2396      	movs	r3, #150	@ 0x96
 8001454:	833b      	strh	r3, [r7, #24]
    const uint16_t col2 = col1 + valueWidth + spacing;  // Mois
 8001456:	8b3a      	ldrh	r2, [r7, #24]
 8001458:	8bbb      	ldrh	r3, [r7, #28]
 800145a:	4413      	add	r3, r2
 800145c:	b29a      	uxth	r2, r3
 800145e:	8b7b      	ldrh	r3, [r7, #26]
 8001460:	4413      	add	r3, r2
 8001462:	82fb      	strh	r3, [r7, #22]
    const uint16_t col3 = col2 + valueWidth + spacing;  // Anne
 8001464:	8afa      	ldrh	r2, [r7, #22]
 8001466:	8bbb      	ldrh	r3, [r7, #28]
 8001468:	4413      	add	r3, r2
 800146a:	b29a      	uxth	r2, r3
 800146c:	8b7b      	ldrh	r3, [r7, #26]
 800146e:	4413      	add	r3, r2
 8001470:	82bb      	strh	r3, [r7, #20]

    // Afficher la date actuelle en haut
    sprintf(buffer, "%02d/%02d/%04d", sDate.Date, sDate.Month, 2000 + sDate.Year);
 8001472:	4b87      	ldr	r3, [pc, #540]	@ (8001690 <drawSettingsPage+0x298>)
 8001474:	789b      	ldrb	r3, [r3, #2]
 8001476:	461a      	mov	r2, r3
 8001478:	4b85      	ldr	r3, [pc, #532]	@ (8001690 <drawSettingsPage+0x298>)
 800147a:	785b      	ldrb	r3, [r3, #1]
 800147c:	4619      	mov	r1, r3
 800147e:	4b84      	ldr	r3, [pc, #528]	@ (8001690 <drawSettingsPage+0x298>)
 8001480:	78db      	ldrb	r3, [r3, #3]
 8001482:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001486:	4638      	mov	r0, r7
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	460b      	mov	r3, r1
 800148c:	4984      	ldr	r1, [pc, #528]	@ (80016a0 <drawSettingsPage+0x2a8>)
 800148e:	f012 ff17 	bl	80142c0 <siprintf>
    BSP_LCD_DisplayStringAt(0, 15, (uint8_t*)buffer, CENTER_MODE);
 8001492:	463a      	mov	r2, r7
 8001494:	2301      	movs	r3, #1
 8001496:	210f      	movs	r1, #15
 8001498:	2000      	movs	r0, #0
 800149a:	f004 fec7 	bl	800622c <BSP_LCD_DisplayStringAt>

// Boutons et valeurs pour le jour
	BSP_LCD_DrawRect(col1, 40, buttonSize, buttonSize);  // Bouton +
 800149e:	8bfb      	ldrh	r3, [r7, #30]
 80014a0:	8bfa      	ldrh	r2, [r7, #30]
 80014a2:	8b38      	ldrh	r0, [r7, #24]
 80014a4:	2128      	movs	r1, #40	@ 0x28
 80014a6:	f005 f915 	bl	80066d4 <BSP_LCD_DrawRect>
	BSP_LCD_DisplayStringAt(col1 + 10, 50, (uint8_t*)"+", LEFT_MODE);
 80014aa:	8b3b      	ldrh	r3, [r7, #24]
 80014ac:	330a      	adds	r3, #10
 80014ae:	b298      	uxth	r0, r3
 80014b0:	2303      	movs	r3, #3
 80014b2:	4a7c      	ldr	r2, [pc, #496]	@ (80016a4 <drawSettingsPage+0x2ac>)
 80014b4:	2132      	movs	r1, #50	@ 0x32
 80014b6:	f004 feb9 	bl	800622c <BSP_LCD_DisplayStringAt>
	sprintf(buffer, "%02d", sDate.Date);
 80014ba:	4b75      	ldr	r3, [pc, #468]	@ (8001690 <drawSettingsPage+0x298>)
 80014bc:	789b      	ldrb	r3, [r3, #2]
 80014be:	461a      	mov	r2, r3
 80014c0:	463b      	mov	r3, r7
 80014c2:	4979      	ldr	r1, [pc, #484]	@ (80016a8 <drawSettingsPage+0x2b0>)
 80014c4:	4618      	mov	r0, r3
 80014c6:	f012 fefb 	bl	80142c0 <siprintf>
	BSP_LCD_DisplayStringAt(col1 + 5, 85, (uint8_t*)buffer, LEFT_MODE);
 80014ca:	8b3b      	ldrh	r3, [r7, #24]
 80014cc:	3305      	adds	r3, #5
 80014ce:	b298      	uxth	r0, r3
 80014d0:	463a      	mov	r2, r7
 80014d2:	2303      	movs	r3, #3
 80014d4:	2155      	movs	r1, #85	@ 0x55
 80014d6:	f004 fea9 	bl	800622c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DrawRect(col1, 105, buttonSize, buttonSize);  // Bouton -
 80014da:	8bfb      	ldrh	r3, [r7, #30]
 80014dc:	8bfa      	ldrh	r2, [r7, #30]
 80014de:	8b38      	ldrh	r0, [r7, #24]
 80014e0:	2169      	movs	r1, #105	@ 0x69
 80014e2:	f005 f8f7 	bl	80066d4 <BSP_LCD_DrawRect>
	BSP_LCD_DisplayStringAt(col1 + 10, 115, (uint8_t*)"-", LEFT_MODE);
 80014e6:	8b3b      	ldrh	r3, [r7, #24]
 80014e8:	330a      	adds	r3, #10
 80014ea:	b298      	uxth	r0, r3
 80014ec:	2303      	movs	r3, #3
 80014ee:	4a6f      	ldr	r2, [pc, #444]	@ (80016ac <drawSettingsPage+0x2b4>)
 80014f0:	2173      	movs	r1, #115	@ 0x73
 80014f2:	f004 fe9b 	bl	800622c <BSP_LCD_DisplayStringAt>

	// Boutons et valeurs pour le mois
	BSP_LCD_DrawRect(col2, 40, buttonSize, buttonSize);
 80014f6:	8bfb      	ldrh	r3, [r7, #30]
 80014f8:	8bfa      	ldrh	r2, [r7, #30]
 80014fa:	8af8      	ldrh	r0, [r7, #22]
 80014fc:	2128      	movs	r1, #40	@ 0x28
 80014fe:	f005 f8e9 	bl	80066d4 <BSP_LCD_DrawRect>
	BSP_LCD_DisplayStringAt(col2 + 10, 50, (uint8_t*)"+", LEFT_MODE);
 8001502:	8afb      	ldrh	r3, [r7, #22]
 8001504:	330a      	adds	r3, #10
 8001506:	b298      	uxth	r0, r3
 8001508:	2303      	movs	r3, #3
 800150a:	4a66      	ldr	r2, [pc, #408]	@ (80016a4 <drawSettingsPage+0x2ac>)
 800150c:	2132      	movs	r1, #50	@ 0x32
 800150e:	f004 fe8d 	bl	800622c <BSP_LCD_DisplayStringAt>
	sprintf(buffer, "%02d", sDate.Month);
 8001512:	4b5f      	ldr	r3, [pc, #380]	@ (8001690 <drawSettingsPage+0x298>)
 8001514:	785b      	ldrb	r3, [r3, #1]
 8001516:	461a      	mov	r2, r3
 8001518:	463b      	mov	r3, r7
 800151a:	4963      	ldr	r1, [pc, #396]	@ (80016a8 <drawSettingsPage+0x2b0>)
 800151c:	4618      	mov	r0, r3
 800151e:	f012 fecf 	bl	80142c0 <siprintf>
	BSP_LCD_DisplayStringAt(col2 + 5, 85, (uint8_t*)buffer, LEFT_MODE);
 8001522:	8afb      	ldrh	r3, [r7, #22]
 8001524:	3305      	adds	r3, #5
 8001526:	b298      	uxth	r0, r3
 8001528:	463a      	mov	r2, r7
 800152a:	2303      	movs	r3, #3
 800152c:	2155      	movs	r1, #85	@ 0x55
 800152e:	f004 fe7d 	bl	800622c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DrawRect(col2, 105, buttonSize, buttonSize);  // Bouton -
 8001532:	8bfb      	ldrh	r3, [r7, #30]
 8001534:	8bfa      	ldrh	r2, [r7, #30]
 8001536:	8af8      	ldrh	r0, [r7, #22]
 8001538:	2169      	movs	r1, #105	@ 0x69
 800153a:	f005 f8cb 	bl	80066d4 <BSP_LCD_DrawRect>
	BSP_LCD_DisplayStringAt(col2 + 10, 115, (uint8_t*)"-", LEFT_MODE);
 800153e:	8afb      	ldrh	r3, [r7, #22]
 8001540:	330a      	adds	r3, #10
 8001542:	b298      	uxth	r0, r3
 8001544:	2303      	movs	r3, #3
 8001546:	4a59      	ldr	r2, [pc, #356]	@ (80016ac <drawSettingsPage+0x2b4>)
 8001548:	2173      	movs	r1, #115	@ 0x73
 800154a:	f004 fe6f 	bl	800622c <BSP_LCD_DisplayStringAt>

	// Boutons et valeurs pour l'anne
	BSP_LCD_DrawRect(col3, 40, buttonSize, buttonSize);
 800154e:	8bfb      	ldrh	r3, [r7, #30]
 8001550:	8bfa      	ldrh	r2, [r7, #30]
 8001552:	8ab8      	ldrh	r0, [r7, #20]
 8001554:	2128      	movs	r1, #40	@ 0x28
 8001556:	f005 f8bd 	bl	80066d4 <BSP_LCD_DrawRect>
	BSP_LCD_DisplayStringAt(col3 + 10, 50, (uint8_t*)"+", LEFT_MODE);
 800155a:	8abb      	ldrh	r3, [r7, #20]
 800155c:	330a      	adds	r3, #10
 800155e:	b298      	uxth	r0, r3
 8001560:	2303      	movs	r3, #3
 8001562:	4a50      	ldr	r2, [pc, #320]	@ (80016a4 <drawSettingsPage+0x2ac>)
 8001564:	2132      	movs	r1, #50	@ 0x32
 8001566:	f004 fe61 	bl	800622c <BSP_LCD_DisplayStringAt>
	sprintf(buffer, "20%02d", sDate.Year);
 800156a:	4b49      	ldr	r3, [pc, #292]	@ (8001690 <drawSettingsPage+0x298>)
 800156c:	78db      	ldrb	r3, [r3, #3]
 800156e:	461a      	mov	r2, r3
 8001570:	463b      	mov	r3, r7
 8001572:	494f      	ldr	r1, [pc, #316]	@ (80016b0 <drawSettingsPage+0x2b8>)
 8001574:	4618      	mov	r0, r3
 8001576:	f012 fea3 	bl	80142c0 <siprintf>
	BSP_LCD_DisplayStringAt(col3 - 5, 85, (uint8_t*)buffer, LEFT_MODE);
 800157a:	8abb      	ldrh	r3, [r7, #20]
 800157c:	3b05      	subs	r3, #5
 800157e:	b298      	uxth	r0, r3
 8001580:	463a      	mov	r2, r7
 8001582:	2303      	movs	r3, #3
 8001584:	2155      	movs	r1, #85	@ 0x55
 8001586:	f004 fe51 	bl	800622c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DrawRect(col3, 105, buttonSize, buttonSize);  // Bouton -
 800158a:	8bfb      	ldrh	r3, [r7, #30]
 800158c:	8bfa      	ldrh	r2, [r7, #30]
 800158e:	8ab8      	ldrh	r0, [r7, #20]
 8001590:	2169      	movs	r1, #105	@ 0x69
 8001592:	f005 f89f 	bl	80066d4 <BSP_LCD_DrawRect>
	BSP_LCD_DisplayStringAt(col3 + 10, 115, (uint8_t*)"-", LEFT_MODE);
 8001596:	8abb      	ldrh	r3, [r7, #20]
 8001598:	330a      	adds	r3, #10
 800159a:	b298      	uxth	r0, r3
 800159c:	2303      	movs	r3, #3
 800159e:	4a43      	ldr	r2, [pc, #268]	@ (80016ac <drawSettingsPage+0x2b4>)
 80015a0:	2173      	movs	r1, #115	@ 0x73
 80015a2:	f004 fe43 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Section Heure (dplace vers le haut)
    BSP_LCD_DisplayStringAt(40, 160, (uint8_t*)"Heure", LEFT_MODE);
 80015a6:	2303      	movs	r3, #3
 80015a8:	4a42      	ldr	r2, [pc, #264]	@ (80016b4 <drawSettingsPage+0x2bc>)
 80015aa:	21a0      	movs	r1, #160	@ 0xa0
 80015ac:	2028      	movs	r0, #40	@ 0x28
 80015ae:	f004 fe3d 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Boutons et valeurs pour les heures (dplacs vers le haut)
    BSP_LCD_DrawRect(col1, 140, buttonSize, buttonSize);  // Bouton +
 80015b2:	8bfb      	ldrh	r3, [r7, #30]
 80015b4:	8bfa      	ldrh	r2, [r7, #30]
 80015b6:	8b38      	ldrh	r0, [r7, #24]
 80015b8:	218c      	movs	r1, #140	@ 0x8c
 80015ba:	f005 f88b 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DisplayStringAt(col1 + 10, 145, (uint8_t*)"+", LEFT_MODE);
 80015be:	8b3b      	ldrh	r3, [r7, #24]
 80015c0:	330a      	adds	r3, #10
 80015c2:	b298      	uxth	r0, r3
 80015c4:	2303      	movs	r3, #3
 80015c6:	4a37      	ldr	r2, [pc, #220]	@ (80016a4 <drawSettingsPage+0x2ac>)
 80015c8:	2191      	movs	r1, #145	@ 0x91
 80015ca:	f004 fe2f 	bl	800622c <BSP_LCD_DisplayStringAt>
    sprintf(buffer, "%02d", sTime.Hours);
 80015ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001688 <drawSettingsPage+0x290>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	461a      	mov	r2, r3
 80015d4:	463b      	mov	r3, r7
 80015d6:	4934      	ldr	r1, [pc, #208]	@ (80016a8 <drawSettingsPage+0x2b0>)
 80015d8:	4618      	mov	r0, r3
 80015da:	f012 fe71 	bl	80142c0 <siprintf>
    BSP_LCD_DisplayStringAt(col1 + 5, 180, (uint8_t*)buffer, LEFT_MODE);
 80015de:	8b3b      	ldrh	r3, [r7, #24]
 80015e0:	3305      	adds	r3, #5
 80015e2:	b298      	uxth	r0, r3
 80015e4:	463a      	mov	r2, r7
 80015e6:	2303      	movs	r3, #3
 80015e8:	21b4      	movs	r1, #180	@ 0xb4
 80015ea:	f004 fe1f 	bl	800622c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DrawRect(col1, 200, buttonSize, buttonSize);  // Bouton -
 80015ee:	8bfb      	ldrh	r3, [r7, #30]
 80015f0:	8bfa      	ldrh	r2, [r7, #30]
 80015f2:	8b38      	ldrh	r0, [r7, #24]
 80015f4:	21c8      	movs	r1, #200	@ 0xc8
 80015f6:	f005 f86d 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DisplayStringAt(col1 + 10, 205, (uint8_t*)"-", LEFT_MODE);
 80015fa:	8b3b      	ldrh	r3, [r7, #24]
 80015fc:	330a      	adds	r3, #10
 80015fe:	b298      	uxth	r0, r3
 8001600:	2303      	movs	r3, #3
 8001602:	4a2a      	ldr	r2, [pc, #168]	@ (80016ac <drawSettingsPage+0x2b4>)
 8001604:	21cd      	movs	r1, #205	@ 0xcd
 8001606:	f004 fe11 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Boutons et valeurs pour les minutes (dplacs vers le haut)
    BSP_LCD_DrawRect(col2, 140, buttonSize, buttonSize);
 800160a:	8bfb      	ldrh	r3, [r7, #30]
 800160c:	8bfa      	ldrh	r2, [r7, #30]
 800160e:	8af8      	ldrh	r0, [r7, #22]
 8001610:	218c      	movs	r1, #140	@ 0x8c
 8001612:	f005 f85f 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DisplayStringAt(col2 + 10, 145, (uint8_t*)"+", LEFT_MODE);
 8001616:	8afb      	ldrh	r3, [r7, #22]
 8001618:	330a      	adds	r3, #10
 800161a:	b298      	uxth	r0, r3
 800161c:	2303      	movs	r3, #3
 800161e:	4a21      	ldr	r2, [pc, #132]	@ (80016a4 <drawSettingsPage+0x2ac>)
 8001620:	2191      	movs	r1, #145	@ 0x91
 8001622:	f004 fe03 	bl	800622c <BSP_LCD_DisplayStringAt>
    sprintf(buffer, "%02d", sTime.Minutes);
 8001626:	4b18      	ldr	r3, [pc, #96]	@ (8001688 <drawSettingsPage+0x290>)
 8001628:	785b      	ldrb	r3, [r3, #1]
 800162a:	461a      	mov	r2, r3
 800162c:	463b      	mov	r3, r7
 800162e:	491e      	ldr	r1, [pc, #120]	@ (80016a8 <drawSettingsPage+0x2b0>)
 8001630:	4618      	mov	r0, r3
 8001632:	f012 fe45 	bl	80142c0 <siprintf>
    BSP_LCD_DisplayStringAt(col2 + 5, 180, (uint8_t*)buffer, LEFT_MODE);
 8001636:	8afb      	ldrh	r3, [r7, #22]
 8001638:	3305      	adds	r3, #5
 800163a:	b298      	uxth	r0, r3
 800163c:	463a      	mov	r2, r7
 800163e:	2303      	movs	r3, #3
 8001640:	21b4      	movs	r1, #180	@ 0xb4
 8001642:	f004 fdf3 	bl	800622c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DrawRect(col2, 200, buttonSize, buttonSize);
 8001646:	8bfb      	ldrh	r3, [r7, #30]
 8001648:	8bfa      	ldrh	r2, [r7, #30]
 800164a:	8af8      	ldrh	r0, [r7, #22]
 800164c:	21c8      	movs	r1, #200	@ 0xc8
 800164e:	f005 f841 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DisplayStringAt(col2 + 10, 205, (uint8_t*)"-", LEFT_MODE);
 8001652:	8afb      	ldrh	r3, [r7, #22]
 8001654:	330a      	adds	r3, #10
 8001656:	b298      	uxth	r0, r3
 8001658:	2303      	movs	r3, #3
 800165a:	4a14      	ldr	r2, [pc, #80]	@ (80016ac <drawSettingsPage+0x2b4>)
 800165c:	21cd      	movs	r1, #205	@ 0xcd
 800165e:	f004 fde5 	bl	800622c <BSP_LCD_DisplayStringAt>


    // Bouton Valider
    BSP_LCD_DrawRect(340, 220, 100, 30);
 8001662:	231e      	movs	r3, #30
 8001664:	2264      	movs	r2, #100	@ 0x64
 8001666:	21dc      	movs	r1, #220	@ 0xdc
 8001668:	f44f 70aa 	mov.w	r0, #340	@ 0x154
 800166c:	f005 f832 	bl	80066d4 <BSP_LCD_DrawRect>
    BSP_LCD_DisplayStringAt(350, 225, (uint8_t*)"Valider",LEFT_MODE);
 8001670:	2303      	movs	r3, #3
 8001672:	4a11      	ldr	r2, [pc, #68]	@ (80016b8 <drawSettingsPage+0x2c0>)
 8001674:	21e1      	movs	r1, #225	@ 0xe1
 8001676:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 800167a:	f004 fdd7 	bl	800622c <BSP_LCD_DisplayStringAt>

}
 800167e:	bf00      	nop
 8001680:	3720      	adds	r7, #32
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	2000510c 	.word	0x2000510c
 800168c:	20006558 	.word	0x20006558
 8001690:	20005120 	.word	0x20005120
 8001694:	20003d60 	.word	0x20003d60
 8001698:	20004f0c 	.word	0x20004f0c
 800169c:	08016640 	.word	0x08016640
 80016a0:	08016648 	.word	0x08016648
 80016a4:	08016658 	.word	0x08016658
 80016a8:	0801665c 	.word	0x0801665c
 80016ac:	08016664 	.word	0x08016664
 80016b0:	08016668 	.word	0x08016668
 80016b4:	08016670 	.word	0x08016670
 80016b8:	08016678 	.word	0x08016678

080016bc <drawTempHumGraphPage>:

void drawTempHumGraphPage(void) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0

    // Efface l'cran
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 80016c2:	f04f 30ff 	mov.w	r0, #4294967295
 80016c6:	f004 fd45 	bl	8006154 <BSP_LCD_Clear>

    // Configuration de la police et des couleurs
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80016ca:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80016ce:	f004 fcf5 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80016d2:	f04f 30ff 	mov.w	r0, #4294967295
 80016d6:	f004 fd09 	bl	80060ec <BSP_LCD_SetBackColor>

    // ===== En-tte =====
    // Icne retour en haut  gauche
    BSP_LCD_DrawBitmap(10, 10, (uint8_t *)back_icon_bmp);
 80016da:	4a17      	ldr	r2, [pc, #92]	@ (8001738 <drawTempHumGraphPage+0x7c>)
 80016dc:	210a      	movs	r1, #10
 80016de:	200a      	movs	r0, #10
 80016e0:	f005 f95c 	bl	800699c <BSP_LCD_DrawBitmap>



    // ===== Lignes verticales de sparation =====
    const uint16_t lineStartY = 60;
 80016e4:	233c      	movs	r3, #60	@ 0x3c
 80016e6:	80fb      	strh	r3, [r7, #6]
    const uint16_t lineHeight = 180;
 80016e8:	23b4      	movs	r3, #180	@ 0xb4
 80016ea:	80bb      	strh	r3, [r7, #4]

    // Premire ligne verticale (1/3 de l'cran)
    BSP_LCD_DrawVLine(480/3, lineStartY, lineHeight);
 80016ec:	88ba      	ldrh	r2, [r7, #4]
 80016ee:	88fb      	ldrh	r3, [r7, #6]
 80016f0:	4619      	mov	r1, r3
 80016f2:	20a0      	movs	r0, #160	@ 0xa0
 80016f4:	f004 fec0 	bl	8006478 <BSP_LCD_DrawVLine>

    // Deuxime ligne verticale (2/3 de l'cran)
    BSP_LCD_DrawVLine(2*480/3, lineStartY, lineHeight);
 80016f8:	88ba      	ldrh	r2, [r7, #4]
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	4619      	mov	r1, r3
 80016fe:	f44f 70a0 	mov.w	r0, #320	@ 0x140
 8001702:	f004 feb9 	bl	8006478 <BSP_LCD_DrawVLine>

    // ===== Icnes en haut de chaque colonne =====
    const uint16_t iconY = 60;
 8001706:	233c      	movs	r3, #60	@ 0x3c
 8001708:	807b      	strh	r3, [r7, #2]

    // Colonne 1 (horloge)
    BSP_LCD_DrawBitmap(480/6 - 16, iconY, (uint8_t *)clock_icon_bmp);
 800170a:	887b      	ldrh	r3, [r7, #2]
 800170c:	4a0b      	ldr	r2, [pc, #44]	@ (800173c <drawTempHumGraphPage+0x80>)
 800170e:	4619      	mov	r1, r3
 8001710:	2040      	movs	r0, #64	@ 0x40
 8001712:	f005 f943 	bl	800699c <BSP_LCD_DrawBitmap>

    // Colonne 2 (thermomtre)
    BSP_LCD_DrawBitmap(480/2 - 16, iconY, (uint8_t *)temp_icon_bmp);
 8001716:	887b      	ldrh	r3, [r7, #2]
 8001718:	4a09      	ldr	r2, [pc, #36]	@ (8001740 <drawTempHumGraphPage+0x84>)
 800171a:	4619      	mov	r1, r3
 800171c:	20e0      	movs	r0, #224	@ 0xe0
 800171e:	f005 f93d 	bl	800699c <BSP_LCD_DrawBitmap>

    // Colonne 3 (gouttes)
    BSP_LCD_DrawBitmap(5*480/6 - 16, iconY, (uint8_t *)rain_icon_bmp);
 8001722:	887b      	ldrh	r3, [r7, #2]
 8001724:	4a07      	ldr	r2, [pc, #28]	@ (8001744 <drawTempHumGraphPage+0x88>)
 8001726:	4619      	mov	r1, r3
 8001728:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 800172c:	f005 f936 	bl	800699c <BSP_LCD_DrawBitmap>

}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20003d60 	.word	0x20003d60
 800173c:	200045ec 	.word	0x200045ec
 8001740:	20002c48 	.word	0x20002c48
 8001744:	20001eb0 	.word	0x20001eb0

08001748 <drawRainPressGraphPage>:

void drawRainPressGraphPage(void) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0

    // Efface l'cran
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 800174e:	f04f 30ff 	mov.w	r0, #4294967295
 8001752:	f004 fcff 	bl	8006154 <BSP_LCD_Clear>

    // Configuration de la police et des couleurs
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001756:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800175a:	f004 fcaf 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800175e:	f04f 30ff 	mov.w	r0, #4294967295
 8001762:	f004 fcc3 	bl	80060ec <BSP_LCD_SetBackColor>

    // ===== En-tte =====
    // Icne retour en haut  gauche
    BSP_LCD_DrawBitmap(10, 10, (uint8_t *)back_icon_bmp);
 8001766:	4a17      	ldr	r2, [pc, #92]	@ (80017c4 <drawRainPressGraphPage+0x7c>)
 8001768:	210a      	movs	r1, #10
 800176a:	200a      	movs	r0, #10
 800176c:	f005 f916 	bl	800699c <BSP_LCD_DrawBitmap>


    // ===== Lignes verticales de sparation =====
    const uint16_t lineStartY = 60;
 8001770:	233c      	movs	r3, #60	@ 0x3c
 8001772:	80fb      	strh	r3, [r7, #6]
    const uint16_t lineHeight = 180;
 8001774:	23b4      	movs	r3, #180	@ 0xb4
 8001776:	80bb      	strh	r3, [r7, #4]

    // Premire ligne verticale (1/3 de l'cran)
    BSP_LCD_DrawVLine(480/3, lineStartY, lineHeight);
 8001778:	88ba      	ldrh	r2, [r7, #4]
 800177a:	88fb      	ldrh	r3, [r7, #6]
 800177c:	4619      	mov	r1, r3
 800177e:	20a0      	movs	r0, #160	@ 0xa0
 8001780:	f004 fe7a 	bl	8006478 <BSP_LCD_DrawVLine>

    // Deuxime ligne verticale (2/3 de l'cran)
    BSP_LCD_DrawVLine(2*480/3, lineStartY, lineHeight);
 8001784:	88ba      	ldrh	r2, [r7, #4]
 8001786:	88fb      	ldrh	r3, [r7, #6]
 8001788:	4619      	mov	r1, r3
 800178a:	f44f 70a0 	mov.w	r0, #320	@ 0x140
 800178e:	f004 fe73 	bl	8006478 <BSP_LCD_DrawVLine>

    // ===== Icnes en haut de chaque colonne =====
    const uint16_t iconY = 60;
 8001792:	233c      	movs	r3, #60	@ 0x3c
 8001794:	807b      	strh	r3, [r7, #2]

    // Colonne 1 (horloge)
    BSP_LCD_DrawBitmap(480/6 - 16, iconY, (uint8_t *)clock_icon_bmp);
 8001796:	887b      	ldrh	r3, [r7, #2]
 8001798:	4a0b      	ldr	r2, [pc, #44]	@ (80017c8 <drawRainPressGraphPage+0x80>)
 800179a:	4619      	mov	r1, r3
 800179c:	2040      	movs	r0, #64	@ 0x40
 800179e:	f005 f8fd 	bl	800699c <BSP_LCD_DrawBitmap>

    // Colonne 2 (thermomtre)
    BSP_LCD_DrawBitmap(480/2 - 16, iconY, (uint8_t *)temp_icon_bmp);
 80017a2:	887b      	ldrh	r3, [r7, #2]
 80017a4:	4a09      	ldr	r2, [pc, #36]	@ (80017cc <drawRainPressGraphPage+0x84>)
 80017a6:	4619      	mov	r1, r3
 80017a8:	20e0      	movs	r0, #224	@ 0xe0
 80017aa:	f005 f8f7 	bl	800699c <BSP_LCD_DrawBitmap>

    // Colonne 3 (gouttes)
    BSP_LCD_DrawBitmap(5*480/6 - 16, iconY, (uint8_t *)rain_icon_bmp);
 80017ae:	887b      	ldrh	r3, [r7, #2]
 80017b0:	4a07      	ldr	r2, [pc, #28]	@ (80017d0 <drawRainPressGraphPage+0x88>)
 80017b2:	4619      	mov	r1, r3
 80017b4:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 80017b8:	f005 f8f0 	bl	800699c <BSP_LCD_DrawBitmap>
}
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20003d60 	.word	0x20003d60
 80017c8:	200045ec 	.word	0x200045ec
 80017cc:	20002c48 	.word	0x20002c48
 80017d0:	20001eb0 	.word	0x20001eb0

080017d4 <draw_temperature_graph>:
volatile int current_point = 0;




void draw_temperature_graph(float *temps, uint32_t *times, int num_points) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b096      	sub	sp, #88	@ 0x58
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
    int offsetY = 20; // Dcalage vers le bas
 80017e0:	2314      	movs	r3, #20
 80017e2:	64bb      	str	r3, [r7, #72]	@ 0x48

    // Effacer l'cran
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80017e4:	f04f 30ff 	mov.w	r0, #4294967295
 80017e8:	f004 fc68 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(0, 0, 480, 275); // Effacer l'cran (fond blanc)
 80017ec:	f240 1313 	movw	r3, #275	@ 0x113
 80017f0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80017f4:	2100      	movs	r1, #0
 80017f6:	2000      	movs	r0, #0
 80017f8:	f005 f982 	bl	8006b00 <BSP_LCD_FillRect>

    // Icne retour en haut  gauche
    BSP_LCD_DrawBitmap(10, 10, (uint8_t *)back_icon_bmp);
 80017fc:	4a9b      	ldr	r2, [pc, #620]	@ (8001a6c <draw_temperature_graph+0x298>)
 80017fe:	210a      	movs	r1, #10
 8001800:	200a      	movs	r0, #10
 8001802:	f005 f8cb 	bl	800699c <BSP_LCD_DrawBitmap>

    // Couleur des axes
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001806:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800180a:	f004 fc57 	bl	80060bc <BSP_LCD_SetTextColor>

    // Ajouter un titre
    BSP_LCD_SetFont(&Font16); // Police pour le titre
 800180e:	4898      	ldr	r0, [pc, #608]	@ (8001a70 <draw_temperature_graph+0x29c>)
 8001810:	f004 fc86 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 10 + offsetY, (uint8_t *)"Temperature", CENTER_MODE);
 8001814:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001816:	b29b      	uxth	r3, r3
 8001818:	330a      	adds	r3, #10
 800181a:	b299      	uxth	r1, r3
 800181c:	2301      	movs	r3, #1
 800181e:	4a95      	ldr	r2, [pc, #596]	@ (8001a74 <draw_temperature_graph+0x2a0>)
 8001820:	2000      	movs	r0, #0
 8001822:	f004 fd03 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Dessiner les axes
    BSP_LCD_DrawLine(80, 200 + offsetY, 400, 200 + offsetY); // Axe X (horizontal)
 8001826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001828:	b29b      	uxth	r3, r3
 800182a:	33c8      	adds	r3, #200	@ 0xc8
 800182c:	b299      	uxth	r1, r3
 800182e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001830:	b29b      	uxth	r3, r3
 8001832:	33c8      	adds	r3, #200	@ 0xc8
 8001834:	b29b      	uxth	r3, r3
 8001836:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800183a:	2050      	movs	r0, #80	@ 0x50
 800183c:	f004 fe7e 	bl	800653c <BSP_LCD_DrawLine>
    BSP_LCD_DrawLine(80, 200 + offsetY, 80, 50 + offsetY);   // Axe Y (vertical)
 8001840:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001842:	b29b      	uxth	r3, r3
 8001844:	33c8      	adds	r3, #200	@ 0xc8
 8001846:	b299      	uxth	r1, r3
 8001848:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800184a:	b29b      	uxth	r3, r3
 800184c:	3332      	adds	r3, #50	@ 0x32
 800184e:	b29b      	uxth	r3, r3
 8001850:	2250      	movs	r2, #80	@ 0x50
 8001852:	2050      	movs	r0, #80	@ 0x50
 8001854:	f004 fe72 	bl	800653c <BSP_LCD_DrawLine>

    // Ajouter des noms aux axes
    BSP_LCD_SetFont(&Font16); // Police pour les axes
 8001858:	4885      	ldr	r0, [pc, #532]	@ (8001a70 <draw_temperature_graph+0x29c>)
 800185a:	f004 fc61 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(190, 210 + offsetY, (uint8_t *)"Time(min)", CENTER_MODE); // Nom de l'axe X
 800185e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001860:	b29b      	uxth	r3, r3
 8001862:	33d2      	adds	r3, #210	@ 0xd2
 8001864:	b299      	uxth	r1, r3
 8001866:	2301      	movs	r3, #1
 8001868:	4a83      	ldr	r2, [pc, #524]	@ (8001a78 <draw_temperature_graph+0x2a4>)
 800186a:	20be      	movs	r0, #190	@ 0xbe
 800186c:	f004 fcde 	bl	800622c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(25, 30 + offsetY, (uint8_t *)"Temp(C)", LEFT_MODE);           // Nom de l'axe Y
 8001870:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001872:	b29b      	uxth	r3, r3
 8001874:	331e      	adds	r3, #30
 8001876:	b299      	uxth	r1, r3
 8001878:	2303      	movs	r3, #3
 800187a:	4a80      	ldr	r2, [pc, #512]	@ (8001a7c <draw_temperature_graph+0x2a8>)
 800187c:	2019      	movs	r0, #25
 800187e:	f004 fcd5 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Ajouter des graduations sur l'axe Y (temprature de 0C  50C)
    for (int i = 0; i <= 5; i++) {
 8001882:	2300      	movs	r3, #0
 8001884:	657b      	str	r3, [r7, #84]	@ 0x54
 8001886:	e02a      	b.n	80018de <draw_temperature_graph+0x10a>
        int y = 200 + offsetY - (i * 30); // Espacement uniforme entre graduations (30 px)
 8001888:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800188a:	f103 01c8 	add.w	r1, r3, #200	@ 0xc8
 800188e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001890:	4613      	mov	r3, r2
 8001892:	0112      	lsls	r2, r2, #4
 8001894:	1a9b      	subs	r3, r3, r2
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	440b      	add	r3, r1
 800189a:	62bb      	str	r3, [r7, #40]	@ 0x28
        char label[10];
        sprintf(label, "%d", i * 10); // Temprature (0C  50C par pas de 10C)
 800189c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800189e:	4613      	mov	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	4413      	add	r3, r2
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	461a      	mov	r2, r3
 80018a8:	f107 031c 	add.w	r3, r7, #28
 80018ac:	4974      	ldr	r1, [pc, #464]	@ (8001a80 <draw_temperature_graph+0x2ac>)
 80018ae:	4618      	mov	r0, r3
 80018b0:	f012 fd06 	bl	80142c0 <siprintf>
        BSP_LCD_DisplayStringAt(50, y - 5, (uint8_t *)label, LEFT_MODE);
 80018b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	3b05      	subs	r3, #5
 80018ba:	b299      	uxth	r1, r3
 80018bc:	f107 021c 	add.w	r2, r7, #28
 80018c0:	2303      	movs	r3, #3
 80018c2:	2032      	movs	r0, #50	@ 0x32
 80018c4:	f004 fcb2 	bl	800622c <BSP_LCD_DisplayStringAt>
        BSP_LCD_DrawLine(75, y, 80, y); // Petite graduation
 80018c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ca:	b299      	uxth	r1, r3
 80018cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	2250      	movs	r2, #80	@ 0x50
 80018d2:	204b      	movs	r0, #75	@ 0x4b
 80018d4:	f004 fe32 	bl	800653c <BSP_LCD_DrawLine>
    for (int i = 0; i <= 5; i++) {
 80018d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018da:	3301      	adds	r3, #1
 80018dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80018de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018e0:	2b05      	cmp	r3, #5
 80018e2:	ddd1      	ble.n	8001888 <draw_temperature_graph+0xb4>
    }

    // Ajouter des graduations sur l'axe X (temps)
    for (int i = 0; i < num_points; i++) {
 80018e4:	2300      	movs	r3, #0
 80018e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80018e8:	e02f      	b.n	800194a <draw_temperature_graph+0x176>
        int x = 80 + (i * 30); // Position X des graduations
 80018ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80018ec:	4613      	mov	r3, r2
 80018ee:	011b      	lsls	r3, r3, #4
 80018f0:	1a9b      	subs	r3, r3, r2
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	3350      	adds	r3, #80	@ 0x50
 80018f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        char label[10];
        sprintf(label, "%lu", times[i]); // Afficher le temps en secondes
 80018f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	68ba      	ldr	r2, [r7, #8]
 80018fe:	4413      	add	r3, r2
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	f107 0310 	add.w	r3, r7, #16
 8001906:	495f      	ldr	r1, [pc, #380]	@ (8001a84 <draw_temperature_graph+0x2b0>)
 8001908:	4618      	mov	r0, r3
 800190a:	f012 fcd9 	bl	80142c0 <siprintf>
        BSP_LCD_DisplayStringAt(x - 20, 210 + offsetY, (uint8_t *)label, LEFT_MODE);
 800190e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001910:	b29b      	uxth	r3, r3
 8001912:	3b14      	subs	r3, #20
 8001914:	b298      	uxth	r0, r3
 8001916:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001918:	b29b      	uxth	r3, r3
 800191a:	33d2      	adds	r3, #210	@ 0xd2
 800191c:	b299      	uxth	r1, r3
 800191e:	f107 0210 	add.w	r2, r7, #16
 8001922:	2303      	movs	r3, #3
 8001924:	f004 fc82 	bl	800622c <BSP_LCD_DisplayStringAt>
        BSP_LCD_DrawLine(x, 200 + offsetY, x, 195 + offsetY); // Petite graduation
 8001928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800192a:	b298      	uxth	r0, r3
 800192c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800192e:	b29b      	uxth	r3, r3
 8001930:	33c8      	adds	r3, #200	@ 0xc8
 8001932:	b299      	uxth	r1, r3
 8001934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001936:	b29a      	uxth	r2, r3
 8001938:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800193a:	b29b      	uxth	r3, r3
 800193c:	33c3      	adds	r3, #195	@ 0xc3
 800193e:	b29b      	uxth	r3, r3
 8001940:	f004 fdfc 	bl	800653c <BSP_LCD_DrawLine>
    for (int i = 0; i < num_points; i++) {
 8001944:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001946:	3301      	adds	r3, #1
 8001948:	653b      	str	r3, [r7, #80]	@ 0x50
 800194a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	429a      	cmp	r2, r3
 8001950:	dbcb      	blt.n	80018ea <draw_temperature_graph+0x116>
    }

    // Tracer les points et relier par des lignes
    BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8001952:	484d      	ldr	r0, [pc, #308]	@ (8001a88 <draw_temperature_graph+0x2b4>)
 8001954:	f004 fbb2 	bl	80060bc <BSP_LCD_SetTextColor>

    for (int i = 0; i < num_points - 1; i++) {
 8001958:	2300      	movs	r3, #0
 800195a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800195c:	e052      	b.n	8001a04 <draw_temperature_graph+0x230>
        // Coordonnes du point courant
        int x1 = 80 + (i * 30);
 800195e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001960:	4613      	mov	r3, r2
 8001962:	011b      	lsls	r3, r3, #4
 8001964:	1a9b      	subs	r3, r3, r2
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	3350      	adds	r3, #80	@ 0x50
 800196a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        int y1 = 200 + offsetY - ((temps[i] - 0) * 3); // Adapter l'chelle pour la plage 0C-50C (3 px par C)
 800196c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800196e:	33c8      	adds	r3, #200	@ 0xc8
 8001970:	ee07 3a90 	vmov	s15, r3
 8001974:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001978:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	4413      	add	r3, r2
 8001980:	edd3 7a00 	vldr	s15, [r3]
 8001984:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8001988:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800198c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001990:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001994:	ee17 3a90 	vmov	r3, s15
 8001998:	63bb      	str	r3, [r7, #56]	@ 0x38

        // Coordonnes du point suivant
        int x2 = 80 + ((i + 1) * 30);
 800199a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800199c:	1c5a      	adds	r2, r3, #1
 800199e:	4613      	mov	r3, r2
 80019a0:	011b      	lsls	r3, r3, #4
 80019a2:	1a9b      	subs	r3, r3, r2
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	3350      	adds	r3, #80	@ 0x50
 80019a8:	637b      	str	r3, [r7, #52]	@ 0x34
        int y2 = 200 + offsetY - ((temps[i + 1] - 0) * 3);
 80019aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80019ac:	33c8      	adds	r3, #200	@ 0xc8
 80019ae:	ee07 3a90 	vmov	s15, r3
 80019b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019b8:	3301      	adds	r3, #1
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	4413      	add	r3, r2
 80019c0:	edd3 7a00 	vldr	s15, [r3]
 80019c4:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80019c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019d4:	ee17 3a90 	vmov	r3, s15
 80019d8:	633b      	str	r3, [r7, #48]	@ 0x30

        // Tracer le point et la ligne
        BSP_LCD_FillCircle(x1, y1, 2); // Cercle pour le point
 80019da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019dc:	b29b      	uxth	r3, r3
 80019de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80019e0:	b291      	uxth	r1, r2
 80019e2:	2202      	movs	r2, #2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f005 f905 	bl	8006bf4 <BSP_LCD_FillCircle>
        BSP_LCD_DrawLine(x1, y1, x2, y2); // Ligne entre les points
 80019ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019ec:	b298      	uxth	r0, r3
 80019ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019f0:	b299      	uxth	r1, r3
 80019f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	f004 fd9f 	bl	800653c <BSP_LCD_DrawLine>
    for (int i = 0; i < num_points - 1; i++) {
 80019fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001a00:	3301      	adds	r3, #1
 8001a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3b01      	subs	r3, #1
 8001a08:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	dba7      	blt.n	800195e <draw_temperature_graph+0x18a>
    }

    // Dernier point
    int last_x = 80 + ((num_points - 1) * 30);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	1e5a      	subs	r2, r3, #1
 8001a12:	4613      	mov	r3, r2
 8001a14:	011b      	lsls	r3, r3, #4
 8001a16:	1a9b      	subs	r3, r3, r2
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	3350      	adds	r3, #80	@ 0x50
 8001a1c:	647b      	str	r3, [r7, #68]	@ 0x44
    int last_y = 200 + offsetY - ((temps[num_points - 1] - 0) * 3);
 8001a1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001a20:	33c8      	adds	r3, #200	@ 0xc8
 8001a22:	ee07 3a90 	vmov	s15, r3
 8001a26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8001a30:	4413      	add	r3, r2
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	68fa      	ldr	r2, [r7, #12]
 8001a36:	4413      	add	r3, r2
 8001a38:	edd3 7a00 	vldr	s15, [r3]
 8001a3c:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8001a40:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a4c:	ee17 3a90 	vmov	r3, s15
 8001a50:	643b      	str	r3, [r7, #64]	@ 0x40
    BSP_LCD_FillCircle(last_x, last_y, 2); // Point final
 8001a52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a58:	b291      	uxth	r1, r2
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f005 f8c9 	bl	8006bf4 <BSP_LCD_FillCircle>
}
 8001a62:	bf00      	nop
 8001a64:	3758      	adds	r7, #88	@ 0x58
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20003d60 	.word	0x20003d60
 8001a70:	20004f0c 	.word	0x20004f0c
 8001a74:	08016588 	.word	0x08016588
 8001a78:	08016680 	.word	0x08016680
 8001a7c:	0801668c 	.word	0x0801668c
 8001a80:	08016694 	.word	0x08016694
 8001a84:	08016698 	.word	0x08016698
 8001a88:	ff0000ff 	.word	0xff0000ff

08001a8c <update_temperature_graph>:


void update_temperature_graph(float new_temp, uint32_t current_time) {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a96:	6038      	str	r0, [r7, #0]
    // Ajouter la nouvelle temprature et l'heure au tableau
    if (current_point < MAX_POINTS) {
 8001a98:	4b22      	ldr	r3, [pc, #136]	@ (8001b24 <update_temperature_graph+0x98>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b09      	cmp	r3, #9
 8001a9e:	dc12      	bgt.n	8001ac6 <update_temperature_graph+0x3a>
        temps[current_point] = new_temp;
 8001aa0:	4b20      	ldr	r3, [pc, #128]	@ (8001b24 <update_temperature_graph+0x98>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a20      	ldr	r2, [pc, #128]	@ (8001b28 <update_temperature_graph+0x9c>)
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	601a      	str	r2, [r3, #0]
        times[current_point] = current_time;
 8001aae:	4b1d      	ldr	r3, [pc, #116]	@ (8001b24 <update_temperature_graph+0x98>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	491e      	ldr	r1, [pc, #120]	@ (8001b2c <update_temperature_graph+0xa0>)
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        current_point++;
 8001aba:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <update_temperature_graph+0x98>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	4a18      	ldr	r2, [pc, #96]	@ (8001b24 <update_temperature_graph+0x98>)
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	e022      	b.n	8001b0c <update_temperature_graph+0x80>
    } else {
        // Dcaler les donnes vers la gauche pour ajouter le nouveau point
        for (int i = 0; i < MAX_POINTS - 1; i++) {
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	e016      	b.n	8001afa <update_temperature_graph+0x6e>
            temps[i] = temps[i + 1];
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	4a15      	ldr	r2, [pc, #84]	@ (8001b28 <update_temperature_graph+0x9c>)
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	4413      	add	r3, r2
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4913      	ldr	r1, [pc, #76]	@ (8001b28 <update_temperature_graph+0x9c>)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	440b      	add	r3, r1
 8001ae0:	601a      	str	r2, [r3, #0]
            times[i] = times[i + 1];
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	4a11      	ldr	r2, [pc, #68]	@ (8001b2c <update_temperature_graph+0xa0>)
 8001ae8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001aec:	490f      	ldr	r1, [pc, #60]	@ (8001b2c <update_temperature_graph+0xa0>)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int i = 0; i < MAX_POINTS - 1; i++) {
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	3301      	adds	r3, #1
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2b08      	cmp	r3, #8
 8001afe:	dde5      	ble.n	8001acc <update_temperature_graph+0x40>
        }
        temps[MAX_POINTS - 1] = new_temp;
 8001b00:	4a09      	ldr	r2, [pc, #36]	@ (8001b28 <update_temperature_graph+0x9c>)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6253      	str	r3, [r2, #36]	@ 0x24
        times[MAX_POINTS - 1] = current_time;
 8001b06:	4a09      	ldr	r2, [pc, #36]	@ (8001b2c <update_temperature_graph+0xa0>)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	6253      	str	r3, [r2, #36]	@ 0x24
    }
    draw_temperature_graph(temps, times, current_point);
 8001b0c:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <update_temperature_graph+0x98>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	461a      	mov	r2, r3
 8001b12:	4906      	ldr	r1, [pc, #24]	@ (8001b2c <update_temperature_graph+0xa0>)
 8001b14:	4804      	ldr	r0, [pc, #16]	@ (8001b28 <update_temperature_graph+0x9c>)
 8001b16:	f7ff fe5d 	bl	80017d4 <draw_temperature_graph>

}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20005174 	.word	0x20005174
 8001b28:	20005124 	.word	0x20005124
 8001b2c:	2000514c 	.word	0x2000514c

08001b30 <draw_humidity_graph>:
float humidities[MAX_POINTS];
uint32_t times[MAX_POINTS];



void draw_humidity_graph(float *humidities, uint32_t *times, int num_points) {
 8001b30:	b5b0      	push	{r4, r5, r7, lr}
 8001b32:	b096      	sub	sp, #88	@ 0x58
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
    int offsetY = 20; // Dcalage vers le bas
 8001b3c:	2314      	movs	r3, #20
 8001b3e:	64bb      	str	r3, [r7, #72]	@ 0x48

    // Effacer l'cran
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001b40:	f04f 30ff 	mov.w	r0, #4294967295
 8001b44:	f004 faba 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(0, 0, 480, 275); // Effacer l'cran (fond blanc)
 8001b48:	f240 1313 	movw	r3, #275	@ 0x113
 8001b4c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001b50:	2100      	movs	r1, #0
 8001b52:	2000      	movs	r0, #0
 8001b54:	f004 ffd4 	bl	8006b00 <BSP_LCD_FillRect>

    // Icne retour en haut  gauche
    BSP_LCD_DrawBitmap(10, 10, (uint8_t *)back_icon_bmp);
 8001b58:	4aa5      	ldr	r2, [pc, #660]	@ (8001df0 <draw_humidity_graph+0x2c0>)
 8001b5a:	210a      	movs	r1, #10
 8001b5c:	200a      	movs	r0, #10
 8001b5e:	f004 ff1d 	bl	800699c <BSP_LCD_DrawBitmap>

    // Couleur des axes
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001b62:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001b66:	f004 faa9 	bl	80060bc <BSP_LCD_SetTextColor>

    // Ajouter un titre
    BSP_LCD_SetFont(&Font16); // Police pour le titre
 8001b6a:	48a2      	ldr	r0, [pc, #648]	@ (8001df4 <draw_humidity_graph+0x2c4>)
 8001b6c:	f004 fad8 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 10 + offsetY, (uint8_t *)"Humidity", CENTER_MODE);
 8001b70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	330a      	adds	r3, #10
 8001b76:	b299      	uxth	r1, r3
 8001b78:	2301      	movs	r3, #1
 8001b7a:	4a9f      	ldr	r2, [pc, #636]	@ (8001df8 <draw_humidity_graph+0x2c8>)
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f004 fb55 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Dessiner les axes
    BSP_LCD_DrawLine(80, 200 + offsetY, 400, 200 + offsetY); // Axe X (horizontal)
 8001b82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	33c8      	adds	r3, #200	@ 0xc8
 8001b88:	b299      	uxth	r1, r3
 8001b8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	33c8      	adds	r3, #200	@ 0xc8
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001b96:	2050      	movs	r0, #80	@ 0x50
 8001b98:	f004 fcd0 	bl	800653c <BSP_LCD_DrawLine>
    BSP_LCD_DrawLine(80, 200 + offsetY, 80, 50 + offsetY);   // Axe Y (vertical)
 8001b9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	33c8      	adds	r3, #200	@ 0xc8
 8001ba2:	b299      	uxth	r1, r3
 8001ba4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	3332      	adds	r3, #50	@ 0x32
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	2250      	movs	r2, #80	@ 0x50
 8001bae:	2050      	movs	r0, #80	@ 0x50
 8001bb0:	f004 fcc4 	bl	800653c <BSP_LCD_DrawLine>

    // Ajouter des noms aux axes
    BSP_LCD_SetFont(&Font16); // Police pour les axes
 8001bb4:	488f      	ldr	r0, [pc, #572]	@ (8001df4 <draw_humidity_graph+0x2c4>)
 8001bb6:	f004 fab3 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(190, 210 + offsetY, (uint8_t *)"Time(min)", CENTER_MODE); // Nom de l'axe X
 8001bba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	33d2      	adds	r3, #210	@ 0xd2
 8001bc0:	b299      	uxth	r1, r3
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	4a8d      	ldr	r2, [pc, #564]	@ (8001dfc <draw_humidity_graph+0x2cc>)
 8001bc6:	20be      	movs	r0, #190	@ 0xbe
 8001bc8:	f004 fb30 	bl	800622c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(25, 30 + offsetY, (uint8_t *)"Humidity(%)", LEFT_MODE);    // Nom de l'axe Y
 8001bcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	331e      	adds	r3, #30
 8001bd2:	b299      	uxth	r1, r3
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	4a8a      	ldr	r2, [pc, #552]	@ (8001e00 <draw_humidity_graph+0x2d0>)
 8001bd8:	2019      	movs	r0, #25
 8001bda:	f004 fb27 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Ajouter des graduations sur l'axe Y (humidit de 0%  100%)
    for (int i = 0; i <= 5; i++) {
 8001bde:	2300      	movs	r3, #0
 8001be0:	657b      	str	r3, [r7, #84]	@ 0x54
 8001be2:	e02a      	b.n	8001c3a <draw_humidity_graph+0x10a>
        int y = 200 + offsetY - (i * 30); // Espacement uniforme entre graduations (30 px)
 8001be4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001be6:	f103 01c8 	add.w	r1, r3, #200	@ 0xc8
 8001bea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001bec:	4613      	mov	r3, r2
 8001bee:	0112      	lsls	r2, r2, #4
 8001bf0:	1a9b      	subs	r3, r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	440b      	add	r3, r1
 8001bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
        char label[10];
        sprintf(label, "%d", i * 20); // Humidit (0%  100% par pas de 20%)
 8001bf8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	461a      	mov	r2, r3
 8001c04:	f107 031c 	add.w	r3, r7, #28
 8001c08:	497e      	ldr	r1, [pc, #504]	@ (8001e04 <draw_humidity_graph+0x2d4>)
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f012 fb58 	bl	80142c0 <siprintf>
        BSP_LCD_DisplayStringAt(50, y - 5, (uint8_t *)label, LEFT_MODE);
 8001c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	3b05      	subs	r3, #5
 8001c16:	b299      	uxth	r1, r3
 8001c18:	f107 021c 	add.w	r2, r7, #28
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	2032      	movs	r0, #50	@ 0x32
 8001c20:	f004 fb04 	bl	800622c <BSP_LCD_DisplayStringAt>
        BSP_LCD_DrawLine(75, y, 80, y); // Petite graduation
 8001c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c26:	b299      	uxth	r1, r3
 8001c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	2250      	movs	r2, #80	@ 0x50
 8001c2e:	204b      	movs	r0, #75	@ 0x4b
 8001c30:	f004 fc84 	bl	800653c <BSP_LCD_DrawLine>
    for (int i = 0; i <= 5; i++) {
 8001c34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c36:	3301      	adds	r3, #1
 8001c38:	657b      	str	r3, [r7, #84]	@ 0x54
 8001c3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c3c:	2b05      	cmp	r3, #5
 8001c3e:	ddd1      	ble.n	8001be4 <draw_humidity_graph+0xb4>
    }

    // Ajouter des graduations sur l'axe X (temps)
    for (int i = 0; i < num_points; i++) {
 8001c40:	2300      	movs	r3, #0
 8001c42:	653b      	str	r3, [r7, #80]	@ 0x50
 8001c44:	e02f      	b.n	8001ca6 <draw_humidity_graph+0x176>
		int x = 80 + (i * 30); // Position X des graduations
 8001c46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001c48:	4613      	mov	r3, r2
 8001c4a:	011b      	lsls	r3, r3, #4
 8001c4c:	1a9b      	subs	r3, r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	3350      	adds	r3, #80	@ 0x50
 8001c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
		char label[10];
		sprintf(label, "%lu", times[i]); // Afficher le temps en secondes
 8001c54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	68ba      	ldr	r2, [r7, #8]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	f107 0310 	add.w	r3, r7, #16
 8001c62:	4969      	ldr	r1, [pc, #420]	@ (8001e08 <draw_humidity_graph+0x2d8>)
 8001c64:	4618      	mov	r0, r3
 8001c66:	f012 fb2b 	bl	80142c0 <siprintf>
		BSP_LCD_DisplayStringAt(x - 20, 210 + offsetY, (uint8_t *)label, LEFT_MODE);
 8001c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	3b14      	subs	r3, #20
 8001c70:	b298      	uxth	r0, r3
 8001c72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	33d2      	adds	r3, #210	@ 0xd2
 8001c78:	b299      	uxth	r1, r3
 8001c7a:	f107 0210 	add.w	r2, r7, #16
 8001c7e:	2303      	movs	r3, #3
 8001c80:	f004 fad4 	bl	800622c <BSP_LCD_DisplayStringAt>
		BSP_LCD_DrawLine(x, 200 + offsetY, x, 195 + offsetY); // Petite graduation
 8001c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c86:	b298      	uxth	r0, r3
 8001c88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	33c8      	adds	r3, #200	@ 0xc8
 8001c8e:	b299      	uxth	r1, r3
 8001c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	33c3      	adds	r3, #195	@ 0xc3
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	f004 fc4e 	bl	800653c <BSP_LCD_DrawLine>
    for (int i = 0; i < num_points; i++) {
 8001ca0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	653b      	str	r3, [r7, #80]	@ 0x50
 8001ca6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	dbcb      	blt.n	8001c46 <draw_humidity_graph+0x116>
	}

    // Tracer les points et relier par des lignes
    BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8001cae:	4857      	ldr	r0, [pc, #348]	@ (8001e0c <draw_humidity_graph+0x2dc>)
 8001cb0:	f004 fa04 	bl	80060bc <BSP_LCD_SetTextColor>

    for (int i = 0; i < num_points - 1; i++) {
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001cb8:	e068      	b.n	8001d8c <draw_humidity_graph+0x25c>
        // Coordonnes du point courant
        int x1 = 80 + (i * 30);
 8001cba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	011b      	lsls	r3, r3, #4
 8001cc0:	1a9b      	subs	r3, r3, r2
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	3350      	adds	r3, #80	@ 0x50
 8001cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        int y1 = 200 + offsetY - ((humidities[i] - 0) * 1.5); // Adapter l'chelle pour l'humidit (2 px par %)
 8001cc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cca:	33c8      	adds	r3, #200	@ 0xc8
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7fe fc49 	bl	8000564 <__aeabi_i2d>
 8001cd2:	4604      	mov	r4, r0
 8001cd4:	460d      	mov	r5, r1
 8001cd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	4413      	add	r3, r2
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7fe fc51 	bl	8000588 <__aeabi_f2d>
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	4b49      	ldr	r3, [pc, #292]	@ (8001e10 <draw_humidity_graph+0x2e0>)
 8001cec:	f7fe fca4 	bl	8000638 <__aeabi_dmul>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4620      	mov	r0, r4
 8001cf6:	4629      	mov	r1, r5
 8001cf8:	f7fe fae6 	bl	80002c8 <__aeabi_dsub>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	f7fe ff48 	bl	8000b98 <__aeabi_d2iz>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	63bb      	str	r3, [r7, #56]	@ 0x38

        // Coordonnes du point suivant
        int x2 = 80 + ((i + 1) * 30);
 8001d0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d0e:	1c5a      	adds	r2, r3, #1
 8001d10:	4613      	mov	r3, r2
 8001d12:	011b      	lsls	r3, r3, #4
 8001d14:	1a9b      	subs	r3, r3, r2
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	3350      	adds	r3, #80	@ 0x50
 8001d1a:	637b      	str	r3, [r7, #52]	@ 0x34
        int y2 = 200 + offsetY - ((humidities[i + 1] - 0) * 1.5);
 8001d1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d1e:	33c8      	adds	r3, #200	@ 0xc8
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7fe fc1f 	bl	8000564 <__aeabi_i2d>
 8001d26:	4604      	mov	r4, r0
 8001d28:	460d      	mov	r5, r1
 8001d2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	4413      	add	r3, r2
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7fe fc26 	bl	8000588 <__aeabi_f2d>
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	4b33      	ldr	r3, [pc, #204]	@ (8001e10 <draw_humidity_graph+0x2e0>)
 8001d42:	f7fe fc79 	bl	8000638 <__aeabi_dmul>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	4620      	mov	r0, r4
 8001d4c:	4629      	mov	r1, r5
 8001d4e:	f7fe fabb 	bl	80002c8 <__aeabi_dsub>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	4610      	mov	r0, r2
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f7fe ff1d 	bl	8000b98 <__aeabi_d2iz>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	633b      	str	r3, [r7, #48]	@ 0x30

        // Tracer le point et la ligne
        BSP_LCD_FillCircle(x1, y1, 2); // Cercle pour le point
 8001d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d68:	b291      	uxth	r1, r2
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f004 ff41 	bl	8006bf4 <BSP_LCD_FillCircle>
        BSP_LCD_DrawLine(x1, y1, x2, y2); // Ligne entre les points
 8001d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d74:	b298      	uxth	r0, r3
 8001d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d78:	b299      	uxth	r1, r3
 8001d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	f004 fbdb 	bl	800653c <BSP_LCD_DrawLine>
    for (int i = 0; i < num_points - 1; i++) {
 8001d86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d88:	3301      	adds	r3, #1
 8001d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d92:	429a      	cmp	r2, r3
 8001d94:	db91      	blt.n	8001cba <draw_humidity_graph+0x18a>
    }

    // Dernier point
    int last_x = 80 + ((num_points - 1) * 30);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	1e5a      	subs	r2, r3, #1
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	011b      	lsls	r3, r3, #4
 8001d9e:	1a9b      	subs	r3, r3, r2
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	3350      	adds	r3, #80	@ 0x50
 8001da4:	647b      	str	r3, [r7, #68]	@ 0x44
    int last_y = 200 + offsetY - ((humidities[num_points - 1] - 0) * 2);
 8001da6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001da8:	33c8      	adds	r3, #200	@ 0xc8
 8001daa:	ee07 3a90 	vmov	s15, r3
 8001dae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8001db8:	4413      	add	r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	edd3 7a00 	vldr	s15, [r3]
 8001dc4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001dc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dcc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dd0:	ee17 3a90 	vmov	r3, s15
 8001dd4:	643b      	str	r3, [r7, #64]	@ 0x40
    BSP_LCD_FillCircle(last_x, last_y, 2); // Point final
 8001dd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001ddc:	b291      	uxth	r1, r2
 8001dde:	2202      	movs	r2, #2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f004 ff07 	bl	8006bf4 <BSP_LCD_FillCircle>
}
 8001de6:	bf00      	nop
 8001de8:	3758      	adds	r7, #88	@ 0x58
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bdb0      	pop	{r4, r5, r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20003d60 	.word	0x20003d60
 8001df4:	20004f0c 	.word	0x20004f0c
 8001df8:	0801669c 	.word	0x0801669c
 8001dfc:	08016680 	.word	0x08016680
 8001e00:	080166a8 	.word	0x080166a8
 8001e04:	08016694 	.word	0x08016694
 8001e08:	08016698 	.word	0x08016698
 8001e0c:	ff0000ff 	.word	0xff0000ff
 8001e10:	3ff80000 	.word	0x3ff80000

08001e14 <update_humidity_graph>:


void update_humidity_graph(float humidity, uint32_t current_time) {
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e1e:	6038      	str	r0, [r7, #0]
    // Ajouter la nouvelle humidit et l'heure dans le tableau
    if (current_point < MAX_POINTS) {
 8001e20:	4b22      	ldr	r3, [pc, #136]	@ (8001eac <update_humidity_graph+0x98>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2b09      	cmp	r3, #9
 8001e26:	dc12      	bgt.n	8001e4e <update_humidity_graph+0x3a>
        humidities[current_point] = humidity;
 8001e28:	4b20      	ldr	r3, [pc, #128]	@ (8001eac <update_humidity_graph+0x98>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a20      	ldr	r2, [pc, #128]	@ (8001eb0 <update_humidity_graph+0x9c>)
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4413      	add	r3, r2
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	601a      	str	r2, [r3, #0]
        times[current_point] = current_time;
 8001e36:	4b1d      	ldr	r3, [pc, #116]	@ (8001eac <update_humidity_graph+0x98>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	491e      	ldr	r1, [pc, #120]	@ (8001eb4 <update_humidity_graph+0xa0>)
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        current_point++;
 8001e42:	4b1a      	ldr	r3, [pc, #104]	@ (8001eac <update_humidity_graph+0x98>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	3301      	adds	r3, #1
 8001e48:	4a18      	ldr	r2, [pc, #96]	@ (8001eac <update_humidity_graph+0x98>)
 8001e4a:	6013      	str	r3, [r2, #0]
 8001e4c:	e022      	b.n	8001e94 <update_humidity_graph+0x80>
    } else {
        // Dplacer tous les points pour faire de la place au nouveau point
        for (int i = 0; i < MAX_POINTS - 1; i++) {
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	e016      	b.n	8001e82 <update_humidity_graph+0x6e>
            humidities[i] = humidities[i + 1];
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	3301      	adds	r3, #1
 8001e58:	4a15      	ldr	r2, [pc, #84]	@ (8001eb0 <update_humidity_graph+0x9c>)
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	4413      	add	r3, r2
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	4913      	ldr	r1, [pc, #76]	@ (8001eb0 <update_humidity_graph+0x9c>)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	440b      	add	r3, r1
 8001e68:	601a      	str	r2, [r3, #0]
            times[i] = times[i + 1];
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	4a11      	ldr	r2, [pc, #68]	@ (8001eb4 <update_humidity_graph+0xa0>)
 8001e70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e74:	490f      	ldr	r1, [pc, #60]	@ (8001eb4 <update_humidity_graph+0xa0>)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int i = 0; i < MAX_POINTS - 1; i++) {
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2b08      	cmp	r3, #8
 8001e86:	dde5      	ble.n	8001e54 <update_humidity_graph+0x40>
        }
        humidities[MAX_POINTS - 1] = humidity;
 8001e88:	4a09      	ldr	r2, [pc, #36]	@ (8001eb0 <update_humidity_graph+0x9c>)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6253      	str	r3, [r2, #36]	@ 0x24
        times[MAX_POINTS - 1] = current_time;
 8001e8e:	4a09      	ldr	r2, [pc, #36]	@ (8001eb4 <update_humidity_graph+0xa0>)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    // Redessiner le graphique avec les nouvelles donnes
    draw_humidity_graph(humidities, times, current_point);
 8001e94:	4b05      	ldr	r3, [pc, #20]	@ (8001eac <update_humidity_graph+0x98>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4906      	ldr	r1, [pc, #24]	@ (8001eb4 <update_humidity_graph+0xa0>)
 8001e9c:	4804      	ldr	r0, [pc, #16]	@ (8001eb0 <update_humidity_graph+0x9c>)
 8001e9e:	f7ff fe47 	bl	8001b30 <draw_humidity_graph>
}
 8001ea2:	bf00      	nop
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20005174 	.word	0x20005174
 8001eb0:	20005178 	.word	0x20005178
 8001eb4:	2000514c 	.word	0x2000514c

08001eb8 <draw_pressure_graph>:

#define MAX_POINTS 10
float pressures[MAX_POINTS];
uint32_t times[MAX_POINTS];

void draw_pressure_graph(float *pressures, uint32_t *times, int num_points) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b096      	sub	sp, #88	@ 0x58
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
    int offsetY = 20; // Dcalage vers le bas
 8001ec4:	2314      	movs	r3, #20
 8001ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Effacer l'cran
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ecc:	f004 f8f6 	bl	80060bc <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(0, 0, 480, 275); // Effacer l'cran (fond blanc)
 8001ed0:	f240 1313 	movw	r3, #275	@ 0x113
 8001ed4:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001ed8:	2100      	movs	r1, #0
 8001eda:	2000      	movs	r0, #0
 8001edc:	f004 fe10 	bl	8006b00 <BSP_LCD_FillRect>

    // Icne retour en haut  gauche
    BSP_LCD_DrawBitmap(10, 10, (uint8_t *)back_icon_bmp);
 8001ee0:	4a57      	ldr	r2, [pc, #348]	@ (8002040 <draw_pressure_graph+0x188>)
 8001ee2:	210a      	movs	r1, #10
 8001ee4:	200a      	movs	r0, #10
 8001ee6:	f004 fd59 	bl	800699c <BSP_LCD_DrawBitmap>

    // Couleur des axes
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001eea:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001eee:	f004 f8e5 	bl	80060bc <BSP_LCD_SetTextColor>

    // Ajouter un titre
    BSP_LCD_SetFont(&Font16); // Police pour le titre
 8001ef2:	4854      	ldr	r0, [pc, #336]	@ (8002044 <draw_pressure_graph+0x18c>)
 8001ef4:	f004 f914 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 10 + offsetY, (uint8_t *)"Pressure", CENTER_MODE);
 8001ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	330a      	adds	r3, #10
 8001efe:	b299      	uxth	r1, r3
 8001f00:	2301      	movs	r3, #1
 8001f02:	4a51      	ldr	r2, [pc, #324]	@ (8002048 <draw_pressure_graph+0x190>)
 8001f04:	2000      	movs	r0, #0
 8001f06:	f004 f991 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Dessiner les axes
    BSP_LCD_DrawLine(80, 200 + offsetY, 400, 200 + offsetY); // Axe X (horizontal)
 8001f0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	33c8      	adds	r3, #200	@ 0xc8
 8001f10:	b299      	uxth	r1, r3
 8001f12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	33c8      	adds	r3, #200	@ 0xc8
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001f1e:	2050      	movs	r0, #80	@ 0x50
 8001f20:	f004 fb0c 	bl	800653c <BSP_LCD_DrawLine>
    BSP_LCD_DrawLine(80, 200 + offsetY, 80, 50 + offsetY);   // Axe Y (vertical)
 8001f24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	33c8      	adds	r3, #200	@ 0xc8
 8001f2a:	b299      	uxth	r1, r3
 8001f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	3332      	adds	r3, #50	@ 0x32
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	2250      	movs	r2, #80	@ 0x50
 8001f36:	2050      	movs	r0, #80	@ 0x50
 8001f38:	f004 fb00 	bl	800653c <BSP_LCD_DrawLine>

    // Ajouter des noms aux axes
    BSP_LCD_SetFont(&Font16); // Police pour les axes
 8001f3c:	4841      	ldr	r0, [pc, #260]	@ (8002044 <draw_pressure_graph+0x18c>)
 8001f3e:	f004 f8ef 	bl	8006120 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(190, 210 + offsetY, (uint8_t *)"Time(sec)", CENTER_MODE); // Nom de l'axe X
 8001f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	33d2      	adds	r3, #210	@ 0xd2
 8001f48:	b299      	uxth	r1, r3
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	4a3f      	ldr	r2, [pc, #252]	@ (800204c <draw_pressure_graph+0x194>)
 8001f4e:	20be      	movs	r0, #190	@ 0xbe
 8001f50:	f004 f96c 	bl	800622c <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(25, 30 + offsetY, (uint8_t *)"Pressure(hPa)", LEFT_MODE); // Nom de l'axe Y
 8001f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	331e      	adds	r3, #30
 8001f5a:	b299      	uxth	r1, r3
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	4a3c      	ldr	r2, [pc, #240]	@ (8002050 <draw_pressure_graph+0x198>)
 8001f60:	2019      	movs	r0, #25
 8001f62:	f004 f963 	bl	800622c <BSP_LCD_DisplayStringAt>

    // Ajouter des graduations sur l'axe Y (pression de 0  1200 hPa)
    for (int i = 0; i <= 6; i++) {
 8001f66:	2300      	movs	r3, #0
 8001f68:	657b      	str	r3, [r7, #84]	@ 0x54
 8001f6a:	e028      	b.n	8001fbe <draw_pressure_graph+0x106>
        int y = 200 + offsetY - (i * 25); // Espacement uniforme entre graduations (25 px)
 8001f6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f6e:	f103 02c8 	add.w	r2, r3, #200	@ 0xc8
 8001f72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f74:	f06f 0118 	mvn.w	r1, #24
 8001f78:	fb01 f303 	mul.w	r3, r1, r3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
        char label[10];
        sprintf(label, "%d", i * 200); // Pression (0  1200 hPa par pas de 200 hPa)
 8001f80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f82:	22c8      	movs	r2, #200	@ 0xc8
 8001f84:	fb03 f202 	mul.w	r2, r3, r2
 8001f88:	f107 031c 	add.w	r3, r7, #28
 8001f8c:	4931      	ldr	r1, [pc, #196]	@ (8002054 <draw_pressure_graph+0x19c>)
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f012 f996 	bl	80142c0 <siprintf>
        BSP_LCD_DisplayStringAt(50, y - 5, (uint8_t *)label, LEFT_MODE);
 8001f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f96:	b29b      	uxth	r3, r3
 8001f98:	3b05      	subs	r3, #5
 8001f9a:	b299      	uxth	r1, r3
 8001f9c:	f107 021c 	add.w	r2, r7, #28
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	2032      	movs	r0, #50	@ 0x32
 8001fa4:	f004 f942 	bl	800622c <BSP_LCD_DisplayStringAt>
        BSP_LCD_DrawLine(75, y, 80, y); // Petite graduation
 8001fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001faa:	b299      	uxth	r1, r3
 8001fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	2250      	movs	r2, #80	@ 0x50
 8001fb2:	204b      	movs	r0, #75	@ 0x4b
 8001fb4:	f004 fac2 	bl	800653c <BSP_LCD_DrawLine>
    for (int i = 0; i <= 6; i++) {
 8001fb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fba:	3301      	adds	r3, #1
 8001fbc:	657b      	str	r3, [r7, #84]	@ 0x54
 8001fbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fc0:	2b06      	cmp	r3, #6
 8001fc2:	ddd3      	ble.n	8001f6c <draw_pressure_graph+0xb4>
    }

    // Ajouter des graduations sur l'axe X (temps)
    for (int i = 0; i < num_points; i++) {
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8001fc8:	e02f      	b.n	800202a <draw_pressure_graph+0x172>
        int x = 80 + (i * 30); // Position X des graduations
 8001fca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001fcc:	4613      	mov	r3, r2
 8001fce:	011b      	lsls	r3, r3, #4
 8001fd0:	1a9b      	subs	r3, r3, r2
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	3350      	adds	r3, #80	@ 0x50
 8001fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        char label[10];
        sprintf(label, "%lu", times[i]); // Afficher le temps en secondes
 8001fd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	68ba      	ldr	r2, [r7, #8]
 8001fde:	4413      	add	r3, r2
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	f107 0310 	add.w	r3, r7, #16
 8001fe6:	491c      	ldr	r1, [pc, #112]	@ (8002058 <draw_pressure_graph+0x1a0>)
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f012 f969 	bl	80142c0 <siprintf>
        BSP_LCD_DisplayStringAt(x - 20, 210 + offsetY, (uint8_t *)label, LEFT_MODE);
 8001fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	3b14      	subs	r3, #20
 8001ff4:	b298      	uxth	r0, r3
 8001ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	33d2      	adds	r3, #210	@ 0xd2
 8001ffc:	b299      	uxth	r1, r3
 8001ffe:	f107 0210 	add.w	r2, r7, #16
 8002002:	2303      	movs	r3, #3
 8002004:	f004 f912 	bl	800622c <BSP_LCD_DisplayStringAt>
        BSP_LCD_DrawLine(x, 200 + offsetY, x, 195 + offsetY); // Petite graduation
 8002008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800200a:	b298      	uxth	r0, r3
 800200c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800200e:	b29b      	uxth	r3, r3
 8002010:	33c8      	adds	r3, #200	@ 0xc8
 8002012:	b299      	uxth	r1, r3
 8002014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002016:	b29a      	uxth	r2, r3
 8002018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800201a:	b29b      	uxth	r3, r3
 800201c:	33c3      	adds	r3, #195	@ 0xc3
 800201e:	b29b      	uxth	r3, r3
 8002020:	f004 fa8c 	bl	800653c <BSP_LCD_DrawLine>
    for (int i = 0; i < num_points; i++) {
 8002024:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002026:	3301      	adds	r3, #1
 8002028:	653b      	str	r3, [r7, #80]	@ 0x50
 800202a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	429a      	cmp	r2, r3
 8002030:	dbcb      	blt.n	8001fca <draw_pressure_graph+0x112>
    }

    // Tracer les points et relier par des lignes
    BSP_LCD_SetTextColor(LCD_COLOR_RED); // Utilisation d'une couleur rouge pour le graphique de pression
 8002032:	480a      	ldr	r0, [pc, #40]	@ (800205c <draw_pressure_graph+0x1a4>)
 8002034:	f004 f842 	bl	80060bc <BSP_LCD_SetTextColor>

    // Ajuster l'chelle de la pression pour l'affichage (0  1200 hPa)
    for (int i = 0; i < num_points - 1; i++) {
 8002038:	2300      	movs	r3, #0
 800203a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800203c:	e08f      	b.n	800215e <draw_pressure_graph+0x2a6>
 800203e:	bf00      	nop
 8002040:	20003d60 	.word	0x20003d60
 8002044:	20004f0c 	.word	0x20004f0c
 8002048:	080166b4 	.word	0x080166b4
 800204c:	080166c0 	.word	0x080166c0
 8002050:	080166cc 	.word	0x080166cc
 8002054:	08016694 	.word	0x08016694
 8002058:	08016698 	.word	0x08016698
 800205c:	ffff0000 	.word	0xffff0000
 8002060:	43160000 	.word	0x43160000
 8002064:	44960000 	.word	0x44960000
        // Coordonnes du point courant
        int x1 = 80 + (i * 30);
 8002068:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800206a:	4613      	mov	r3, r2
 800206c:	011b      	lsls	r3, r3, #4
 800206e:	1a9b      	subs	r3, r3, r2
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	3350      	adds	r3, #80	@ 0x50
 8002074:	637b      	str	r3, [r7, #52]	@ 0x34
        int y1 = 200 + offsetY - (pressures[i] * 150 / 1200); // Calcul de l'chelle pour la pression
 8002076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002078:	33c8      	adds	r3, #200	@ 0xc8
 800207a:	ee07 3a90 	vmov	s15, r3
 800207e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	4413      	add	r3, r2
 800208a:	edd3 7a00 	vldr	s15, [r3]
 800208e:	ed5f 6a0c 	vldr	s13, [pc, #-48]	@ 8002060 <draw_pressure_graph+0x1a8>
 8002092:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002096:	ed1f 6a0d 	vldr	s12, [pc, #-52]	@ 8002064 <draw_pressure_graph+0x1ac>
 800209a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800209e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020a6:	ee17 3a90 	vmov	r3, s15
 80020aa:	64bb      	str	r3, [r7, #72]	@ 0x48

        // Vrification des coordonnes y1
        if (y1 < 50 + offsetY) y1 = 50 + offsetY; // Limiter  l'axe Y bas
 80020ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020ae:	3331      	adds	r3, #49	@ 0x31
 80020b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80020b2:	429a      	cmp	r2, r3
 80020b4:	dc02      	bgt.n	80020bc <draw_pressure_graph+0x204>
 80020b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020b8:	3332      	adds	r3, #50	@ 0x32
 80020ba:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (y1 > 200 + offsetY) y1 = 200 + offsetY; // Limiter  l'axe Y haut
 80020bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020be:	33c8      	adds	r3, #200	@ 0xc8
 80020c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80020c2:	429a      	cmp	r2, r3
 80020c4:	dd02      	ble.n	80020cc <draw_pressure_graph+0x214>
 80020c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020c8:	33c8      	adds	r3, #200	@ 0xc8
 80020ca:	64bb      	str	r3, [r7, #72]	@ 0x48

        // Coordonnes du point suivant
        int x2 = 80 + ((i + 1) * 30);
 80020cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020ce:	1c5a      	adds	r2, r3, #1
 80020d0:	4613      	mov	r3, r2
 80020d2:	011b      	lsls	r3, r3, #4
 80020d4:	1a9b      	subs	r3, r3, r2
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	3350      	adds	r3, #80	@ 0x50
 80020da:	633b      	str	r3, [r7, #48]	@ 0x30
        int y2 = 200 + offsetY - (pressures[i + 1] * 150 / 1200);
 80020dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020de:	33c8      	adds	r3, #200	@ 0xc8
 80020e0:	ee07 3a90 	vmov	s15, r3
 80020e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020ea:	3301      	adds	r3, #1
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	4413      	add	r3, r2
 80020f2:	edd3 7a00 	vldr	s15, [r3]
 80020f6:	ed5f 6a26 	vldr	s13, [pc, #-152]	@ 8002060 <draw_pressure_graph+0x1a8>
 80020fa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80020fe:	ed1f 6a27 	vldr	s12, [pc, #-156]	@ 8002064 <draw_pressure_graph+0x1ac>
 8002102:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002106:	ee77 7a67 	vsub.f32	s15, s14, s15
 800210a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800210e:	ee17 3a90 	vmov	r3, s15
 8002112:	647b      	str	r3, [r7, #68]	@ 0x44

        // Vrification des coordonnes y2
        if (y2 < 50 + offsetY) y2 = 50 + offsetY; // Limiter  l'axe Y bas
 8002114:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002116:	3331      	adds	r3, #49	@ 0x31
 8002118:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800211a:	429a      	cmp	r2, r3
 800211c:	dc02      	bgt.n	8002124 <draw_pressure_graph+0x26c>
 800211e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002120:	3332      	adds	r3, #50	@ 0x32
 8002122:	647b      	str	r3, [r7, #68]	@ 0x44
        if (y2 > 200 + offsetY) y2 = 200 + offsetY; // Limiter  l'axe Y haut
 8002124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002126:	33c8      	adds	r3, #200	@ 0xc8
 8002128:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800212a:	429a      	cmp	r2, r3
 800212c:	dd02      	ble.n	8002134 <draw_pressure_graph+0x27c>
 800212e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002130:	33c8      	adds	r3, #200	@ 0xc8
 8002132:	647b      	str	r3, [r7, #68]	@ 0x44

        // Tracer le point et la ligne
        BSP_LCD_FillCircle(x1, y1, 2); // Cercle pour le point
 8002134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002136:	b29b      	uxth	r3, r3
 8002138:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800213a:	b291      	uxth	r1, r2
 800213c:	2202      	movs	r2, #2
 800213e:	4618      	mov	r0, r3
 8002140:	f004 fd58 	bl	8006bf4 <BSP_LCD_FillCircle>
        BSP_LCD_DrawLine(x1, y1, x2, y2); // Ligne entre les points
 8002144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002146:	b298      	uxth	r0, r3
 8002148:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800214a:	b299      	uxth	r1, r3
 800214c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800214e:	b29a      	uxth	r2, r3
 8002150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002152:	b29b      	uxth	r3, r3
 8002154:	f004 f9f2 	bl	800653c <BSP_LCD_DrawLine>
    for (int i = 0; i < num_points - 1; i++) {
 8002158:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800215a:	3301      	adds	r3, #1
 800215c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3b01      	subs	r3, #1
 8002162:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002164:	429a      	cmp	r2, r3
 8002166:	f6ff af7f 	blt.w	8002068 <draw_pressure_graph+0x1b0>
    }

    // Dernier point
    int last_x = 80 + ((num_points - 1) * 30);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	1e5a      	subs	r2, r3, #1
 800216e:	4613      	mov	r3, r2
 8002170:	011b      	lsls	r3, r3, #4
 8002172:	1a9b      	subs	r3, r3, r2
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	3350      	adds	r3, #80	@ 0x50
 8002178:	63bb      	str	r3, [r7, #56]	@ 0x38
    int last_y = 200 + offsetY - (pressures[num_points - 1] * 150 / 1200);
 800217a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800217c:	33c8      	adds	r3, #200	@ 0xc8
 800217e:	ee07 3a90 	vmov	s15, r3
 8002182:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800218c:	4413      	add	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	4413      	add	r3, r2
 8002194:	edd3 7a00 	vldr	s15, [r3]
 8002198:	ed5f 6a4f 	vldr	s13, [pc, #-316]	@ 8002060 <draw_pressure_graph+0x1a8>
 800219c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80021a0:	ed1f 6a50 	vldr	s12, [pc, #-320]	@ 8002064 <draw_pressure_graph+0x1ac>
 80021a4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80021a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021b0:	ee17 3a90 	vmov	r3, s15
 80021b4:	643b      	str	r3, [r7, #64]	@ 0x40

    // Vrification de la position du dernier point
    if (last_y < 50 + offsetY) last_y = 50 + offsetY;
 80021b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021b8:	3331      	adds	r3, #49	@ 0x31
 80021ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80021bc:	429a      	cmp	r2, r3
 80021be:	dc02      	bgt.n	80021c6 <draw_pressure_graph+0x30e>
 80021c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021c2:	3332      	adds	r3, #50	@ 0x32
 80021c4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (last_y > 200 + offsetY) last_y = 200 + offsetY;
 80021c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021c8:	33c8      	adds	r3, #200	@ 0xc8
 80021ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80021cc:	429a      	cmp	r2, r3
 80021ce:	dd02      	ble.n	80021d6 <draw_pressure_graph+0x31e>
 80021d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021d2:	33c8      	adds	r3, #200	@ 0xc8
 80021d4:	643b      	str	r3, [r7, #64]	@ 0x40

    BSP_LCD_FillCircle(last_x, last_y, 2); // Point final
 80021d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021d8:	b29b      	uxth	r3, r3
 80021da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80021dc:	b291      	uxth	r1, r2
 80021de:	2202      	movs	r2, #2
 80021e0:	4618      	mov	r0, r3
 80021e2:	f004 fd07 	bl	8006bf4 <BSP_LCD_FillCircle>
}
 80021e6:	bf00      	nop
 80021e8:	3758      	adds	r7, #88	@ 0x58
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop

080021f0 <update_pressure_graph>:


void update_pressure_graph(float pressure, uint32_t current_time) {
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80021fa:	6038      	str	r0, [r7, #0]
    // Ajouter la nouvelle pression et l'heure dans le tableau
    if (current_point < MAX_POINTS) {
 80021fc:	4b22      	ldr	r3, [pc, #136]	@ (8002288 <update_pressure_graph+0x98>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2b09      	cmp	r3, #9
 8002202:	dc12      	bgt.n	800222a <update_pressure_graph+0x3a>
        pressures[current_point] = pressure;
 8002204:	4b20      	ldr	r3, [pc, #128]	@ (8002288 <update_pressure_graph+0x98>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a20      	ldr	r2, [pc, #128]	@ (800228c <update_pressure_graph+0x9c>)
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	601a      	str	r2, [r3, #0]
        times[current_point] = current_time;
 8002212:	4b1d      	ldr	r3, [pc, #116]	@ (8002288 <update_pressure_graph+0x98>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	491e      	ldr	r1, [pc, #120]	@ (8002290 <update_pressure_graph+0xa0>)
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        current_point++;
 800221e:	4b1a      	ldr	r3, [pc, #104]	@ (8002288 <update_pressure_graph+0x98>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	3301      	adds	r3, #1
 8002224:	4a18      	ldr	r2, [pc, #96]	@ (8002288 <update_pressure_graph+0x98>)
 8002226:	6013      	str	r3, [r2, #0]
 8002228:	e022      	b.n	8002270 <update_pressure_graph+0x80>
    } else {
        // Dplacer tous les points pour faire de la place au nouveau point
        for (int i = 0; i < MAX_POINTS - 1; i++) {
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	e016      	b.n	800225e <update_pressure_graph+0x6e>
            pressures[i] = pressures[i + 1];
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	3301      	adds	r3, #1
 8002234:	4a15      	ldr	r2, [pc, #84]	@ (800228c <update_pressure_graph+0x9c>)
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	4913      	ldr	r1, [pc, #76]	@ (800228c <update_pressure_graph+0x9c>)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	601a      	str	r2, [r3, #0]
            times[i] = times[i + 1];
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	3301      	adds	r3, #1
 800224a:	4a11      	ldr	r2, [pc, #68]	@ (8002290 <update_pressure_graph+0xa0>)
 800224c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002250:	490f      	ldr	r1, [pc, #60]	@ (8002290 <update_pressure_graph+0xa0>)
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int i = 0; i < MAX_POINTS - 1; i++) {
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	3301      	adds	r3, #1
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2b08      	cmp	r3, #8
 8002262:	dde5      	ble.n	8002230 <update_pressure_graph+0x40>
        }
        pressures[MAX_POINTS - 1] = pressure;
 8002264:	4a09      	ldr	r2, [pc, #36]	@ (800228c <update_pressure_graph+0x9c>)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6253      	str	r3, [r2, #36]	@ 0x24
        times[MAX_POINTS - 1] = current_time;
 800226a:	4a09      	ldr	r2, [pc, #36]	@ (8002290 <update_pressure_graph+0xa0>)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    // Redessiner le graphique avec les nouvelles donnes
    draw_pressure_graph(pressures, times, current_point);
 8002270:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <update_pressure_graph+0x98>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	461a      	mov	r2, r3
 8002276:	4906      	ldr	r1, [pc, #24]	@ (8002290 <update_pressure_graph+0xa0>)
 8002278:	4804      	ldr	r0, [pc, #16]	@ (800228c <update_pressure_graph+0x9c>)
 800227a:	f7ff fe1d 	bl	8001eb8 <draw_pressure_graph>
}
 800227e:	bf00      	nop
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20005174 	.word	0x20005174
 800228c:	200051a0 	.word	0x200051a0
 8002290:	2000514c 	.word	0x2000514c

08002294 <linear_interpolation>:
static int32_t platform_write_hts221(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len);
static int32_t platform_read_hts221(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len);
static void platform_delay_hts221(uint32_t ms);

float linear_interpolation(lin_t *lin, int16_t x)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	807b      	strh	r3, [r7, #2]
return ((lin->y1 - lin->y0) * x + ((lin->x1 * lin->y0) -
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	ed93 7a03 	vldr	s14, [r3, #12]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80022ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80022b4:	ee07 3a90 	vmov	s15, r3
 80022b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	edd3 6a02 	vldr	s13, [r3, #8]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80022cc:	ee66 6aa7 	vmul.f32	s13, s13, s15
								   (lin->x0 * lin->y1)))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	ed93 6a00 	vldr	s12, [r3]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	edd3 7a03 	vldr	s15, [r3, #12]
 80022dc:	ee66 7a27 	vmul.f32	s15, s12, s15
return ((lin->y1 - lin->y0) * x + ((lin->x1 * lin->y0) -
 80022e0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80022e4:	ee37 7a27 	vadd.f32	s14, s14, s15
	   / (lin->x1 - lin->x0);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	edd3 6a02 	vldr	s13, [r3, #8]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80022f8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80022fc:	eef0 7a66 	vmov.f32	s15, s13
}
 8002300:	eeb0 0a67 	vmov.f32	s0, s15
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
	...

08002310 <init_HumTemp>:


void init_HumTemp(void) {
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
    dev_ctx1.write_reg = platform_write_hts221;
 8002314:	4b23      	ldr	r3, [pc, #140]	@ (80023a4 <init_HumTemp+0x94>)
 8002316:	4a24      	ldr	r2, [pc, #144]	@ (80023a8 <init_HumTemp+0x98>)
 8002318:	601a      	str	r2, [r3, #0]
    dev_ctx1.read_reg = platform_read_hts221;
 800231a:	4b22      	ldr	r3, [pc, #136]	@ (80023a4 <init_HumTemp+0x94>)
 800231c:	4a23      	ldr	r2, [pc, #140]	@ (80023ac <init_HumTemp+0x9c>)
 800231e:	605a      	str	r2, [r3, #4]
    dev_ctx1.mdelay = platform_delay_hts221;
 8002320:	4b20      	ldr	r3, [pc, #128]	@ (80023a4 <init_HumTemp+0x94>)
 8002322:	4a23      	ldr	r2, [pc, #140]	@ (80023b0 <init_HumTemp+0xa0>)
 8002324:	609a      	str	r2, [r3, #8]
    dev_ctx1.handle = &SENSOR_BUS;
 8002326:	4b1f      	ldr	r3, [pc, #124]	@ (80023a4 <init_HumTemp+0x94>)
 8002328:	4a22      	ldr	r2, [pc, #136]	@ (80023b4 <init_HumTemp+0xa4>)
 800232a:	60da      	str	r2, [r3, #12]

    whoamI = 0;
 800232c:	4b22      	ldr	r3, [pc, #136]	@ (80023b8 <init_HumTemp+0xa8>)
 800232e:	2200      	movs	r2, #0
 8002330:	701a      	strb	r2, [r3, #0]
    hts221_device_id_get(&dev_ctx1, &whoamI);
 8002332:	4921      	ldr	r1, [pc, #132]	@ (80023b8 <init_HumTemp+0xa8>)
 8002334:	481b      	ldr	r0, [pc, #108]	@ (80023a4 <init_HumTemp+0x94>)
 8002336:	f00d ff39 	bl	80101ac <hts221_device_id_get>

    if ( whoamI != HTS221_ID )
 800233a:	4b1f      	ldr	r3, [pc, #124]	@ (80023b8 <init_HumTemp+0xa8>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	2bbc      	cmp	r3, #188	@ 0xbc
 8002340:	d001      	beq.n	8002346 <init_HumTemp+0x36>
       while (1);
 8002342:	bf00      	nop
 8002344:	e7fd      	b.n	8002342 <init_HumTemp+0x32>

    hts221_hum_adc_point_0_get(&dev_ctx1, &lin_hum.x0);
 8002346:	491d      	ldr	r1, [pc, #116]	@ (80023bc <init_HumTemp+0xac>)
 8002348:	4816      	ldr	r0, [pc, #88]	@ (80023a4 <init_HumTemp+0x94>)
 800234a:	f00e f815 	bl	8010378 <hts221_hum_adc_point_0_get>
    hts221_hum_rh_point_0_get(&dev_ctx1, &lin_hum.y0);
 800234e:	491c      	ldr	r1, [pc, #112]	@ (80023c0 <init_HumTemp+0xb0>)
 8002350:	4814      	ldr	r0, [pc, #80]	@ (80023a4 <init_HumTemp+0x94>)
 8002352:	f00d ff73 	bl	801023c <hts221_hum_rh_point_0_get>
    hts221_hum_adc_point_1_get(&dev_ctx1, &lin_hum.x1);
 8002356:	491b      	ldr	r1, [pc, #108]	@ (80023c4 <init_HumTemp+0xb4>)
 8002358:	4812      	ldr	r0, [pc, #72]	@ (80023a4 <init_HumTemp+0x94>)
 800235a:	f00e f82f 	bl	80103bc <hts221_hum_adc_point_1_get>
    hts221_hum_rh_point_1_get(&dev_ctx1, &lin_hum.y1);
 800235e:	491a      	ldr	r1, [pc, #104]	@ (80023c8 <init_HumTemp+0xb8>)
 8002360:	4810      	ldr	r0, [pc, #64]	@ (80023a4 <init_HumTemp+0x94>)
 8002362:	f00d ff89 	bl	8010278 <hts221_hum_rh_point_1_get>

    hts221_temp_adc_point_0_get(&dev_ctx1, &lin_temp.x0);
 8002366:	4919      	ldr	r1, [pc, #100]	@ (80023cc <init_HumTemp+0xbc>)
 8002368:	480e      	ldr	r0, [pc, #56]	@ (80023a4 <init_HumTemp+0x94>)
 800236a:	f00e f849 	bl	8010400 <hts221_temp_adc_point_0_get>
    hts221_temp_deg_point_0_get(&dev_ctx1, &lin_temp.y0);
 800236e:	4918      	ldr	r1, [pc, #96]	@ (80023d0 <init_HumTemp+0xc0>)
 8002370:	480c      	ldr	r0, [pc, #48]	@ (80023a4 <init_HumTemp+0x94>)
 8002372:	f00d ff9f 	bl	80102b4 <hts221_temp_deg_point_0_get>
    hts221_temp_adc_point_1_get(&dev_ctx1, &lin_temp.x1);
 8002376:	4917      	ldr	r1, [pc, #92]	@ (80023d4 <init_HumTemp+0xc4>)
 8002378:	480a      	ldr	r0, [pc, #40]	@ (80023a4 <init_HumTemp+0x94>)
 800237a:	f00e f863 	bl	8010444 <hts221_temp_adc_point_1_get>
    hts221_temp_deg_point_1_get(&dev_ctx1, &lin_temp.y1);
 800237e:	4916      	ldr	r1, [pc, #88]	@ (80023d8 <init_HumTemp+0xc8>)
 8002380:	4808      	ldr	r0, [pc, #32]	@ (80023a4 <init_HumTemp+0x94>)
 8002382:	f00d ffc8 	bl	8010316 <hts221_temp_deg_point_1_get>

    hts221_block_data_update_set(&dev_ctx1, PROPERTY_ENABLE);
 8002386:	2101      	movs	r1, #1
 8002388:	4806      	ldr	r0, [pc, #24]	@ (80023a4 <init_HumTemp+0x94>)
 800238a:	f00d fea5 	bl	80100d8 <hts221_block_data_update_set>
    hts221_data_rate_set(&dev_ctx1, HTS221_ODR_1Hz);
 800238e:	2101      	movs	r1, #1
 8002390:	4804      	ldr	r0, [pc, #16]	@ (80023a4 <init_HumTemp+0x94>)
 8002392:	f00d fe7b 	bl	801008c <hts221_data_rate_set>
    hts221_power_on_set(&dev_ctx1, PROPERTY_ENABLE);
 8002396:	2101      	movs	r1, #1
 8002398:	4802      	ldr	r0, [pc, #8]	@ (80023a4 <init_HumTemp+0x94>)
 800239a:	f00d ff18 	bl	80101ce <hts221_power_on_set>

}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	200055c0 	.word	0x200055c0
 80023a8:	08002671 	.word	0x08002671
 80023ac:	080026b3 	.word	0x080026b3
 80023b0:	080026f5 	.word	0x080026f5
 80023b4:	200063a4 	.word	0x200063a4
 80023b8:	200051d4 	.word	0x200051d4
 80023bc:	200055d0 	.word	0x200055d0
 80023c0:	200055d4 	.word	0x200055d4
 80023c4:	200055d8 	.word	0x200055d8
 80023c8:	200055dc 	.word	0x200055dc
 80023cc:	200055e0 	.word	0x200055e0
 80023d0:	200055e4 	.word	0x200055e4
 80023d4:	200055e8 	.word	0x200055e8
 80023d8:	200055ec 	.word	0x200055ec

080023dc <valeur_Hum>:


void valeur_Hum(void) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af02      	add	r7, sp, #8
	hts221_reg_t reg1;
	hts221_status_get(&dev_ctx1, &reg1.status_reg);
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	4619      	mov	r1, r3
 80023e6:	482d      	ldr	r0, [pc, #180]	@ (800249c <valeur_Hum+0xc0>)
 80023e8:	f00d ff17 	bl	801021a <hts221_status_get>
    if (reg1.status_reg.h_da) {
 80023ec:	793b      	ldrb	r3, [r7, #4]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d04d      	beq.n	8002494 <valeur_Hum+0xb8>
        memset(&data_raw_humidity, 0x00, sizeof(int16_t));
 80023f8:	4b29      	ldr	r3, [pc, #164]	@ (80024a0 <valeur_Hum+0xc4>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	801a      	strh	r2, [r3, #0]
        hts221_humidity_raw_get(&dev_ctx1, &data_raw_humidity);
 80023fe:	4928      	ldr	r1, [pc, #160]	@ (80024a0 <valeur_Hum+0xc4>)
 8002400:	4826      	ldr	r0, [pc, #152]	@ (800249c <valeur_Hum+0xc0>)
 8002402:	f00d fe8f 	bl	8010124 <hts221_humidity_raw_get>
        humidity_perc = linear_interpolation(&lin_hum, data_raw_humidity);
 8002406:	4b26      	ldr	r3, [pc, #152]	@ (80024a0 <valeur_Hum+0xc4>)
 8002408:	f9b3 3000 	ldrsh.w	r3, [r3]
 800240c:	4619      	mov	r1, r3
 800240e:	4825      	ldr	r0, [pc, #148]	@ (80024a4 <valeur_Hum+0xc8>)
 8002410:	f7ff ff40 	bl	8002294 <linear_interpolation>
 8002414:	eef0 7a40 	vmov.f32	s15, s0
 8002418:	4b23      	ldr	r3, [pc, #140]	@ (80024a8 <valeur_Hum+0xcc>)
 800241a:	edc3 7a00 	vstr	s15, [r3]

        if (humidity_perc < 0) {
 800241e:	4b22      	ldr	r3, [pc, #136]	@ (80024a8 <valeur_Hum+0xcc>)
 8002420:	edd3 7a00 	vldr	s15, [r3]
 8002424:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800242c:	d503      	bpl.n	8002436 <valeur_Hum+0x5a>
            humidity_perc = 0;
 800242e:	4b1e      	ldr	r3, [pc, #120]	@ (80024a8 <valeur_Hum+0xcc>)
 8002430:	f04f 0200 	mov.w	r2, #0
 8002434:	601a      	str	r2, [r3, #0]
        }
        if (humidity_perc > 100) {
 8002436:	4b1c      	ldr	r3, [pc, #112]	@ (80024a8 <valeur_Hum+0xcc>)
 8002438:	edd3 7a00 	vldr	s15, [r3]
 800243c:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80024ac <valeur_Hum+0xd0>
 8002440:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002448:	dd02      	ble.n	8002450 <valeur_Hum+0x74>
            humidity_perc = 100;
 800244a:	4b17      	ldr	r3, [pc, #92]	@ (80024a8 <valeur_Hum+0xcc>)
 800244c:	4a18      	ldr	r2, [pc, #96]	@ (80024b0 <valeur_Hum+0xd4>)
 800244e:	601a      	str	r2, [r3, #0]
        }

        snprintf((char *)tx_buffer, sizeof(tx_buffer), "%3.2f %%", humidity_perc);
 8002450:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <valeur_Hum+0xcc>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4618      	mov	r0, r3
 8002456:	f7fe f897 	bl	8000588 <__aeabi_f2d>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	e9cd 2300 	strd	r2, r3, [sp]
 8002462:	4a14      	ldr	r2, [pc, #80]	@ (80024b4 <valeur_Hum+0xd8>)
 8002464:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002468:	4813      	ldr	r0, [pc, #76]	@ (80024b8 <valeur_Hum+0xdc>)
 800246a:	f011 fef5 	bl	8014258 <sniprintf>
        //printf((char const *)tx_buffer);
        BSP_LCD_SetFont(&Font16);
 800246e:	4813      	ldr	r0, [pc, #76]	@ (80024bc <valeur_Hum+0xe0>)
 8002470:	f003 fe56 	bl	8006120 <BSP_LCD_SetFont>
        BSP_LCD_DisplayStringAt(startX + squareSize + spacing + 20, startY + 70, (uint8_t*)tx_buffer, LEFT_MODE);
 8002474:	2228      	movs	r2, #40	@ 0x28
 8002476:	2378      	movs	r3, #120	@ 0x78
 8002478:	4413      	add	r3, r2
 800247a:	b29b      	uxth	r3, r3
 800247c:	221e      	movs	r2, #30
 800247e:	4413      	add	r3, r2
 8002480:	b29b      	uxth	r3, r3
 8002482:	3314      	adds	r3, #20
 8002484:	b298      	uxth	r0, r3
 8002486:	2350      	movs	r3, #80	@ 0x50
 8002488:	3346      	adds	r3, #70	@ 0x46
 800248a:	b299      	uxth	r1, r3
 800248c:	2303      	movs	r3, #3
 800248e:	4a0a      	ldr	r2, [pc, #40]	@ (80024b8 <valeur_Hum+0xdc>)
 8002490:	f003 fecc 	bl	800622c <BSP_LCD_DisplayStringAt>

    }
}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	200055c0 	.word	0x200055c0
 80024a0:	200051c8 	.word	0x200051c8
 80024a4:	200055d0 	.word	0x200055d0
 80024a8:	200051cc 	.word	0x200051cc
 80024ac:	42c80000 	.word	0x42c80000
 80024b0:	42c80000 	.word	0x42c80000
 80024b4:	080166dc 	.word	0x080166dc
 80024b8:	200051d8 	.word	0x200051d8
 80024bc:	20004f0c 	.word	0x20004f0c

080024c0 <valeur_TempH>:


// Fonction principale pour lire les donnes et les afficher
void valeur_TempH(void) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af02      	add	r7, sp, #8
    // Ajouter un debug print
    printf("Reading temperature...\n");
 80024c6:	4827      	ldr	r0, [pc, #156]	@ (8002564 <valeur_TempH+0xa4>)
 80024c8:	f011 febe 	bl	8014248 <puts>

    hts221_reg_t reg1;
    hts221_status_get(&dev_ctx1, &reg1.status_reg);
 80024cc:	1d3b      	adds	r3, r7, #4
 80024ce:	4619      	mov	r1, r3
 80024d0:	4825      	ldr	r0, [pc, #148]	@ (8002568 <valeur_TempH+0xa8>)
 80024d2:	f00d fea2 	bl	801021a <hts221_status_get>
    if (reg1.status_reg.t_da) {
 80024d6:	793b      	ldrb	r3, [r7, #4]
 80024d8:	f003 0301 	and.w	r3, r3, #1
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d039      	beq.n	8002556 <valeur_TempH+0x96>
        memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 80024e2:	4b22      	ldr	r3, [pc, #136]	@ (800256c <valeur_TempH+0xac>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	801a      	strh	r2, [r3, #0]
        hts221_temperature_raw_get(&dev_ctx1, &data_raw_temperature);
 80024e8:	4920      	ldr	r1, [pc, #128]	@ (800256c <valeur_TempH+0xac>)
 80024ea:	481f      	ldr	r0, [pc, #124]	@ (8002568 <valeur_TempH+0xa8>)
 80024ec:	f00d fe3c 	bl	8010168 <hts221_temperature_raw_get>
        temperature_degC = linear_interpolation(&lin_temp, data_raw_temperature);
 80024f0:	4b1e      	ldr	r3, [pc, #120]	@ (800256c <valeur_TempH+0xac>)
 80024f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024f6:	4619      	mov	r1, r3
 80024f8:	481d      	ldr	r0, [pc, #116]	@ (8002570 <valeur_TempH+0xb0>)
 80024fa:	f7ff fecb 	bl	8002294 <linear_interpolation>
 80024fe:	eef0 7a40 	vmov.f32	s15, s0
 8002502:	4b1c      	ldr	r3, [pc, #112]	@ (8002574 <valeur_TempH+0xb4>)
 8002504:	edc3 7a00 	vstr	s15, [r3]
        snprintf((char *)tx_buffer, sizeof(tx_buffer), "%6.2f deg", temperature_degC);
 8002508:	4b1a      	ldr	r3, [pc, #104]	@ (8002574 <valeur_TempH+0xb4>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4618      	mov	r0, r3
 800250e:	f7fe f83b 	bl	8000588 <__aeabi_f2d>
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	e9cd 2300 	strd	r2, r3, [sp]
 800251a:	4a17      	ldr	r2, [pc, #92]	@ (8002578 <valeur_TempH+0xb8>)
 800251c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002520:	4816      	ldr	r0, [pc, #88]	@ (800257c <valeur_TempH+0xbc>)
 8002522:	f011 fe99 	bl	8014258 <sniprintf>

        // Debug print
        printf("Temperature: %6.2f deg\n", temperature_degC);
 8002526:	4b13      	ldr	r3, [pc, #76]	@ (8002574 <valeur_TempH+0xb4>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe f82c 	bl	8000588 <__aeabi_f2d>
 8002530:	4602      	mov	r2, r0
 8002532:	460b      	mov	r3, r1
 8002534:	4812      	ldr	r0, [pc, #72]	@ (8002580 <valeur_TempH+0xc0>)
 8002536:	f011 fe1f 	bl	8014178 <iprintf>

        BSP_LCD_SetFont(&Font16);
 800253a:	4812      	ldr	r0, [pc, #72]	@ (8002584 <valeur_TempH+0xc4>)
 800253c:	f003 fdf0 	bl	8006120 <BSP_LCD_SetFont>
        BSP_LCD_DisplayStringAt(startX+2, startY + 70, (uint8_t*)tx_buffer, LEFT_MODE);
 8002540:	2328      	movs	r3, #40	@ 0x28
 8002542:	3302      	adds	r3, #2
 8002544:	b298      	uxth	r0, r3
 8002546:	2350      	movs	r3, #80	@ 0x50
 8002548:	3346      	adds	r3, #70	@ 0x46
 800254a:	b299      	uxth	r1, r3
 800254c:	2303      	movs	r3, #3
 800254e:	4a0b      	ldr	r2, [pc, #44]	@ (800257c <valeur_TempH+0xbc>)
 8002550:	f003 fe6c 	bl	800622c <BSP_LCD_DisplayStringAt>
    } else {
        printf("Temperature data not available\n");
    }
}
 8002554:	e002      	b.n	800255c <valeur_TempH+0x9c>
        printf("Temperature data not available\n");
 8002556:	480c      	ldr	r0, [pc, #48]	@ (8002588 <valeur_TempH+0xc8>)
 8002558:	f011 fe76 	bl	8014248 <puts>
}
 800255c:	bf00      	nop
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	080166e8 	.word	0x080166e8
 8002568:	200055c0 	.word	0x200055c0
 800256c:	200051ca 	.word	0x200051ca
 8002570:	200055e0 	.word	0x200055e0
 8002574:	200051d0 	.word	0x200051d0
 8002578:	08016700 	.word	0x08016700
 800257c:	200051d8 	.word	0x200051d8
 8002580:	0801670c 	.word	0x0801670c
 8002584:	20004f0c 	.word	0x20004f0c
 8002588:	08016724 	.word	0x08016724

0800258c <valeur_graph_TempH>:

extern float temperatures[MAX_POINTS]; // Tableau pour stocker les tempratures
extern uint8_t temp_index;
extern int current_point;

void valeur_graph_TempH(void) {
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
    hts221_reg_t reg1;
    hts221_status_get(&dev_ctx1, &reg1.status_reg);
 8002592:	463b      	mov	r3, r7
 8002594:	4619      	mov	r1, r3
 8002596:	4815      	ldr	r0, [pc, #84]	@ (80025ec <valeur_graph_TempH+0x60>)
 8002598:	f00d fe3f 	bl	801021a <hts221_status_get>

    if (reg1.status_reg.t_da) {
 800259c:	783b      	ldrb	r3, [r7, #0]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d01d      	beq.n	80025e4 <valeur_graph_TempH+0x58>
        // Lire la temprature brute du capteur
        memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 80025a8:	4b11      	ldr	r3, [pc, #68]	@ (80025f0 <valeur_graph_TempH+0x64>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	801a      	strh	r2, [r3, #0]
        hts221_temperature_raw_get(&dev_ctx1, &data_raw_temperature);
 80025ae:	4910      	ldr	r1, [pc, #64]	@ (80025f0 <valeur_graph_TempH+0x64>)
 80025b0:	480e      	ldr	r0, [pc, #56]	@ (80025ec <valeur_graph_TempH+0x60>)
 80025b2:	f00d fdd9 	bl	8010168 <hts221_temperature_raw_get>

        // Convertir la valeur brute en C
        temperature_degC = linear_interpolation(&lin_temp, data_raw_temperature);
 80025b6:	4b0e      	ldr	r3, [pc, #56]	@ (80025f0 <valeur_graph_TempH+0x64>)
 80025b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025bc:	4619      	mov	r1, r3
 80025be:	480d      	ldr	r0, [pc, #52]	@ (80025f4 <valeur_graph_TempH+0x68>)
 80025c0:	f7ff fe68 	bl	8002294 <linear_interpolation>
 80025c4:	eef0 7a40 	vmov.f32	s15, s0
 80025c8:	4b0b      	ldr	r3, [pc, #44]	@ (80025f8 <valeur_graph_TempH+0x6c>)
 80025ca:	edc3 7a00 	vstr	s15, [r3]

        // Obtenir l'heure actuelle en secondes depuis le dbut (ou autre base temporelle)
        uint32_t current_time = get_current_time_in_seconds();
 80025ce:	f7fe fcf7 	bl	8000fc0 <get_current_time_in_seconds>
 80025d2:	6078      	str	r0, [r7, #4]

        // Ajouter la nouvelle valeur et mettre  jour le graphique
        update_temperature_graph(temperature_degC, current_time);
 80025d4:	4b08      	ldr	r3, [pc, #32]	@ (80025f8 <valeur_graph_TempH+0x6c>)
 80025d6:	edd3 7a00 	vldr	s15, [r3]
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	eeb0 0a67 	vmov.f32	s0, s15
 80025e0:	f7ff fa54 	bl	8001a8c <update_temperature_graph>

        // Rafrachir le graphique s'il est affich
        //draw_temperature_graph(temperature_degC, current_time, current_point);
    }
}
 80025e4:	bf00      	nop
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	200055c0 	.word	0x200055c0
 80025f0:	200051ca 	.word	0x200051ca
 80025f4:	200055e0 	.word	0x200055e0
 80025f8:	200051d0 	.word	0x200051d0

080025fc <value_humidity_graph>:

void value_humidity_graph(void) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0

        hts221_reg_t reg1;
		hts221_status_get(&dev_ctx1, &reg1.status_reg);
 8002602:	463b      	mov	r3, r7
 8002604:	4619      	mov	r1, r3
 8002606:	4816      	ldr	r0, [pc, #88]	@ (8002660 <value_humidity_graph+0x64>)
 8002608:	f00d fe07 	bl	801021a <hts221_status_get>
		if (reg1.status_reg.h_da) {
 800260c:	783b      	ldrb	r3, [r7, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b00      	cmp	r3, #0
 8002616:	d01f      	beq.n	8002658 <value_humidity_graph+0x5c>
			memset(&data_raw_humidity, 0x00, sizeof(int16_t));
 8002618:	4b12      	ldr	r3, [pc, #72]	@ (8002664 <value_humidity_graph+0x68>)
 800261a:	2200      	movs	r2, #0
 800261c:	801a      	strh	r2, [r3, #0]
			hts221_humidity_raw_get(&dev_ctx1, &data_raw_humidity);
 800261e:	4911      	ldr	r1, [pc, #68]	@ (8002664 <value_humidity_graph+0x68>)
 8002620:	480f      	ldr	r0, [pc, #60]	@ (8002660 <value_humidity_graph+0x64>)
 8002622:	f00d fd7f 	bl	8010124 <hts221_humidity_raw_get>
			humidity_perc = linear_interpolation(&lin_hum, data_raw_humidity);
 8002626:	4b0f      	ldr	r3, [pc, #60]	@ (8002664 <value_humidity_graph+0x68>)
 8002628:	f9b3 3000 	ldrsh.w	r3, [r3]
 800262c:	4619      	mov	r1, r3
 800262e:	480e      	ldr	r0, [pc, #56]	@ (8002668 <value_humidity_graph+0x6c>)
 8002630:	f7ff fe30 	bl	8002294 <linear_interpolation>
 8002634:	eef0 7a40 	vmov.f32	s15, s0
 8002638:	4b0c      	ldr	r3, [pc, #48]	@ (800266c <value_humidity_graph+0x70>)
 800263a:	edc3 7a00 	vstr	s15, [r3]

			// Rcuprer l'heure actuelle en minutes
			int32_t current_time = get_current_time_in_seconds();
 800263e:	f7fe fcbf 	bl	8000fc0 <get_current_time_in_seconds>
 8002642:	4603      	mov	r3, r0
 8002644:	607b      	str	r3, [r7, #4]
			// Ajouter les donnes
			update_humidity_graph(humidity_perc, current_time);
 8002646:	4b09      	ldr	r3, [pc, #36]	@ (800266c <value_humidity_graph+0x70>)
 8002648:	edd3 7a00 	vldr	s15, [r3]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4618      	mov	r0, r3
 8002650:	eeb0 0a67 	vmov.f32	s0, s15
 8002654:	f7ff fbde 	bl	8001e14 <update_humidity_graph>
        }
}
 8002658:	bf00      	nop
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	200055c0 	.word	0x200055c0
 8002664:	200051c8 	.word	0x200051c8
 8002668:	200055d0 	.word	0x200055d0
 800266c:	200051cc 	.word	0x200051cc

08002670 <platform_write_hts221>:



static int32_t platform_write_hts221(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8002670:	b580      	push	{r7, lr}
 8002672:	b088      	sub	sp, #32
 8002674:	af04      	add	r7, sp, #16
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	607a      	str	r2, [r7, #4]
 800267a:	461a      	mov	r2, r3
 800267c:	460b      	mov	r3, r1
 800267e:	72fb      	strb	r3, [r7, #11]
 8002680:	4613      	mov	r3, r2
 8002682:	813b      	strh	r3, [r7, #8]
	  reg |= 0x80;
 8002684:	7afb      	ldrb	r3, [r7, #11]
 8002686:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800268a:	72fb      	strb	r3, [r7, #11]
	  HAL_I2C_Mem_Write(handle, HTS221_I2C_ADDRESS, reg,
 800268c:	7afb      	ldrb	r3, [r7, #11]
 800268e:	b29a      	uxth	r2, r3
 8002690:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002694:	9302      	str	r3, [sp, #8]
 8002696:	893b      	ldrh	r3, [r7, #8]
 8002698:	9301      	str	r3, [sp, #4]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	2301      	movs	r3, #1
 80026a0:	21bf      	movs	r1, #191	@ 0xbf
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f007 f946 	bl	8009934 <HAL_I2C_Mem_Write>
	                    I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
	  return 0;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <platform_read_hts221>:

static int32_t platform_read_hts221(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b088      	sub	sp, #32
 80026b6:	af04      	add	r7, sp, #16
 80026b8:	60f8      	str	r0, [r7, #12]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	461a      	mov	r2, r3
 80026be:	460b      	mov	r3, r1
 80026c0:	72fb      	strb	r3, [r7, #11]
 80026c2:	4613      	mov	r3, r2
 80026c4:	813b      	strh	r3, [r7, #8]
	  reg |= 0x80;
 80026c6:	7afb      	ldrb	r3, [r7, #11]
 80026c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80026cc:	72fb      	strb	r3, [r7, #11]
	  HAL_I2C_Mem_Read(handle, HTS221_I2C_ADDRESS, reg,
 80026ce:	7afb      	ldrb	r3, [r7, #11]
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026d6:	9302      	str	r3, [sp, #8]
 80026d8:	893b      	ldrh	r3, [r7, #8]
 80026da:	9301      	str	r3, [sp, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	2301      	movs	r3, #1
 80026e2:	21bf      	movs	r1, #191	@ 0xbf
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f007 fa39 	bl	8009b5c <HAL_I2C_Mem_Read>
	                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
	  return 0;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <platform_delay_hts221>:

static void platform_delay_hts221(uint32_t ms) {
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f005 f9f1 	bl	8007ae4 <HAL_Delay>
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
	...

0800270c <init_Pression>:
stmdev_ctx_t dev_ctx;

lps22hh_reg_t reg;


void init_Pression(void) {
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0

    dev_ctx.write_reg = platform_write;
 8002710:	4b18      	ldr	r3, [pc, #96]	@ (8002774 <init_Pression+0x68>)
 8002712:	4a19      	ldr	r2, [pc, #100]	@ (8002778 <init_Pression+0x6c>)
 8002714:	601a      	str	r2, [r3, #0]
    dev_ctx.read_reg = platform_read;
 8002716:	4b17      	ldr	r3, [pc, #92]	@ (8002774 <init_Pression+0x68>)
 8002718:	4a18      	ldr	r2, [pc, #96]	@ (800277c <init_Pression+0x70>)
 800271a:	605a      	str	r2, [r3, #4]
    dev_ctx.mdelay = platform_delay;
 800271c:	4b15      	ldr	r3, [pc, #84]	@ (8002774 <init_Pression+0x68>)
 800271e:	4a18      	ldr	r2, [pc, #96]	@ (8002780 <init_Pression+0x74>)
 8002720:	609a      	str	r2, [r3, #8]
    dev_ctx.handle = &SENSOR_BUS;
 8002722:	4b14      	ldr	r3, [pc, #80]	@ (8002774 <init_Pression+0x68>)
 8002724:	4a17      	ldr	r2, [pc, #92]	@ (8002784 <init_Pression+0x78>)
 8002726:	60da      	str	r2, [r3, #12]

    platform_delay(BOOT_TIME);
 8002728:	2005      	movs	r0, #5
 800272a:	f000 f90f 	bl	800294c <platform_delay>

    whoamI = 0;
 800272e:	4b16      	ldr	r3, [pc, #88]	@ (8002788 <init_Pression+0x7c>)
 8002730:	2200      	movs	r2, #0
 8002732:	701a      	strb	r2, [r3, #0]
    lps22hh_device_id_get(&dev_ctx, &whoamI);
 8002734:	4914      	ldr	r1, [pc, #80]	@ (8002788 <init_Pression+0x7c>)
 8002736:	480f      	ldr	r0, [pc, #60]	@ (8002774 <init_Pression+0x68>)
 8002738:	f00d ff97 	bl	801066a <lps22hh_device_id_get>

    if (whoamI != LPS22HH_ID) {
 800273c:	4b12      	ldr	r3, [pc, #72]	@ (8002788 <init_Pression+0x7c>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2bb3      	cmp	r3, #179	@ 0xb3
 8002742:	d001      	beq.n	8002748 <init_Pression+0x3c>
        while (1); // Grer l'erreur si le capteur n'est pas trouv
 8002744:	bf00      	nop
 8002746:	e7fd      	b.n	8002744 <init_Pression+0x38>
    }

    lps22hh_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8002748:	2101      	movs	r1, #1
 800274a:	480a      	ldr	r0, [pc, #40]	@ (8002774 <init_Pression+0x68>)
 800274c:	f00d ff9e 	bl	801068c <lps22hh_reset_set>

    do {
        lps22hh_reset_get(&dev_ctx, &rst);
 8002750:	490e      	ldr	r1, [pc, #56]	@ (800278c <init_Pression+0x80>)
 8002752:	4808      	ldr	r0, [pc, #32]	@ (8002774 <init_Pression+0x68>)
 8002754:	f00d ffc0 	bl	80106d8 <lps22hh_reset_get>
    } while (rst);
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <init_Pression+0x80>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1f7      	bne.n	8002750 <init_Pression+0x44>

    lps22hh_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8002760:	2101      	movs	r1, #1
 8002762:	4804      	ldr	r0, [pc, #16]	@ (8002774 <init_Pression+0x68>)
 8002764:	f00d fee4 	bl	8010530 <lps22hh_block_data_update_set>
    lps22hh_data_rate_set(&dev_ctx, LPS22HH_10_Hz_LOW_NOISE);
 8002768:	2112      	movs	r1, #18
 800276a:	4802      	ldr	r0, [pc, #8]	@ (8002774 <init_Pression+0x68>)
 800276c:	f00d ff06 	bl	801057c <lps22hh_data_rate_set>
}
 8002770:	bf00      	nop
 8002772:	bd80      	pop	{r7, pc}
 8002774:	200059e4 	.word	0x200059e4
 8002778:	080028d9 	.word	0x080028d9
 800277c:	08002913 	.word	0x08002913
 8002780:	0800294d 	.word	0x0800294d
 8002784:	200063a4 	.word	0x200063a4
 8002788:	200055f8 	.word	0x200055f8
 800278c:	200055f9 	.word	0x200055f9

08002790 <valeur_Pression>:

void valeur_Pression(void) {
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af02      	add	r7, sp, #8


    lps22hh_read_reg(&dev_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 8002796:	2301      	movs	r3, #1
 8002798:	4a21      	ldr	r2, [pc, #132]	@ (8002820 <valeur_Pression+0x90>)
 800279a:	2127      	movs	r1, #39	@ 0x27
 800279c:	4821      	ldr	r0, [pc, #132]	@ (8002824 <valeur_Pression+0x94>)
 800279e:	f00d fe73 	bl	8010488 <lps22hh_read_reg>

    if (reg.status.p_da) {
 80027a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <valeur_Pression+0x90>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d034      	beq.n	800281a <valeur_Pression+0x8a>
        memset(&data_raw_pressure, 0x00, sizeof(uint32_t));
 80027b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002828 <valeur_Pression+0x98>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	601a      	str	r2, [r3, #0]
        lps22hh_pressure_raw_get(&dev_ctx, &data_raw_pressure);
 80027b6:	491c      	ldr	r1, [pc, #112]	@ (8002828 <valeur_Pression+0x98>)
 80027b8:	481a      	ldr	r0, [pc, #104]	@ (8002824 <valeur_Pression+0x94>)
 80027ba:	f00d ff2d 	bl	8010618 <lps22hh_pressure_raw_get>
        pressure_hPa = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 80027be:	4b1a      	ldr	r3, [pc, #104]	@ (8002828 <valeur_Pression+0x98>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f00d fe9c 	bl	8010500 <lps22hh_from_lsb_to_hpa>
 80027c8:	eef0 7a40 	vmov.f32	s15, s0
 80027cc:	4b17      	ldr	r3, [pc, #92]	@ (800282c <valeur_Pression+0x9c>)
 80027ce:	edc3 7a00 	vstr	s15, [r3]
        snprintf((char *)tx_buffer, sizeof(tx_buffer), "%6.2f hPa", pressure_hPa);
 80027d2:	4b16      	ldr	r3, [pc, #88]	@ (800282c <valeur_Pression+0x9c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7fd fed6 	bl	8000588 <__aeabi_f2d>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	e9cd 2300 	strd	r2, r3, [sp]
 80027e4:	4a12      	ldr	r2, [pc, #72]	@ (8002830 <valeur_Pression+0xa0>)
 80027e6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80027ea:	4812      	ldr	r0, [pc, #72]	@ (8002834 <valeur_Pression+0xa4>)
 80027ec:	f011 fd34 	bl	8014258 <sniprintf>
        //printf((char const *)tx_buffer);
        BSP_LCD_SetFont(&Font16);
 80027f0:	4811      	ldr	r0, [pc, #68]	@ (8002838 <valeur_Pression+0xa8>)
 80027f2:	f003 fc95 	bl	8006120 <BSP_LCD_SetFont>
        BSP_LCD_DisplayStringAt(startXP+2 * (squareSizeP + spacingP) + 20, startYP + 60, (uint8_t*)tx_buffer, LEFT_MODE);
 80027f6:	2278      	movs	r2, #120	@ 0x78
 80027f8:	2317      	movs	r3, #23
 80027fa:	4413      	add	r3, r2
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	b29b      	uxth	r3, r3
 8002802:	2228      	movs	r2, #40	@ 0x28
 8002804:	4413      	add	r3, r2
 8002806:	b29b      	uxth	r3, r3
 8002808:	3314      	adds	r3, #20
 800280a:	b298      	uxth	r0, r3
 800280c:	2350      	movs	r3, #80	@ 0x50
 800280e:	333c      	adds	r3, #60	@ 0x3c
 8002810:	b299      	uxth	r1, r3
 8002812:	2303      	movs	r3, #3
 8002814:	4a07      	ldr	r2, [pc, #28]	@ (8002834 <valeur_Pression+0xa4>)
 8002816:	f003 fd09 	bl	800622c <BSP_LCD_DisplayStringAt>

    }
}
 800281a:	bf00      	nop
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	200059f4 	.word	0x200059f4
 8002824:	200059e4 	.word	0x200059e4
 8002828:	200055f0 	.word	0x200055f0
 800282c:	200055f4 	.word	0x200055f4
 8002830:	08016744 	.word	0x08016744
 8002834:	200055fc 	.word	0x200055fc
 8002838:	20004f0c 	.word	0x20004f0c

0800283c <valeur_Pression_graph>:


void valeur_Pression_graph(void) {
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0


    lps22hh_read_reg(&dev_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 8002842:	2301      	movs	r3, #1
 8002844:	4a15      	ldr	r2, [pc, #84]	@ (800289c <valeur_Pression_graph+0x60>)
 8002846:	2127      	movs	r1, #39	@ 0x27
 8002848:	4815      	ldr	r0, [pc, #84]	@ (80028a0 <valeur_Pression_graph+0x64>)
 800284a:	f00d fe1d 	bl	8010488 <lps22hh_read_reg>

    if (reg.status.p_da) {
 800284e:	4b13      	ldr	r3, [pc, #76]	@ (800289c <valeur_Pression_graph+0x60>)
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	d01b      	beq.n	8002894 <valeur_Pression_graph+0x58>
        memset(&data_raw_pressure, 0x00, sizeof(uint32_t));
 800285c:	4b11      	ldr	r3, [pc, #68]	@ (80028a4 <valeur_Pression_graph+0x68>)
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
        lps22hh_pressure_raw_get(&dev_ctx, &data_raw_pressure);
 8002862:	4910      	ldr	r1, [pc, #64]	@ (80028a4 <valeur_Pression_graph+0x68>)
 8002864:	480e      	ldr	r0, [pc, #56]	@ (80028a0 <valeur_Pression_graph+0x64>)
 8002866:	f00d fed7 	bl	8010618 <lps22hh_pressure_raw_get>
        pressure_hPa = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 800286a:	4b0e      	ldr	r3, [pc, #56]	@ (80028a4 <valeur_Pression_graph+0x68>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4618      	mov	r0, r3
 8002870:	f00d fe46 	bl	8010500 <lps22hh_from_lsb_to_hpa>
 8002874:	eef0 7a40 	vmov.f32	s15, s0
 8002878:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <valeur_Pression_graph+0x6c>)
 800287a:	edc3 7a00 	vstr	s15, [r3]

        uint32_t current_time = get_current_time_in_seconds();
 800287e:	f7fe fb9f 	bl	8000fc0 <get_current_time_in_seconds>
 8002882:	6078      	str	r0, [r7, #4]

        update_pressure_graph(pressure_hPa, current_time);
 8002884:	4b08      	ldr	r3, [pc, #32]	@ (80028a8 <valeur_Pression_graph+0x6c>)
 8002886:	edd3 7a00 	vldr	s15, [r3]
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	eeb0 0a67 	vmov.f32	s0, s15
 8002890:	f7ff fcae 	bl	80021f0 <update_pressure_graph>

    }
}
 8002894:	bf00      	nop
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	200059f4 	.word	0x200059f4
 80028a0:	200059e4 	.word	0x200059e4
 80028a4:	200055f0 	.word	0x200055f0
 80028a8:	200055f4 	.word	0x200055f4

080028ac <manage_pressure_graph>:

void manage_pressure_graph() {
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
    static uint32_t last_second = 0;  // Dernire seconde enregistre
    uint32_t current_second = get_current_time_in_seconds(); // Rcuprer l'heure en secondes
 80028b2:	f7fe fb85 	bl	8000fc0 <get_current_time_in_seconds>
 80028b6:	6078      	str	r0, [r7, #4]

    // Si une seconde s'est coule, mettre  jour le graphique
    if (current_second != last_second) {
 80028b8:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <manage_pressure_graph+0x28>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d004      	beq.n	80028cc <manage_pressure_graph+0x20>
        last_second = current_second; // Mettre  jour la dernire seconde enregistre
 80028c2:	4a04      	ldr	r2, [pc, #16]	@ (80028d4 <manage_pressure_graph+0x28>)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6013      	str	r3, [r2, #0]
        valeur_Pression_graph(); // Lire la pression et mettre  jour le graphique
 80028c8:	f7ff ffb8 	bl	800283c <valeur_Pression_graph>
    }
}
 80028cc:	bf00      	nop
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	200059f8 	.word	0x200059f8

080028d8 <platform_write>:

static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 80028d8:	b580      	push	{r7, lr}
 80028da:	b088      	sub	sp, #32
 80028dc:	af04      	add	r7, sp, #16
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	607a      	str	r2, [r7, #4]
 80028e2:	461a      	mov	r2, r3
 80028e4:	460b      	mov	r3, r1
 80028e6:	72fb      	strb	r3, [r7, #11]
 80028e8:	4613      	mov	r3, r2
 80028ea:	813b      	strh	r3, [r7, #8]
    HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000);
 80028ec:	7afb      	ldrb	r3, [r7, #11]
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028f4:	9302      	str	r3, [sp, #8]
 80028f6:	893b      	ldrh	r3, [r7, #8]
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	2301      	movs	r3, #1
 8002900:	21bb      	movs	r1, #187	@ 0xbb
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f007 f816 	bl	8009934 <HAL_I2C_Mem_Write>
    return 0;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <platform_read>:

static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8002912:	b580      	push	{r7, lr}
 8002914:	b088      	sub	sp, #32
 8002916:	af04      	add	r7, sp, #16
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	607a      	str	r2, [r7, #4]
 800291c:	461a      	mov	r2, r3
 800291e:	460b      	mov	r3, r1
 8002920:	72fb      	strb	r3, [r7, #11]
 8002922:	4613      	mov	r3, r2
 8002924:	813b      	strh	r3, [r7, #8]
    HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8002926:	7afb      	ldrb	r3, [r7, #11]
 8002928:	b29a      	uxth	r2, r3
 800292a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800292e:	9302      	str	r3, [sp, #8]
 8002930:	893b      	ldrh	r3, [r7, #8]
 8002932:	9301      	str	r3, [sp, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	2301      	movs	r3, #1
 800293a:	21bb      	movs	r1, #187	@ 0xbb
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f007 f90d 	bl	8009b5c <HAL_I2C_Mem_Read>
    return 0;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <platform_delay>:

static void platform_delay(uint32_t ms) {
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f005 f8c5 	bl	8007ae4 <HAL_Delay>
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	0000      	movs	r0, r0
 8002964:	0000      	movs	r0, r0
	...

08002968 <Rain_Measure_Value>:
    }
}


//revoie les mesures de pluie
void Rain_Measure_Value(){
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0

	if(flagRain){
 800296e:	4b2e      	ldr	r3, [pc, #184]	@ (8002a28 <Rain_Measure_Value+0xc0>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d050      	beq.n	8002a18 <Rain_Measure_Value+0xb0>
		  printf("raincount: %lu \r\n", rainCount);
 8002976:	4b2d      	ldr	r3, [pc, #180]	@ (8002a2c <Rain_Measure_Value+0xc4>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4619      	mov	r1, r3
 800297c:	482c      	ldr	r0, [pc, #176]	@ (8002a30 <Rain_Measure_Value+0xc8>)
 800297e:	f011 fbfb 	bl	8014178 <iprintf>
		  rainfallR = rainCount * VOLUME_PAR_IMPULSION;
 8002982:	4b2a      	ldr	r3, [pc, #168]	@ (8002a2c <Rain_Measure_Value+0xc4>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f7fd fddc 	bl	8000544 <__aeabi_ui2d>
 800298c:	a324      	add	r3, pc, #144	@ (adr r3, 8002a20 <Rain_Measure_Value+0xb8>)
 800298e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002992:	f7fd fe51 	bl	8000638 <__aeabi_dmul>
 8002996:	4602      	mov	r2, r0
 8002998:	460b      	mov	r3, r1
 800299a:	4610      	mov	r0, r2
 800299c:	4619      	mov	r1, r3
 800299e:	f7fe f923 	bl	8000be8 <__aeabi_d2f>
 80029a2:	4603      	mov	r3, r0
 80029a4:	4a23      	ldr	r2, [pc, #140]	@ (8002a34 <Rain_Measure_Value+0xcc>)
 80029a6:	6013      	str	r3, [r2, #0]

		  printf("Volume d'eau par seconde: %.2f mm\r\n", rainfallR);
 80029a8:	4b22      	ldr	r3, [pc, #136]	@ (8002a34 <Rain_Measure_Value+0xcc>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fd fdeb 	bl	8000588 <__aeabi_f2d>
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	4820      	ldr	r0, [pc, #128]	@ (8002a38 <Rain_Measure_Value+0xd0>)
 80029b8:	f011 fbde 	bl	8014178 <iprintf>
		  // Afficher la valeur sur l'cran LCD  une position donne (par exemple, ligne 50, colonne 50)
		  timeElapsed = 0;
 80029bc:	4b1f      	ldr	r3, [pc, #124]	@ (8002a3c <Rain_Measure_Value+0xd4>)
 80029be:	2200      	movs	r2, #0
 80029c0:	701a      	strb	r2, [r3, #0]
		  flagRain=0;
 80029c2:	4b19      	ldr	r3, [pc, #100]	@ (8002a28 <Rain_Measure_Value+0xc0>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	701a      	strb	r2, [r3, #0]
		  char rainfallStr[20];
		  sprintf(rainfallStr, "%.2f mm", rainfallR);
 80029c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a34 <Rain_Measure_Value+0xcc>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7fd fddb 	bl	8000588 <__aeabi_f2d>
 80029d2:	4602      	mov	r2, r0
 80029d4:	460b      	mov	r3, r1
 80029d6:	1d38      	adds	r0, r7, #4
 80029d8:	4919      	ldr	r1, [pc, #100]	@ (8002a40 <Rain_Measure_Value+0xd8>)
 80029da:	f011 fc71 	bl	80142c0 <siprintf>
		  BSP_LCD_SetFont(&Font16); // Police de caractres pour l'affichage
 80029de:	4819      	ldr	r0, [pc, #100]	@ (8002a44 <Rain_Measure_Value+0xdc>)
 80029e0:	f003 fb9e 	bl	8006120 <BSP_LCD_SetFont>
	      BSP_LCD_DisplayStringAt(startXR + 2 * (squareSizeR + spacingR) + 20, startYR + 70, (uint8_t*)rainfallStr, LEFT_MODE);
 80029e4:	4b18      	ldr	r3, [pc, #96]	@ (8002a48 <Rain_Measure_Value+0xe0>)
 80029e6:	881b      	ldrh	r3, [r3, #0]
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	4b18      	ldr	r3, [pc, #96]	@ (8002a4c <Rain_Measure_Value+0xe4>)
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	4413      	add	r3, r2
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	4b15      	ldr	r3, [pc, #84]	@ (8002a50 <Rain_Measure_Value+0xe8>)
 80029fa:	881b      	ldrh	r3, [r3, #0]
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	4413      	add	r3, r2
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	3314      	adds	r3, #20
 8002a04:	b298      	uxth	r0, r3
 8002a06:	4b13      	ldr	r3, [pc, #76]	@ (8002a54 <Rain_Measure_Value+0xec>)
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	3346      	adds	r3, #70	@ 0x46
 8002a0e:	b299      	uxth	r1, r3
 8002a10:	1d3a      	adds	r2, r7, #4
 8002a12:	2303      	movs	r3, #3
 8002a14:	f003 fc0a 	bl	800622c <BSP_LCD_DisplayStringAt>
	}



}
 8002a18:	bf00      	nop
 8002a1a:	3718      	adds	r7, #24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	89a02752 	.word	0x89a02752
 8002a24:	3fd1e1b0 	.word	0x3fd1e1b0
 8002a28:	20005a01 	.word	0x20005a01
 8002a2c:	200059fc 	.word	0x200059fc
 8002a30:	08016798 	.word	0x08016798
 8002a34:	20005a04 	.word	0x20005a04
 8002a38:	080167ac 	.word	0x080167ac
 8002a3c:	20005a00 	.word	0x20005a00
 8002a40:	080167d0 	.word	0x080167d0
 8002a44:	20004f0c 	.word	0x20004f0c
 8002a48:	20004e76 	.word	0x20004e76
 8002a4c:	20004e78 	.word	0x20004e78
 8002a50:	20004e7a 	.word	0x20004e7a
 8002a54:	20004e7c 	.word	0x20004e7c

08002a58 <HAL_GPIO_EXTI_Callback>:

//routine d'interruption pour un arret  dure paramtrable

//routine d'interruption pour comptage (PIN PA15)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  if(GPIO_Pin == GPIO_PIN_15){
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a68:	d107      	bne.n	8002a7a <HAL_GPIO_EXTI_Callback+0x22>
	  rainCount++;
 8002a6a:	4b07      	ldr	r3, [pc, #28]	@ (8002a88 <HAL_GPIO_EXTI_Callback+0x30>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	3301      	adds	r3, #1
 8002a70:	4a05      	ldr	r2, [pc, #20]	@ (8002a88 <HAL_GPIO_EXTI_Callback+0x30>)
 8002a72:	6013      	str	r3, [r2, #0]
	  flagRain=1;
 8002a74:	4b05      	ldr	r3, [pc, #20]	@ (8002a8c <HAL_GPIO_EXTI_Callback+0x34>)
 8002a76:	2201      	movs	r2, #1
 8002a78:	701a      	strb	r2, [r3, #0]
  }
}
 8002a7a:	bf00      	nop
 8002a7c:	370c      	adds	r7, #12
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	200059fc 	.word	0x200059fc
 8002a8c:	20005a01 	.word	0x20005a01

08002a90 <init_sd_logging>:
uint8_t sd_logging_enabled = 0;
extern float humidity_perc;
extern float temperature_degC;

// Initialisation du systme d'enregistrement
FRESULT init_sd_logging(void) {
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b088      	sub	sp, #32
 8002a94:	af00      	add	r7, sp, #0
    FRESULT res;

    // Monter le systme de fichiers
    res = f_mount(&fs, "", 1);
 8002a96:	2201      	movs	r2, #1
 8002a98:	4936      	ldr	r1, [pc, #216]	@ (8002b74 <init_sd_logging+0xe4>)
 8002a9a:	4837      	ldr	r0, [pc, #220]	@ (8002b78 <init_sd_logging+0xe8>)
 8002a9c:	f00f fd3c 	bl	8012518 <f_mount>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	76fb      	strb	r3, [r7, #27]
    if (res != FR_OK) {
 8002aa4:	7efb      	ldrb	r3, [r7, #27]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d006      	beq.n	8002ab8 <init_sd_logging+0x28>
        printf("Erreur montage SD: %d\r\n", res);
 8002aaa:	7efb      	ldrb	r3, [r7, #27]
 8002aac:	4619      	mov	r1, r3
 8002aae:	4833      	ldr	r0, [pc, #204]	@ (8002b7c <init_sd_logging+0xec>)
 8002ab0:	f011 fb62 	bl	8014178 <iprintf>
        return res;
 8002ab4:	7efb      	ldrb	r3, [r7, #27]
 8002ab6:	e059      	b.n	8002b6c <init_sd_logging+0xdc>
    }

    // Ouvrir/crer les fichiers avec en-ttes si nouveaux
    const char* files[] = {"temp.csv", "hum.csv", "press.csv"};
 8002ab8:	4a31      	ldr	r2, [pc, #196]	@ (8002b80 <init_sd_logging+0xf0>)
 8002aba:	f107 030c 	add.w	r3, r7, #12
 8002abe:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ac0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    FIL* files_handle[] = {&fil_temp, &fil_hum, &fil_press};
 8002ac4:	4a2f      	ldr	r2, [pc, #188]	@ (8002b84 <init_sd_logging+0xf4>)
 8002ac6:	463b      	mov	r3, r7
 8002ac8:	ca07      	ldmia	r2, {r0, r1, r2}
 8002aca:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    for(int i = 0; i < 3; i++) {
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
 8002ad2:	e041      	b.n	8002b58 <init_sd_logging+0xc8>
        res = f_open(files_handle[i], files[i], FA_WRITE | FA_OPEN_ALWAYS);
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	3320      	adds	r3, #32
 8002ada:	443b      	add	r3, r7
 8002adc:	f853 0c20 	ldr.w	r0, [r3, #-32]
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	3320      	adds	r3, #32
 8002ae6:	443b      	add	r3, r7
 8002ae8:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8002aec:	2212      	movs	r2, #18
 8002aee:	4619      	mov	r1, r3
 8002af0:	f00f fd58 	bl	80125a4 <f_open>
 8002af4:	4603      	mov	r3, r0
 8002af6:	76fb      	strb	r3, [r7, #27]
        if (res == FR_OK) {
 8002af8:	7efb      	ldrb	r3, [r7, #27]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d11c      	bne.n	8002b38 <init_sd_logging+0xa8>
            if(f_size(files_handle[i]) == 0) {
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	3320      	adds	r3, #32
 8002b04:	443b      	add	r3, r7
 8002b06:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d109      	bne.n	8002b24 <init_sd_logging+0x94>
                f_printf(files_handle[i], "Date,Time,Value\n");
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	3320      	adds	r3, #32
 8002b16:	443b      	add	r3, r7
 8002b18:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002b1c:	491a      	ldr	r1, [pc, #104]	@ (8002b88 <init_sd_logging+0xf8>)
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f010 fb98 	bl	8013254 <f_printf>
            }
            f_close(files_handle[i]);
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	3320      	adds	r3, #32
 8002b2a:	443b      	add	r3, r7
 8002b2c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f010 f8e4 	bl	8012cfe <f_close>
 8002b36:	e00c      	b.n	8002b52 <init_sd_logging+0xc2>
        } else {
            printf("Erreur ouverture %s: %d\r\n", files[i], res);
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	3320      	adds	r3, #32
 8002b3e:	443b      	add	r3, r7
 8002b40:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8002b44:	7efa      	ldrb	r2, [r7, #27]
 8002b46:	4619      	mov	r1, r3
 8002b48:	4810      	ldr	r0, [pc, #64]	@ (8002b8c <init_sd_logging+0xfc>)
 8002b4a:	f011 fb15 	bl	8014178 <iprintf>
            return res;
 8002b4e:	7efb      	ldrb	r3, [r7, #27]
 8002b50:	e00c      	b.n	8002b6c <init_sd_logging+0xdc>
    for(int i = 0; i < 3; i++) {
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	3301      	adds	r3, #1
 8002b56:	61fb      	str	r3, [r7, #28]
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	ddba      	ble.n	8002ad4 <init_sd_logging+0x44>
        }
    }

    sd_logging_enabled = 1;
 8002b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b90 <init_sd_logging+0x100>)
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]
    printf("Systme d'enregistrement initialis\r\n");
 8002b64:	480b      	ldr	r0, [pc, #44]	@ (8002b94 <init_sd_logging+0x104>)
 8002b66:	f011 fb6f 	bl	8014248 <puts>
    return FR_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3720      	adds	r7, #32
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	080167d8 	.word	0x080167d8
 8002b78:	20005a08 	.word	0x20005a08
 8002b7c:	080167dc 	.word	0x080167dc
 8002b80:	0801686c 	.word	0x0801686c
 8002b84:	08016878 	.word	0x08016878
 8002b88:	080167f4 	.word	0x080167f4
 8002b8c:	08016808 	.word	0x08016808
 8002b90:	200062c8 	.word	0x200062c8
 8002b94:	08016824 	.word	0x08016824

08002b98 <log_weather_data>:

// Fonction d'enregistrement appele par l'interruption du timer
void log_weather_data(void) {
 8002b98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002b9c:	b0ad      	sub	sp, #180	@ 0xb4
 8002b9e:	af06      	add	r7, sp, #24
    if(!sd_logging_enabled) return;
 8002ba0:	4b30      	ldr	r3, [pc, #192]	@ (8002c64 <log_weather_data+0xcc>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d057      	beq.n	8002c58 <log_weather_data+0xc0>
    WeatherData_t data;
    char buffer[100];
    UINT bw;

    // Rcuprer l'heure et la date
    HAL_RTC_GetTime(&hrtc, &data.time, RTC_FORMAT_BIN);
 8002ba8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002bac:	330c      	adds	r3, #12
 8002bae:	2200      	movs	r2, #0
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	482d      	ldr	r0, [pc, #180]	@ (8002c68 <log_weather_data+0xd0>)
 8002bb4:	f009 f902 	bl	800bdbc <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &data.date, RTC_FORMAT_BIN);
 8002bb8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002bbc:	3320      	adds	r3, #32
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4829      	ldr	r0, [pc, #164]	@ (8002c68 <log_weather_data+0xd0>)
 8002bc4:	f009 f9dc 	bl	800bf80 <HAL_RTC_GetDate>

    // Rcuprer les mesures (utiliser vos fonctions existantes)
    data.temperature = temperature_degC;  // Votre variable globale existante
 8002bc8:	4b28      	ldr	r3, [pc, #160]	@ (8002c6c <log_weather_data+0xd4>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	677b      	str	r3, [r7, #116]	@ 0x74
    data.humidity = humidity_perc;        // Votre variable globale existante
 8002bce:	4b28      	ldr	r3, [pc, #160]	@ (8002c70 <log_weather_data+0xd8>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	67bb      	str	r3, [r7, #120]	@ 0x78
    //data.pressure = pressure_hPa;         // Votre variable globale existante

    // Enregistrer temprature
    f_open(&fil_temp, "temp.csv", FA_WRITE | FA_OPEN_EXISTING);
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	4927      	ldr	r1, [pc, #156]	@ (8002c74 <log_weather_data+0xdc>)
 8002bd8:	4827      	ldr	r0, [pc, #156]	@ (8002c78 <log_weather_data+0xe0>)
 8002bda:	f00f fce3 	bl	80125a4 <f_open>
    f_lseek(&fil_temp, f_size(&fil_temp));
 8002bde:	4b26      	ldr	r3, [pc, #152]	@ (8002c78 <log_weather_data+0xe0>)
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	4619      	mov	r1, r3
 8002be4:	4824      	ldr	r0, [pc, #144]	@ (8002c78 <log_weather_data+0xe0>)
 8002be6:	f010 f8b4 	bl	8012d52 <f_lseek>
    sprintf(buffer, "20%02d-%02d-%02d,%02d:%02d:%02d,%.2f\n",
            data.date.Year, data.date.Month, data.date.Date,
 8002bea:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
    sprintf(buffer, "20%02d-%02d-%02d,%02d:%02d:%02d,%.2f\n",
 8002bee:	4698      	mov	r8, r3
            data.date.Year, data.date.Month, data.date.Date,
 8002bf0:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
    sprintf(buffer, "20%02d-%02d-%02d,%02d:%02d:%02d,%.2f\n",
 8002bf4:	4699      	mov	r9, r3
            data.date.Year, data.date.Month, data.date.Date,
 8002bf6:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
    sprintf(buffer, "20%02d-%02d-%02d,%02d:%02d:%02d,%.2f\n",
 8002bfa:	461c      	mov	r4, r3
            data.time.Hours, data.time.Minutes, data.time.Seconds,
 8002bfc:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
    sprintf(buffer, "20%02d-%02d-%02d,%02d:%02d:%02d,%.2f\n",
 8002c00:	461d      	mov	r5, r3
            data.time.Hours, data.time.Minutes, data.time.Seconds,
 8002c02:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
    sprintf(buffer, "20%02d-%02d-%02d,%02d:%02d:%02d,%.2f\n",
 8002c06:	461e      	mov	r6, r3
            data.time.Hours, data.time.Minutes, data.time.Seconds,
 8002c08:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
    sprintf(buffer, "20%02d-%02d-%02d,%02d:%02d:%02d,%.2f\n",
 8002c0c:	607b      	str	r3, [r7, #4]
            data.temperature);
 8002c0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
    sprintf(buffer, "20%02d-%02d-%02d,%02d:%02d:%02d,%.2f\n",
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7fd fcb9 	bl	8000588 <__aeabi_f2d>
 8002c16:	4602      	mov	r2, r0
 8002c18:	460b      	mov	r3, r1
 8002c1a:	f107 0010 	add.w	r0, r7, #16
 8002c1e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	9303      	str	r3, [sp, #12]
 8002c26:	9602      	str	r6, [sp, #8]
 8002c28:	9501      	str	r5, [sp, #4]
 8002c2a:	9400      	str	r4, [sp, #0]
 8002c2c:	464b      	mov	r3, r9
 8002c2e:	4642      	mov	r2, r8
 8002c30:	4912      	ldr	r1, [pc, #72]	@ (8002c7c <log_weather_data+0xe4>)
 8002c32:	f011 fb45 	bl	80142c0 <siprintf>
    f_write(&fil_temp, buffer, strlen(buffer), &bw);
 8002c36:	f107 0310 	add.w	r3, r7, #16
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7fd fb38 	bl	80002b0 <strlen>
 8002c40:	4602      	mov	r2, r0
 8002c42:	f107 030c 	add.w	r3, r7, #12
 8002c46:	f107 0110 	add.w	r1, r7, #16
 8002c4a:	480b      	ldr	r0, [pc, #44]	@ (8002c78 <log_weather_data+0xe0>)
 8002c4c:	f00f fe64 	bl	8012918 <f_write>
    f_close(&fil_temp);
 8002c50:	4809      	ldr	r0, [pc, #36]	@ (8002c78 <log_weather_data+0xe0>)
 8002c52:	f010 f854 	bl	8012cfe <f_close>
 8002c56:	e000      	b.n	8002c5a <log_weather_data+0xc2>
    if(!sd_logging_enabled) return;
 8002c58:	bf00      	nop

    // Mme chose pour humidit et pression...
    // [Code similaire pour les autres fichiers]
}
 8002c5a:	379c      	adds	r7, #156	@ 0x9c
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c62:	bf00      	nop
 8002c64:	200062c8 	.word	0x200062c8
 8002c68:	20006558 	.word	0x20006558
 8002c6c:	200051d0 	.word	0x200051d0
 8002c70:	200051cc 	.word	0x200051cc
 8002c74:	0801684c 	.word	0x0801684c
 8002c78:	20005c38 	.word	0x20005c38
 8002c7c:	08016884 	.word	0x08016884

08002c80 <Wind_Dir_Value>:
float voltage;
uint32_t adcValue = 0;
float R_sensor;

//retourne la direction du vent
void Wind_Dir_Value() {
 8002c80:	b5b0      	push	{r4, r5, r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8002c86:	4876      	ldr	r0, [pc, #472]	@ (8002e60 <Wind_Dir_Value+0x1e0>)
 8002c88:	f004 ff94 	bl	8007bb4 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 8002c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c90:	4873      	ldr	r0, [pc, #460]	@ (8002e60 <Wind_Dir_Value+0x1e0>)
 8002c92:	f005 f891 	bl	8007db8 <HAL_ADC_PollForConversion>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d126      	bne.n	8002cea <Wind_Dir_Value+0x6a>
        adcValue = HAL_ADC_GetValue(&hadc1);
 8002c9c:	4870      	ldr	r0, [pc, #448]	@ (8002e60 <Wind_Dir_Value+0x1e0>)
 8002c9e:	f005 f916 	bl	8007ece <HAL_ADC_GetValue>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	4a6f      	ldr	r2, [pc, #444]	@ (8002e64 <Wind_Dir_Value+0x1e4>)
 8002ca6:	6013      	str	r3, [r2, #0]
        voltage = ((float)adcValue / 4095.0) * Vref;
 8002ca8:	4b6e      	ldr	r3, [pc, #440]	@ (8002e64 <Wind_Dir_Value+0x1e4>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	ee07 3a90 	vmov	s15, r3
 8002cb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cb4:	ee17 0a90 	vmov	r0, s15
 8002cb8:	f7fd fc66 	bl	8000588 <__aeabi_f2d>
 8002cbc:	a364      	add	r3, pc, #400	@ (adr r3, 8002e50 <Wind_Dir_Value+0x1d0>)
 8002cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc2:	f7fd fde3 	bl	800088c <__aeabi_ddiv>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4610      	mov	r0, r2
 8002ccc:	4619      	mov	r1, r3
 8002cce:	a362      	add	r3, pc, #392	@ (adr r3, 8002e58 <Wind_Dir_Value+0x1d8>)
 8002cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd4:	f7fd fcb0 	bl	8000638 <__aeabi_dmul>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	4610      	mov	r0, r2
 8002cde:	4619      	mov	r1, r3
 8002ce0:	f7fd ff82 	bl	8000be8 <__aeabi_d2f>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	4a60      	ldr	r2, [pc, #384]	@ (8002e68 <Wind_Dir_Value+0x1e8>)
 8002ce8:	6013      	str	r3, [r2, #0]
    }
    HAL_ADC_Stop(&hadc1);
 8002cea:	485d      	ldr	r0, [pc, #372]	@ (8002e60 <Wind_Dir_Value+0x1e0>)
 8002cec:	f005 f830 	bl	8007d50 <HAL_ADC_Stop>

    printf("ADC Value: %lu, Voltage: %.2f V\r\n", adcValue, voltage);
 8002cf0:	4b5c      	ldr	r3, [pc, #368]	@ (8002e64 <Wind_Dir_Value+0x1e4>)
 8002cf2:	681c      	ldr	r4, [r3, #0]
 8002cf4:	4b5c      	ldr	r3, [pc, #368]	@ (8002e68 <Wind_Dir_Value+0x1e8>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fd fc45 	bl	8000588 <__aeabi_f2d>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	460b      	mov	r3, r1
 8002d02:	4621      	mov	r1, r4
 8002d04:	4859      	ldr	r0, [pc, #356]	@ (8002e6c <Wind_Dir_Value+0x1ec>)
 8002d06:	f011 fa37 	bl	8014178 <iprintf>

    if (voltage > 0) {
 8002d0a:	4b57      	ldr	r3, [pc, #348]	@ (8002e68 <Wind_Dir_Value+0x1e8>)
 8002d0c:	edd3 7a00 	vldr	s15, [r3]
 8002d10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d18:	f340 8091 	ble.w	8002e3e <Wind_Dir_Value+0x1be>
        R_sensor = (externalResistor * (Vref / voltage)) - externalResistor;
 8002d1c:	4b54      	ldr	r3, [pc, #336]	@ (8002e70 <Wind_Dir_Value+0x1f0>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7fd fc31 	bl	8000588 <__aeabi_f2d>
 8002d26:	4604      	mov	r4, r0
 8002d28:	460d      	mov	r5, r1
 8002d2a:	4b4f      	ldr	r3, [pc, #316]	@ (8002e68 <Wind_Dir_Value+0x1e8>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fd fc2a 	bl	8000588 <__aeabi_f2d>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	a147      	add	r1, pc, #284	@ (adr r1, 8002e58 <Wind_Dir_Value+0x1d8>)
 8002d3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d3e:	f7fd fda5 	bl	800088c <__aeabi_ddiv>
 8002d42:	4602      	mov	r2, r0
 8002d44:	460b      	mov	r3, r1
 8002d46:	4620      	mov	r0, r4
 8002d48:	4629      	mov	r1, r5
 8002d4a:	f7fd fc75 	bl	8000638 <__aeabi_dmul>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	460b      	mov	r3, r1
 8002d52:	4614      	mov	r4, r2
 8002d54:	461d      	mov	r5, r3
 8002d56:	4b46      	ldr	r3, [pc, #280]	@ (8002e70 <Wind_Dir_Value+0x1f0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd fc14 	bl	8000588 <__aeabi_f2d>
 8002d60:	4602      	mov	r2, r0
 8002d62:	460b      	mov	r3, r1
 8002d64:	4620      	mov	r0, r4
 8002d66:	4629      	mov	r1, r5
 8002d68:	f7fd faae 	bl	80002c8 <__aeabi_dsub>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	460b      	mov	r3, r1
 8002d70:	4610      	mov	r0, r2
 8002d72:	4619      	mov	r1, r3
 8002d74:	f7fd ff38 	bl	8000be8 <__aeabi_d2f>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	4a3e      	ldr	r2, [pc, #248]	@ (8002e74 <Wind_Dir_Value+0x1f4>)
 8002d7c:	6013      	str	r3, [r2, #0]
        printf("Resistance: %.2f ohms\r\n", R_sensor);
 8002d7e:	4b3d      	ldr	r3, [pc, #244]	@ (8002e74 <Wind_Dir_Value+0x1f4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fd fc00 	bl	8000588 <__aeabi_f2d>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	483a      	ldr	r0, [pc, #232]	@ (8002e78 <Wind_Dir_Value+0x1f8>)
 8002d8e:	f011 f9f3 	bl	8014178 <iprintf>

        const char* direction = "Unknown";
 8002d92:	4b3a      	ldr	r3, [pc, #232]	@ (8002e7c <Wind_Dir_Value+0x1fc>)
 8002d94:	60fb      	str	r3, [r7, #12]
        float minDifference = 5000.0;  // Initialisation ajuste
 8002d96:	4b3a      	ldr	r3, [pc, #232]	@ (8002e80 <Wind_Dir_Value+0x200>)
 8002d98:	60bb      	str	r3, [r7, #8]

        for (int i = 0; i < NUM_POSITIONS; i++) {
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	607b      	str	r3, [r7, #4]
 8002d9e:	e02e      	b.n	8002dfe <Wind_Dir_Value+0x17e>
            float difference = fabs(R_sensor - resistorValues[i]);
 8002da0:	4b34      	ldr	r3, [pc, #208]	@ (8002e74 <Wind_Dir_Value+0x1f4>)
 8002da2:	ed93 7a00 	vldr	s14, [r3]
 8002da6:	4a37      	ldr	r2, [pc, #220]	@ (8002e84 <Wind_Dir_Value+0x204>)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4413      	add	r3, r2
 8002dae:	edd3 7a00 	vldr	s15, [r3]
 8002db2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002db6:	eef0 7ae7 	vabs.f32	s15, s15
 8002dba:	edc7 7a00 	vstr	s15, [r7]
            printf("Checking direction %s: Difference = %.2f ohms\r\n", directionStrings[i], difference);
 8002dbe:	4a32      	ldr	r2, [pc, #200]	@ (8002e88 <Wind_Dir_Value+0x208>)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8002dc6:	6838      	ldr	r0, [r7, #0]
 8002dc8:	f7fd fbde 	bl	8000588 <__aeabi_f2d>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
 8002dd0:	4621      	mov	r1, r4
 8002dd2:	482e      	ldr	r0, [pc, #184]	@ (8002e8c <Wind_Dir_Value+0x20c>)
 8002dd4:	f011 f9d0 	bl	8014178 <iprintf>
            if (difference < minDifference) {
 8002dd8:	ed97 7a00 	vldr	s14, [r7]
 8002ddc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002de0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de8:	d506      	bpl.n	8002df8 <Wind_Dir_Value+0x178>
                minDifference = difference;
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	60bb      	str	r3, [r7, #8]
                direction = directionStrings[i];
 8002dee:	4a26      	ldr	r2, [pc, #152]	@ (8002e88 <Wind_Dir_Value+0x208>)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df6:	60fb      	str	r3, [r7, #12]
        for (int i = 0; i < NUM_POSITIONS; i++) {
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	607b      	str	r3, [r7, #4]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b0f      	cmp	r3, #15
 8002e02:	ddcd      	ble.n	8002da0 <Wind_Dir_Value+0x120>
            }
        }
        BSP_LCD_DisplayStringAt(startXD + squareSizeD + spacingD + 20, startYD + 70, (uint8_t*)direction, LEFT_MODE);
 8002e04:	4b22      	ldr	r3, [pc, #136]	@ (8002e90 <Wind_Dir_Value+0x210>)
 8002e06:	881b      	ldrh	r3, [r3, #0]
 8002e08:	b29a      	uxth	r2, r3
 8002e0a:	4b22      	ldr	r3, [pc, #136]	@ (8002e94 <Wind_Dir_Value+0x214>)
 8002e0c:	881b      	ldrh	r3, [r3, #0]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	4413      	add	r3, r2
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	4b20      	ldr	r3, [pc, #128]	@ (8002e98 <Wind_Dir_Value+0x218>)
 8002e16:	881b      	ldrh	r3, [r3, #0]
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	4413      	add	r3, r2
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	3314      	adds	r3, #20
 8002e20:	b298      	uxth	r0, r3
 8002e22:	4b1e      	ldr	r3, [pc, #120]	@ (8002e9c <Wind_Dir_Value+0x21c>)
 8002e24:	881b      	ldrh	r3, [r3, #0]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	3346      	adds	r3, #70	@ 0x46
 8002e2a:	b299      	uxth	r1, r3
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	f003 f9fc 	bl	800622c <BSP_LCD_DisplayStringAt>
        printf("Detected Wind Direction: %s\r\n", direction);
 8002e34:	68f9      	ldr	r1, [r7, #12]
 8002e36:	481a      	ldr	r0, [pc, #104]	@ (8002ea0 <Wind_Dir_Value+0x220>)
 8002e38:	f011 f99e 	bl	8014178 <iprintf>
    } else {
        printf("Voltage is too low. Check sensor connections.\r\n");
    }

}
 8002e3c:	e002      	b.n	8002e44 <Wind_Dir_Value+0x1c4>
        printf("Voltage is too low. Check sensor connections.\r\n");
 8002e3e:	4819      	ldr	r0, [pc, #100]	@ (8002ea4 <Wind_Dir_Value+0x224>)
 8002e40:	f011 fa02 	bl	8014248 <puts>
}
 8002e44:	bf00      	nop
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bdb0      	pop	{r4, r5, r7, pc}
 8002e4c:	f3af 8000 	nop.w
 8002e50:	00000000 	.word	0x00000000
 8002e54:	40affe00 	.word	0x40affe00
 8002e58:	66666666 	.word	0x66666666
 8002e5c:	400a6666 	.word	0x400a6666
 8002e60:	200062e4 	.word	0x200062e4
 8002e64:	200062d0 	.word	0x200062d0
 8002e68:	200062cc 	.word	0x200062cc
 8002e6c:	080168ec 	.word	0x080168ec
 8002e70:	20004ec8 	.word	0x20004ec8
 8002e74:	200062d4 	.word	0x200062d4
 8002e78:	08016910 	.word	0x08016910
 8002e7c:	08016928 	.word	0x08016928
 8002e80:	459c4000 	.word	0x459c4000
 8002e84:	08016aa0 	.word	0x08016aa0
 8002e88:	20004e88 	.word	0x20004e88
 8002e8c:	08016930 	.word	0x08016930
 8002e90:	20004e82 	.word	0x20004e82
 8002e94:	20004e7e 	.word	0x20004e7e
 8002e98:	20004e80 	.word	0x20004e80
 8002e9c:	20004e84 	.word	0x20004e84
 8002ea0:	08016960 	.word	0x08016960
 8002ea4:	08016980 	.word	0x08016980

08002ea8 <Wind_Speed_Value>:
	HAL_TIM_Base_Start_IT(&htim6);
}

//renvoi la valeur de la vitesse du vent moyenne sur 1 minute ( appeler dans la boucle while)
void Wind_Speed_Value()
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0

	if (minute_flag) {
 8002eae:	4b22      	ldr	r3, [pc, #136]	@ (8002f38 <Wind_Speed_Value+0x90>)
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d034      	beq.n	8002f22 <Wind_Speed_Value+0x7a>
			  captureDone = 0;
 8002eb8:	4b20      	ldr	r3, [pc, #128]	@ (8002f3c <Wind_Speed_Value+0x94>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	701a      	strb	r2, [r3, #0]
		      // Si 1 minute est coule, afficher les impulsions
		      printf("Impulsions sur 1 minute : %lu\r\n", pulse_count);
 8002ebe:	4b20      	ldr	r3, [pc, #128]	@ (8002f40 <Wind_Speed_Value+0x98>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	481f      	ldr	r0, [pc, #124]	@ (8002f44 <Wind_Speed_Value+0x9c>)
 8002ec6:	f011 f957 	bl	8014178 <iprintf>
		      float vitesse_Vent = pulse_count*VITESSE_PAR_IMPULSION_PAR_SECONDE/60;
 8002eca:	4b1d      	ldr	r3, [pc, #116]	@ (8002f40 <Wind_Speed_Value+0x98>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fd fb38 	bl	8000544 <__aeabi_ui2d>
 8002ed4:	a316      	add	r3, pc, #88	@ (adr r3, 8002f30 <Wind_Speed_Value+0x88>)
 8002ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eda:	f7fd fbad 	bl	8000638 <__aeabi_dmul>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	4610      	mov	r0, r2
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	4b17      	ldr	r3, [pc, #92]	@ (8002f48 <Wind_Speed_Value+0xa0>)
 8002eec:	f7fd fcce 	bl	800088c <__aeabi_ddiv>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	4610      	mov	r0, r2
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	f7fd fe76 	bl	8000be8 <__aeabi_d2f>
 8002efc:	4603      	mov	r3, r0
 8002efe:	607b      	str	r3, [r7, #4]
		      printf("vitesse du vent: %.2f Km/h \r\n ", vitesse_Vent);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f7fd fb41 	bl	8000588 <__aeabi_f2d>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4810      	ldr	r0, [pc, #64]	@ (8002f4c <Wind_Speed_Value+0xa4>)
 8002f0c:	f011 f934 	bl	8014178 <iprintf>
		      // Rinitialiser le computeur d'impulsions pour la prochaine minute
		      pulse_count = 0;
 8002f10:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <Wind_Speed_Value+0x98>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]

		      // Rinitialiser le flag pour le prochain intervalle de 1 minute
		      minute_flag = 0;
 8002f16:	4b08      	ldr	r3, [pc, #32]	@ (8002f38 <Wind_Speed_Value+0x90>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	701a      	strb	r2, [r3, #0]
		      printf("Minute flag reset!\r\n"); // Vrifier que le flag est rinitialis
 8002f1c:	480c      	ldr	r0, [pc, #48]	@ (8002f50 <Wind_Speed_Value+0xa8>)
 8002f1e:	f011 f993 	bl	8014248 <puts>
			  }
		  //}
}
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	f3af 8000 	nop.w
 8002f30:	33333333 	.word	0x33333333
 8002f34:	40033333 	.word	0x40033333
 8002f38:	200062e0 	.word	0x200062e0
 8002f3c:	200062d8 	.word	0x200062d8
 8002f40:	200062dc 	.word	0x200062dc
 8002f44:	080169b0 	.word	0x080169b0
 8002f48:	404e0000 	.word	0x404e0000
 8002f4c:	080169d0 	.word	0x080169d0
 8002f50:	080169f0 	.word	0x080169f0

08002f54 <HAL_TIM_IC_CaptureCallback>:


//routine de comptage par input capture (PIN PA8)
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a08      	ldr	r2, [pc, #32]	@ (8002f84 <HAL_TIM_IC_CaptureCallback+0x30>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d108      	bne.n	8002f78 <HAL_TIM_IC_CaptureCallback+0x24>
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	7f1b      	ldrb	r3, [r3, #28]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d104      	bne.n	8002f78 <HAL_TIM_IC_CaptureCallback+0x24>
      //printf("bonjour");
        pulse_count++; // Incrmenter le compteur d'impulsions
 8002f6e:	4b06      	ldr	r3, [pc, #24]	@ (8002f88 <HAL_TIM_IC_CaptureCallback+0x34>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	3301      	adds	r3, #1
 8002f74:	4a04      	ldr	r2, [pc, #16]	@ (8002f88 <HAL_TIM_IC_CaptureCallback+0x34>)
 8002f76:	6013      	str	r3, [r2, #0]
        //printf("Pulse captured: %lu\r\n", pulse_count); // Ajouter imprim pour vrification

    }
  }
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	40010000 	.word	0x40010000
 8002f88:	200062dc 	.word	0x200062dc

08002f8c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f92:	463b      	mov	r3, r7
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	605a      	str	r2, [r3, #4]
 8002f9a:	609a      	str	r2, [r3, #8]
 8002f9c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002f9e:	4b21      	ldr	r3, [pc, #132]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fa0:	4a21      	ldr	r2, [pc, #132]	@ (8003028 <MX_ADC1_Init+0x9c>)
 8002fa2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002fa4:	4b1f      	ldr	r3, [pc, #124]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fa6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002faa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002fac:	4b1d      	ldr	r3, [pc, #116]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002fbe:	4b19      	ldr	r3, [pc, #100]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fc6:	4b17      	ldr	r3, [pc, #92]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fcc:	4b15      	ldr	r3, [pc, #84]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fce:	4a17      	ldr	r2, [pc, #92]	@ (800302c <MX_ADC1_Init+0xa0>)
 8002fd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002fd2:	4b14      	ldr	r3, [pc, #80]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002fd8:	4b12      	ldr	r3, [pc, #72]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fda:	2201      	movs	r2, #1
 8002fdc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002fde:	4b11      	ldr	r3, [pc, #68]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fe8:	2201      	movs	r2, #1
 8002fea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fec:	480d      	ldr	r0, [pc, #52]	@ (8003024 <MX_ADC1_Init+0x98>)
 8002fee:	f004 fd9d 	bl	8007b2c <HAL_ADC_Init>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002ff8:	f001 fca0 	bl	800493c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003000:	2301      	movs	r3, #1
 8003002:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003004:	2300      	movs	r3, #0
 8003006:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003008:	463b      	mov	r3, r7
 800300a:	4619      	mov	r1, r3
 800300c:	4805      	ldr	r0, [pc, #20]	@ (8003024 <MX_ADC1_Init+0x98>)
 800300e:	f004 ff6b 	bl	8007ee8 <HAL_ADC_ConfigChannel>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003018:	f001 fc90 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800301c:	bf00      	nop
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	200062e4 	.word	0x200062e4
 8003028:	40012000 	.word	0x40012000
 800302c:	0f000001 	.word	0x0f000001

08003030 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	@ 0x28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003038:	f107 0314 	add.w	r3, r7, #20
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	60da      	str	r2, [r3, #12]
 8003046:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a15      	ldr	r2, [pc, #84]	@ (80030a4 <HAL_ADC_MspInit+0x74>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d123      	bne.n	800309a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003052:	4b15      	ldr	r3, [pc, #84]	@ (80030a8 <HAL_ADC_MspInit+0x78>)
 8003054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003056:	4a14      	ldr	r2, [pc, #80]	@ (80030a8 <HAL_ADC_MspInit+0x78>)
 8003058:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800305c:	6453      	str	r3, [r2, #68]	@ 0x44
 800305e:	4b12      	ldr	r3, [pc, #72]	@ (80030a8 <HAL_ADC_MspInit+0x78>)
 8003060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003066:	613b      	str	r3, [r7, #16]
 8003068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800306a:	4b0f      	ldr	r3, [pc, #60]	@ (80030a8 <HAL_ADC_MspInit+0x78>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306e:	4a0e      	ldr	r2, [pc, #56]	@ (80030a8 <HAL_ADC_MspInit+0x78>)
 8003070:	f043 0301 	orr.w	r3, r3, #1
 8003074:	6313      	str	r3, [r2, #48]	@ 0x30
 8003076:	4b0c      	ldr	r3, [pc, #48]	@ (80030a8 <HAL_ADC_MspInit+0x78>)
 8003078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003082:	2301      	movs	r3, #1
 8003084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003086:	2303      	movs	r3, #3
 8003088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800308a:	2300      	movs	r3, #0
 800308c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800308e:	f107 0314 	add.w	r3, r7, #20
 8003092:	4619      	mov	r1, r3
 8003094:	4805      	ldr	r0, [pc, #20]	@ (80030ac <HAL_ADC_MspInit+0x7c>)
 8003096:	f006 f87f 	bl	8009198 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800309a:	bf00      	nop
 800309c:	3728      	adds	r7, #40	@ 0x28
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40012000 	.word	0x40012000
 80030a8:	40023800 	.word	0x40023800
 80030ac:	40020000 	.word	0x40020000

080030b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80030b6:	4b10      	ldr	r3, [pc, #64]	@ (80030f8 <MX_DMA_Init+0x48>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ba:	4a0f      	ldr	r2, [pc, #60]	@ (80030f8 <MX_DMA_Init+0x48>)
 80030bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80030c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030c2:	4b0d      	ldr	r3, [pc, #52]	@ (80030f8 <MX_DMA_Init+0x48>)
 80030c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ca:	607b      	str	r3, [r7, #4]
 80030cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80030ce:	2200      	movs	r2, #0
 80030d0:	2100      	movs	r1, #0
 80030d2:	203b      	movs	r0, #59	@ 0x3b
 80030d4:	f005 fa33 	bl	800853e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80030d8:	203b      	movs	r0, #59	@ 0x3b
 80030da:	f005 fa4c 	bl	8008576 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80030de:	2200      	movs	r2, #0
 80030e0:	2100      	movs	r1, #0
 80030e2:	2045      	movs	r0, #69	@ 0x45
 80030e4:	f005 fa2b 	bl	800853e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80030e8:	2045      	movs	r0, #69	@ 0x45
 80030ea:	f005 fa44 	bl	8008576 <HAL_NVIC_EnableIRQ>

}
 80030ee:	bf00      	nop
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	40023800 	.word	0x40023800

080030fc <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8003100:	4b15      	ldr	r3, [pc, #84]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 8003102:	4a16      	ldr	r2, [pc, #88]	@ (800315c <MX_DMA2D_Init+0x60>)
 8003104:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8003106:	4b14      	ldr	r3, [pc, #80]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 8003108:	2200      	movs	r2, #0
 800310a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800310c:	4b12      	ldr	r3, [pc, #72]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 800310e:	2200      	movs	r2, #0
 8003110:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8003112:	4b11      	ldr	r3, [pc, #68]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 8003114:	2200      	movs	r2, #0
 8003116:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8003118:	4b0f      	ldr	r3, [pc, #60]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 800311a:	2200      	movs	r2, #0
 800311c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800311e:	4b0e      	ldr	r3, [pc, #56]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 8003120:	2200      	movs	r2, #0
 8003122:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8003124:	4b0c      	ldr	r3, [pc, #48]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 8003126:	2200      	movs	r2, #0
 8003128:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800312a:	4b0b      	ldr	r3, [pc, #44]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 800312c:	2200      	movs	r2, #0
 800312e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8003130:	4809      	ldr	r0, [pc, #36]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 8003132:	f005 fda5 	bl	8008c80 <HAL_DMA2D_Init>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800313c:	f001 fbfe 	bl	800493c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8003140:	2101      	movs	r1, #1
 8003142:	4805      	ldr	r0, [pc, #20]	@ (8003158 <MX_DMA2D_Init+0x5c>)
 8003144:	f005 fefa 	bl	8008f3c <HAL_DMA2D_ConfigLayer>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800314e:	f001 fbf5 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	2000632c 	.word	0x2000632c
 800315c:	4002b000 	.word	0x4002b000

08003160 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a0a      	ldr	r2, [pc, #40]	@ (8003198 <HAL_DMA2D_MspInit+0x38>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d10b      	bne.n	800318a <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003172:	4b0a      	ldr	r3, [pc, #40]	@ (800319c <HAL_DMA2D_MspInit+0x3c>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003176:	4a09      	ldr	r2, [pc, #36]	@ (800319c <HAL_DMA2D_MspInit+0x3c>)
 8003178:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800317c:	6313      	str	r3, [r2, #48]	@ 0x30
 800317e:	4b07      	ldr	r3, [pc, #28]	@ (800319c <HAL_DMA2D_MspInit+0x3c>)
 8003180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003182:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 800318a:	bf00      	nop
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	4002b000 	.word	0x4002b000
 800319c:	40023800 	.word	0x40023800

080031a0 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b088      	sub	sp, #32
 80031a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80031a6:	1d3b      	adds	r3, r7, #4
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	609a      	str	r2, [r3, #8]
 80031b0:	60da      	str	r2, [r3, #12]
 80031b2:	611a      	str	r2, [r3, #16]
 80031b4:	615a      	str	r2, [r3, #20]
 80031b6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80031b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003234 <MX_FMC_Init+0x94>)
 80031ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003238 <MX_FMC_Init+0x98>)
 80031bc:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80031be:	4b1d      	ldr	r3, [pc, #116]	@ (8003234 <MX_FMC_Init+0x94>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80031c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003234 <MX_FMC_Init+0x94>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80031ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003234 <MX_FMC_Init+0x94>)
 80031cc:	2204      	movs	r2, #4
 80031ce:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80031d0:	4b18      	ldr	r3, [pc, #96]	@ (8003234 <MX_FMC_Init+0x94>)
 80031d2:	2210      	movs	r2, #16
 80031d4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80031d6:	4b17      	ldr	r3, [pc, #92]	@ (8003234 <MX_FMC_Init+0x94>)
 80031d8:	2240      	movs	r2, #64	@ 0x40
 80031da:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80031dc:	4b15      	ldr	r3, [pc, #84]	@ (8003234 <MX_FMC_Init+0x94>)
 80031de:	2280      	movs	r2, #128	@ 0x80
 80031e0:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80031e2:	4b14      	ldr	r3, [pc, #80]	@ (8003234 <MX_FMC_Init+0x94>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80031e8:	4b12      	ldr	r3, [pc, #72]	@ (8003234 <MX_FMC_Init+0x94>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80031ee:	4b11      	ldr	r3, [pc, #68]	@ (8003234 <MX_FMC_Init+0x94>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80031f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003234 <MX_FMC_Init+0x94>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 80031fa:	2310      	movs	r3, #16
 80031fc:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80031fe:	2310      	movs	r3, #16
 8003200:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8003202:	2310      	movs	r3, #16
 8003204:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8003206:	2310      	movs	r3, #16
 8003208:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 800320a:	2310      	movs	r3, #16
 800320c:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 800320e:	2310      	movs	r3, #16
 8003210:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8003212:	2310      	movs	r3, #16
 8003214:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8003216:	1d3b      	adds	r3, r7, #4
 8003218:	4619      	mov	r1, r3
 800321a:	4806      	ldr	r0, [pc, #24]	@ (8003234 <MX_FMC_Init+0x94>)
 800321c:	f00a fc70 	bl	800db00 <HAL_SDRAM_Init>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8003226:	f001 fb89 	bl	800493c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800322a:	bf00      	nop
 800322c:	3720      	adds	r7, #32
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	2000636c 	.word	0x2000636c
 8003238:	a0000140 	.word	0xa0000140

0800323c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003242:	1d3b      	adds	r3, r7, #4
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	605a      	str	r2, [r3, #4]
 800324a:	609a      	str	r2, [r3, #8]
 800324c:	60da      	str	r2, [r3, #12]
 800324e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8003250:	4b33      	ldr	r3, [pc, #204]	@ (8003320 <HAL_FMC_MspInit+0xe4>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d15e      	bne.n	8003316 <HAL_FMC_MspInit+0xda>
    return;
  }
  FMC_Initialized = 1;
 8003258:	4b31      	ldr	r3, [pc, #196]	@ (8003320 <HAL_FMC_MspInit+0xe4>)
 800325a:	2201      	movs	r2, #1
 800325c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800325e:	4b31      	ldr	r3, [pc, #196]	@ (8003324 <HAL_FMC_MspInit+0xe8>)
 8003260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003262:	4a30      	ldr	r2, [pc, #192]	@ (8003324 <HAL_FMC_MspInit+0xe8>)
 8003264:	f043 0301 	orr.w	r3, r3, #1
 8003268:	6393      	str	r3, [r2, #56]	@ 0x38
 800326a:	4b2e      	ldr	r3, [pc, #184]	@ (8003324 <HAL_FMC_MspInit+0xe8>)
 800326c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	603b      	str	r3, [r7, #0]
 8003274:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 8003276:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800327a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800327c:	2302      	movs	r3, #2
 800327e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003280:	2300      	movs	r3, #0
 8003282:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003284:	2303      	movs	r3, #3
 8003286:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003288:	230c      	movs	r3, #12
 800328a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800328c:	1d3b      	adds	r3, r7, #4
 800328e:	4619      	mov	r1, r3
 8003290:	4825      	ldr	r0, [pc, #148]	@ (8003328 <HAL_FMC_MspInit+0xec>)
 8003292:	f005 ff81 	bl	8009198 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 8003296:	f248 1333 	movw	r3, #33075	@ 0x8133
 800329a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800329c:	2302      	movs	r3, #2
 800329e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032a4:	2303      	movs	r3, #3
 80032a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80032a8:	230c      	movs	r3, #12
 80032aa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80032ac:	1d3b      	adds	r3, r7, #4
 80032ae:	4619      	mov	r1, r3
 80032b0:	481e      	ldr	r0, [pc, #120]	@ (800332c <HAL_FMC_MspInit+0xf0>)
 80032b2:	f005 ff71 	bl	8009198 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 80032b6:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80032ba:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032bc:	2302      	movs	r3, #2
 80032be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c0:	2300      	movs	r3, #0
 80032c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032c4:	2303      	movs	r3, #3
 80032c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80032c8:	230c      	movs	r3, #12
 80032ca:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80032cc:	1d3b      	adds	r3, r7, #4
 80032ce:	4619      	mov	r1, r3
 80032d0:	4817      	ldr	r0, [pc, #92]	@ (8003330 <HAL_FMC_MspInit+0xf4>)
 80032d2:	f005 ff61 	bl	8009198 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80032d6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80032da:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032dc:	2302      	movs	r3, #2
 80032de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e0:	2300      	movs	r3, #0
 80032e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032e4:	2303      	movs	r3, #3
 80032e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80032e8:	230c      	movs	r3, #12
 80032ea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80032ec:	1d3b      	adds	r3, r7, #4
 80032ee:	4619      	mov	r1, r3
 80032f0:	4810      	ldr	r0, [pc, #64]	@ (8003334 <HAL_FMC_MspInit+0xf8>)
 80032f2:	f005 ff51 	bl	8009198 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2;
 80032f6:	232c      	movs	r3, #44	@ 0x2c
 80032f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fa:	2302      	movs	r3, #2
 80032fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fe:	2300      	movs	r3, #0
 8003300:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003302:	2303      	movs	r3, #3
 8003304:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003306:	230c      	movs	r3, #12
 8003308:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800330a:	1d3b      	adds	r3, r7, #4
 800330c:	4619      	mov	r1, r3
 800330e:	480a      	ldr	r0, [pc, #40]	@ (8003338 <HAL_FMC_MspInit+0xfc>)
 8003310:	f005 ff42 	bl	8009198 <HAL_GPIO_Init>
 8003314:	e000      	b.n	8003318 <HAL_FMC_MspInit+0xdc>
    return;
 8003316:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8003318:	3718      	adds	r7, #24
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	200063a0 	.word	0x200063a0
 8003324:	40023800 	.word	0x40023800
 8003328:	40021000 	.word	0x40021000
 800332c:	40021800 	.word	0x40021800
 8003330:	40020c00 	.word	0x40020c00
 8003334:	40021400 	.word	0x40021400
 8003338:	40021c00 	.word	0x40021c00

0800333c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003344:	f7ff ff7a 	bl	800323c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8003348:	bf00      	nop
 800334a:	3708      	adds	r7, #8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b090      	sub	sp, #64	@ 0x40
 8003354:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003356:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800335a:	2200      	movs	r2, #0
 800335c:	601a      	str	r2, [r3, #0]
 800335e:	605a      	str	r2, [r3, #4]
 8003360:	609a      	str	r2, [r3, #8]
 8003362:	60da      	str	r2, [r3, #12]
 8003364:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003366:	4b9c      	ldr	r3, [pc, #624]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336a:	4a9b      	ldr	r2, [pc, #620]	@ (80035d8 <MX_GPIO_Init+0x288>)
 800336c:	f043 0310 	orr.w	r3, r3, #16
 8003370:	6313      	str	r3, [r2, #48]	@ 0x30
 8003372:	4b99      	ldr	r3, [pc, #612]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003376:	f003 0310 	and.w	r3, r3, #16
 800337a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800337c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800337e:	4b96      	ldr	r3, [pc, #600]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003382:	4a95      	ldr	r2, [pc, #596]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003384:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003388:	6313      	str	r3, [r2, #48]	@ 0x30
 800338a:	4b93      	ldr	r3, [pc, #588]	@ (80035d8 <MX_GPIO_Init+0x288>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003392:	627b      	str	r3, [r7, #36]	@ 0x24
 8003394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003396:	4b90      	ldr	r3, [pc, #576]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339a:	4a8f      	ldr	r2, [pc, #572]	@ (80035d8 <MX_GPIO_Init+0x288>)
 800339c:	f043 0302 	orr.w	r3, r3, #2
 80033a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033a2:	4b8d      	ldr	r3, [pc, #564]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	623b      	str	r3, [r7, #32]
 80033ac:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80033ae:	4b8a      	ldr	r3, [pc, #552]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b2:	4a89      	ldr	r2, [pc, #548]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033b4:	f043 0308 	orr.w	r3, r3, #8
 80033b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ba:	4b87      	ldr	r3, [pc, #540]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033be:	f003 0308 	and.w	r3, r3, #8
 80033c2:	61fb      	str	r3, [r7, #28]
 80033c4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033c6:	4b84      	ldr	r3, [pc, #528]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ca:	4a83      	ldr	r2, [pc, #524]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033cc:	f043 0304 	orr.w	r3, r3, #4
 80033d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033d2:	4b81      	ldr	r3, [pc, #516]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d6:	f003 0304 	and.w	r3, r3, #4
 80033da:	61bb      	str	r3, [r7, #24]
 80033dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033de:	4b7e      	ldr	r3, [pc, #504]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e2:	4a7d      	ldr	r2, [pc, #500]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033e4:	f043 0301 	orr.w	r3, r3, #1
 80033e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ea:	4b7b      	ldr	r3, [pc, #492]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	617b      	str	r3, [r7, #20]
 80033f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80033f6:	4b78      	ldr	r3, [pc, #480]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	4a77      	ldr	r2, [pc, #476]	@ (80035d8 <MX_GPIO_Init+0x288>)
 80033fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003400:	6313      	str	r3, [r2, #48]	@ 0x30
 8003402:	4b75      	ldr	r3, [pc, #468]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003406:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800340e:	4b72      	ldr	r3, [pc, #456]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003412:	4a71      	ldr	r2, [pc, #452]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003418:	6313      	str	r3, [r2, #48]	@ 0x30
 800341a:	4b6f      	ldr	r3, [pc, #444]	@ (80035d8 <MX_GPIO_Init+0x288>)
 800341c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8003426:	4b6c      	ldr	r3, [pc, #432]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342a:	4a6b      	ldr	r2, [pc, #428]	@ (80035d8 <MX_GPIO_Init+0x288>)
 800342c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003430:	6313      	str	r3, [r2, #48]	@ 0x30
 8003432:	4b69      	ldr	r3, [pc, #420]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800343a:	60bb      	str	r3, [r7, #8]
 800343c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800343e:	4b66      	ldr	r3, [pc, #408]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	4a65      	ldr	r2, [pc, #404]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003444:	f043 0320 	orr.w	r3, r3, #32
 8003448:	6313      	str	r3, [r2, #48]	@ 0x30
 800344a:	4b63      	ldr	r3, [pc, #396]	@ (80035d8 <MX_GPIO_Init+0x288>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344e:	f003 0320 	and.w	r3, r3, #32
 8003452:	607b      	str	r3, [r7, #4]
 8003454:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003456:	4b60      	ldr	r3, [pc, #384]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345a:	4a5f      	ldr	r2, [pc, #380]	@ (80035d8 <MX_GPIO_Init+0x288>)
 800345c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003460:	6313      	str	r3, [r2, #48]	@ 0x30
 8003462:	4b5d      	ldr	r3, [pc, #372]	@ (80035d8 <MX_GPIO_Init+0x288>)
 8003464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800346a:	603b      	str	r3, [r7, #0]
 800346c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE4 PE3 PE2 PE5
                           PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_5
 800346e:	237c      	movs	r3, #124	@ 0x7c
 8003470:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003472:	2303      	movs	r3, #3
 8003474:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003476:	2300      	movs	r3, #0
 8003478:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800347a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800347e:	4619      	mov	r1, r3
 8003480:	4856      	ldr	r0, [pc, #344]	@ (80035dc <MX_GPIO_Init+0x28c>)
 8003482:	f005 fe89 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG12 PG9
                           PG7 PG3 PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_9
 8003486:	f247 238c 	movw	r3, #29324	@ 0x728c
 800348a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_7|GPIO_PIN_3|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800348c:	2303      	movs	r3, #3
 800348e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003490:	2300      	movs	r3, #0
 8003492:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003494:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003498:	4619      	mov	r1, r3
 800349a:	4851      	ldr	r0, [pc, #324]	@ (80035e0 <MX_GPIO_Init+0x290>)
 800349c:	f005 fe7c 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB4 PB3 PB6
                           PB13 PB12 PB2 PB10
                           PB0 PB11 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_6
 80034a0:	f64f 437d 	movw	r3, #64637	@ 0xfc7d
 80034a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_2|GPIO_PIN_10
                          |GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034a6:	2303      	movs	r3, #3
 80034a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034aa:	2300      	movs	r3, #0
 80034ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034b2:	4619      	mov	r1, r3
 80034b4:	484b      	ldr	r0, [pc, #300]	@ (80035e4 <MX_GPIO_Init+0x294>)
 80034b6:	f005 fe6f 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD5 PD4
                           PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 80034ba:	f643 03f0 	movw	r3, #14576	@ 0x38f0
 80034be:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034c0:	2303      	movs	r3, #3
 80034c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034cc:	4619      	mov	r1, r3
 80034ce:	4846      	ldr	r0, [pc, #280]	@ (80035e8 <MX_GPIO_Init+0x298>)
 80034d0:	f005 fe62 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80034d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80034da:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80034de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034e0:	2301      	movs	r3, #1
 80034e2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034e8:	4619      	mov	r1, r3
 80034ea:	4840      	ldr	r0, [pc, #256]	@ (80035ec <MX_GPIO_Init+0x29c>)
 80034ec:	f005 fe54 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80034f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80034f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034f6:	2303      	movs	r3, #3
 80034f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fa:	2300      	movs	r3, #0
 80034fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80034fe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003502:	4619      	mov	r1, r3
 8003504:	483a      	ldr	r0, [pc, #232]	@ (80035f0 <MX_GPIO_Init+0x2a0>)
 8003506:	f005 fe47 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC10 PC9 PC7
                           PC6 PC3 PC0 PC1
                           PC2 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_7
 800350a:	f640 63ff 	movw	r3, #3839	@ 0xeff
 800350e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_6|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003510:	2303      	movs	r3, #3
 8003512:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003514:	2300      	movs	r3, #0
 8003516:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003518:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800351c:	4619      	mov	r1, r3
 800351e:	4835      	ldr	r0, [pc, #212]	@ (80035f4 <MX_GPIO_Init+0x2a4>)
 8003520:	f005 fe3a 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI3 PI2 PI7
                           PI6 PI12 PI11 PI13
                           PI15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_7
 8003524:	f64b 13cc 	movw	r3, #47564	@ 0xb9cc
 8003528:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_6|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_13
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800352a:	2303      	movs	r3, #3
 800352c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352e:	2300      	movs	r3, #0
 8003530:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003532:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003536:	4619      	mov	r1, r3
 8003538:	482f      	ldr	r0, [pc, #188]	@ (80035f8 <MX_GPIO_Init+0x2a8>)
 800353a:	f005 fe2d 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800353e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003542:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003544:	2300      	movs	r3, #0
 8003546:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003548:	2300      	movs	r3, #0
 800354a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800354c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003550:	4619      	mov	r1, r3
 8003552:	4828      	ldr	r0, [pc, #160]	@ (80035f4 <MX_GPIO_Init+0x2a4>)
 8003554:	f005 fe20 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK4 PK3 PK1 PK2
                           PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2
 8003558:	231f      	movs	r3, #31
 800355a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800355c:	2303      	movs	r3, #3
 800355e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003560:	2300      	movs	r3, #0
 8003562:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8003564:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003568:	4619      	mov	r1, r3
 800356a:	4824      	ldr	r0, [pc, #144]	@ (80035fc <MX_GPIO_Init+0x2ac>)
 800356c:	f005 fe14 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA1 PA4 PA2
                           PA6 PA5 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_2
 8003570:	f240 437e 	movw	r3, #1150	@ 0x47e
 8003574:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003576:	2303      	movs	r3, #3
 8003578:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800357a:	2300      	movs	r3, #0
 800357c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003582:	4619      	mov	r1, r3
 8003584:	4819      	ldr	r0, [pc, #100]	@ (80035ec <MX_GPIO_Init+0x29c>)
 8003586:	f005 fe07 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH14 PH4 PH12 PH11
                           PH6 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_4|GPIO_PIN_12|GPIO_PIN_11
 800358a:	f645 4350 	movw	r3, #23632	@ 0x5c50
 800358e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_6|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003590:	2303      	movs	r3, #3
 8003592:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003594:	2300      	movs	r3, #0
 8003596:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003598:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800359c:	4619      	mov	r1, r3
 800359e:	4818      	ldr	r0, [pc, #96]	@ (8003600 <MX_GPIO_Init+0x2b0>)
 80035a0:	f005 fdfa 	bl	8009198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF6 PF10 PF9
                           PF8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_9
 80035a4:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 80035a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035aa:	2303      	movs	r3, #3
 80035ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ae:	2300      	movs	r3, #0
 80035b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80035b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035b6:	4619      	mov	r1, r3
 80035b8:	4812      	ldr	r0, [pc, #72]	@ (8003604 <MX_GPIO_Init+0x2b4>)
 80035ba:	f005 fded 	bl	8009198 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80035be:	2200      	movs	r2, #0
 80035c0:	2100      	movs	r1, #0
 80035c2:	2028      	movs	r0, #40	@ 0x28
 80035c4:	f004 ffbb 	bl	800853e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80035c8:	2028      	movs	r0, #40	@ 0x28
 80035ca:	f004 ffd4 	bl	8008576 <HAL_NVIC_EnableIRQ>

}
 80035ce:	bf00      	nop
 80035d0:	3740      	adds	r7, #64	@ 0x40
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	40023800 	.word	0x40023800
 80035dc:	40021000 	.word	0x40021000
 80035e0:	40021800 	.word	0x40021800
 80035e4:	40020400 	.word	0x40020400
 80035e8:	40020c00 	.word	0x40020c00
 80035ec:	40020000 	.word	0x40020000
 80035f0:	40022400 	.word	0x40022400
 80035f4:	40020800 	.word	0x40020800
 80035f8:	40022000 	.word	0x40022000
 80035fc:	40022800 	.word	0x40022800
 8003600:	40021c00 	.word	0x40021c00
 8003604:	40021400 	.word	0x40021400

08003608 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800360c:	4b1b      	ldr	r3, [pc, #108]	@ (800367c <MX_I2C1_Init+0x74>)
 800360e:	4a1c      	ldr	r2, [pc, #112]	@ (8003680 <MX_I2C1_Init+0x78>)
 8003610:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8003612:	4b1a      	ldr	r3, [pc, #104]	@ (800367c <MX_I2C1_Init+0x74>)
 8003614:	4a1b      	ldr	r2, [pc, #108]	@ (8003684 <MX_I2C1_Init+0x7c>)
 8003616:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003618:	4b18      	ldr	r3, [pc, #96]	@ (800367c <MX_I2C1_Init+0x74>)
 800361a:	2200      	movs	r2, #0
 800361c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800361e:	4b17      	ldr	r3, [pc, #92]	@ (800367c <MX_I2C1_Init+0x74>)
 8003620:	2201      	movs	r2, #1
 8003622:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003624:	4b15      	ldr	r3, [pc, #84]	@ (800367c <MX_I2C1_Init+0x74>)
 8003626:	2200      	movs	r2, #0
 8003628:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800362a:	4b14      	ldr	r3, [pc, #80]	@ (800367c <MX_I2C1_Init+0x74>)
 800362c:	2200      	movs	r2, #0
 800362e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003630:	4b12      	ldr	r3, [pc, #72]	@ (800367c <MX_I2C1_Init+0x74>)
 8003632:	2200      	movs	r2, #0
 8003634:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003636:	4b11      	ldr	r3, [pc, #68]	@ (800367c <MX_I2C1_Init+0x74>)
 8003638:	2200      	movs	r2, #0
 800363a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800363c:	4b0f      	ldr	r3, [pc, #60]	@ (800367c <MX_I2C1_Init+0x74>)
 800363e:	2200      	movs	r2, #0
 8003640:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003642:	480e      	ldr	r0, [pc, #56]	@ (800367c <MX_I2C1_Init+0x74>)
 8003644:	f006 f8aa 	bl	800979c <HAL_I2C_Init>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800364e:	f001 f975 	bl	800493c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003652:	2100      	movs	r1, #0
 8003654:	4809      	ldr	r0, [pc, #36]	@ (800367c <MX_I2C1_Init+0x74>)
 8003656:	f006 fe6b 	bl	800a330 <HAL_I2CEx_ConfigAnalogFilter>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003660:	f001 f96c 	bl	800493c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003664:	2100      	movs	r1, #0
 8003666:	4805      	ldr	r0, [pc, #20]	@ (800367c <MX_I2C1_Init+0x74>)
 8003668:	f006 fead 	bl	800a3c6 <HAL_I2CEx_ConfigDigitalFilter>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003672:	f001 f963 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003676:	bf00      	nop
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	200063a4 	.word	0x200063a4
 8003680:	40005400 	.word	0x40005400
 8003684:	20404768 	.word	0x20404768

08003688 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800368c:	4b1b      	ldr	r3, [pc, #108]	@ (80036fc <MX_I2C3_Init+0x74>)
 800368e:	4a1c      	ldr	r2, [pc, #112]	@ (8003700 <MX_I2C3_Init+0x78>)
 8003690:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x20404768;
 8003692:	4b1a      	ldr	r3, [pc, #104]	@ (80036fc <MX_I2C3_Init+0x74>)
 8003694:	4a1b      	ldr	r2, [pc, #108]	@ (8003704 <MX_I2C3_Init+0x7c>)
 8003696:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8003698:	4b18      	ldr	r3, [pc, #96]	@ (80036fc <MX_I2C3_Init+0x74>)
 800369a:	2200      	movs	r2, #0
 800369c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800369e:	4b17      	ldr	r3, [pc, #92]	@ (80036fc <MX_I2C3_Init+0x74>)
 80036a0:	2201      	movs	r2, #1
 80036a2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036a4:	4b15      	ldr	r3, [pc, #84]	@ (80036fc <MX_I2C3_Init+0x74>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80036aa:	4b14      	ldr	r3, [pc, #80]	@ (80036fc <MX_I2C3_Init+0x74>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80036b0:	4b12      	ldr	r3, [pc, #72]	@ (80036fc <MX_I2C3_Init+0x74>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036b6:	4b11      	ldr	r3, [pc, #68]	@ (80036fc <MX_I2C3_Init+0x74>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036bc:	4b0f      	ldr	r3, [pc, #60]	@ (80036fc <MX_I2C3_Init+0x74>)
 80036be:	2200      	movs	r2, #0
 80036c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80036c2:	480e      	ldr	r0, [pc, #56]	@ (80036fc <MX_I2C3_Init+0x74>)
 80036c4:	f006 f86a 	bl	800979c <HAL_I2C_Init>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80036ce:	f001 f935 	bl	800493c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80036d2:	2100      	movs	r1, #0
 80036d4:	4809      	ldr	r0, [pc, #36]	@ (80036fc <MX_I2C3_Init+0x74>)
 80036d6:	f006 fe2b 	bl	800a330 <HAL_I2CEx_ConfigAnalogFilter>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80036e0:	f001 f92c 	bl	800493c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80036e4:	2100      	movs	r1, #0
 80036e6:	4805      	ldr	r0, [pc, #20]	@ (80036fc <MX_I2C3_Init+0x74>)
 80036e8:	f006 fe6d 	bl	800a3c6 <HAL_I2CEx_ConfigDigitalFilter>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80036f2:	f001 f923 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	200063f8 	.word	0x200063f8
 8003700:	40005c00 	.word	0x40005c00
 8003704:	20404768 	.word	0x20404768

08003708 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b0ac      	sub	sp, #176	@ 0xb0
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003710:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003714:	2200      	movs	r2, #0
 8003716:	601a      	str	r2, [r3, #0]
 8003718:	605a      	str	r2, [r3, #4]
 800371a:	609a      	str	r2, [r3, #8]
 800371c:	60da      	str	r2, [r3, #12]
 800371e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003720:	f107 0318 	add.w	r3, r7, #24
 8003724:	2284      	movs	r2, #132	@ 0x84
 8003726:	2100      	movs	r1, #0
 8003728:	4618      	mov	r0, r3
 800372a:	f010 fec1 	bl	80144b0 <memset>
  if(i2cHandle->Instance==I2C1)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a44      	ldr	r2, [pc, #272]	@ (8003844 <HAL_I2C_MspInit+0x13c>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d13d      	bne.n	80037b4 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003738:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800373c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800373e:	2300      	movs	r3, #0
 8003740:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003742:	f107 0318 	add.w	r3, r7, #24
 8003746:	4618      	mov	r0, r3
 8003748:	f007 fe2a 	bl	800b3a0 <HAL_RCCEx_PeriphCLKConfig>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003752:	f001 f8f3 	bl	800493c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003756:	4b3c      	ldr	r3, [pc, #240]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	4a3b      	ldr	r2, [pc, #236]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 800375c:	f043 0302 	orr.w	r3, r3, #2
 8003760:	6313      	str	r3, [r2, #48]	@ 0x30
 8003762:	4b39      	ldr	r3, [pc, #228]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 8003764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	617b      	str	r3, [r7, #20]
 800376c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800376e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003772:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003776:	2312      	movs	r3, #18
 8003778:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800377c:	2300      	movs	r3, #0
 800377e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003782:	2303      	movs	r3, #3
 8003784:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003788:	2304      	movs	r3, #4
 800378a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800378e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003792:	4619      	mov	r1, r3
 8003794:	482d      	ldr	r0, [pc, #180]	@ (800384c <HAL_I2C_MspInit+0x144>)
 8003796:	f005 fcff 	bl	8009198 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800379a:	4b2b      	ldr	r3, [pc, #172]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	4a2a      	ldr	r2, [pc, #168]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 80037a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80037a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80037a6:	4b28      	ldr	r3, [pc, #160]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 80037a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037ae:	613b      	str	r3, [r7, #16]
 80037b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80037b2:	e042      	b.n	800383a <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C3)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a25      	ldr	r2, [pc, #148]	@ (8003850 <HAL_I2C_MspInit+0x148>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d13d      	bne.n	800383a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80037be:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037c2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80037c4:	2300      	movs	r3, #0
 80037c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037ca:	f107 0318 	add.w	r3, r7, #24
 80037ce:	4618      	mov	r0, r3
 80037d0:	f007 fde6 	bl	800b3a0 <HAL_RCCEx_PeriphCLKConfig>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80037da:	f001 f8af 	bl	800493c <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80037de:	4b1a      	ldr	r3, [pc, #104]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 80037e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e2:	4a19      	ldr	r2, [pc, #100]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 80037e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80037ea:	4b17      	ldr	r3, [pc, #92]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 80037ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037f2:	60fb      	str	r3, [r7, #12]
 80037f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80037f6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80037fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037fe:	2312      	movs	r3, #18
 8003800:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003804:	2300      	movs	r3, #0
 8003806:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800380a:	2303      	movs	r3, #3
 800380c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003810:	2304      	movs	r3, #4
 8003812:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003816:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800381a:	4619      	mov	r1, r3
 800381c:	480d      	ldr	r0, [pc, #52]	@ (8003854 <HAL_I2C_MspInit+0x14c>)
 800381e:	f005 fcbb 	bl	8009198 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003822:	4b09      	ldr	r3, [pc, #36]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 8003824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003826:	4a08      	ldr	r2, [pc, #32]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 8003828:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800382c:	6413      	str	r3, [r2, #64]	@ 0x40
 800382e:	4b06      	ldr	r3, [pc, #24]	@ (8003848 <HAL_I2C_MspInit+0x140>)
 8003830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003832:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003836:	60bb      	str	r3, [r7, #8]
 8003838:	68bb      	ldr	r3, [r7, #8]
}
 800383a:	bf00      	nop
 800383c:	37b0      	adds	r7, #176	@ 0xb0
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40005400 	.word	0x40005400
 8003848:	40023800 	.word	0x40023800
 800384c:	40020400 	.word	0x40020400
 8003850:	40005c00 	.word	0x40005c00
 8003854:	40021c00 	.word	0x40021c00

08003858 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a15      	ldr	r2, [pc, #84]	@ (80038bc <HAL_I2C_MspDeInit+0x64>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d110      	bne.n	800388c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800386a:	4b15      	ldr	r3, [pc, #84]	@ (80038c0 <HAL_I2C_MspDeInit+0x68>)
 800386c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386e:	4a14      	ldr	r2, [pc, #80]	@ (80038c0 <HAL_I2C_MspDeInit+0x68>)
 8003870:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003874:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8003876:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800387a:	4812      	ldr	r0, [pc, #72]	@ (80038c4 <HAL_I2C_MspDeInit+0x6c>)
 800387c:	f005 fe38 	bl	80094f0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8003880:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003884:	480f      	ldr	r0, [pc, #60]	@ (80038c4 <HAL_I2C_MspDeInit+0x6c>)
 8003886:	f005 fe33 	bl	80094f0 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 800388a:	e013      	b.n	80038b4 <HAL_I2C_MspDeInit+0x5c>
  else if(i2cHandle->Instance==I2C3)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a0d      	ldr	r2, [pc, #52]	@ (80038c8 <HAL_I2C_MspDeInit+0x70>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d10e      	bne.n	80038b4 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8003896:	4b0a      	ldr	r3, [pc, #40]	@ (80038c0 <HAL_I2C_MspDeInit+0x68>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389a:	4a09      	ldr	r2, [pc, #36]	@ (80038c0 <HAL_I2C_MspDeInit+0x68>)
 800389c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80038a0:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_7);
 80038a2:	2180      	movs	r1, #128	@ 0x80
 80038a4:	4809      	ldr	r0, [pc, #36]	@ (80038cc <HAL_I2C_MspDeInit+0x74>)
 80038a6:	f005 fe23 	bl	80094f0 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_8);
 80038aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80038ae:	4807      	ldr	r0, [pc, #28]	@ (80038cc <HAL_I2C_MspDeInit+0x74>)
 80038b0:	f005 fe1e 	bl	80094f0 <HAL_GPIO_DeInit>
}
 80038b4:	bf00      	nop
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40005400 	.word	0x40005400
 80038c0:	40023800 	.word	0x40023800
 80038c4:	40020400 	.word	0x40020400
 80038c8:	40005c00 	.word	0x40005c00
 80038cc:	40021c00 	.word	0x40021c00

080038d0 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08e      	sub	sp, #56	@ 0x38
 80038d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80038d6:	1d3b      	adds	r3, r7, #4
 80038d8:	2234      	movs	r2, #52	@ 0x34
 80038da:	2100      	movs	r1, #0
 80038dc:	4618      	mov	r0, r3
 80038de:	f010 fde7 	bl	80144b0 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80038e2:	4b3a      	ldr	r3, [pc, #232]	@ (80039cc <MX_LTDC_Init+0xfc>)
 80038e4:	4a3a      	ldr	r2, [pc, #232]	@ (80039d0 <MX_LTDC_Init+0x100>)
 80038e6:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80038e8:	4b38      	ldr	r3, [pc, #224]	@ (80039cc <MX_LTDC_Init+0xfc>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80038ee:	4b37      	ldr	r3, [pc, #220]	@ (80039cc <MX_LTDC_Init+0xfc>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80038f4:	4b35      	ldr	r3, [pc, #212]	@ (80039cc <MX_LTDC_Init+0xfc>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80038fa:	4b34      	ldr	r3, [pc, #208]	@ (80039cc <MX_LTDC_Init+0xfc>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 0;
 8003900:	4b32      	ldr	r3, [pc, #200]	@ (80039cc <MX_LTDC_Init+0xfc>)
 8003902:	2200      	movs	r2, #0
 8003904:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8003906:	4b31      	ldr	r3, [pc, #196]	@ (80039cc <MX_LTDC_Init+0xfc>)
 8003908:	2209      	movs	r2, #9
 800390a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 43;
 800390c:	4b2f      	ldr	r3, [pc, #188]	@ (80039cc <MX_LTDC_Init+0xfc>)
 800390e:	222b      	movs	r2, #43	@ 0x2b
 8003910:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 21;
 8003912:	4b2e      	ldr	r3, [pc, #184]	@ (80039cc <MX_LTDC_Init+0xfc>)
 8003914:	2215      	movs	r2, #21
 8003916:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 523;
 8003918:	4b2c      	ldr	r3, [pc, #176]	@ (80039cc <MX_LTDC_Init+0xfc>)
 800391a:	f240 220b 	movw	r2, #523	@ 0x20b
 800391e:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 293;
 8003920:	4b2a      	ldr	r3, [pc, #168]	@ (80039cc <MX_LTDC_Init+0xfc>)
 8003922:	f240 1225 	movw	r2, #293	@ 0x125
 8003926:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 531;
 8003928:	4b28      	ldr	r3, [pc, #160]	@ (80039cc <MX_LTDC_Init+0xfc>)
 800392a:	f240 2213 	movw	r2, #531	@ 0x213
 800392e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 297;
 8003930:	4b26      	ldr	r3, [pc, #152]	@ (80039cc <MX_LTDC_Init+0xfc>)
 8003932:	f240 1229 	movw	r2, #297	@ 0x129
 8003936:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8003938:	4b24      	ldr	r3, [pc, #144]	@ (80039cc <MX_LTDC_Init+0xfc>)
 800393a:	2200      	movs	r2, #0
 800393c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8003940:	4b22      	ldr	r3, [pc, #136]	@ (80039cc <MX_LTDC_Init+0xfc>)
 8003942:	2200      	movs	r2, #0
 8003944:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8003948:	4b20      	ldr	r3, [pc, #128]	@ (80039cc <MX_LTDC_Init+0xfc>)
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8003950:	481e      	ldr	r0, [pc, #120]	@ (80039cc <MX_LTDC_Init+0xfc>)
 8003952:	f006 fd85 	bl	800a460 <HAL_LTDC_Init>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d001      	beq.n	8003960 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800395c:	f000 ffee 	bl	800493c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8003960:	2300      	movs	r3, #0
 8003962:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8003964:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8003968:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800396a:	2300      	movs	r3, #0
 800396c:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 800396e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8003972:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8003974:	2302      	movs	r3, #2
 8003976:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8003978:	23ff      	movs	r3, #255	@ 0xff
 800397a:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 800397c:	2300      	movs	r3, #0
 800397e:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8003980:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003984:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8003986:	2307      	movs	r3, #7
 8003988:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0;
 800398a:	2300      	movs	r3, #0
 800398c:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 800398e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8003992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8003994:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8003998:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800399a:	2300      	movs	r3, #0
 800399c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 80039a0:	2300      	movs	r3, #0
 80039a2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 80039a6:	2300      	movs	r3, #0
 80039a8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80039ac:	1d3b      	adds	r3, r7, #4
 80039ae:	2200      	movs	r2, #0
 80039b0:	4619      	mov	r1, r3
 80039b2:	4806      	ldr	r0, [pc, #24]	@ (80039cc <MX_LTDC_Init+0xfc>)
 80039b4:	f006 fe24 	bl	800a600 <HAL_LTDC_ConfigLayer>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_LTDC_Init+0xf2>
  {
    Error_Handler();
 80039be:	f000 ffbd 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80039c2:	bf00      	nop
 80039c4:	3738      	adds	r7, #56	@ 0x38
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	2000644c 	.word	0x2000644c
 80039d0:	40016800 	.word	0x40016800

080039d4 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b0b0      	sub	sp, #192	@ 0xc0
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039dc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	605a      	str	r2, [r3, #4]
 80039e6:	609a      	str	r2, [r3, #8]
 80039e8:	60da      	str	r2, [r3, #12]
 80039ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80039ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80039f0:	2284      	movs	r2, #132	@ 0x84
 80039f2:	2100      	movs	r1, #0
 80039f4:	4618      	mov	r0, r3
 80039f6:	f010 fd5b 	bl	80144b0 <memset>
  if(ltdcHandle->Instance==LTDC)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a97      	ldr	r2, [pc, #604]	@ (8003c5c <HAL_LTDC_MspInit+0x288>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	f040 8126 	bne.w	8003c52 <HAL_LTDC_MspInit+0x27e>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003a06:	2308      	movs	r3, #8
 8003a08:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 8003a0a:	2364      	movs	r3, #100	@ 0x64
 8003a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8003a0e:	2304      	movs	r3, #4
 8003a10:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8003a12:	2302      	movs	r3, #2
 8003a14:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8003a16:	2300      	movs	r3, #0
 8003a18:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8003a1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003a22:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a24:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f007 fcb9 	bl	800b3a0 <HAL_RCCEx_PeriphCLKConfig>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <HAL_LTDC_MspInit+0x64>
    {
      Error_Handler();
 8003a34:	f000 ff82 	bl	800493c <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8003a38:	4b89      	ldr	r3, [pc, #548]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3c:	4a88      	ldr	r2, [pc, #544]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a42:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a44:	4b86      	ldr	r3, [pc, #536]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003a50:	4b83      	ldr	r3, [pc, #524]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a54:	4a82      	ldr	r2, [pc, #520]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a5c:	4b80      	ldr	r3, [pc, #512]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a64:	623b      	str	r3, [r7, #32]
 8003a66:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a68:	4b7d      	ldr	r3, [pc, #500]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6c:	4a7c      	ldr	r2, [pc, #496]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a6e:	f043 0301 	orr.w	r3, r3, #1
 8003a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a74:	4b7a      	ldr	r3, [pc, #488]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003a80:	4b77      	ldr	r3, [pc, #476]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a84:	4a76      	ldr	r2, [pc, #472]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a8c:	4b74      	ldr	r3, [pc, #464]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a94:	61bb      	str	r3, [r7, #24]
 8003a96:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8003a98:	4b71      	ldr	r3, [pc, #452]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9c:	4a70      	ldr	r2, [pc, #448]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003a9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003aa2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aa4:	4b6e      	ldr	r3, [pc, #440]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ab0:	4b6b      	ldr	r3, [pc, #428]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab4:	4a6a      	ldr	r2, [pc, #424]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003ab6:	f043 0308 	orr.w	r3, r3, #8
 8003aba:	6313      	str	r3, [r2, #48]	@ 0x30
 8003abc:	4b68      	ldr	r3, [pc, #416]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac0:	f003 0308 	and.w	r3, r3, #8
 8003ac4:	613b      	str	r3, [r7, #16]
 8003ac6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ac8:	4b65      	ldr	r3, [pc, #404]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003acc:	4a64      	ldr	r2, [pc, #400]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003ace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ad2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ad4:	4b62      	ldr	r3, [pc, #392]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003adc:	60fb      	str	r3, [r7, #12]
 8003ade:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ae0:	4b5f      	ldr	r3, [pc, #380]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae4:	4a5e      	ldr	r2, [pc, #376]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003ae6:	f043 0302 	orr.w	r3, r3, #2
 8003aea:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aec:	4b5c      	ldr	r3, [pc, #368]	@ (8003c60 <HAL_LTDC_MspInit+0x28c>)
 8003aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	60bb      	str	r3, [r7, #8]
 8003af6:	68bb      	ldr	r3, [r7, #8]
    PI14     ------> LTDC_CLK
    PG6     ------> LTDC_R7
    PH9     ------> LTDC_R3
    PB1     ------> LTDC_R6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_6;
 8003af8:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 8003afc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b00:	2302      	movs	r3, #2
 8003b02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b06:	2300      	movs	r3, #0
 8003b08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003b12:	230e      	movs	r3, #14
 8003b14:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003b18:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4851      	ldr	r0, [pc, #324]	@ (8003c64 <HAL_LTDC_MspInit+0x290>)
 8003b20:	f005 fb3a 	bl	8009198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8003b24:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003b28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b32:	2300      	movs	r3, #0
 8003b34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003b3e:	230e      	movs	r3, #14
 8003b40:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b44:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4847      	ldr	r0, [pc, #284]	@ (8003c68 <HAL_LTDC_MspInit+0x294>)
 8003b4c:	f005 fb24 	bl	8009198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_1
 8003b50:	f244 6333 	movw	r3, #17971	@ 0x4633
 8003b54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b58:	2302      	movs	r3, #2
 8003b5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b64:	2300      	movs	r3, #0
 8003b66:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003b6a:	230e      	movs	r3, #14
 8003b6c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003b70:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003b74:	4619      	mov	r1, r3
 8003b76:	483d      	ldr	r0, [pc, #244]	@ (8003c6c <HAL_LTDC_MspInit+0x298>)
 8003b78:	f005 fb0e 	bl	8009198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5;
 8003b7c:	23e0      	movs	r3, #224	@ 0xe0
 8003b7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b82:	2302      	movs	r3, #2
 8003b84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003b94:	230e      	movs	r3, #14
 8003b96:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8003b9a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	4833      	ldr	r0, [pc, #204]	@ (8003c70 <HAL_LTDC_MspInit+0x29c>)
 8003ba2:	f005 faf9 	bl	8009198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003ba6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003baa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bae:	2302      	movs	r3, #2
 8003bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003bc0:	2309      	movs	r3, #9
 8003bc2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003bc6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4825      	ldr	r0, [pc, #148]	@ (8003c64 <HAL_LTDC_MspInit+0x290>)
 8003bce:	f005 fae3 	bl	8009198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003bd2:	2308      	movs	r3, #8
 8003bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd8:	2302      	movs	r3, #2
 8003bda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bde:	2300      	movs	r3, #0
 8003be0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be4:	2300      	movs	r3, #0
 8003be6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003bea:	230e      	movs	r3, #14
 8003bec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003bf0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	481f      	ldr	r0, [pc, #124]	@ (8003c74 <HAL_LTDC_MspInit+0x2a0>)
 8003bf8:	f005 face 	bl	8009198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_9;
 8003bfc:	f44f 4322 	mov.w	r3, #41472	@ 0xa200
 8003c00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c04:	2302      	movs	r3, #2
 8003c06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c10:	2300      	movs	r3, #0
 8003c12:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003c16:	230e      	movs	r3, #14
 8003c18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003c1c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003c20:	4619      	mov	r1, r3
 8003c22:	4815      	ldr	r0, [pc, #84]	@ (8003c78 <HAL_LTDC_MspInit+0x2a4>)
 8003c24:	f005 fab8 	bl	8009198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003c28:	2302      	movs	r3, #2
 8003c2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c2e:	2302      	movs	r3, #2
 8003c30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c34:	2300      	movs	r3, #0
 8003c36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003c40:	2309      	movs	r3, #9
 8003c42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c46:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	480b      	ldr	r0, [pc, #44]	@ (8003c7c <HAL_LTDC_MspInit+0x2a8>)
 8003c4e:	f005 faa3 	bl	8009198 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8003c52:	bf00      	nop
 8003c54:	37c0      	adds	r7, #192	@ 0xc0
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40016800 	.word	0x40016800
 8003c60:	40023800 	.word	0x40023800
 8003c64:	40021800 	.word	0x40021800
 8003c68:	40020000 	.word	0x40020000
 8003c6c:	40022000 	.word	0x40022000
 8003c70:	40022800 	.word	0x40022800
 8003c74:	40020c00 	.word	0x40020c00
 8003c78:	40021c00 	.word	0x40021c00
 8003c7c:	40020400 	.word	0x40020400

08003c80 <getRTCDateStr>:

/**
 * @brief Rcupre la date formate depuis la RTC
 * @param dateStr: buffer pour stocker la chane formate
 */
void getRTCDateStr(char* dateStr) {
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af02      	add	r7, sp, #8
 8003c86:	6078      	str	r0, [r7, #4]
    // Lecture de l'heure (ncessaire avant la date)
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8003c88:	2200      	movs	r2, #0
 8003c8a:	490d      	ldr	r1, [pc, #52]	@ (8003cc0 <getRTCDateStr+0x40>)
 8003c8c:	480d      	ldr	r0, [pc, #52]	@ (8003cc4 <getRTCDateStr+0x44>)
 8003c8e:	f008 f895 	bl	800bdbc <HAL_RTC_GetTime>
    // Lecture de la date
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8003c92:	2200      	movs	r2, #0
 8003c94:	490c      	ldr	r1, [pc, #48]	@ (8003cc8 <getRTCDateStr+0x48>)
 8003c96:	480b      	ldr	r0, [pc, #44]	@ (8003cc4 <getRTCDateStr+0x44>)
 8003c98:	f008 f972 	bl	800bf80 <HAL_RTC_GetDate>

    // Format: "Jour JJ/MM/AAAA"
    sprintf(dateStr, "%02d/%02d/20%02d",
            sDate.Date,
 8003c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc8 <getRTCDateStr+0x48>)
 8003c9e:	789b      	ldrb	r3, [r3, #2]
    sprintf(dateStr, "%02d/%02d/20%02d",
 8003ca0:	461a      	mov	r2, r3
            sDate.Month,
 8003ca2:	4b09      	ldr	r3, [pc, #36]	@ (8003cc8 <getRTCDateStr+0x48>)
 8003ca4:	785b      	ldrb	r3, [r3, #1]
    sprintf(dateStr, "%02d/%02d/20%02d",
 8003ca6:	4619      	mov	r1, r3
            sDate.Year);
 8003ca8:	4b07      	ldr	r3, [pc, #28]	@ (8003cc8 <getRTCDateStr+0x48>)
 8003caa:	78db      	ldrb	r3, [r3, #3]
    sprintf(dateStr, "%02d/%02d/20%02d",
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	4906      	ldr	r1, [pc, #24]	@ (8003ccc <getRTCDateStr+0x4c>)
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f010 fb04 	bl	80142c0 <siprintf>
}
 8003cb8:	bf00      	nop
 8003cba:	3708      	adds	r7, #8
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	2000510c 	.word	0x2000510c
 8003cc4:	20006558 	.word	0x20006558
 8003cc8:	20005120 	.word	0x20005120
 8003ccc:	08016a04 	.word	0x08016a04

08003cd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003cd6:	f003 fe9f 	bl	8007a18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003cda:	f000 fd09 	bl	80046f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003cde:	f7ff fb37 	bl	8003350 <MX_GPIO_Init>
  MX_DMA_Init();
 8003ce2:	f7ff f9e5 	bl	80030b0 <MX_DMA_Init>
  MX_DMA2D_Init();
 8003ce6:	f7ff fa09 	bl	80030fc <MX_DMA2D_Init>
  MX_FMC_Init();
 8003cea:	f7ff fa59 	bl	80031a0 <MX_FMC_Init>
  MX_LTDC_Init();
 8003cee:	f7ff fdef 	bl	80038d0 <MX_LTDC_Init>
  MX_USART1_UART_Init();
 8003cf2:	f001 fb7d 	bl	80053f0 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 8003cf6:	f7ff fcc7 	bl	8003688 <MX_I2C3_Init>
  MX_TIM3_Init();
 8003cfa:	f001 fa0f 	bl	800511c <MX_TIM3_Init>
  MX_RTC_Init();
 8003cfe:	f000 fe23 	bl	8004948 <MX_RTC_Init>
  MX_SDMMC1_SD_Init();
 8003d02:	f000 fef5 	bl	8004af0 <MX_SDMMC1_SD_Init>
  MX_I2C1_Init();
 8003d06:	f7ff fc7f 	bl	8003608 <MX_I2C1_Init>
  MX_FATFS_Init();
 8003d0a:	f00c fcff 	bl	801070c <MX_FATFS_Init>
  MX_ADC1_Init();
 8003d0e:	f7ff f93d 	bl	8002f8c <MX_ADC1_Init>
  MX_TIM1_Init();
 8003d12:	f001 f9a9 	bl	8005068 <MX_TIM1_Init>
  MX_TIM6_Init();
 8003d16:	f001 fa51 	bl	80051bc <MX_TIM6_Init>
  MX_TIM7_Init();
 8003d1a:	f001 fa87 	bl	800522c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8003d1e:	f002 f887 	bl	8005e30 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(LTDC_ACTIVE_LAYER, SDRAM_DEVICE_ADDR);
 8003d22:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8003d26:	2001      	movs	r0, #1
 8003d28:	f002 f91a 	bl	8005f60 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SetLayerVisible(LTDC_ACTIVE_LAYER, ENABLE);
 8003d2c:	2101      	movs	r1, #1
 8003d2e:	2001      	movs	r0, #1
 8003d30:	f002 f986 	bl	8006040 <BSP_LCD_SetLayerVisible>
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8003d34:	4897      	ldr	r0, [pc, #604]	@ (8003f94 <main+0x2c4>)
 8003d36:	f002 f9f3 	bl	8006120 <BSP_LCD_SetFont>
  BSP_LCD_SelectLayer(LTDC_ACTIVE_LAYER);
 8003d3a:	2001      	movs	r0, #1
 8003d3c:	f002 f970 	bl	8006020 <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8003d40:	f04f 30ff 	mov.w	r0, #4294967295
 8003d44:	f002 fa06 	bl	8006154 <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8003d48:	f04f 30ff 	mov.w	r0, #4294967295
 8003d4c:	f002 f9ce 	bl	80060ec <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8003d50:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8003d54:	f002 f9b2 	bl	80060bc <BSP_LCD_SetTextColor>

  init_HumTemp();
 8003d58:	f7fe fada 	bl	8002310 <init_HumTemp>
  init_Pression();
 8003d5c:	f7fe fcd6 	bl	800270c <init_Pression>
  init_sd_logging();
 8003d60:	f7fe fe96 	bl	8002a90 <init_sd_logging>
  //BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
  TouchTimer_Init();
 8003d64:	f000 fd36 	bl	80047d4 <TouchTimer_Init>
  //drawCreditsPage();
  //drawTempHumidRainPage();
  //drawWindDirPressurePage();
  //drawSettingsPage();

  int flag=0;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60fb      	str	r3, [r7, #12]
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
         //machine d' etat de l'inteface graphique
         if (needRedraw) {
 8003d6c:	4b8a      	ldr	r3, [pc, #552]	@ (8003f98 <main+0x2c8>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d04c      	beq.n	8003e0e <main+0x13e>
             switch (flag) {
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2b09      	cmp	r3, #9
 8003d78:	d849      	bhi.n	8003e0e <main+0x13e>
 8003d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d80 <main+0xb0>)
 8003d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d80:	08003da9 	.word	0x08003da9
 8003d84:	08003db5 	.word	0x08003db5
 8003d88:	08003dc1 	.word	0x08003dc1
 8003d8c:	08003dcd 	.word	0x08003dcd
 8003d90:	08003dd9 	.word	0x08003dd9
 8003d94:	08003de5 	.word	0x08003de5
 8003d98:	08003deb 	.word	0x08003deb
 8003d9c:	08003df1 	.word	0x08003df1
 8003da0:	08003dfd 	.word	0x08003dfd
 8003da4:	08003e03 	.word	0x08003e03
                 case 0:
                     drawMenuPage();
 8003da8:	f7fd f93a 	bl	8001020 <drawMenuPage>
                     needRedraw = 0; // Reset the redraw flag
 8003dac:	4b7a      	ldr	r3, [pc, #488]	@ (8003f98 <main+0x2c8>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	601a      	str	r2, [r3, #0]
                     break;
 8003db2:	e02c      	b.n	8003e0e <main+0x13e>

                 case 1:
                	 drawTempHumidRainPage();
 8003db4:	f7fd fa06 	bl	80011c4 <drawTempHumidRainPage>
                     needRedraw = 0; // Reset the redraw flag
 8003db8:	4b77      	ldr	r3, [pc, #476]	@ (8003f98 <main+0x2c8>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	601a      	str	r2, [r3, #0]
                     break;
 8003dbe:	e026      	b.n	8003e0e <main+0x13e>

                 case 2:
                      drawWindDirPressurePage();
 8003dc0:	f7fd fa8e 	bl	80012e0 <drawWindDirPressurePage>
                      needRedraw = 0; // Reset the redraw flag
 8003dc4:	4b74      	ldr	r3, [pc, #464]	@ (8003f98 <main+0x2c8>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	601a      	str	r2, [r3, #0]
                      break;
 8003dca:	e020      	b.n	8003e0e <main+0x13e>

                 case 3:
                      drawSettingsPage();
 8003dcc:	f7fd fb14 	bl	80013f8 <drawSettingsPage>
                      needRedraw = 0; // Reset the redraw flag
 8003dd0:	4b71      	ldr	r3, [pc, #452]	@ (8003f98 <main+0x2c8>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	601a      	str	r2, [r3, #0]
                      break;
 8003dd6:	e01a      	b.n	8003e0e <main+0x13e>

                  case 4:
                      drawCreditsPage();
 8003dd8:	f7fd f9b4 	bl	8001144 <drawCreditsPage>
                      needRedraw = 0; // Reset the redraw flag
 8003ddc:	4b6e      	ldr	r3, [pc, #440]	@ (8003f98 <main+0x2c8>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	601a      	str	r2, [r3, #0]
                      break;
 8003de2:	e014      	b.n	8003e0e <main+0x13e>

                  case 5:
                	  valeur_graph_TempH();
 8003de4:	f7fe fbd2 	bl	800258c <valeur_graph_TempH>
                      //needRedraw = 0; // Reset the redraw flag
                      break;
 8003de8:	e011      	b.n	8003e0e <main+0x13e>

                  case 6:
                	  value_humidity_graph();
 8003dea:	f7fe fc07 	bl	80025fc <value_humidity_graph>
                      //needRedraw = 0; // Reset the redraw flag
                      break;
 8003dee:	e00e      	b.n	8003e0e <main+0x13e>

                  case 7:
                	  drawTempHumGraphPage();
 8003df0:	f7fd fc64 	bl	80016bc <drawTempHumGraphPage>
                      needRedraw = 0; // Reset the redraw flag
 8003df4:	4b68      	ldr	r3, [pc, #416]	@ (8003f98 <main+0x2c8>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	601a      	str	r2, [r3, #0]
                      break;
 8003dfa:	e008      	b.n	8003e0e <main+0x13e>

                  case 8:
                	  manage_pressure_graph();
 8003dfc:	f7fe fd56 	bl	80028ac <manage_pressure_graph>
                      //needRedraw = 0; // Reset the redraw flag
                      break;
 8003e00:	e005      	b.n	8003e0e <main+0x13e>

                  case 9:
                	  drawRainPressGraphPage();
 8003e02:	f7fd fca1 	bl	8001748 <drawRainPressGraphPage>
                      needRedraw = 0; // Reset the redraw flag
 8003e06:	4b64      	ldr	r3, [pc, #400]	@ (8003f98 <main+0x2c8>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]
                      break;
 8003e0c:	bf00      	nop
         /*if(I2c_Flag)
         {
			 }
			 I2c_Flag=0;
         }*/
  	  	  	 if(flag==1){
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d106      	bne.n	8003e22 <main+0x152>
  				 valeur_TempH();
 8003e14:	f7fe fb54 	bl	80024c0 <valeur_TempH>
  				 valeur_Hum();
 8003e18:	f7fe fae0 	bl	80023dc <valeur_Hum>
  				 Rain_Measure_Value();
 8003e1c:	f7fe fda4 	bl	8002968 <Rain_Measure_Value>
 8003e20:	e008      	b.n	8003e34 <main+0x164>
  			 }

  	  	  	 else if(flag==2){
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d105      	bne.n	8003e34 <main+0x164>
  				 valeur_Pression();
 8003e28:	f7fe fcb2 	bl	8002790 <valeur_Pression>
  				 Wind_Dir_Value();
 8003e2c:	f7fe ff28 	bl	8002c80 <Wind_Dir_Value>
  				 Wind_Speed_Value();
 8003e30:	f7ff f83a 	bl	8002ea8 <Wind_Speed_Value>

         }*/


         //changement d'tat par interruption sur bouton du touch screen
         if (TS_State.touchDetected && !debounce) {
 8003e34:	4b59      	ldr	r3, [pc, #356]	@ (8003f9c <main+0x2cc>)
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 843a 	beq.w	80046b4 <main+0x9e4>
 8003e40:	4b57      	ldr	r3, [pc, #348]	@ (8003fa0 <main+0x2d0>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f040 8435 	bne.w	80046b4 <main+0x9e4>
        	 debounce=1;
 8003e4a:	4b55      	ldr	r3, [pc, #340]	@ (8003fa0 <main+0x2d0>)
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	601a      	str	r2, [r3, #0]
			   //hum Temp Rain button
			  if (flag == 0 && x > 40 && x < 220 && y > 60 && y < 220) {
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d11a      	bne.n	8003e8c <main+0x1bc>
 8003e56:	4b53      	ldr	r3, [pc, #332]	@ (8003fa4 <main+0x2d4>)
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	2b28      	cmp	r3, #40	@ 0x28
 8003e5e:	d915      	bls.n	8003e8c <main+0x1bc>
 8003e60:	4b50      	ldr	r3, [pc, #320]	@ (8003fa4 <main+0x2d4>)
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2bdb      	cmp	r3, #219	@ 0xdb
 8003e68:	d810      	bhi.n	8003e8c <main+0x1bc>
 8003e6a:	4b4f      	ldr	r3, [pc, #316]	@ (8003fa8 <main+0x2d8>)
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	2b3c      	cmp	r3, #60	@ 0x3c
 8003e72:	d90b      	bls.n	8003e8c <main+0x1bc>
 8003e74:	4b4c      	ldr	r3, [pc, #304]	@ (8003fa8 <main+0x2d8>)
 8003e76:	881b      	ldrh	r3, [r3, #0]
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	2bdb      	cmp	r3, #219	@ 0xdb
 8003e7c:	d806      	bhi.n	8003e8c <main+0x1bc>
				  flag = 1;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	60fb      	str	r3, [r7, #12]
				  needRedraw = 1; // Set the redraw flag
 8003e82:	4b45      	ldr	r3, [pc, #276]	@ (8003f98 <main+0x2c8>)
 8003e84:	2201      	movs	r2, #1
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	f000 bc13 	b.w	80046b2 <main+0x9e2>

			  //return menu button
			  } else if ((flag == 1 || flag == 2 || flag == 3 || flag == 4) && x > 10 && x < 40 && y > 10 && y < 40) {
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d008      	beq.n	8003ea4 <main+0x1d4>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d005      	beq.n	8003ea4 <main+0x1d4>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2b03      	cmp	r3, #3
 8003e9c:	d002      	beq.n	8003ea4 <main+0x1d4>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d119      	bne.n	8003ed8 <main+0x208>
 8003ea4:	4b3f      	ldr	r3, [pc, #252]	@ (8003fa4 <main+0x2d4>)
 8003ea6:	881b      	ldrh	r3, [r3, #0]
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	2b0a      	cmp	r3, #10
 8003eac:	d914      	bls.n	8003ed8 <main+0x208>
 8003eae:	4b3d      	ldr	r3, [pc, #244]	@ (8003fa4 <main+0x2d4>)
 8003eb0:	881b      	ldrh	r3, [r3, #0]
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	2b27      	cmp	r3, #39	@ 0x27
 8003eb6:	d80f      	bhi.n	8003ed8 <main+0x208>
 8003eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8003fa8 <main+0x2d8>)
 8003eba:	881b      	ldrh	r3, [r3, #0]
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	2b0a      	cmp	r3, #10
 8003ec0:	d90a      	bls.n	8003ed8 <main+0x208>
 8003ec2:	4b39      	ldr	r3, [pc, #228]	@ (8003fa8 <main+0x2d8>)
 8003ec4:	881b      	ldrh	r3, [r3, #0]
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	2b27      	cmp	r3, #39	@ 0x27
 8003eca:	d805      	bhi.n	8003ed8 <main+0x208>
				  flag = 0;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	60fb      	str	r3, [r7, #12]
				  needRedraw = 1; // Set the redraw flag
 8003ed0:	4b31      	ldr	r3, [pc, #196]	@ (8003f98 <main+0x2c8>)
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	e3ec      	b.n	80046b2 <main+0x9e2>

			   //wind dir pressure button
			  } else if (flag == 0 && x > 260 && x < 440 && y > 60 && y < 220) {
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d11b      	bne.n	8003f16 <main+0x246>
 8003ede:	4b31      	ldr	r3, [pc, #196]	@ (8003fa4 <main+0x2d4>)
 8003ee0:	881b      	ldrh	r3, [r3, #0]
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ee8:	d915      	bls.n	8003f16 <main+0x246>
 8003eea:	4b2e      	ldr	r3, [pc, #184]	@ (8003fa4 <main+0x2d4>)
 8003eec:	881b      	ldrh	r3, [r3, #0]
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	f5b3 7fdc 	cmp.w	r3, #440	@ 0x1b8
 8003ef4:	d20f      	bcs.n	8003f16 <main+0x246>
 8003ef6:	4b2c      	ldr	r3, [pc, #176]	@ (8003fa8 <main+0x2d8>)
 8003ef8:	881b      	ldrh	r3, [r3, #0]
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b3c      	cmp	r3, #60	@ 0x3c
 8003efe:	d90a      	bls.n	8003f16 <main+0x246>
 8003f00:	4b29      	ldr	r3, [pc, #164]	@ (8003fa8 <main+0x2d8>)
 8003f02:	881b      	ldrh	r3, [r3, #0]
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2bdb      	cmp	r3, #219	@ 0xdb
 8003f08:	d805      	bhi.n	8003f16 <main+0x246>
				  flag = 2;
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	60fb      	str	r3, [r7, #12]
				  needRedraw = 1; // Set the redraw flag
 8003f0e:	4b22      	ldr	r3, [pc, #136]	@ (8003f98 <main+0x2c8>)
 8003f10:	2201      	movs	r2, #1
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	e3cd      	b.n	80046b2 <main+0x9e2>

			   //setting button
			  } else if (flag == 0 && x > 438 && x < 480 && y > 235 && y < 272) {
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d11c      	bne.n	8003f56 <main+0x286>
 8003f1c:	4b21      	ldr	r3, [pc, #132]	@ (8003fa4 <main+0x2d4>)
 8003f1e:	881b      	ldrh	r3, [r3, #0]
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	f5b3 7fdb 	cmp.w	r3, #438	@ 0x1b6
 8003f26:	d916      	bls.n	8003f56 <main+0x286>
 8003f28:	4b1e      	ldr	r3, [pc, #120]	@ (8003fa4 <main+0x2d4>)
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8003f32:	d210      	bcs.n	8003f56 <main+0x286>
 8003f34:	4b1c      	ldr	r3, [pc, #112]	@ (8003fa8 <main+0x2d8>)
 8003f36:	881b      	ldrh	r3, [r3, #0]
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	2beb      	cmp	r3, #235	@ 0xeb
 8003f3c:	d90b      	bls.n	8003f56 <main+0x286>
 8003f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8003fa8 <main+0x2d8>)
 8003f40:	881b      	ldrh	r3, [r3, #0]
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8003f48:	d205      	bcs.n	8003f56 <main+0x286>
				  flag = 3;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	60fb      	str	r3, [r7, #12]
				  needRedraw = 1; // Set the redraw flag
 8003f4e:	4b12      	ldr	r3, [pc, #72]	@ (8003f98 <main+0x2c8>)
 8003f50:	2201      	movs	r2, #1
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	e3ad      	b.n	80046b2 <main+0x9e2>

			  //credits button
			  } else if (flag == 0 && x > 18 && x < 58 && y > 235 && y < 272) {
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d127      	bne.n	8003fac <main+0x2dc>
 8003f5c:	4b11      	ldr	r3, [pc, #68]	@ (8003fa4 <main+0x2d4>)
 8003f5e:	881b      	ldrh	r3, [r3, #0]
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	2b12      	cmp	r3, #18
 8003f64:	d922      	bls.n	8003fac <main+0x2dc>
 8003f66:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa4 <main+0x2d4>)
 8003f68:	881b      	ldrh	r3, [r3, #0]
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	2b39      	cmp	r3, #57	@ 0x39
 8003f6e:	d81d      	bhi.n	8003fac <main+0x2dc>
 8003f70:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa8 <main+0x2d8>)
 8003f72:	881b      	ldrh	r3, [r3, #0]
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	2beb      	cmp	r3, #235	@ 0xeb
 8003f78:	d918      	bls.n	8003fac <main+0x2dc>
 8003f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa8 <main+0x2d8>)
 8003f7c:	881b      	ldrh	r3, [r3, #0]
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8003f84:	d212      	bcs.n	8003fac <main+0x2dc>
				  flag = 4;
 8003f86:	2304      	movs	r3, #4
 8003f88:	60fb      	str	r3, [r7, #12]
				  needRedraw = 1; // Set the redraw flag
 8003f8a:	4b03      	ldr	r3, [pc, #12]	@ (8003f98 <main+0x2c8>)
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	e38f      	b.n	80046b2 <main+0x9e2>
 8003f92:	bf00      	nop
 8003f94:	20004efc 	.word	0x20004efc
 8003f98:	20004ecc 	.word	0x20004ecc
 8003f9c:	200064f4 	.word	0x200064f4
 8003fa0:	20006524 	.word	0x20006524
 8003fa4:	20006520 	.word	0x20006520
 8003fa8:	20006522 	.word	0x20006522

			  //Temperature graph
			  } else if (flag == 1 && x > 40 && x < 160 && y > 80 && y < 200) {
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d119      	bne.n	8003fe6 <main+0x316>
 8003fb2:	4b7f      	ldr	r3, [pc, #508]	@ (80041b0 <main+0x4e0>)
 8003fb4:	881b      	ldrh	r3, [r3, #0]
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	2b28      	cmp	r3, #40	@ 0x28
 8003fba:	d914      	bls.n	8003fe6 <main+0x316>
 8003fbc:	4b7c      	ldr	r3, [pc, #496]	@ (80041b0 <main+0x4e0>)
 8003fbe:	881b      	ldrh	r3, [r3, #0]
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	2b9f      	cmp	r3, #159	@ 0x9f
 8003fc4:	d80f      	bhi.n	8003fe6 <main+0x316>
 8003fc6:	4b7b      	ldr	r3, [pc, #492]	@ (80041b4 <main+0x4e4>)
 8003fc8:	881b      	ldrh	r3, [r3, #0]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	2b50      	cmp	r3, #80	@ 0x50
 8003fce:	d90a      	bls.n	8003fe6 <main+0x316>
 8003fd0:	4b78      	ldr	r3, [pc, #480]	@ (80041b4 <main+0x4e4>)
 8003fd2:	881b      	ldrh	r3, [r3, #0]
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	2bc7      	cmp	r3, #199	@ 0xc7
 8003fd8:	d805      	bhi.n	8003fe6 <main+0x316>
				  flag = 5;
 8003fda:	2305      	movs	r3, #5
 8003fdc:	60fb      	str	r3, [r7, #12]
				  needRedraw = 1; // Set the redraw flag
 8003fde:	4b76      	ldr	r3, [pc, #472]	@ (80041b8 <main+0x4e8>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	e365      	b.n	80046b2 <main+0x9e2>

			  //humidity graph
         	  } else if (flag == 1 && x > 180 && x < 300 && y > 80 && y < 200){
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d11a      	bne.n	8004022 <main+0x352>
 8003fec:	4b70      	ldr	r3, [pc, #448]	@ (80041b0 <main+0x4e0>)
 8003fee:	881b      	ldrh	r3, [r3, #0]
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	2bb4      	cmp	r3, #180	@ 0xb4
 8003ff4:	d915      	bls.n	8004022 <main+0x352>
 8003ff6:	4b6e      	ldr	r3, [pc, #440]	@ (80041b0 <main+0x4e0>)
 8003ff8:	881b      	ldrh	r3, [r3, #0]
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004000:	d20f      	bcs.n	8004022 <main+0x352>
 8004002:	4b6c      	ldr	r3, [pc, #432]	@ (80041b4 <main+0x4e4>)
 8004004:	881b      	ldrh	r3, [r3, #0]
 8004006:	b29b      	uxth	r3, r3
 8004008:	2b50      	cmp	r3, #80	@ 0x50
 800400a:	d90a      	bls.n	8004022 <main+0x352>
 800400c:	4b69      	ldr	r3, [pc, #420]	@ (80041b4 <main+0x4e4>)
 800400e:	881b      	ldrh	r3, [r3, #0]
 8004010:	b29b      	uxth	r3, r3
 8004012:	2bc7      	cmp	r3, #199	@ 0xc7
 8004014:	d805      	bhi.n	8004022 <main+0x352>
         		 flag = 6;
 8004016:	2306      	movs	r3, #6
 8004018:	60fb      	str	r3, [r7, #12]
         		 needRedraw = 1; // Set the redraw flag
 800401a:	4b67      	ldr	r3, [pc, #412]	@ (80041b8 <main+0x4e8>)
 800401c:	2201      	movs	r2, #1
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	e347      	b.n	80046b2 <main+0x9e2>

         	  //Rain graph
         	  } else if (flag == 1 && x > 320 && x < 440 && y > 80 && y < 200){
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d11b      	bne.n	8004060 <main+0x390>
 8004028:	4b61      	ldr	r3, [pc, #388]	@ (80041b0 <main+0x4e0>)
 800402a:	881b      	ldrh	r3, [r3, #0]
 800402c:	b29b      	uxth	r3, r3
 800402e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004032:	d915      	bls.n	8004060 <main+0x390>
 8004034:	4b5e      	ldr	r3, [pc, #376]	@ (80041b0 <main+0x4e0>)
 8004036:	881b      	ldrh	r3, [r3, #0]
 8004038:	b29b      	uxth	r3, r3
 800403a:	f5b3 7fdc 	cmp.w	r3, #440	@ 0x1b8
 800403e:	d20f      	bcs.n	8004060 <main+0x390>
 8004040:	4b5c      	ldr	r3, [pc, #368]	@ (80041b4 <main+0x4e4>)
 8004042:	881b      	ldrh	r3, [r3, #0]
 8004044:	b29b      	uxth	r3, r3
 8004046:	2b50      	cmp	r3, #80	@ 0x50
 8004048:	d90a      	bls.n	8004060 <main+0x390>
 800404a:	4b5a      	ldr	r3, [pc, #360]	@ (80041b4 <main+0x4e4>)
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	b29b      	uxth	r3, r3
 8004050:	2bc7      	cmp	r3, #199	@ 0xc7
 8004052:	d805      	bhi.n	8004060 <main+0x390>
          		 flag = 7;
 8004054:	2307      	movs	r3, #7
 8004056:	60fb      	str	r3, [r7, #12]
          		 needRedraw = 1; // Set the redraw flag
 8004058:	4b57      	ldr	r3, [pc, #348]	@ (80041b8 <main+0x4e8>)
 800405a:	2201      	movs	r2, #1
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	e328      	b.n	80046b2 <main+0x9e2>

          	  //Pressure graph
         	  } else if (flag == 2 && x > 320 && x < 440 && y > 80 && y < 200){
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2b02      	cmp	r3, #2
 8004064:	d11b      	bne.n	800409e <main+0x3ce>
 8004066:	4b52      	ldr	r3, [pc, #328]	@ (80041b0 <main+0x4e0>)
 8004068:	881b      	ldrh	r3, [r3, #0]
 800406a:	b29b      	uxth	r3, r3
 800406c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004070:	d915      	bls.n	800409e <main+0x3ce>
 8004072:	4b4f      	ldr	r3, [pc, #316]	@ (80041b0 <main+0x4e0>)
 8004074:	881b      	ldrh	r3, [r3, #0]
 8004076:	b29b      	uxth	r3, r3
 8004078:	f5b3 7fdc 	cmp.w	r3, #440	@ 0x1b8
 800407c:	d20f      	bcs.n	800409e <main+0x3ce>
 800407e:	4b4d      	ldr	r3, [pc, #308]	@ (80041b4 <main+0x4e4>)
 8004080:	881b      	ldrh	r3, [r3, #0]
 8004082:	b29b      	uxth	r3, r3
 8004084:	2b50      	cmp	r3, #80	@ 0x50
 8004086:	d90a      	bls.n	800409e <main+0x3ce>
 8004088:	4b4a      	ldr	r3, [pc, #296]	@ (80041b4 <main+0x4e4>)
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	b29b      	uxth	r3, r3
 800408e:	2bc7      	cmp	r3, #199	@ 0xc7
 8004090:	d805      	bhi.n	800409e <main+0x3ce>
				 flag = 8;
 8004092:	2308      	movs	r3, #8
 8004094:	60fb      	str	r3, [r7, #12]
				 needRedraw = 1; // Set the redraw flag
 8004096:	4b48      	ldr	r3, [pc, #288]	@ (80041b8 <main+0x4e8>)
 8004098:	2201      	movs	r2, #1
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	e309      	b.n	80046b2 <main+0x9e2>

			  //Wind Graph
			  }else if (flag == 2 && x > 40 && x < 160 && y > 80 && y < 200){
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d119      	bne.n	80040d8 <main+0x408>
 80040a4:	4b42      	ldr	r3, [pc, #264]	@ (80041b0 <main+0x4e0>)
 80040a6:	881b      	ldrh	r3, [r3, #0]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	2b28      	cmp	r3, #40	@ 0x28
 80040ac:	d914      	bls.n	80040d8 <main+0x408>
 80040ae:	4b40      	ldr	r3, [pc, #256]	@ (80041b0 <main+0x4e0>)
 80040b0:	881b      	ldrh	r3, [r3, #0]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	2b9f      	cmp	r3, #159	@ 0x9f
 80040b6:	d80f      	bhi.n	80040d8 <main+0x408>
 80040b8:	4b3e      	ldr	r3, [pc, #248]	@ (80041b4 <main+0x4e4>)
 80040ba:	881b      	ldrh	r3, [r3, #0]
 80040bc:	b29b      	uxth	r3, r3
 80040be:	2b50      	cmp	r3, #80	@ 0x50
 80040c0:	d90a      	bls.n	80040d8 <main+0x408>
 80040c2:	4b3c      	ldr	r3, [pc, #240]	@ (80041b4 <main+0x4e4>)
 80040c4:	881b      	ldrh	r3, [r3, #0]
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	2bc7      	cmp	r3, #199	@ 0xc7
 80040ca:	d805      	bhi.n	80040d8 <main+0x408>
				 flag = 9;
 80040cc:	2309      	movs	r3, #9
 80040ce:	60fb      	str	r3, [r7, #12]
				 needRedraw = 1; // Set the redraw flag
 80040d0:	4b39      	ldr	r3, [pc, #228]	@ (80041b8 <main+0x4e8>)
 80040d2:	2201      	movs	r2, #1
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	e2ec      	b.n	80046b2 <main+0x9e2>

			  //return data page 1 button
			  } else if ((flag == 5 || flag == 6 || flag == 7) && x > 10 && x < 40 && y > 10 && y < 40) {
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2b05      	cmp	r3, #5
 80040dc:	d005      	beq.n	80040ea <main+0x41a>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2b06      	cmp	r3, #6
 80040e2:	d002      	beq.n	80040ea <main+0x41a>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2b07      	cmp	r3, #7
 80040e8:	d119      	bne.n	800411e <main+0x44e>
 80040ea:	4b31      	ldr	r3, [pc, #196]	@ (80041b0 <main+0x4e0>)
 80040ec:	881b      	ldrh	r3, [r3, #0]
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2b0a      	cmp	r3, #10
 80040f2:	d914      	bls.n	800411e <main+0x44e>
 80040f4:	4b2e      	ldr	r3, [pc, #184]	@ (80041b0 <main+0x4e0>)
 80040f6:	881b      	ldrh	r3, [r3, #0]
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	2b27      	cmp	r3, #39	@ 0x27
 80040fc:	d80f      	bhi.n	800411e <main+0x44e>
 80040fe:	4b2d      	ldr	r3, [pc, #180]	@ (80041b4 <main+0x4e4>)
 8004100:	881b      	ldrh	r3, [r3, #0]
 8004102:	b29b      	uxth	r3, r3
 8004104:	2b0a      	cmp	r3, #10
 8004106:	d90a      	bls.n	800411e <main+0x44e>
 8004108:	4b2a      	ldr	r3, [pc, #168]	@ (80041b4 <main+0x4e4>)
 800410a:	881b      	ldrh	r3, [r3, #0]
 800410c:	b29b      	uxth	r3, r3
 800410e:	2b27      	cmp	r3, #39	@ 0x27
 8004110:	d805      	bhi.n	800411e <main+0x44e>
				  flag = 1;
 8004112:	2301      	movs	r3, #1
 8004114:	60fb      	str	r3, [r7, #12]
				  needRedraw = 1; // Set the redraw flag
 8004116:	4b28      	ldr	r3, [pc, #160]	@ (80041b8 <main+0x4e8>)
 8004118:	2201      	movs	r2, #1
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	e2c9      	b.n	80046b2 <main+0x9e2>

			  //return data page 2 button
			  } else if ((flag == 8 || flag == 9) && x > 10 && x < 40 && y > 10 && y < 40) {
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2b08      	cmp	r3, #8
 8004122:	d002      	beq.n	800412a <main+0x45a>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2b09      	cmp	r3, #9
 8004128:	d119      	bne.n	800415e <main+0x48e>
 800412a:	4b21      	ldr	r3, [pc, #132]	@ (80041b0 <main+0x4e0>)
 800412c:	881b      	ldrh	r3, [r3, #0]
 800412e:	b29b      	uxth	r3, r3
 8004130:	2b0a      	cmp	r3, #10
 8004132:	d914      	bls.n	800415e <main+0x48e>
 8004134:	4b1e      	ldr	r3, [pc, #120]	@ (80041b0 <main+0x4e0>)
 8004136:	881b      	ldrh	r3, [r3, #0]
 8004138:	b29b      	uxth	r3, r3
 800413a:	2b27      	cmp	r3, #39	@ 0x27
 800413c:	d80f      	bhi.n	800415e <main+0x48e>
 800413e:	4b1d      	ldr	r3, [pc, #116]	@ (80041b4 <main+0x4e4>)
 8004140:	881b      	ldrh	r3, [r3, #0]
 8004142:	b29b      	uxth	r3, r3
 8004144:	2b0a      	cmp	r3, #10
 8004146:	d90a      	bls.n	800415e <main+0x48e>
 8004148:	4b1a      	ldr	r3, [pc, #104]	@ (80041b4 <main+0x4e4>)
 800414a:	881b      	ldrh	r3, [r3, #0]
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b27      	cmp	r3, #39	@ 0x27
 8004150:	d805      	bhi.n	800415e <main+0x48e>
				  flag = 2;
 8004152:	2302      	movs	r3, #2
 8004154:	60fb      	str	r3, [r7, #12]
				  needRedraw = 1; // Set the redraw flag
 8004156:	4b18      	ldr	r3, [pc, #96]	@ (80041b8 <main+0x4e8>)
 8004158:	2201      	movs	r2, #1
 800415a:	601a      	str	r2, [r3, #0]
 800415c:	e2a9      	b.n	80046b2 <main+0x9e2>
				  //Dans la partie o vous grez les touches
			  } else if (flag == 3) {
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2b03      	cmp	r3, #3
 8004162:	f040 82b2 	bne.w	80046ca <main+0x9fa>
				      const uint16_t col1 = 150;
 8004166:	2396      	movs	r3, #150	@ 0x96
 8004168:	817b      	strh	r3, [r7, #10]
				      const uint16_t col2 = col1 + 90;
 800416a:	897b      	ldrh	r3, [r7, #10]
 800416c:	335a      	adds	r3, #90	@ 0x5a
 800416e:	813b      	strh	r3, [r7, #8]
				      const uint16_t col3 = col2 + 90;
 8004170:	893b      	ldrh	r3, [r7, #8]
 8004172:	335a      	adds	r3, #90	@ 0x5a
 8004174:	80fb      	strh	r3, [r7, #6]
				      const uint16_t buttonSize = 30;
 8004176:	231e      	movs	r3, #30
 8004178:	80bb      	strh	r3, [r7, #4]

				      // Bouton retour
				      if (x > 10 && x < 40 && y > 10 && y < 40) {
 800417a:	4b0d      	ldr	r3, [pc, #52]	@ (80041b0 <main+0x4e0>)
 800417c:	881b      	ldrh	r3, [r3, #0]
 800417e:	b29b      	uxth	r3, r3
 8004180:	2b0a      	cmp	r3, #10
 8004182:	d91b      	bls.n	80041bc <main+0x4ec>
 8004184:	4b0a      	ldr	r3, [pc, #40]	@ (80041b0 <main+0x4e0>)
 8004186:	881b      	ldrh	r3, [r3, #0]
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b27      	cmp	r3, #39	@ 0x27
 800418c:	d816      	bhi.n	80041bc <main+0x4ec>
 800418e:	4b09      	ldr	r3, [pc, #36]	@ (80041b4 <main+0x4e4>)
 8004190:	881b      	ldrh	r3, [r3, #0]
 8004192:	b29b      	uxth	r3, r3
 8004194:	2b0a      	cmp	r3, #10
 8004196:	d911      	bls.n	80041bc <main+0x4ec>
 8004198:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <main+0x4e4>)
 800419a:	881b      	ldrh	r3, [r3, #0]
 800419c:	b29b      	uxth	r3, r3
 800419e:	2b27      	cmp	r3, #39	@ 0x27
 80041a0:	d80c      	bhi.n	80041bc <main+0x4ec>
				          flag = 0;
 80041a2:	2300      	movs	r3, #0
 80041a4:	60fb      	str	r3, [r7, #12]
				          needRedraw = 1;
 80041a6:	4b04      	ldr	r3, [pc, #16]	@ (80041b8 <main+0x4e8>)
 80041a8:	2201      	movs	r2, #1
 80041aa:	601a      	str	r2, [r3, #0]
 80041ac:	e26f      	b.n	800468e <main+0x9be>
 80041ae:	bf00      	nop
 80041b0:	20006520 	.word	0x20006520
 80041b4:	20006522 	.word	0x20006522
 80041b8:	20004ecc 	.word	0x20004ecc
				      }
				      // === Boutons Date ===
				      // Jour +
				      else if (x >= col1 && x <= col1 + buttonSize && y >= 40 && y <= 70) {
 80041bc:	4b86      	ldr	r3, [pc, #536]	@ (80043d8 <main+0x708>)
 80041be:	881b      	ldrh	r3, [r3, #0]
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	897a      	ldrh	r2, [r7, #10]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d832      	bhi.n	800422e <main+0x55e>
 80041c8:	4b83      	ldr	r3, [pc, #524]	@ (80043d8 <main+0x708>)
 80041ca:	881b      	ldrh	r3, [r3, #0]
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	4619      	mov	r1, r3
 80041d0:	897a      	ldrh	r2, [r7, #10]
 80041d2:	88bb      	ldrh	r3, [r7, #4]
 80041d4:	4413      	add	r3, r2
 80041d6:	4299      	cmp	r1, r3
 80041d8:	dc29      	bgt.n	800422e <main+0x55e>
 80041da:	4b80      	ldr	r3, [pc, #512]	@ (80043dc <main+0x70c>)
 80041dc:	881b      	ldrh	r3, [r3, #0]
 80041de:	b29b      	uxth	r3, r3
 80041e0:	2b27      	cmp	r3, #39	@ 0x27
 80041e2:	d924      	bls.n	800422e <main+0x55e>
 80041e4:	4b7d      	ldr	r3, [pc, #500]	@ (80043dc <main+0x70c>)
 80041e6:	881b      	ldrh	r3, [r3, #0]
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	2b46      	cmp	r3, #70	@ 0x46
 80041ec:	d81f      	bhi.n	800422e <main+0x55e>
				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80041ee:	2200      	movs	r2, #0
 80041f0:	497b      	ldr	r1, [pc, #492]	@ (80043e0 <main+0x710>)
 80041f2:	487c      	ldr	r0, [pc, #496]	@ (80043e4 <main+0x714>)
 80041f4:	f007 fde2 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80041f8:	2200      	movs	r2, #0
 80041fa:	497b      	ldr	r1, [pc, #492]	@ (80043e8 <main+0x718>)
 80041fc:	4879      	ldr	r0, [pc, #484]	@ (80043e4 <main+0x714>)
 80041fe:	f007 febf 	bl	800bf80 <HAL_RTC_GetDate>
				          sDate.Date = (sDate.Date % 31) + 1;
 8004202:	4b79      	ldr	r3, [pc, #484]	@ (80043e8 <main+0x718>)
 8004204:	789a      	ldrb	r2, [r3, #2]
 8004206:	4b79      	ldr	r3, [pc, #484]	@ (80043ec <main+0x71c>)
 8004208:	fba3 1302 	umull	r1, r3, r3, r2
 800420c:	1ad1      	subs	r1, r2, r3
 800420e:	0849      	lsrs	r1, r1, #1
 8004210:	440b      	add	r3, r1
 8004212:	0919      	lsrs	r1, r3, #4
 8004214:	460b      	mov	r3, r1
 8004216:	015b      	lsls	r3, r3, #5
 8004218:	1a5b      	subs	r3, r3, r1
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	b2db      	uxtb	r3, r3
 800421e:	3301      	adds	r3, #1
 8004220:	b2da      	uxtb	r2, r3
 8004222:	4b71      	ldr	r3, [pc, #452]	@ (80043e8 <main+0x718>)
 8004224:	709a      	strb	r2, [r3, #2]
				          needRedraw = 1;
 8004226:	4b72      	ldr	r3, [pc, #456]	@ (80043f0 <main+0x720>)
 8004228:	2201      	movs	r2, #1
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	e22f      	b.n	800468e <main+0x9be>
				      }
				      // Jour -
				      else if (x >= col1 && x <= col1 + buttonSize && y >= 105 && y <= 135) {
 800422e:	4b6a      	ldr	r3, [pc, #424]	@ (80043d8 <main+0x708>)
 8004230:	881b      	ldrh	r3, [r3, #0]
 8004232:	b29b      	uxth	r3, r3
 8004234:	897a      	ldrh	r2, [r7, #10]
 8004236:	429a      	cmp	r2, r3
 8004238:	d82c      	bhi.n	8004294 <main+0x5c4>
 800423a:	4b67      	ldr	r3, [pc, #412]	@ (80043d8 <main+0x708>)
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	b29b      	uxth	r3, r3
 8004240:	4619      	mov	r1, r3
 8004242:	897a      	ldrh	r2, [r7, #10]
 8004244:	88bb      	ldrh	r3, [r7, #4]
 8004246:	4413      	add	r3, r2
 8004248:	4299      	cmp	r1, r3
 800424a:	dc23      	bgt.n	8004294 <main+0x5c4>
 800424c:	4b63      	ldr	r3, [pc, #396]	@ (80043dc <main+0x70c>)
 800424e:	881b      	ldrh	r3, [r3, #0]
 8004250:	b29b      	uxth	r3, r3
 8004252:	2b68      	cmp	r3, #104	@ 0x68
 8004254:	d91e      	bls.n	8004294 <main+0x5c4>
 8004256:	4b61      	ldr	r3, [pc, #388]	@ (80043dc <main+0x70c>)
 8004258:	881b      	ldrh	r3, [r3, #0]
 800425a:	b29b      	uxth	r3, r3
 800425c:	2b87      	cmp	r3, #135	@ 0x87
 800425e:	d819      	bhi.n	8004294 <main+0x5c4>

				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8004260:	2200      	movs	r2, #0
 8004262:	495f      	ldr	r1, [pc, #380]	@ (80043e0 <main+0x710>)
 8004264:	485f      	ldr	r0, [pc, #380]	@ (80043e4 <main+0x714>)
 8004266:	f007 fda9 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800426a:	2200      	movs	r2, #0
 800426c:	495e      	ldr	r1, [pc, #376]	@ (80043e8 <main+0x718>)
 800426e:	485d      	ldr	r0, [pc, #372]	@ (80043e4 <main+0x714>)
 8004270:	f007 fe86 	bl	800bf80 <HAL_RTC_GetDate>
				          sDate.Date = (sDate.Date > 1) ? sDate.Date - 1 : 31;
 8004274:	4b5c      	ldr	r3, [pc, #368]	@ (80043e8 <main+0x718>)
 8004276:	789b      	ldrb	r3, [r3, #2]
 8004278:	2b01      	cmp	r3, #1
 800427a:	d904      	bls.n	8004286 <main+0x5b6>
 800427c:	4b5a      	ldr	r3, [pc, #360]	@ (80043e8 <main+0x718>)
 800427e:	789b      	ldrb	r3, [r3, #2]
 8004280:	3b01      	subs	r3, #1
 8004282:	b2db      	uxtb	r3, r3
 8004284:	e000      	b.n	8004288 <main+0x5b8>
 8004286:	231f      	movs	r3, #31
 8004288:	4a57      	ldr	r2, [pc, #348]	@ (80043e8 <main+0x718>)
 800428a:	7093      	strb	r3, [r2, #2]
				          needRedraw = 1;
 800428c:	4b58      	ldr	r3, [pc, #352]	@ (80043f0 <main+0x720>)
 800428e:	2201      	movs	r2, #1
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	e1fc      	b.n	800468e <main+0x9be>
				      }
				      // Mois +
				      else if (x >= col2 && x <= col2 + buttonSize && y >= 40 && y <= 70) {
 8004294:	4b50      	ldr	r3, [pc, #320]	@ (80043d8 <main+0x708>)
 8004296:	881b      	ldrh	r3, [r3, #0]
 8004298:	b29b      	uxth	r3, r3
 800429a:	893a      	ldrh	r2, [r7, #8]
 800429c:	429a      	cmp	r2, r3
 800429e:	d830      	bhi.n	8004302 <main+0x632>
 80042a0:	4b4d      	ldr	r3, [pc, #308]	@ (80043d8 <main+0x708>)
 80042a2:	881b      	ldrh	r3, [r3, #0]
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	4619      	mov	r1, r3
 80042a8:	893a      	ldrh	r2, [r7, #8]
 80042aa:	88bb      	ldrh	r3, [r7, #4]
 80042ac:	4413      	add	r3, r2
 80042ae:	4299      	cmp	r1, r3
 80042b0:	dc27      	bgt.n	8004302 <main+0x632>
 80042b2:	4b4a      	ldr	r3, [pc, #296]	@ (80043dc <main+0x70c>)
 80042b4:	881b      	ldrh	r3, [r3, #0]
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	2b27      	cmp	r3, #39	@ 0x27
 80042ba:	d922      	bls.n	8004302 <main+0x632>
 80042bc:	4b47      	ldr	r3, [pc, #284]	@ (80043dc <main+0x70c>)
 80042be:	881b      	ldrh	r3, [r3, #0]
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b46      	cmp	r3, #70	@ 0x46
 80042c4:	d81d      	bhi.n	8004302 <main+0x632>
				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80042c6:	2200      	movs	r2, #0
 80042c8:	4945      	ldr	r1, [pc, #276]	@ (80043e0 <main+0x710>)
 80042ca:	4846      	ldr	r0, [pc, #280]	@ (80043e4 <main+0x714>)
 80042cc:	f007 fd76 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80042d0:	2200      	movs	r2, #0
 80042d2:	4945      	ldr	r1, [pc, #276]	@ (80043e8 <main+0x718>)
 80042d4:	4843      	ldr	r0, [pc, #268]	@ (80043e4 <main+0x714>)
 80042d6:	f007 fe53 	bl	800bf80 <HAL_RTC_GetDate>
				          sDate.Month = (sDate.Month % 12) + 1;
 80042da:	4b43      	ldr	r3, [pc, #268]	@ (80043e8 <main+0x718>)
 80042dc:	785a      	ldrb	r2, [r3, #1]
 80042de:	4b45      	ldr	r3, [pc, #276]	@ (80043f4 <main+0x724>)
 80042e0:	fba3 1302 	umull	r1, r3, r3, r2
 80042e4:	08d9      	lsrs	r1, r3, #3
 80042e6:	460b      	mov	r3, r1
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	440b      	add	r3, r1
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	3301      	adds	r3, #1
 80042f4:	b2da      	uxtb	r2, r3
 80042f6:	4b3c      	ldr	r3, [pc, #240]	@ (80043e8 <main+0x718>)
 80042f8:	705a      	strb	r2, [r3, #1]
				          needRedraw = 1;
 80042fa:	4b3d      	ldr	r3, [pc, #244]	@ (80043f0 <main+0x720>)
 80042fc:	2201      	movs	r2, #1
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	e1c5      	b.n	800468e <main+0x9be>
				      }
				      // Mois -
				      else if (x >= col2 && x <= col2 + buttonSize && y >= 105 && y <= 135) {
 8004302:	4b35      	ldr	r3, [pc, #212]	@ (80043d8 <main+0x708>)
 8004304:	881b      	ldrh	r3, [r3, #0]
 8004306:	b29b      	uxth	r3, r3
 8004308:	893a      	ldrh	r2, [r7, #8]
 800430a:	429a      	cmp	r2, r3
 800430c:	d82c      	bhi.n	8004368 <main+0x698>
 800430e:	4b32      	ldr	r3, [pc, #200]	@ (80043d8 <main+0x708>)
 8004310:	881b      	ldrh	r3, [r3, #0]
 8004312:	b29b      	uxth	r3, r3
 8004314:	4619      	mov	r1, r3
 8004316:	893a      	ldrh	r2, [r7, #8]
 8004318:	88bb      	ldrh	r3, [r7, #4]
 800431a:	4413      	add	r3, r2
 800431c:	4299      	cmp	r1, r3
 800431e:	dc23      	bgt.n	8004368 <main+0x698>
 8004320:	4b2e      	ldr	r3, [pc, #184]	@ (80043dc <main+0x70c>)
 8004322:	881b      	ldrh	r3, [r3, #0]
 8004324:	b29b      	uxth	r3, r3
 8004326:	2b68      	cmp	r3, #104	@ 0x68
 8004328:	d91e      	bls.n	8004368 <main+0x698>
 800432a:	4b2c      	ldr	r3, [pc, #176]	@ (80043dc <main+0x70c>)
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	b29b      	uxth	r3, r3
 8004330:	2b87      	cmp	r3, #135	@ 0x87
 8004332:	d819      	bhi.n	8004368 <main+0x698>

				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8004334:	2200      	movs	r2, #0
 8004336:	492a      	ldr	r1, [pc, #168]	@ (80043e0 <main+0x710>)
 8004338:	482a      	ldr	r0, [pc, #168]	@ (80043e4 <main+0x714>)
 800433a:	f007 fd3f 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800433e:	2200      	movs	r2, #0
 8004340:	4929      	ldr	r1, [pc, #164]	@ (80043e8 <main+0x718>)
 8004342:	4828      	ldr	r0, [pc, #160]	@ (80043e4 <main+0x714>)
 8004344:	f007 fe1c 	bl	800bf80 <HAL_RTC_GetDate>
				          sDate.Month = (sDate.Month > 1) ? sDate.Month - 1 : 12;
 8004348:	4b27      	ldr	r3, [pc, #156]	@ (80043e8 <main+0x718>)
 800434a:	785b      	ldrb	r3, [r3, #1]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d904      	bls.n	800435a <main+0x68a>
 8004350:	4b25      	ldr	r3, [pc, #148]	@ (80043e8 <main+0x718>)
 8004352:	785b      	ldrb	r3, [r3, #1]
 8004354:	3b01      	subs	r3, #1
 8004356:	b2db      	uxtb	r3, r3
 8004358:	e000      	b.n	800435c <main+0x68c>
 800435a:	230c      	movs	r3, #12
 800435c:	4a22      	ldr	r2, [pc, #136]	@ (80043e8 <main+0x718>)
 800435e:	7053      	strb	r3, [r2, #1]
				          needRedraw = 1;
 8004360:	4b23      	ldr	r3, [pc, #140]	@ (80043f0 <main+0x720>)
 8004362:	2201      	movs	r2, #1
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	e192      	b.n	800468e <main+0x9be>
				      }
				      // === Boutons Heure ===
				      // Heures +
				      else if (x >= col1 && x <= col1 + buttonSize && y >= 140 && y <= 170) {
 8004368:	4b1b      	ldr	r3, [pc, #108]	@ (80043d8 <main+0x708>)
 800436a:	881b      	ldrh	r3, [r3, #0]
 800436c:	b29b      	uxth	r3, r3
 800436e:	897a      	ldrh	r2, [r7, #10]
 8004370:	429a      	cmp	r2, r3
 8004372:	d843      	bhi.n	80043fc <main+0x72c>
 8004374:	4b18      	ldr	r3, [pc, #96]	@ (80043d8 <main+0x708>)
 8004376:	881b      	ldrh	r3, [r3, #0]
 8004378:	b29b      	uxth	r3, r3
 800437a:	4619      	mov	r1, r3
 800437c:	897a      	ldrh	r2, [r7, #10]
 800437e:	88bb      	ldrh	r3, [r7, #4]
 8004380:	4413      	add	r3, r2
 8004382:	4299      	cmp	r1, r3
 8004384:	dc3a      	bgt.n	80043fc <main+0x72c>
 8004386:	4b15      	ldr	r3, [pc, #84]	@ (80043dc <main+0x70c>)
 8004388:	881b      	ldrh	r3, [r3, #0]
 800438a:	b29b      	uxth	r3, r3
 800438c:	2b8b      	cmp	r3, #139	@ 0x8b
 800438e:	d935      	bls.n	80043fc <main+0x72c>
 8004390:	4b12      	ldr	r3, [pc, #72]	@ (80043dc <main+0x70c>)
 8004392:	881b      	ldrh	r3, [r3, #0]
 8004394:	b29b      	uxth	r3, r3
 8004396:	2baa      	cmp	r3, #170	@ 0xaa
 8004398:	d830      	bhi.n	80043fc <main+0x72c>

				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800439a:	2200      	movs	r2, #0
 800439c:	4910      	ldr	r1, [pc, #64]	@ (80043e0 <main+0x710>)
 800439e:	4811      	ldr	r0, [pc, #68]	@ (80043e4 <main+0x714>)
 80043a0:	f007 fd0c 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80043a4:	2200      	movs	r2, #0
 80043a6:	4910      	ldr	r1, [pc, #64]	@ (80043e8 <main+0x718>)
 80043a8:	480e      	ldr	r0, [pc, #56]	@ (80043e4 <main+0x714>)
 80043aa:	f007 fde9 	bl	800bf80 <HAL_RTC_GetDate>
				          sTime.Hours = (sTime.Hours + 1) % 24;
 80043ae:	4b0c      	ldr	r3, [pc, #48]	@ (80043e0 <main+0x710>)
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	1c5a      	adds	r2, r3, #1
 80043b4:	4b10      	ldr	r3, [pc, #64]	@ (80043f8 <main+0x728>)
 80043b6:	fb83 1302 	smull	r1, r3, r3, r2
 80043ba:	1099      	asrs	r1, r3, #2
 80043bc:	17d3      	asrs	r3, r2, #31
 80043be:	1ac9      	subs	r1, r1, r3
 80043c0:	460b      	mov	r3, r1
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	440b      	add	r3, r1
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	1ad1      	subs	r1, r2, r3
 80043ca:	b2ca      	uxtb	r2, r1
 80043cc:	4b04      	ldr	r3, [pc, #16]	@ (80043e0 <main+0x710>)
 80043ce:	701a      	strb	r2, [r3, #0]
				          needRedraw = 1;
 80043d0:	4b07      	ldr	r3, [pc, #28]	@ (80043f0 <main+0x720>)
 80043d2:	2201      	movs	r2, #1
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	e15a      	b.n	800468e <main+0x9be>
 80043d8:	20006520 	.word	0x20006520
 80043dc:	20006522 	.word	0x20006522
 80043e0:	2000510c 	.word	0x2000510c
 80043e4:	20006558 	.word	0x20006558
 80043e8:	20005120 	.word	0x20005120
 80043ec:	08421085 	.word	0x08421085
 80043f0:	20004ecc 	.word	0x20004ecc
 80043f4:	aaaaaaab 	.word	0xaaaaaaab
 80043f8:	2aaaaaab 	.word	0x2aaaaaab
				      }
				      // Heures -
				      else if (x >= col1 && x <= col1 + buttonSize && y >= 200 && y <= 230) {
 80043fc:	4b85      	ldr	r3, [pc, #532]	@ (8004614 <main+0x944>)
 80043fe:	881b      	ldrh	r3, [r3, #0]
 8004400:	b29b      	uxth	r3, r3
 8004402:	897a      	ldrh	r2, [r7, #10]
 8004404:	429a      	cmp	r2, r3
 8004406:	d82c      	bhi.n	8004462 <main+0x792>
 8004408:	4b82      	ldr	r3, [pc, #520]	@ (8004614 <main+0x944>)
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	b29b      	uxth	r3, r3
 800440e:	4619      	mov	r1, r3
 8004410:	897a      	ldrh	r2, [r7, #10]
 8004412:	88bb      	ldrh	r3, [r7, #4]
 8004414:	4413      	add	r3, r2
 8004416:	4299      	cmp	r1, r3
 8004418:	dc23      	bgt.n	8004462 <main+0x792>
 800441a:	4b7f      	ldr	r3, [pc, #508]	@ (8004618 <main+0x948>)
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	b29b      	uxth	r3, r3
 8004420:	2bc7      	cmp	r3, #199	@ 0xc7
 8004422:	d91e      	bls.n	8004462 <main+0x792>
 8004424:	4b7c      	ldr	r3, [pc, #496]	@ (8004618 <main+0x948>)
 8004426:	881b      	ldrh	r3, [r3, #0]
 8004428:	b29b      	uxth	r3, r3
 800442a:	2be6      	cmp	r3, #230	@ 0xe6
 800442c:	d819      	bhi.n	8004462 <main+0x792>

				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800442e:	2200      	movs	r2, #0
 8004430:	497a      	ldr	r1, [pc, #488]	@ (800461c <main+0x94c>)
 8004432:	487b      	ldr	r0, [pc, #492]	@ (8004620 <main+0x950>)
 8004434:	f007 fcc2 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8004438:	2200      	movs	r2, #0
 800443a:	497a      	ldr	r1, [pc, #488]	@ (8004624 <main+0x954>)
 800443c:	4878      	ldr	r0, [pc, #480]	@ (8004620 <main+0x950>)
 800443e:	f007 fd9f 	bl	800bf80 <HAL_RTC_GetDate>
				          sTime.Hours = (sTime.Hours > 0) ? sTime.Hours - 1 : 23;
 8004442:	4b76      	ldr	r3, [pc, #472]	@ (800461c <main+0x94c>)
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d004      	beq.n	8004454 <main+0x784>
 800444a:	4b74      	ldr	r3, [pc, #464]	@ (800461c <main+0x94c>)
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	3b01      	subs	r3, #1
 8004450:	b2db      	uxtb	r3, r3
 8004452:	e000      	b.n	8004456 <main+0x786>
 8004454:	2317      	movs	r3, #23
 8004456:	4a71      	ldr	r2, [pc, #452]	@ (800461c <main+0x94c>)
 8004458:	7013      	strb	r3, [r2, #0]
				          needRedraw = 1;
 800445a:	4b73      	ldr	r3, [pc, #460]	@ (8004628 <main+0x958>)
 800445c:	2201      	movs	r2, #1
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	e115      	b.n	800468e <main+0x9be>
				      }
				      // Minutes +
				      else if (x >= col2 && x <= col2 + buttonSize && y >= 140 && y <= 170) {
 8004462:	4b6c      	ldr	r3, [pc, #432]	@ (8004614 <main+0x944>)
 8004464:	881b      	ldrh	r3, [r3, #0]
 8004466:	b29b      	uxth	r3, r3
 8004468:	893a      	ldrh	r2, [r7, #8]
 800446a:	429a      	cmp	r2, r3
 800446c:	d832      	bhi.n	80044d4 <main+0x804>
 800446e:	4b69      	ldr	r3, [pc, #420]	@ (8004614 <main+0x944>)
 8004470:	881b      	ldrh	r3, [r3, #0]
 8004472:	b29b      	uxth	r3, r3
 8004474:	4619      	mov	r1, r3
 8004476:	893a      	ldrh	r2, [r7, #8]
 8004478:	88bb      	ldrh	r3, [r7, #4]
 800447a:	4413      	add	r3, r2
 800447c:	4299      	cmp	r1, r3
 800447e:	dc29      	bgt.n	80044d4 <main+0x804>
 8004480:	4b65      	ldr	r3, [pc, #404]	@ (8004618 <main+0x948>)
 8004482:	881b      	ldrh	r3, [r3, #0]
 8004484:	b29b      	uxth	r3, r3
 8004486:	2b8b      	cmp	r3, #139	@ 0x8b
 8004488:	d924      	bls.n	80044d4 <main+0x804>
 800448a:	4b63      	ldr	r3, [pc, #396]	@ (8004618 <main+0x948>)
 800448c:	881b      	ldrh	r3, [r3, #0]
 800448e:	b29b      	uxth	r3, r3
 8004490:	2baa      	cmp	r3, #170	@ 0xaa
 8004492:	d81f      	bhi.n	80044d4 <main+0x804>

				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8004494:	2200      	movs	r2, #0
 8004496:	4961      	ldr	r1, [pc, #388]	@ (800461c <main+0x94c>)
 8004498:	4861      	ldr	r0, [pc, #388]	@ (8004620 <main+0x950>)
 800449a:	f007 fc8f 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800449e:	2200      	movs	r2, #0
 80044a0:	4960      	ldr	r1, [pc, #384]	@ (8004624 <main+0x954>)
 80044a2:	485f      	ldr	r0, [pc, #380]	@ (8004620 <main+0x950>)
 80044a4:	f007 fd6c 	bl	800bf80 <HAL_RTC_GetDate>
				          sTime.Minutes = (sTime.Minutes + 1) % 60;
 80044a8:	4b5c      	ldr	r3, [pc, #368]	@ (800461c <main+0x94c>)
 80044aa:	785b      	ldrb	r3, [r3, #1]
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	4b5f      	ldr	r3, [pc, #380]	@ (800462c <main+0x95c>)
 80044b0:	fb83 1302 	smull	r1, r3, r3, r2
 80044b4:	4413      	add	r3, r2
 80044b6:	1159      	asrs	r1, r3, #5
 80044b8:	17d3      	asrs	r3, r2, #31
 80044ba:	1ac9      	subs	r1, r1, r3
 80044bc:	460b      	mov	r3, r1
 80044be:	011b      	lsls	r3, r3, #4
 80044c0:	1a5b      	subs	r3, r3, r1
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	1ad1      	subs	r1, r2, r3
 80044c6:	b2ca      	uxtb	r2, r1
 80044c8:	4b54      	ldr	r3, [pc, #336]	@ (800461c <main+0x94c>)
 80044ca:	705a      	strb	r2, [r3, #1]
				          needRedraw = 1;
 80044cc:	4b56      	ldr	r3, [pc, #344]	@ (8004628 <main+0x958>)
 80044ce:	2201      	movs	r2, #1
 80044d0:	601a      	str	r2, [r3, #0]
 80044d2:	e0dc      	b.n	800468e <main+0x9be>
				      }
				      // Minutes -
				      else if (x >= col2 && x <= col2 + buttonSize && y >= 200 && y <= 230) {
 80044d4:	4b4f      	ldr	r3, [pc, #316]	@ (8004614 <main+0x944>)
 80044d6:	881b      	ldrh	r3, [r3, #0]
 80044d8:	b29b      	uxth	r3, r3
 80044da:	893a      	ldrh	r2, [r7, #8]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d82c      	bhi.n	800453a <main+0x86a>
 80044e0:	4b4c      	ldr	r3, [pc, #304]	@ (8004614 <main+0x944>)
 80044e2:	881b      	ldrh	r3, [r3, #0]
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	4619      	mov	r1, r3
 80044e8:	893a      	ldrh	r2, [r7, #8]
 80044ea:	88bb      	ldrh	r3, [r7, #4]
 80044ec:	4413      	add	r3, r2
 80044ee:	4299      	cmp	r1, r3
 80044f0:	dc23      	bgt.n	800453a <main+0x86a>
 80044f2:	4b49      	ldr	r3, [pc, #292]	@ (8004618 <main+0x948>)
 80044f4:	881b      	ldrh	r3, [r3, #0]
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80044fa:	d91e      	bls.n	800453a <main+0x86a>
 80044fc:	4b46      	ldr	r3, [pc, #280]	@ (8004618 <main+0x948>)
 80044fe:	881b      	ldrh	r3, [r3, #0]
 8004500:	b29b      	uxth	r3, r3
 8004502:	2be6      	cmp	r3, #230	@ 0xe6
 8004504:	d819      	bhi.n	800453a <main+0x86a>

				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8004506:	2200      	movs	r2, #0
 8004508:	4944      	ldr	r1, [pc, #272]	@ (800461c <main+0x94c>)
 800450a:	4845      	ldr	r0, [pc, #276]	@ (8004620 <main+0x950>)
 800450c:	f007 fc56 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8004510:	2200      	movs	r2, #0
 8004512:	4944      	ldr	r1, [pc, #272]	@ (8004624 <main+0x954>)
 8004514:	4842      	ldr	r0, [pc, #264]	@ (8004620 <main+0x950>)
 8004516:	f007 fd33 	bl	800bf80 <HAL_RTC_GetDate>
				          sTime.Minutes = (sTime.Minutes > 0) ? sTime.Minutes - 1 : 59;
 800451a:	4b40      	ldr	r3, [pc, #256]	@ (800461c <main+0x94c>)
 800451c:	785b      	ldrb	r3, [r3, #1]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d004      	beq.n	800452c <main+0x85c>
 8004522:	4b3e      	ldr	r3, [pc, #248]	@ (800461c <main+0x94c>)
 8004524:	785b      	ldrb	r3, [r3, #1]
 8004526:	3b01      	subs	r3, #1
 8004528:	b2db      	uxtb	r3, r3
 800452a:	e000      	b.n	800452e <main+0x85e>
 800452c:	233b      	movs	r3, #59	@ 0x3b
 800452e:	4a3b      	ldr	r2, [pc, #236]	@ (800461c <main+0x94c>)
 8004530:	7053      	strb	r3, [r2, #1]
				          needRedraw = 1;
 8004532:	4b3d      	ldr	r3, [pc, #244]	@ (8004628 <main+0x958>)
 8004534:	2201      	movs	r2, #1
 8004536:	601a      	str	r2, [r3, #0]
 8004538:	e0a9      	b.n	800468e <main+0x9be>
				      }
				      // Anne +
				      else if (x >= col3 && x <= col3 + buttonSize && y >= 40 && y <= 70) {
 800453a:	4b36      	ldr	r3, [pc, #216]	@ (8004614 <main+0x944>)
 800453c:	881b      	ldrh	r3, [r3, #0]
 800453e:	b29b      	uxth	r3, r3
 8004540:	88fa      	ldrh	r2, [r7, #6]
 8004542:	429a      	cmp	r2, r3
 8004544:	d830      	bhi.n	80045a8 <main+0x8d8>
 8004546:	4b33      	ldr	r3, [pc, #204]	@ (8004614 <main+0x944>)
 8004548:	881b      	ldrh	r3, [r3, #0]
 800454a:	b29b      	uxth	r3, r3
 800454c:	4619      	mov	r1, r3
 800454e:	88fa      	ldrh	r2, [r7, #6]
 8004550:	88bb      	ldrh	r3, [r7, #4]
 8004552:	4413      	add	r3, r2
 8004554:	4299      	cmp	r1, r3
 8004556:	dc27      	bgt.n	80045a8 <main+0x8d8>
 8004558:	4b2f      	ldr	r3, [pc, #188]	@ (8004618 <main+0x948>)
 800455a:	881b      	ldrh	r3, [r3, #0]
 800455c:	b29b      	uxth	r3, r3
 800455e:	2b27      	cmp	r3, #39	@ 0x27
 8004560:	d922      	bls.n	80045a8 <main+0x8d8>
 8004562:	4b2d      	ldr	r3, [pc, #180]	@ (8004618 <main+0x948>)
 8004564:	881b      	ldrh	r3, [r3, #0]
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b46      	cmp	r3, #70	@ 0x46
 800456a:	d81d      	bhi.n	80045a8 <main+0x8d8>
				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800456c:	2200      	movs	r2, #0
 800456e:	492b      	ldr	r1, [pc, #172]	@ (800461c <main+0x94c>)
 8004570:	482b      	ldr	r0, [pc, #172]	@ (8004620 <main+0x950>)
 8004572:	f007 fc23 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8004576:	2200      	movs	r2, #0
 8004578:	492a      	ldr	r1, [pc, #168]	@ (8004624 <main+0x954>)
 800457a:	4829      	ldr	r0, [pc, #164]	@ (8004620 <main+0x950>)
 800457c:	f007 fd00 	bl	800bf80 <HAL_RTC_GetDate>
				          if(sDate.Year < 99) {  // Limite pour format BCD
 8004580:	4b28      	ldr	r3, [pc, #160]	@ (8004624 <main+0x954>)
 8004582:	78db      	ldrb	r3, [r3, #3]
 8004584:	2b62      	cmp	r3, #98	@ 0x62
 8004586:	f200 8082 	bhi.w	800468e <main+0x9be>
				              sDate.Year++;
 800458a:	4b26      	ldr	r3, [pc, #152]	@ (8004624 <main+0x954>)
 800458c:	78db      	ldrb	r3, [r3, #3]
 800458e:	3301      	adds	r3, #1
 8004590:	b2da      	uxtb	r2, r3
 8004592:	4b24      	ldr	r3, [pc, #144]	@ (8004624 <main+0x954>)
 8004594:	70da      	strb	r2, [r3, #3]
				              HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8004596:	2200      	movs	r2, #0
 8004598:	4922      	ldr	r1, [pc, #136]	@ (8004624 <main+0x954>)
 800459a:	4821      	ldr	r0, [pc, #132]	@ (8004620 <main+0x950>)
 800459c:	f007 fc6c 	bl	800be78 <HAL_RTC_SetDate>
				              needRedraw = 1;
 80045a0:	4b21      	ldr	r3, [pc, #132]	@ (8004628 <main+0x958>)
 80045a2:	2201      	movs	r2, #1
 80045a4:	601a      	str	r2, [r3, #0]
				          if(sDate.Year < 99) {  // Limite pour format BCD
 80045a6:	e072      	b.n	800468e <main+0x9be>
				          }
				      }
				      // Anne -
				      else if (x >= col3 && x <= col3 + buttonSize && y >= 105 && y <= 135) {
 80045a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004614 <main+0x944>)
 80045aa:	881b      	ldrh	r3, [r3, #0]
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	88fa      	ldrh	r2, [r7, #6]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d83d      	bhi.n	8004630 <main+0x960>
 80045b4:	4b17      	ldr	r3, [pc, #92]	@ (8004614 <main+0x944>)
 80045b6:	881b      	ldrh	r3, [r3, #0]
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	4619      	mov	r1, r3
 80045bc:	88fa      	ldrh	r2, [r7, #6]
 80045be:	88bb      	ldrh	r3, [r7, #4]
 80045c0:	4413      	add	r3, r2
 80045c2:	4299      	cmp	r1, r3
 80045c4:	dc34      	bgt.n	8004630 <main+0x960>
 80045c6:	4b14      	ldr	r3, [pc, #80]	@ (8004618 <main+0x948>)
 80045c8:	881b      	ldrh	r3, [r3, #0]
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b68      	cmp	r3, #104	@ 0x68
 80045ce:	d92f      	bls.n	8004630 <main+0x960>
 80045d0:	4b11      	ldr	r3, [pc, #68]	@ (8004618 <main+0x948>)
 80045d2:	881b      	ldrh	r3, [r3, #0]
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b87      	cmp	r3, #135	@ 0x87
 80045d8:	d82a      	bhi.n	8004630 <main+0x960>

				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80045da:	2200      	movs	r2, #0
 80045dc:	490f      	ldr	r1, [pc, #60]	@ (800461c <main+0x94c>)
 80045de:	4810      	ldr	r0, [pc, #64]	@ (8004620 <main+0x950>)
 80045e0:	f007 fbec 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80045e4:	2200      	movs	r2, #0
 80045e6:	490f      	ldr	r1, [pc, #60]	@ (8004624 <main+0x954>)
 80045e8:	480d      	ldr	r0, [pc, #52]	@ (8004620 <main+0x950>)
 80045ea:	f007 fcc9 	bl	800bf80 <HAL_RTC_GetDate>
				          if(sDate.Year > 0) {
 80045ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004624 <main+0x954>)
 80045f0:	78db      	ldrb	r3, [r3, #3]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d04b      	beq.n	800468e <main+0x9be>
				              sDate.Year--;
 80045f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004624 <main+0x954>)
 80045f8:	78db      	ldrb	r3, [r3, #3]
 80045fa:	3b01      	subs	r3, #1
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	4b09      	ldr	r3, [pc, #36]	@ (8004624 <main+0x954>)
 8004600:	70da      	strb	r2, [r3, #3]
				              HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8004602:	2200      	movs	r2, #0
 8004604:	4907      	ldr	r1, [pc, #28]	@ (8004624 <main+0x954>)
 8004606:	4806      	ldr	r0, [pc, #24]	@ (8004620 <main+0x950>)
 8004608:	f007 fc36 	bl	800be78 <HAL_RTC_SetDate>
				              needRedraw = 1;
 800460c:	4b06      	ldr	r3, [pc, #24]	@ (8004628 <main+0x958>)
 800460e:	2201      	movs	r2, #1
 8004610:	601a      	str	r2, [r3, #0]
				          if(sDate.Year > 0) {
 8004612:	e03c      	b.n	800468e <main+0x9be>
 8004614:	20006520 	.word	0x20006520
 8004618:	20006522 	.word	0x20006522
 800461c:	2000510c 	.word	0x2000510c
 8004620:	20006558 	.word	0x20006558
 8004624:	20005120 	.word	0x20005120
 8004628:	20004ecc 	.word	0x20004ecc
 800462c:	88888889 	.word	0x88888889
				          }
				      }
				      // Bouton Valider
				      else if (x >= 340 && x <= 440 && y >= 220 && y <= 250) {
 8004630:	4b27      	ldr	r3, [pc, #156]	@ (80046d0 <main+0xa00>)
 8004632:	881b      	ldrh	r3, [r3, #0]
 8004634:	b29b      	uxth	r3, r3
 8004636:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 800463a:	d328      	bcc.n	800468e <main+0x9be>
 800463c:	4b24      	ldr	r3, [pc, #144]	@ (80046d0 <main+0xa00>)
 800463e:	881b      	ldrh	r3, [r3, #0]
 8004640:	b29b      	uxth	r3, r3
 8004642:	f5b3 7fdc 	cmp.w	r3, #440	@ 0x1b8
 8004646:	d822      	bhi.n	800468e <main+0x9be>
 8004648:	4b22      	ldr	r3, [pc, #136]	@ (80046d4 <main+0xa04>)
 800464a:	881b      	ldrh	r3, [r3, #0]
 800464c:	b29b      	uxth	r3, r3
 800464e:	2bdb      	cmp	r3, #219	@ 0xdb
 8004650:	d91d      	bls.n	800468e <main+0x9be>
 8004652:	4b20      	ldr	r3, [pc, #128]	@ (80046d4 <main+0xa04>)
 8004654:	881b      	ldrh	r3, [r3, #0]
 8004656:	b29b      	uxth	r3, r3
 8004658:	2bfa      	cmp	r3, #250	@ 0xfa
 800465a:	d818      	bhi.n	800468e <main+0x9be>
				          HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800465c:	2200      	movs	r2, #0
 800465e:	491e      	ldr	r1, [pc, #120]	@ (80046d8 <main+0xa08>)
 8004660:	481e      	ldr	r0, [pc, #120]	@ (80046dc <main+0xa0c>)
 8004662:	f007 fbab 	bl	800bdbc <HAL_RTC_GetTime>
				          HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8004666:	2200      	movs	r2, #0
 8004668:	491d      	ldr	r1, [pc, #116]	@ (80046e0 <main+0xa10>)
 800466a:	481c      	ldr	r0, [pc, #112]	@ (80046dc <main+0xa0c>)
 800466c:	f007 fc88 	bl	800bf80 <HAL_RTC_GetDate>
				          // Mise  jour de la date et de l'heure
				          HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8004670:	2200      	movs	r2, #0
 8004672:	4919      	ldr	r1, [pc, #100]	@ (80046d8 <main+0xa08>)
 8004674:	4819      	ldr	r0, [pc, #100]	@ (80046dc <main+0xa0c>)
 8004676:	f007 fb07 	bl	800bc88 <HAL_RTC_SetTime>
				          HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800467a:	2200      	movs	r2, #0
 800467c:	4918      	ldr	r1, [pc, #96]	@ (80046e0 <main+0xa10>)
 800467e:	4817      	ldr	r0, [pc, #92]	@ (80046dc <main+0xa0c>)
 8004680:	f007 fbfa 	bl	800be78 <HAL_RTC_SetDate>
				          flag = 0;
 8004684:	2300      	movs	r3, #0
 8004686:	60fb      	str	r3, [r7, #12]
				          needRedraw = 1;
 8004688:	4b16      	ldr	r3, [pc, #88]	@ (80046e4 <main+0xa14>)
 800468a:	2201      	movs	r2, #1
 800468c:	601a      	str	r2, [r3, #0]
				      }

				      // Si une valeur a t modifie, on met  jour la RTC
				      if (needRedraw) {
 800468e:	4b15      	ldr	r3, [pc, #84]	@ (80046e4 <main+0xa14>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d019      	beq.n	80046ca <main+0x9fa>
				          if (flag == 3) {  // Si on est toujours sur la page de rglage
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2b03      	cmp	r3, #3
 800469a:	d116      	bne.n	80046ca <main+0x9fa>
				              HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800469c:	2200      	movs	r2, #0
 800469e:	490e      	ldr	r1, [pc, #56]	@ (80046d8 <main+0xa08>)
 80046a0:	480e      	ldr	r0, [pc, #56]	@ (80046dc <main+0xa0c>)
 80046a2:	f007 faf1 	bl	800bc88 <HAL_RTC_SetTime>
				              HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80046a6:	2200      	movs	r2, #0
 80046a8:	490d      	ldr	r1, [pc, #52]	@ (80046e0 <main+0xa10>)
 80046aa:	480c      	ldr	r0, [pc, #48]	@ (80046dc <main+0xa0c>)
 80046ac:	f007 fbe4 	bl	800be78 <HAL_RTC_SetDate>
			  if (flag == 0 && x > 40 && x < 220 && y > 60 && y < 220) {
 80046b0:	e00b      	b.n	80046ca <main+0x9fa>
 80046b2:	e00a      	b.n	80046ca <main+0x9fa>
				          }
				      }
				  }

		  } else if (!TS_State.touchDetected) {
 80046b4:	4b0c      	ldr	r3, [pc, #48]	@ (80046e8 <main+0xa18>)
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f47f ab56 	bne.w	8003d6c <main+0x9c>
			  debounce = 0; // Reset debounce flag when touch is released
 80046c0:	4b0a      	ldr	r3, [pc, #40]	@ (80046ec <main+0xa1c>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	f7ff bb51 	b.w	8003d6c <main+0x9c>
			  if (flag == 0 && x > 40 && x < 220 && y > 60 && y < 220) {
 80046ca:	bf00      	nop
         if (needRedraw) {
 80046cc:	f7ff bb4e 	b.w	8003d6c <main+0x9c>
 80046d0:	20006520 	.word	0x20006520
 80046d4:	20006522 	.word	0x20006522
 80046d8:	2000510c 	.word	0x2000510c
 80046dc:	20006558 	.word	0x20006558
 80046e0:	20005120 	.word	0x20005120
 80046e4:	20004ecc 	.word	0x20004ecc
 80046e8:	200064f4 	.word	0x200064f4
 80046ec:	20006524 	.word	0x20006524

080046f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b094      	sub	sp, #80	@ 0x50
 80046f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80046f6:	f107 0320 	add.w	r3, r7, #32
 80046fa:	2230      	movs	r2, #48	@ 0x30
 80046fc:	2100      	movs	r1, #0
 80046fe:	4618      	mov	r0, r3
 8004700:	f00f fed6 	bl	80144b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004704:	f107 030c 	add.w	r3, r7, #12
 8004708:	2200      	movs	r2, #0
 800470a:	601a      	str	r2, [r3, #0]
 800470c:	605a      	str	r2, [r3, #4]
 800470e:	609a      	str	r2, [r3, #8]
 8004710:	60da      	str	r2, [r3, #12]
 8004712:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004714:	f006 f95a 	bl	800a9cc <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004718:	4b2c      	ldr	r3, [pc, #176]	@ (80047cc <SystemClock_Config+0xdc>)
 800471a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471c:	4a2b      	ldr	r2, [pc, #172]	@ (80047cc <SystemClock_Config+0xdc>)
 800471e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004722:	6413      	str	r3, [r2, #64]	@ 0x40
 8004724:	4b29      	ldr	r3, [pc, #164]	@ (80047cc <SystemClock_Config+0xdc>)
 8004726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800472c:	60bb      	str	r3, [r7, #8]
 800472e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004730:	4b27      	ldr	r3, [pc, #156]	@ (80047d0 <SystemClock_Config+0xe0>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a26      	ldr	r2, [pc, #152]	@ (80047d0 <SystemClock_Config+0xe0>)
 8004736:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800473a:	6013      	str	r3, [r2, #0]
 800473c:	4b24      	ldr	r3, [pc, #144]	@ (80047d0 <SystemClock_Config+0xe0>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004744:	607b      	str	r3, [r7, #4]
 8004746:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8004748:	2309      	movs	r3, #9
 800474a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800474c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004750:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004752:	2301      	movs	r3, #1
 8004754:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004756:	2302      	movs	r3, #2
 8004758:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800475a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800475e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8004760:	2319      	movs	r3, #25
 8004762:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8004764:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8004768:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800476a:	2302      	movs	r3, #2
 800476c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800476e:	2309      	movs	r3, #9
 8004770:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004772:	f107 0320 	add.w	r3, r7, #32
 8004776:	4618      	mov	r0, r3
 8004778:	f006 f988 	bl	800aa8c <HAL_RCC_OscConfig>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8004782:	f000 f8db 	bl	800493c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004786:	f006 f931 	bl	800a9ec <HAL_PWREx_EnableOverDrive>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8004790:	f000 f8d4 	bl	800493c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004794:	230f      	movs	r3, #15
 8004796:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004798:	2302      	movs	r3, #2
 800479a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800479c:	2300      	movs	r3, #0
 800479e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80047a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80047a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80047a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80047ac:	f107 030c 	add.w	r3, r7, #12
 80047b0:	2107      	movs	r1, #7
 80047b2:	4618      	mov	r0, r3
 80047b4:	f006 fc0e 	bl	800afd4 <HAL_RCC_ClockConfig>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80047be:	f000 f8bd 	bl	800493c <Error_Handler>
  }
}
 80047c2:	bf00      	nop
 80047c4:	3750      	adds	r7, #80	@ 0x50
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	40023800 	.word	0x40023800
 80047d0:	40007000 	.word	0x40007000

080047d4 <TouchTimer_Init>:

/* USER CODE BEGIN 4 */
void TouchTimer_Init() {
 80047d4:	b598      	push	{r3, r4, r7, lr}
 80047d6:	af00      	add	r7, sp, #0
    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80047d8:	f001 fb9a 	bl	8005f10 <BSP_LCD_GetXSize>
 80047dc:	4603      	mov	r3, r0
 80047de:	b29c      	uxth	r4, r3
 80047e0:	f001 fbaa 	bl	8005f38 <BSP_LCD_GetYSize>
 80047e4:	4603      	mov	r3, r0
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	4619      	mov	r1, r3
 80047ea:	4620      	mov	r0, r4
 80047ec:	f002 fe96 	bl	800751c <BSP_TS_Init>

    if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80047f0:	4808      	ldr	r0, [pc, #32]	@ (8004814 <TouchTimer_Init+0x40>)
 80047f2:	f009 fa16 	bl	800dc22 <HAL_TIM_Base_Init>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d001      	beq.n	8004800 <TouchTimer_Init+0x2c>
        while (1);
 80047fc:	bf00      	nop
 80047fe:	e7fd      	b.n	80047fc <TouchTimer_Init+0x28>
    }
    if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK) {
 8004800:	4804      	ldr	r0, [pc, #16]	@ (8004814 <TouchTimer_Init+0x40>)
 8004802:	f009 fa65 	bl	800dcd0 <HAL_TIM_Base_Start_IT>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <TouchTimer_Init+0x3c>
        while (1);
 800480c:	bf00      	nop
 800480e:	e7fd      	b.n	800480c <TouchTimer_Init+0x38>
    }
}
 8004810:	bf00      	nop
 8004812:	bd98      	pop	{r3, r4, r7, pc}
 8004814:	2000670c 	.word	0x2000670c

08004818 <PollTouchScreen>:

void PollTouchScreen(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b08c      	sub	sp, #48	@ 0x30
 800481c:	af00      	add	r7, sp, #0
	static TS_StateTypeDef prev_state;    /* Previous touch state from the touch sensor used from BSP package */
	TS_StateTypeDef ts;                   /* Actual touch state from the touch sensor used from BSP package */
	BSP_TS_GetState(&ts);                 /* Read the touch state from touch sensor (BSP API)*/
 800481e:	1d3b      	adds	r3, r7, #4
 8004820:	4618      	mov	r0, r3
 8004822:	f002 febb 	bl	800759c <BSP_TS_GetState>
	TS_State.touchDetected = ts.touchDetected;  /* Store pressed state */
 8004826:	793a      	ldrb	r2, [r7, #4]
 8004828:	4b10      	ldr	r3, [pc, #64]	@ (800486c <PollTouchScreen+0x54>)
 800482a:	701a      	strb	r2, [r3, #0]

	/* Check if the touch is pressed */
	if ((prev_state.touchDetected != ts.touchDetected))
 800482c:	4b10      	ldr	r3, [pc, #64]	@ (8004870 <PollTouchScreen+0x58>)
 800482e:	781a      	ldrb	r2, [r3, #0]
 8004830:	793b      	ldrb	r3, [r7, #4]
 8004832:	429a      	cmp	r2, r3
 8004834:	d016      	beq.n	8004864 <PollTouchScreen+0x4c>
	{
		prev_state.touchDetected = ts.touchDetected;
 8004836:	793a      	ldrb	r2, [r7, #4]
 8004838:	4b0d      	ldr	r3, [pc, #52]	@ (8004870 <PollTouchScreen+0x58>)
 800483a:	701a      	strb	r2, [r3, #0]
		/* Check touch variations */
		if ((ts.touchX[0] != 0) && (ts.touchY[0] != 0))
 800483c:	88fb      	ldrh	r3, [r7, #6]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d008      	beq.n	8004854 <PollTouchScreen+0x3c>
 8004842:	8a3b      	ldrh	r3, [r7, #16]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <PollTouchScreen+0x3c>
		{
		  prev_state.touchX[0] = ts.touchX[0];
 8004848:	88fa      	ldrh	r2, [r7, #6]
 800484a:	4b09      	ldr	r3, [pc, #36]	@ (8004870 <PollTouchScreen+0x58>)
 800484c:	805a      	strh	r2, [r3, #2]
		  prev_state.touchY[0] = ts.touchY[0];
 800484e:	8a3a      	ldrh	r2, [r7, #16]
 8004850:	4b07      	ldr	r3, [pc, #28]	@ (8004870 <PollTouchScreen+0x58>)
 8004852:	819a      	strh	r2, [r3, #12]
		}
		x = prev_state.touchX[0];
 8004854:	4b06      	ldr	r3, [pc, #24]	@ (8004870 <PollTouchScreen+0x58>)
 8004856:	885a      	ldrh	r2, [r3, #2]
 8004858:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <PollTouchScreen+0x5c>)
 800485a:	801a      	strh	r2, [r3, #0]
		y = prev_state.touchY[0];
 800485c:	4b04      	ldr	r3, [pc, #16]	@ (8004870 <PollTouchScreen+0x58>)
 800485e:	899a      	ldrh	r2, [r3, #12]
 8004860:	4b05      	ldr	r3, [pc, #20]	@ (8004878 <PollTouchScreen+0x60>)
 8004862:	801a      	strh	r2, [r3, #0]
	}
}
 8004864:	bf00      	nop
 8004866:	3730      	adds	r7, #48	@ 0x30
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	200064f4 	.word	0x200064f4
 8004870:	2000652c 	.word	0x2000652c
 8004874:	20006520 	.word	0x20006520
 8004878:	20006522 	.word	0x20006522

0800487c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]

  /* USER CODE END Callback 0 */

  /* USER CODE BEGIN Callback 1 */
  //routine de l'cran tactile
  if (htim->Instance == TIM3)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a1b      	ldr	r2, [pc, #108]	@ (80048f8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d103      	bne.n	8004896 <HAL_TIM_PeriodElapsedCallback+0x1a>
  {
	  PollTouchScreen();
 800488e:	f7ff ffc3 	bl	8004818 <PollTouchScreen>
 	  date_Heure();
 8004892:	f7fc fba3 	bl	8000fdc <date_Heure>

  }
  //routine d'interruption pour un arret  1 minute (Annemometre)
  if (htim->Instance == TIM6) {
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a18      	ldr	r2, [pc, #96]	@ (80048fc <HAL_TIM_PeriodElapsedCallback+0x80>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d105      	bne.n	80048ac <HAL_TIM_PeriodElapsedCallback+0x30>
	  // Timer 1 minute atteint
	minute_flag = 1; // Activer le flag indiquant la fin de 1 minute
 80048a0:	4b17      	ldr	r3, [pc, #92]	@ (8004900 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80048a2:	2201      	movs	r2, #1
 80048a4:	701a      	strb	r2, [r3, #0]
	  printf("Minute flag set!\r\n"); // Pour vrifier que l'interruption est dclenche
 80048a6:	4817      	ldr	r0, [pc, #92]	@ (8004904 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80048a8:	f00f fcce 	bl	8014248 <puts>
  }

  //capteur I2C
  if(htim->Instance == TIM7) {
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a15      	ldr	r2, [pc, #84]	@ (8004908 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d11b      	bne.n	80048ee <HAL_TIM_PeriodElapsedCallback+0x72>
      timer_15min_counter++;
 80048b6:	4b15      	ldr	r3, [pc, #84]	@ (800490c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3301      	adds	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	4b12      	ldr	r3, [pc, #72]	@ (800490c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80048c2:	801a      	strh	r2, [r3, #0]
      printf("Counter: %d\n", timer_15min_counter);  // Debug
 80048c4:	4b11      	ldr	r3, [pc, #68]	@ (800490c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80048c6:	881b      	ldrh	r3, [r3, #0]
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	4619      	mov	r1, r3
 80048cc:	4810      	ldr	r0, [pc, #64]	@ (8004910 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80048ce:	f00f fc53 	bl	8014178 <iprintf>

      if(timer_15min_counter >= TIMER_15MIN_MAX) {
 80048d2:	4b0e      	ldr	r3, [pc, #56]	@ (800490c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80048d4:	881b      	ldrh	r3, [r3, #0]
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	223c      	movs	r2, #60	@ 0x3c
 80048da:	4293      	cmp	r3, r2
 80048dc:	d307      	bcc.n	80048ee <HAL_TIM_PeriodElapsedCallback+0x72>
          printf("Tentative d'enregistrement...\n");  // Debug
 80048de:	480d      	ldr	r0, [pc, #52]	@ (8004914 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80048e0:	f00f fcb2 	bl	8014248 <puts>
          log_weather_data();
 80048e4:	f7fe f958 	bl	8002b98 <log_weather_data>
          timer_15min_counter = 0;
 80048e8:	4b08      	ldr	r3, [pc, #32]	@ (800490c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	801a      	strh	r2, [r3, #0]
      }
  }
  /* USER CODE END Callback 1 */
}
 80048ee:	bf00      	nop
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	40000400 	.word	0x40000400
 80048fc:	40001000 	.word	0x40001000
 8004900:	200062e0 	.word	0x200062e0
 8004904:	08016a18 	.word	0x08016a18
 8004908:	40001400 	.word	0x40001400
 800490c:	20006528 	.word	0x20006528
 8004910:	08016a2c 	.word	0x08016a2c
 8004914:	08016a3c 	.word	0x08016a3c

08004918 <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */
/* e.g. write a character to the USART1 and Loop until the end of transmission */
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 8004920:	1d39      	adds	r1, r7, #4
 8004922:	2364      	movs	r3, #100	@ 0x64
 8004924:	2201      	movs	r2, #1
 8004926:	4804      	ldr	r0, [pc, #16]	@ (8004938 <__io_putchar+0x20>)
 8004928:	f00a f888 	bl	800ea3c <HAL_UART_Transmit>
return ch;
 800492c:	687b      	ldr	r3, [r7, #4]
}
 800492e:	4618      	mov	r0, r3
 8004930:	3708      	adds	r7, #8
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	200067f0 	.word	0x200067f0

0800493c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800493c:	b480      	push	{r7}
 800493e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004940:	b672      	cpsid	i
}
 8004942:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004944:	bf00      	nop
 8004946:	e7fd      	b.n	8004944 <Error_Handler+0x8>

08004948 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b090      	sub	sp, #64	@ 0x40
 800494c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800494e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004952:	2200      	movs	r2, #0
 8004954:	601a      	str	r2, [r3, #0]
 8004956:	605a      	str	r2, [r3, #4]
 8004958:	609a      	str	r2, [r3, #8]
 800495a:	60da      	str	r2, [r3, #12]
 800495c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800495e:	2300      	movs	r3, #0
 8004960:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8004962:	463b      	mov	r3, r7
 8004964:	2228      	movs	r2, #40	@ 0x28
 8004966:	2100      	movs	r1, #0
 8004968:	4618      	mov	r0, r3
 800496a:	f00f fda1 	bl	80144b0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800496e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a6c <MX_RTC_Init+0x124>)
 8004970:	4a3f      	ldr	r2, [pc, #252]	@ (8004a70 <MX_RTC_Init+0x128>)
 8004972:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004974:	4b3d      	ldr	r3, [pc, #244]	@ (8004a6c <MX_RTC_Init+0x124>)
 8004976:	2200      	movs	r2, #0
 8004978:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800497a:	4b3c      	ldr	r3, [pc, #240]	@ (8004a6c <MX_RTC_Init+0x124>)
 800497c:	227f      	movs	r2, #127	@ 0x7f
 800497e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004980:	4b3a      	ldr	r3, [pc, #232]	@ (8004a6c <MX_RTC_Init+0x124>)
 8004982:	22ff      	movs	r2, #255	@ 0xff
 8004984:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004986:	4b39      	ldr	r3, [pc, #228]	@ (8004a6c <MX_RTC_Init+0x124>)
 8004988:	2200      	movs	r2, #0
 800498a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800498c:	4b37      	ldr	r3, [pc, #220]	@ (8004a6c <MX_RTC_Init+0x124>)
 800498e:	2200      	movs	r2, #0
 8004990:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004992:	4b36      	ldr	r3, [pc, #216]	@ (8004a6c <MX_RTC_Init+0x124>)
 8004994:	2200      	movs	r2, #0
 8004996:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004998:	4834      	ldr	r0, [pc, #208]	@ (8004a6c <MX_RTC_Init+0x124>)
 800499a:	f007 f8f1 	bl	800bb80 <HAL_RTC_Init>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80049a4:	f7ff ffca 	bl	800493c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80049a8:	2300      	movs	r3, #0
 80049aa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0;
 80049ae:	2300      	movs	r3, #0
 80049b0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0;
 80049b4:	2300      	movs	r3, #0
 80049b6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80049ba:	2300      	movs	r3, #0
 80049bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80049be:	2300      	movs	r3, #0
 80049c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80049c2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80049c6:	2200      	movs	r2, #0
 80049c8:	4619      	mov	r1, r3
 80049ca:	4828      	ldr	r0, [pc, #160]	@ (8004a6c <MX_RTC_Init+0x124>)
 80049cc:	f007 f95c 	bl	800bc88 <HAL_RTC_SetTime>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d001      	beq.n	80049da <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80049d6:	f7ff ffb1 	bl	800493c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80049da:	2301      	movs	r3, #1
 80049dc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 80049e0:	2301      	movs	r3, #1
 80049e2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 1;
 80049e6:	2301      	movs	r3, #1
 80049e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0;
 80049ec:	2300      	movs	r3, #0
 80049ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80049f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80049f6:	2200      	movs	r2, #0
 80049f8:	4619      	mov	r1, r3
 80049fa:	481c      	ldr	r0, [pc, #112]	@ (8004a6c <MX_RTC_Init+0x124>)
 80049fc:	f007 fa3c 	bl	800be78 <HAL_RTC_SetDate>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8004a06:	f7ff ff99 	bl	800493c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8004a12:	2300      	movs	r3, #0
 8004a14:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8004a16:	2300      	movs	r3, #0
 8004a18:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8004a22:	2300      	movs	r3, #0
 8004a24:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8004a26:	2300      	movs	r3, #0
 8004a28:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8004a34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8004a3a:	463b      	mov	r3, r7
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	4619      	mov	r1, r3
 8004a40:	480a      	ldr	r0, [pc, #40]	@ (8004a6c <MX_RTC_Init+0x124>)
 8004a42:	f007 faed 	bl	800c020 <HAL_RTC_SetAlarm_IT>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8004a4c:	f7ff ff76 	bl	800493c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8004a50:	2200      	movs	r2, #0
 8004a52:	2100      	movs	r1, #0
 8004a54:	4805      	ldr	r0, [pc, #20]	@ (8004a6c <MX_RTC_Init+0x124>)
 8004a56:	f007 fd35 	bl	800c4c4 <HAL_RTCEx_SetWakeUpTimer_IT>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <MX_RTC_Init+0x11c>
  {
    Error_Handler();
 8004a60:	f7ff ff6c 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004a64:	bf00      	nop
 8004a66:	3740      	adds	r7, #64	@ 0x40
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	20006558 	.word	0x20006558
 8004a70:	40002800 	.word	0x40002800

08004a74 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b0a4      	sub	sp, #144	@ 0x90
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a7c:	f107 030c 	add.w	r3, r7, #12
 8004a80:	2284      	movs	r2, #132	@ 0x84
 8004a82:	2100      	movs	r1, #0
 8004a84:	4618      	mov	r0, r3
 8004a86:	f00f fd13 	bl	80144b0 <memset>
  if(rtcHandle->Instance==RTC)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a16      	ldr	r2, [pc, #88]	@ (8004ae8 <HAL_RTC_MspInit+0x74>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d124      	bne.n	8004ade <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004a94:	2320      	movs	r3, #32
 8004a96:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004a98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a9e:	f107 030c 	add.w	r3, r7, #12
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f006 fc7c 	bl	800b3a0 <HAL_RCCEx_PeriphCLKConfig>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d001      	beq.n	8004ab2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8004aae:	f7ff ff45 	bl	800493c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8004aec <HAL_RTC_MspInit+0x78>)
 8004ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ab6:	4a0d      	ldr	r2, [pc, #52]	@ (8004aec <HAL_RTC_MspInit+0x78>)
 8004ab8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004abc:	6713      	str	r3, [r2, #112]	@ 0x70

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8004abe:	2200      	movs	r2, #0
 8004ac0:	2100      	movs	r1, #0
 8004ac2:	2003      	movs	r0, #3
 8004ac4:	f003 fd3b 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8004ac8:	2003      	movs	r0, #3
 8004aca:	f003 fd54 	bl	8008576 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004ace:	2200      	movs	r2, #0
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	2029      	movs	r0, #41	@ 0x29
 8004ad4:	f003 fd33 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004ad8:	2029      	movs	r0, #41	@ 0x29
 8004ada:	f003 fd4c 	bl	8008576 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004ade:	bf00      	nop
 8004ae0:	3790      	adds	r7, #144	@ 0x90
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	40002800 	.word	0x40002800
 8004aec:	40023800 	.word	0x40023800

08004af0 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8004af0:	b480      	push	{r7}
 8004af2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8004af4:	4b0c      	ldr	r3, [pc, #48]	@ (8004b28 <MX_SDMMC1_SD_Init+0x38>)
 8004af6:	4a0d      	ldr	r2, [pc, #52]	@ (8004b2c <MX_SDMMC1_SD_Init+0x3c>)
 8004af8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8004afa:	4b0b      	ldr	r3, [pc, #44]	@ (8004b28 <MX_SDMMC1_SD_Init+0x38>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8004b00:	4b09      	ldr	r3, [pc, #36]	@ (8004b28 <MX_SDMMC1_SD_Init+0x38>)
 8004b02:	2200      	movs	r2, #0
 8004b04:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8004b06:	4b08      	ldr	r3, [pc, #32]	@ (8004b28 <MX_SDMMC1_SD_Init+0x38>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8004b0c:	4b06      	ldr	r3, [pc, #24]	@ (8004b28 <MX_SDMMC1_SD_Init+0x38>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8004b12:	4b05      	ldr	r3, [pc, #20]	@ (8004b28 <MX_SDMMC1_SD_Init+0x38>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8004b18:	4b03      	ldr	r3, [pc, #12]	@ (8004b28 <MX_SDMMC1_SD_Init+0x38>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8004b1e:	bf00      	nop
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr
 8004b28:	20006578 	.word	0x20006578
 8004b2c:	40012c00 	.word	0x40012c00

08004b30 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b0ac      	sub	sp, #176	@ 0xb0
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b38:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	605a      	str	r2, [r3, #4]
 8004b42:	609a      	str	r2, [r3, #8]
 8004b44:	60da      	str	r2, [r3, #12]
 8004b46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004b48:	f107 0318 	add.w	r3, r7, #24
 8004b4c:	2284      	movs	r2, #132	@ 0x84
 8004b4e:	2100      	movs	r1, #0
 8004b50:	4618      	mov	r0, r3
 8004b52:	f00f fcad 	bl	80144b0 <memset>
  if(sdHandle->Instance==SDMMC1)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a74      	ldr	r2, [pc, #464]	@ (8004d2c <HAL_SD_MspInit+0x1fc>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	f040 80e0 	bne.w	8004d22 <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 8004b62:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 8004b66:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b74:	f107 0318 	add.w	r3, r7, #24
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f006 fc11 	bl	800b3a0 <HAL_RCCEx_PeriphCLKConfig>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d001      	beq.n	8004b88 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 8004b84:	f7ff feda 	bl	800493c <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004b88:	4b69      	ldr	r3, [pc, #420]	@ (8004d30 <HAL_SD_MspInit+0x200>)
 8004b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b8c:	4a68      	ldr	r2, [pc, #416]	@ (8004d30 <HAL_SD_MspInit+0x200>)
 8004b8e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004b92:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b94:	4b66      	ldr	r3, [pc, #408]	@ (8004d30 <HAL_SD_MspInit+0x200>)
 8004b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b9c:	617b      	str	r3, [r7, #20]
 8004b9e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ba0:	4b63      	ldr	r3, [pc, #396]	@ (8004d30 <HAL_SD_MspInit+0x200>)
 8004ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba4:	4a62      	ldr	r2, [pc, #392]	@ (8004d30 <HAL_SD_MspInit+0x200>)
 8004ba6:	f043 0304 	orr.w	r3, r3, #4
 8004baa:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bac:	4b60      	ldr	r3, [pc, #384]	@ (8004d30 <HAL_SD_MspInit+0x200>)
 8004bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	613b      	str	r3, [r7, #16]
 8004bb6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bb8:	4b5d      	ldr	r3, [pc, #372]	@ (8004d30 <HAL_SD_MspInit+0x200>)
 8004bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bbc:	4a5c      	ldr	r2, [pc, #368]	@ (8004d30 <HAL_SD_MspInit+0x200>)
 8004bbe:	f043 0308 	orr.w	r3, r3, #8
 8004bc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bc4:	4b5a      	ldr	r3, [pc, #360]	@ (8004d30 <HAL_SD_MspInit+0x200>)
 8004bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc8:	f003 0308 	and.w	r3, r3, #8
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 8004bd0:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8004bd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd8:	2302      	movs	r3, #2
 8004bda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bde:	2300      	movs	r3, #0
 8004be0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004be4:	2303      	movs	r3, #3
 8004be6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004bea:	230c      	movs	r3, #12
 8004bec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bf0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	484f      	ldr	r0, [pc, #316]	@ (8004d34 <HAL_SD_MspInit+0x204>)
 8004bf8:	f004 face 	bl	8009198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004bfc:	2304      	movs	r3, #4
 8004bfe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c02:	2302      	movs	r3, #2
 8004c04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004c14:	230c      	movs	r3, #12
 8004c16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c1a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004c1e:	4619      	mov	r1, r3
 8004c20:	4845      	ldr	r0, [pc, #276]	@ (8004d38 <HAL_SD_MspInit+0x208>)
 8004c22:	f004 fab9 	bl	8009198 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8004c26:	4b45      	ldr	r3, [pc, #276]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c28:	4a45      	ldr	r2, [pc, #276]	@ (8004d40 <HAL_SD_MspInit+0x210>)
 8004c2a:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8004c2c:	4b43      	ldr	r3, [pc, #268]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c2e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004c32:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c34:	4b41      	ldr	r3, [pc, #260]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c3a:	4b40      	ldr	r3, [pc, #256]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c40:	4b3e      	ldr	r3, [pc, #248]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c46:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004c48:	4b3c      	ldr	r3, [pc, #240]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c4a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004c4e:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004c50:	4b3a      	ldr	r3, [pc, #232]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c52:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004c56:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8004c58:	4b38      	ldr	r3, [pc, #224]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c5a:	2220      	movs	r2, #32
 8004c5c:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004c5e:	4b37      	ldr	r3, [pc, #220]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004c64:	4b35      	ldr	r3, [pc, #212]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c66:	2204      	movs	r2, #4
 8004c68:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004c6a:	4b34      	ldr	r3, [pc, #208]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8004c70:	4b32      	ldr	r3, [pc, #200]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c72:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004c76:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004c78:	4b30      	ldr	r3, [pc, #192]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c7a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004c7e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8004c80:	482e      	ldr	r0, [pc, #184]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c82:	f003 fc93 	bl	80085ac <HAL_DMA_Init>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 8004c8c:	f7ff fe56 	bl	800493c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	4a2a      	ldr	r2, [pc, #168]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c94:	641a      	str	r2, [r3, #64]	@ 0x40
 8004c96:	4a29      	ldr	r2, [pc, #164]	@ (8004d3c <HAL_SD_MspInit+0x20c>)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 8004c9c:	4b29      	ldr	r3, [pc, #164]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8004d48 <HAL_SD_MspInit+0x218>)
 8004ca0:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8004ca2:	4b28      	ldr	r3, [pc, #160]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004ca4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004ca8:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004caa:	4b26      	ldr	r3, [pc, #152]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cac:	2240      	movs	r2, #64	@ 0x40
 8004cae:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cb0:	4b24      	ldr	r3, [pc, #144]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004cb6:	4b23      	ldr	r3, [pc, #140]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004cbc:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004cbe:	4b21      	ldr	r3, [pc, #132]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cc0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004cc4:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004cc6:	4b1f      	ldr	r3, [pc, #124]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cc8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004ccc:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8004cce:	4b1d      	ldr	r3, [pc, #116]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004cda:	4b1a      	ldr	r3, [pc, #104]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cdc:	2204      	movs	r2, #4
 8004cde:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004ce0:	4b18      	ldr	r3, [pc, #96]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004ce2:	2203      	movs	r2, #3
 8004ce4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8004ce6:	4b17      	ldr	r3, [pc, #92]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004ce8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004cec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004cee:	4b15      	ldr	r3, [pc, #84]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cf0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004cf4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8004cf6:	4813      	ldr	r0, [pc, #76]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004cf8:	f003 fc58 	bl	80085ac <HAL_DMA_Init>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 8004d02:	f7ff fe1b 	bl	800493c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a0e      	ldr	r2, [pc, #56]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004d0a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8004d44 <HAL_SD_MspInit+0x214>)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8004d12:	2200      	movs	r2, #0
 8004d14:	2100      	movs	r1, #0
 8004d16:	2031      	movs	r0, #49	@ 0x31
 8004d18:	f003 fc11 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8004d1c:	2031      	movs	r0, #49	@ 0x31
 8004d1e:	f003 fc2a 	bl	8008576 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8004d22:	bf00      	nop
 8004d24:	37b0      	adds	r7, #176	@ 0xb0
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	40012c00 	.word	0x40012c00
 8004d30:	40023800 	.word	0x40023800
 8004d34:	40020800 	.word	0x40020800
 8004d38:	40020c00 	.word	0x40020c00
 8004d3c:	200065fc 	.word	0x200065fc
 8004d40:	40026458 	.word	0x40026458
 8004d44:	2000665c 	.word	0x2000665c
 8004d48:	400264a0 	.word	0x400264a0

08004d4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004d52:	4b0f      	ldr	r3, [pc, #60]	@ (8004d90 <HAL_MspInit+0x44>)
 8004d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d56:	4a0e      	ldr	r2, [pc, #56]	@ (8004d90 <HAL_MspInit+0x44>)
 8004d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d90 <HAL_MspInit+0x44>)
 8004d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d66:	607b      	str	r3, [r7, #4]
 8004d68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d6a:	4b09      	ldr	r3, [pc, #36]	@ (8004d90 <HAL_MspInit+0x44>)
 8004d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6e:	4a08      	ldr	r2, [pc, #32]	@ (8004d90 <HAL_MspInit+0x44>)
 8004d70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d74:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d76:	4b06      	ldr	r3, [pc, #24]	@ (8004d90 <HAL_MspInit+0x44>)
 8004d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d7e:	603b      	str	r3, [r7, #0]
 8004d80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d82:	bf00      	nop
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	40023800 	.word	0x40023800

08004d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004d98:	bf00      	nop
 8004d9a:	e7fd      	b.n	8004d98 <NMI_Handler+0x4>

08004d9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004da0:	bf00      	nop
 8004da2:	e7fd      	b.n	8004da0 <HardFault_Handler+0x4>

08004da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004da4:	b480      	push	{r7}
 8004da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004da8:	bf00      	nop
 8004daa:	e7fd      	b.n	8004da8 <MemManage_Handler+0x4>

08004dac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004dac:	b480      	push	{r7}
 8004dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004db0:	bf00      	nop
 8004db2:	e7fd      	b.n	8004db0 <BusFault_Handler+0x4>

08004db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004db8:	bf00      	nop
 8004dba:	e7fd      	b.n	8004db8 <UsageFault_Handler+0x4>

08004dbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004dc0:	bf00      	nop
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr

08004dca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004dce:	bf00      	nop
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ddc:	bf00      	nop
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004dea:	f002 fe5b 	bl	8007aa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004dee:	bf00      	nop
 8004df0:	bd80      	pop	{r7, pc}
	...

08004df4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8004df8:	4802      	ldr	r0, [pc, #8]	@ (8004e04 <RTC_WKUP_IRQHandler+0x10>)
 8004dfa:	f007 fc25 	bl	800c648 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8004dfe:	bf00      	nop
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	20006558 	.word	0x20006558

08004e08 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004e0c:	4802      	ldr	r0, [pc, #8]	@ (8004e18 <TIM1_CC_IRQHandler+0x10>)
 8004e0e:	f009 f82e 	bl	800de6e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004e12:	bf00      	nop
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	200066c0 	.word	0x200066c0

08004e1c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004e20:	4802      	ldr	r0, [pc, #8]	@ (8004e2c <TIM3_IRQHandler+0x10>)
 8004e22:	f009 f824 	bl	800de6e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004e26:	bf00      	nop
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	2000670c 	.word	0x2000670c

08004e30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004e34:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004e38:	f004 fc98 	bl	800976c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004e3c:	bf00      	nop
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms (A and B) interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004e44:	4802      	ldr	r0, [pc, #8]	@ (8004e50 <RTC_Alarm_IRQHandler+0x10>)
 8004e46:	f007 fa2f 	bl	800c2a8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004e4a:	bf00      	nop
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20006558 	.word	0x20006558

08004e54 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8004e58:	4802      	ldr	r0, [pc, #8]	@ (8004e64 <SDMMC1_IRQHandler+0x10>)
 8004e5a:	f008 f849 	bl	800cef0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8004e5e:	bf00      	nop
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	20006578 	.word	0x20006578

08004e68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004e6c:	4802      	ldr	r0, [pc, #8]	@ (8004e78 <TIM6_DAC_IRQHandler+0x10>)
 8004e6e:	f008 fffe 	bl	800de6e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004e72:	bf00      	nop
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	20006758 	.word	0x20006758

08004e7c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004e80:	4802      	ldr	r0, [pc, #8]	@ (8004e8c <TIM7_IRQHandler+0x10>)
 8004e82:	f008 fff4 	bl	800de6e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004e86:	bf00      	nop
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	200067a4 	.word	0x200067a4

08004e90 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8004e94:	4802      	ldr	r0, [pc, #8]	@ (8004ea0 <DMA2_Stream3_IRQHandler+0x10>)
 8004e96:	f003 fcb7 	bl	8008808 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004e9a:	bf00      	nop
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	200065fc 	.word	0x200065fc

08004ea4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8004ea8:	4802      	ldr	r0, [pc, #8]	@ (8004eb4 <DMA2_Stream6_IRQHandler+0x10>)
 8004eaa:	f003 fcad 	bl	8008808 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004eae:	bf00      	nop
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	2000665c 	.word	0x2000665c

08004eb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return 1;
 8004ebc:	2301      	movs	r3, #1
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <_kill>:

int _kill(int pid, int sig)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004ed2:	f00f fb3f 	bl	8014554 <__errno>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2216      	movs	r2, #22
 8004eda:	601a      	str	r2, [r3, #0]
  return -1;
 8004edc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <_exit>:

void _exit (int status)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f7ff ffe7 	bl	8004ec8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004efa:	bf00      	nop
 8004efc:	e7fd      	b.n	8004efa <_exit+0x12>

08004efe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b086      	sub	sp, #24
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	60f8      	str	r0, [r7, #12]
 8004f06:	60b9      	str	r1, [r7, #8]
 8004f08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
 8004f0e:	e00a      	b.n	8004f26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f10:	f3af 8000 	nop.w
 8004f14:	4601      	mov	r1, r0
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	60ba      	str	r2, [r7, #8]
 8004f1c:	b2ca      	uxtb	r2, r1
 8004f1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	3301      	adds	r3, #1
 8004f24:	617b      	str	r3, [r7, #20]
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	dbf0      	blt.n	8004f10 <_read+0x12>
  }

  return len;
 8004f2e:	687b      	ldr	r3, [r7, #4]
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3718      	adds	r7, #24
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b086      	sub	sp, #24
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f44:	2300      	movs	r3, #0
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	e009      	b.n	8004f5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	1c5a      	adds	r2, r3, #1
 8004f4e:	60ba      	str	r2, [r7, #8]
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7ff fce0 	bl	8004918 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	617b      	str	r3, [r7, #20]
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	dbf1      	blt.n	8004f4a <_write+0x12>
  }
  return len;
 8004f66:	687b      	ldr	r3, [r7, #4]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3718      	adds	r7, #24
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <_close>:

int _close(int file)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	370c      	adds	r7, #12
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004f98:	605a      	str	r2, [r3, #4]
  return 0;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <_isatty>:

int _isatty(int file)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004fb0:	2301      	movs	r3, #1
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b085      	sub	sp, #20
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	60f8      	str	r0, [r7, #12]
 8004fc6:	60b9      	str	r1, [r7, #8]
 8004fc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b086      	sub	sp, #24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004fe0:	4a14      	ldr	r2, [pc, #80]	@ (8005034 <_sbrk+0x5c>)
 8004fe2:	4b15      	ldr	r3, [pc, #84]	@ (8005038 <_sbrk+0x60>)
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004fec:	4b13      	ldr	r3, [pc, #76]	@ (800503c <_sbrk+0x64>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d102      	bne.n	8004ffa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ff4:	4b11      	ldr	r3, [pc, #68]	@ (800503c <_sbrk+0x64>)
 8004ff6:	4a12      	ldr	r2, [pc, #72]	@ (8005040 <_sbrk+0x68>)
 8004ff8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ffa:	4b10      	ldr	r3, [pc, #64]	@ (800503c <_sbrk+0x64>)
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4413      	add	r3, r2
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	429a      	cmp	r2, r3
 8005006:	d207      	bcs.n	8005018 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005008:	f00f faa4 	bl	8014554 <__errno>
 800500c:	4603      	mov	r3, r0
 800500e:	220c      	movs	r2, #12
 8005010:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005012:	f04f 33ff 	mov.w	r3, #4294967295
 8005016:	e009      	b.n	800502c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005018:	4b08      	ldr	r3, [pc, #32]	@ (800503c <_sbrk+0x64>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800501e:	4b07      	ldr	r3, [pc, #28]	@ (800503c <_sbrk+0x64>)
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4413      	add	r3, r2
 8005026:	4a05      	ldr	r2, [pc, #20]	@ (800503c <_sbrk+0x64>)
 8005028:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800502a:	68fb      	ldr	r3, [r7, #12]
}
 800502c:	4618      	mov	r0, r3
 800502e:	3718      	adds	r7, #24
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	20050000 	.word	0x20050000
 8005038:	00000800 	.word	0x00000800
 800503c:	200066bc 	.word	0x200066bc
 8005040:	20006ce0 	.word	0x20006ce0

08005044 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005044:	b480      	push	{r7}
 8005046:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005048:	4b06      	ldr	r3, [pc, #24]	@ (8005064 <SystemInit+0x20>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504e:	4a05      	ldr	r2, [pc, #20]	@ (8005064 <SystemInit+0x20>)
 8005050:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005054:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005058:	bf00      	nop
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	e000ed00 	.word	0xe000ed00

08005068 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b088      	sub	sp, #32
 800506c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800506e:	f107 0314 	add.w	r3, r7, #20
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]
 8005076:	605a      	str	r2, [r3, #4]
 8005078:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800507a:	1d3b      	adds	r3, r7, #4
 800507c:	2200      	movs	r2, #0
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	605a      	str	r2, [r3, #4]
 8005082:	609a      	str	r2, [r3, #8]
 8005084:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005086:	4b23      	ldr	r3, [pc, #140]	@ (8005114 <MX_TIM1_Init+0xac>)
 8005088:	4a23      	ldr	r2, [pc, #140]	@ (8005118 <MX_TIM1_Init+0xb0>)
 800508a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 99;
 800508c:	4b21      	ldr	r3, [pc, #132]	@ (8005114 <MX_TIM1_Init+0xac>)
 800508e:	2263      	movs	r2, #99	@ 0x63
 8005090:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005092:	4b20      	ldr	r3, [pc, #128]	@ (8005114 <MX_TIM1_Init+0xac>)
 8005094:	2200      	movs	r2, #0
 8005096:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005098:	4b1e      	ldr	r3, [pc, #120]	@ (8005114 <MX_TIM1_Init+0xac>)
 800509a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800509e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050a0:	4b1c      	ldr	r3, [pc, #112]	@ (8005114 <MX_TIM1_Init+0xac>)
 80050a2:	2200      	movs	r2, #0
 80050a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80050a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005114 <MX_TIM1_Init+0xac>)
 80050a8:	2200      	movs	r2, #0
 80050aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050ac:	4b19      	ldr	r3, [pc, #100]	@ (8005114 <MX_TIM1_Init+0xac>)
 80050ae:	2200      	movs	r2, #0
 80050b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80050b2:	4818      	ldr	r0, [pc, #96]	@ (8005114 <MX_TIM1_Init+0xac>)
 80050b4:	f008 fe84 	bl	800ddc0 <HAL_TIM_IC_Init>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80050be:	f7ff fc3d 	bl	800493c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050c2:	2300      	movs	r3, #0
 80050c4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80050c6:	2300      	movs	r3, #0
 80050c8:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050ca:	2300      	movs	r3, #0
 80050cc:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80050ce:	f107 0314 	add.w	r3, r7, #20
 80050d2:	4619      	mov	r1, r3
 80050d4:	480f      	ldr	r0, [pc, #60]	@ (8005114 <MX_TIM1_Init+0xac>)
 80050d6:	f009 fbb7 	bl	800e848 <HAL_TIMEx_MasterConfigSynchronization>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80050e0:	f7ff fc2c 	bl	800493c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80050e4:	2300      	movs	r3, #0
 80050e6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80050e8:	2301      	movs	r3, #1
 80050ea:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80050ec:	2300      	movs	r3, #0
 80050ee:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80050f0:	2300      	movs	r3, #0
 80050f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80050f4:	1d3b      	adds	r3, r7, #4
 80050f6:	2200      	movs	r2, #0
 80050f8:	4619      	mov	r1, r3
 80050fa:	4806      	ldr	r0, [pc, #24]	@ (8005114 <MX_TIM1_Init+0xac>)
 80050fc:	f008 ffbe 	bl	800e07c <HAL_TIM_IC_ConfigChannel>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8005106:	f7ff fc19 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800510a:	bf00      	nop
 800510c:	3720      	adds	r7, #32
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	200066c0 	.word	0x200066c0
 8005118:	40010000 	.word	0x40010000

0800511c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b088      	sub	sp, #32
 8005120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8005122:	f107 030c 	add.w	r3, r7, #12
 8005126:	2200      	movs	r2, #0
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	605a      	str	r2, [r3, #4]
 800512c:	609a      	str	r2, [r3, #8]
 800512e:	60da      	str	r2, [r3, #12]
 8005130:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005132:	463b      	mov	r3, r7
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	605a      	str	r2, [r3, #4]
 800513a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800513c:	4b1d      	ldr	r3, [pc, #116]	@ (80051b4 <MX_TIM3_Init+0x98>)
 800513e:	4a1e      	ldr	r2, [pc, #120]	@ (80051b8 <MX_TIM3_Init+0x9c>)
 8005140:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8005142:	4b1c      	ldr	r3, [pc, #112]	@ (80051b4 <MX_TIM3_Init+0x98>)
 8005144:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005148:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800514a:	4b1a      	ldr	r3, [pc, #104]	@ (80051b4 <MX_TIM3_Init+0x98>)
 800514c:	2200      	movs	r2, #0
 800514e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8005150:	4b18      	ldr	r3, [pc, #96]	@ (80051b4 <MX_TIM3_Init+0x98>)
 8005152:	22c7      	movs	r2, #199	@ 0xc7
 8005154:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005156:	4b17      	ldr	r3, [pc, #92]	@ (80051b4 <MX_TIM3_Init+0x98>)
 8005158:	2200      	movs	r2, #0
 800515a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800515c:	4b15      	ldr	r3, [pc, #84]	@ (80051b4 <MX_TIM3_Init+0x98>)
 800515e:	2200      	movs	r2, #0
 8005160:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005162:	4814      	ldr	r0, [pc, #80]	@ (80051b4 <MX_TIM3_Init+0x98>)
 8005164:	f008 fd5d 	bl	800dc22 <HAL_TIM_Base_Init>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d001      	beq.n	8005172 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800516e:	f7ff fbe5 	bl	800493c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8005172:	2304      	movs	r3, #4
 8005174:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8005176:	2300      	movs	r3, #0
 8005178:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800517a:	f107 030c 	add.w	r3, r7, #12
 800517e:	4619      	mov	r1, r3
 8005180:	480c      	ldr	r0, [pc, #48]	@ (80051b4 <MX_TIM3_Init+0x98>)
 8005182:	f009 f817 	bl	800e1b4 <HAL_TIM_SlaveConfigSynchro>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d001      	beq.n	8005190 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 800518c:	f7ff fbd6 	bl	800493c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005190:	2300      	movs	r3, #0
 8005192:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005194:	2300      	movs	r3, #0
 8005196:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005198:	463b      	mov	r3, r7
 800519a:	4619      	mov	r1, r3
 800519c:	4805      	ldr	r0, [pc, #20]	@ (80051b4 <MX_TIM3_Init+0x98>)
 800519e:	f009 fb53 	bl	800e848 <HAL_TIMEx_MasterConfigSynchronization>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80051a8:	f7ff fbc8 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80051ac:	bf00      	nop
 80051ae:	3720      	adds	r7, #32
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	2000670c 	.word	0x2000670c
 80051b8:	40000400 	.word	0x40000400

080051bc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051c2:	1d3b      	adds	r3, r7, #4
 80051c4:	2200      	movs	r2, #0
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	605a      	str	r2, [r3, #4]
 80051ca:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80051cc:	4b15      	ldr	r3, [pc, #84]	@ (8005224 <MX_TIM6_Init+0x68>)
 80051ce:	4a16      	ldr	r2, [pc, #88]	@ (8005228 <MX_TIM6_Init+0x6c>)
 80051d0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 45776;
 80051d2:	4b14      	ldr	r3, [pc, #80]	@ (8005224 <MX_TIM6_Init+0x68>)
 80051d4:	f24b 22d0 	movw	r2, #45776	@ 0xb2d0
 80051d8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051da:	4b12      	ldr	r3, [pc, #72]	@ (8005224 <MX_TIM6_Init+0x68>)
 80051dc:	2200      	movs	r2, #0
 80051de:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80051e0:	4b10      	ldr	r3, [pc, #64]	@ (8005224 <MX_TIM6_Init+0x68>)
 80051e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80051e6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051e8:	4b0e      	ldr	r3, [pc, #56]	@ (8005224 <MX_TIM6_Init+0x68>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80051ee:	480d      	ldr	r0, [pc, #52]	@ (8005224 <MX_TIM6_Init+0x68>)
 80051f0:	f008 fd17 	bl	800dc22 <HAL_TIM_Base_Init>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d001      	beq.n	80051fe <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80051fa:	f7ff fb9f 	bl	800493c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051fe:	2300      	movs	r3, #0
 8005200:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005202:	2300      	movs	r3, #0
 8005204:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005206:	1d3b      	adds	r3, r7, #4
 8005208:	4619      	mov	r1, r3
 800520a:	4806      	ldr	r0, [pc, #24]	@ (8005224 <MX_TIM6_Init+0x68>)
 800520c:	f009 fb1c 	bl	800e848 <HAL_TIMEx_MasterConfigSynchronization>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d001      	beq.n	800521a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8005216:	f7ff fb91 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800521a:	bf00      	nop
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	20006758 	.word	0x20006758
 8005228:	40001000 	.word	0x40001000

0800522c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b084      	sub	sp, #16
 8005230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005232:	1d3b      	adds	r3, r7, #4
 8005234:	2200      	movs	r2, #0
 8005236:	601a      	str	r2, [r3, #0]
 8005238:	605a      	str	r2, [r3, #4]
 800523a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800523c:	4b15      	ldr	r3, [pc, #84]	@ (8005294 <MX_TIM7_Init+0x68>)
 800523e:	4a16      	ldr	r2, [pc, #88]	@ (8005298 <MX_TIM7_Init+0x6c>)
 8005240:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 8005242:	4b14      	ldr	r3, [pc, #80]	@ (8005294 <MX_TIM7_Init+0x68>)
 8005244:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005248:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800524a:	4b12      	ldr	r3, [pc, #72]	@ (8005294 <MX_TIM7_Init+0x68>)
 800524c:	2200      	movs	r2, #0
 800524e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8005250:	4b10      	ldr	r3, [pc, #64]	@ (8005294 <MX_TIM7_Init+0x68>)
 8005252:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005256:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005258:	4b0e      	ldr	r3, [pc, #56]	@ (8005294 <MX_TIM7_Init+0x68>)
 800525a:	2200      	movs	r2, #0
 800525c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800525e:	480d      	ldr	r0, [pc, #52]	@ (8005294 <MX_TIM7_Init+0x68>)
 8005260:	f008 fcdf 	bl	800dc22 <HAL_TIM_Base_Init>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d001      	beq.n	800526e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800526a:	f7ff fb67 	bl	800493c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800526e:	2300      	movs	r3, #0
 8005270:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005272:	2300      	movs	r3, #0
 8005274:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005276:	1d3b      	adds	r3, r7, #4
 8005278:	4619      	mov	r1, r3
 800527a:	4806      	ldr	r0, [pc, #24]	@ (8005294 <MX_TIM7_Init+0x68>)
 800527c:	f009 fae4 	bl	800e848 <HAL_TIMEx_MasterConfigSynchronization>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d001      	beq.n	800528a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8005286:	f7ff fb59 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800528a:	bf00      	nop
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	200067a4 	.word	0x200067a4
 8005298:	40001400 	.word	0x40001400

0800529c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b08a      	sub	sp, #40	@ 0x28
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052a4:	f107 0314 	add.w	r3, r7, #20
 80052a8:	2200      	movs	r2, #0
 80052aa:	601a      	str	r2, [r3, #0]
 80052ac:	605a      	str	r2, [r3, #4]
 80052ae:	609a      	str	r2, [r3, #8]
 80052b0:	60da      	str	r2, [r3, #12]
 80052b2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a1b      	ldr	r2, [pc, #108]	@ (8005328 <HAL_TIM_IC_MspInit+0x8c>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d130      	bne.n	8005320 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80052be:	4b1b      	ldr	r3, [pc, #108]	@ (800532c <HAL_TIM_IC_MspInit+0x90>)
 80052c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052c2:	4a1a      	ldr	r2, [pc, #104]	@ (800532c <HAL_TIM_IC_MspInit+0x90>)
 80052c4:	f043 0301 	orr.w	r3, r3, #1
 80052c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80052ca:	4b18      	ldr	r3, [pc, #96]	@ (800532c <HAL_TIM_IC_MspInit+0x90>)
 80052cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	613b      	str	r3, [r7, #16]
 80052d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052d6:	4b15      	ldr	r3, [pc, #84]	@ (800532c <HAL_TIM_IC_MspInit+0x90>)
 80052d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052da:	4a14      	ldr	r2, [pc, #80]	@ (800532c <HAL_TIM_IC_MspInit+0x90>)
 80052dc:	f043 0301 	orr.w	r3, r3, #1
 80052e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80052e2:	4b12      	ldr	r3, [pc, #72]	@ (800532c <HAL_TIM_IC_MspInit+0x90>)
 80052e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	60fb      	str	r3, [r7, #12]
 80052ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80052ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80052f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052f4:	2302      	movs	r3, #2
 80052f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80052f8:	2301      	movs	r3, #1
 80052fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052fc:	2300      	movs	r3, #0
 80052fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005300:	2301      	movs	r3, #1
 8005302:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005304:	f107 0314 	add.w	r3, r7, #20
 8005308:	4619      	mov	r1, r3
 800530a:	4809      	ldr	r0, [pc, #36]	@ (8005330 <HAL_TIM_IC_MspInit+0x94>)
 800530c:	f003 ff44 	bl	8009198 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005310:	2200      	movs	r2, #0
 8005312:	2100      	movs	r1, #0
 8005314:	201b      	movs	r0, #27
 8005316:	f003 f912 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800531a:	201b      	movs	r0, #27
 800531c:	f003 f92b 	bl	8008576 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005320:	bf00      	nop
 8005322:	3728      	adds	r7, #40	@ 0x28
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	40010000 	.word	0x40010000
 800532c:	40023800 	.word	0x40023800
 8005330:	40020000 	.word	0x40020000

08005334 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a27      	ldr	r2, [pc, #156]	@ (80053e0 <HAL_TIM_Base_MspInit+0xac>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d114      	bne.n	8005370 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005346:	4b27      	ldr	r3, [pc, #156]	@ (80053e4 <HAL_TIM_Base_MspInit+0xb0>)
 8005348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534a:	4a26      	ldr	r2, [pc, #152]	@ (80053e4 <HAL_TIM_Base_MspInit+0xb0>)
 800534c:	f043 0302 	orr.w	r3, r3, #2
 8005350:	6413      	str	r3, [r2, #64]	@ 0x40
 8005352:	4b24      	ldr	r3, [pc, #144]	@ (80053e4 <HAL_TIM_Base_MspInit+0xb0>)
 8005354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	617b      	str	r3, [r7, #20]
 800535c:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800535e:	2200      	movs	r2, #0
 8005360:	2100      	movs	r1, #0
 8005362:	201d      	movs	r0, #29
 8005364:	f003 f8eb 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005368:	201d      	movs	r0, #29
 800536a:	f003 f904 	bl	8008576 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800536e:	e032      	b.n	80053d6 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM6)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a1c      	ldr	r2, [pc, #112]	@ (80053e8 <HAL_TIM_Base_MspInit+0xb4>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d114      	bne.n	80053a4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800537a:	4b1a      	ldr	r3, [pc, #104]	@ (80053e4 <HAL_TIM_Base_MspInit+0xb0>)
 800537c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537e:	4a19      	ldr	r2, [pc, #100]	@ (80053e4 <HAL_TIM_Base_MspInit+0xb0>)
 8005380:	f043 0310 	orr.w	r3, r3, #16
 8005384:	6413      	str	r3, [r2, #64]	@ 0x40
 8005386:	4b17      	ldr	r3, [pc, #92]	@ (80053e4 <HAL_TIM_Base_MspInit+0xb0>)
 8005388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538a:	f003 0310 	and.w	r3, r3, #16
 800538e:	613b      	str	r3, [r7, #16]
 8005390:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005392:	2200      	movs	r2, #0
 8005394:	2100      	movs	r1, #0
 8005396:	2036      	movs	r0, #54	@ 0x36
 8005398:	f003 f8d1 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800539c:	2036      	movs	r0, #54	@ 0x36
 800539e:	f003 f8ea 	bl	8008576 <HAL_NVIC_EnableIRQ>
}
 80053a2:	e018      	b.n	80053d6 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM7)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a10      	ldr	r2, [pc, #64]	@ (80053ec <HAL_TIM_Base_MspInit+0xb8>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d113      	bne.n	80053d6 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80053ae:	4b0d      	ldr	r3, [pc, #52]	@ (80053e4 <HAL_TIM_Base_MspInit+0xb0>)
 80053b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b2:	4a0c      	ldr	r2, [pc, #48]	@ (80053e4 <HAL_TIM_Base_MspInit+0xb0>)
 80053b4:	f043 0320 	orr.w	r3, r3, #32
 80053b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80053ba:	4b0a      	ldr	r3, [pc, #40]	@ (80053e4 <HAL_TIM_Base_MspInit+0xb0>)
 80053bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053be:	f003 0320 	and.w	r3, r3, #32
 80053c2:	60fb      	str	r3, [r7, #12]
 80053c4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80053c6:	2200      	movs	r2, #0
 80053c8:	2100      	movs	r1, #0
 80053ca:	2037      	movs	r0, #55	@ 0x37
 80053cc:	f003 f8b7 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80053d0:	2037      	movs	r0, #55	@ 0x37
 80053d2:	f003 f8d0 	bl	8008576 <HAL_NVIC_EnableIRQ>
}
 80053d6:	bf00      	nop
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	40000400 	.word	0x40000400
 80053e4:	40023800 	.word	0x40023800
 80053e8:	40001000 	.word	0x40001000
 80053ec:	40001400 	.word	0x40001400

080053f0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80053f4:	4b14      	ldr	r3, [pc, #80]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 80053f6:	4a15      	ldr	r2, [pc, #84]	@ (800544c <MX_USART1_UART_Init+0x5c>)
 80053f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80053fa:	4b13      	ldr	r3, [pc, #76]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 80053fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005400:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005402:	4b11      	ldr	r3, [pc, #68]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 8005404:	2200      	movs	r2, #0
 8005406:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005408:	4b0f      	ldr	r3, [pc, #60]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 800540a:	2200      	movs	r2, #0
 800540c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800540e:	4b0e      	ldr	r3, [pc, #56]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 8005410:	2200      	movs	r2, #0
 8005412:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005414:	4b0c      	ldr	r3, [pc, #48]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 8005416:	220c      	movs	r2, #12
 8005418:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800541a:	4b0b      	ldr	r3, [pc, #44]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 800541c:	2200      	movs	r2, #0
 800541e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005420:	4b09      	ldr	r3, [pc, #36]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 8005422:	2200      	movs	r2, #0
 8005424:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005426:	4b08      	ldr	r3, [pc, #32]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 8005428:	2200      	movs	r2, #0
 800542a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800542c:	4b06      	ldr	r3, [pc, #24]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 800542e:	2200      	movs	r2, #0
 8005430:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005432:	4805      	ldr	r0, [pc, #20]	@ (8005448 <MX_USART1_UART_Init+0x58>)
 8005434:	f009 fab4 	bl	800e9a0 <HAL_UART_Init>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800543e:	f7ff fa7d 	bl	800493c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005442:	bf00      	nop
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	200067f0 	.word	0x200067f0
 800544c:	40011000 	.word	0x40011000

08005450 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b0ac      	sub	sp, #176	@ 0xb0
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005458:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800545c:	2200      	movs	r2, #0
 800545e:	601a      	str	r2, [r3, #0]
 8005460:	605a      	str	r2, [r3, #4]
 8005462:	609a      	str	r2, [r3, #8]
 8005464:	60da      	str	r2, [r3, #12]
 8005466:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005468:	f107 0318 	add.w	r3, r7, #24
 800546c:	2284      	movs	r2, #132	@ 0x84
 800546e:	2100      	movs	r1, #0
 8005470:	4618      	mov	r0, r3
 8005472:	f00f f81d 	bl	80144b0 <memset>
  if(uartHandle->Instance==USART1)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a32      	ldr	r2, [pc, #200]	@ (8005544 <HAL_UART_MspInit+0xf4>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d15c      	bne.n	800553a <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005480:	2340      	movs	r3, #64	@ 0x40
 8005482:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005484:	2300      	movs	r3, #0
 8005486:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005488:	f107 0318 	add.w	r3, r7, #24
 800548c:	4618      	mov	r0, r3
 800548e:	f005 ff87 	bl	800b3a0 <HAL_RCCEx_PeriphCLKConfig>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d001      	beq.n	800549c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005498:	f7ff fa50 	bl	800493c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800549c:	4b2a      	ldr	r3, [pc, #168]	@ (8005548 <HAL_UART_MspInit+0xf8>)
 800549e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054a0:	4a29      	ldr	r2, [pc, #164]	@ (8005548 <HAL_UART_MspInit+0xf8>)
 80054a2:	f043 0310 	orr.w	r3, r3, #16
 80054a6:	6453      	str	r3, [r2, #68]	@ 0x44
 80054a8:	4b27      	ldr	r3, [pc, #156]	@ (8005548 <HAL_UART_MspInit+0xf8>)
 80054aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ac:	f003 0310 	and.w	r3, r3, #16
 80054b0:	617b      	str	r3, [r7, #20]
 80054b2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054b4:	4b24      	ldr	r3, [pc, #144]	@ (8005548 <HAL_UART_MspInit+0xf8>)
 80054b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b8:	4a23      	ldr	r2, [pc, #140]	@ (8005548 <HAL_UART_MspInit+0xf8>)
 80054ba:	f043 0302 	orr.w	r3, r3, #2
 80054be:	6313      	str	r3, [r2, #48]	@ 0x30
 80054c0:	4b21      	ldr	r3, [pc, #132]	@ (8005548 <HAL_UART_MspInit+0xf8>)
 80054c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	613b      	str	r3, [r7, #16]
 80054ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054cc:	4b1e      	ldr	r3, [pc, #120]	@ (8005548 <HAL_UART_MspInit+0xf8>)
 80054ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005548 <HAL_UART_MspInit+0xf8>)
 80054d2:	f043 0301 	orr.w	r3, r3, #1
 80054d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80054d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005548 <HAL_UART_MspInit+0xf8>)
 80054da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	60fb      	str	r3, [r7, #12]
 80054e2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80054e4:	2380      	movs	r3, #128	@ 0x80
 80054e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054ea:	2302      	movs	r3, #2
 80054ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054f0:	2300      	movs	r3, #0
 80054f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054f6:	2303      	movs	r3, #3
 80054f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80054fc:	2307      	movs	r3, #7
 80054fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005502:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8005506:	4619      	mov	r1, r3
 8005508:	4810      	ldr	r0, [pc, #64]	@ (800554c <HAL_UART_MspInit+0xfc>)
 800550a:	f003 fe45 	bl	8009198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800550e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005512:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005516:	2302      	movs	r3, #2
 8005518:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800551c:	2300      	movs	r3, #0
 800551e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005522:	2303      	movs	r3, #3
 8005524:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005528:	2307      	movs	r3, #7
 800552a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800552e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8005532:	4619      	mov	r1, r3
 8005534:	4806      	ldr	r0, [pc, #24]	@ (8005550 <HAL_UART_MspInit+0x100>)
 8005536:	f003 fe2f 	bl	8009198 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800553a:	bf00      	nop
 800553c:	37b0      	adds	r7, #176	@ 0xb0
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	40011000 	.word	0x40011000
 8005548:	40023800 	.word	0x40023800
 800554c:	40020400 	.word	0x40020400
 8005550:	40020000 	.word	0x40020000

08005554 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005554:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800558c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005558:	480d      	ldr	r0, [pc, #52]	@ (8005590 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800555a:	490e      	ldr	r1, [pc, #56]	@ (8005594 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800555c:	4a0e      	ldr	r2, [pc, #56]	@ (8005598 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800555e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005560:	e002      	b.n	8005568 <LoopCopyDataInit>

08005562 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005562:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005564:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005566:	3304      	adds	r3, #4

08005568 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005568:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800556a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800556c:	d3f9      	bcc.n	8005562 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800556e:	4a0b      	ldr	r2, [pc, #44]	@ (800559c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005570:	4c0b      	ldr	r4, [pc, #44]	@ (80055a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005572:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005574:	e001      	b.n	800557a <LoopFillZerobss>

08005576 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005576:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005578:	3204      	adds	r2, #4

0800557a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800557a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800557c:	d3fb      	bcc.n	8005576 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800557e:	f7ff fd61 	bl	8005044 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005582:	f00e ffed 	bl	8014560 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005586:	f7fe fba3 	bl	8003cd0 <main>
  bx  lr    
 800558a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800558c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005594:	200050f0 	.word	0x200050f0
  ldr r2, =_sidata
 8005598:	0801a8f8 	.word	0x0801a8f8
  ldr r2, =_sbss
 800559c:	200050f0 	.word	0x200050f0
  ldr r4, =_ebss
 80055a0:	20006cdc 	.word	0x20006cdc

080055a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80055a4:	e7fe      	b.n	80055a4 <ADC_IRQHandler>

080055a6 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b082      	sub	sp, #8
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	4603      	mov	r3, r0
 80055ae:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 80055b0:	20c8      	movs	r0, #200	@ 0xc8
 80055b2:	f000 fc31 	bl	8005e18 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80055b6:	f000 fa79 	bl	8005aac <ft5336_I2C_InitializeIfRequired>
}
 80055ba:	bf00      	nop
 80055bc:	3708      	adds	r7, #8
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b083      	sub	sp, #12
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	4603      	mov	r3, r0
 80055ca:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 80055cc:	bf00      	nop
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	4603      	mov	r3, r0
 80055e0:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 80055e2:	2300      	movs	r3, #0
 80055e4:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 80055e6:	2300      	movs	r3, #0
 80055e8:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 80055ea:	2300      	movs	r3, #0
 80055ec:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80055ee:	f000 fa5d 	bl	8005aac <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80055f2:	2300      	movs	r3, #0
 80055f4:	73fb      	strb	r3, [r7, #15]
 80055f6:	e010      	b.n	800561a <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 80055f8:	88fb      	ldrh	r3, [r7, #6]
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	21a8      	movs	r1, #168	@ 0xa8
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 fbec 	bl	8005ddc <TS_IO_Read>
 8005604:	4603      	mov	r3, r0
 8005606:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8005608:	7b7b      	ldrb	r3, [r7, #13]
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b51      	cmp	r3, #81	@ 0x51
 800560e:	d101      	bne.n	8005614 <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8005610:	2301      	movs	r3, #1
 8005612:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8005614:	7bfb      	ldrb	r3, [r7, #15]
 8005616:	3301      	adds	r3, #1
 8005618:	73fb      	strb	r3, [r7, #15]
 800561a:	7bfb      	ldrb	r3, [r7, #15]
 800561c:	2b02      	cmp	r3, #2
 800561e:	d802      	bhi.n	8005626 <ft5336_ReadID+0x4e>
 8005620:	7bbb      	ldrb	r3, [r7, #14]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0e8      	beq.n	80055f8 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8005626:	7b7b      	ldrb	r3, [r7, #13]
 8005628:	b2db      	uxtb	r3, r3
}
 800562a:	4618      	mov	r0, r3
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}

08005632 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8005632:	b580      	push	{r7, lr}
 8005634:	b082      	sub	sp, #8
 8005636:	af00      	add	r7, sp, #0
 8005638:	4603      	mov	r3, r0
 800563a:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 800563c:	88fb      	ldrh	r3, [r7, #6]
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fa44 	bl	8005acc <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8005644:	88fb      	ldrh	r3, [r7, #6]
 8005646:	4618      	mov	r0, r3
 8005648:	f000 f932 	bl	80058b0 <ft5336_TS_DisableIT>
}
 800564c:	bf00      	nop
 800564e:	3708      	adds	r7, #8
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	4603      	mov	r3, r0
 800565c:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 800565e:	2300      	movs	r3, #0
 8005660:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8005662:	88fb      	ldrh	r3, [r7, #6]
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2102      	movs	r1, #2
 8005668:	4618      	mov	r0, r3
 800566a:	f000 fbb7 	bl	8005ddc <TS_IO_Read>
 800566e:	4603      	mov	r3, r0
 8005670:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 8005672:	7bfb      	ldrb	r3, [r7, #15]
 8005674:	b2db      	uxtb	r3, r3
 8005676:	f003 030f 	and.w	r3, r3, #15
 800567a:	b2db      	uxtb	r3, r3
 800567c:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 800567e:	7bfb      	ldrb	r3, [r7, #15]
 8005680:	b2db      	uxtb	r3, r3
 8005682:	2b05      	cmp	r3, #5
 8005684:	d901      	bls.n	800568a <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8005686:	2300      	movs	r3, #0
 8005688:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 800568a:	7bfb      	ldrb	r3, [r7, #15]
 800568c:	b2da      	uxtb	r2, r3
 800568e:	4b05      	ldr	r3, [pc, #20]	@ (80056a4 <ft5336_TS_DetectTouch+0x50>)
 8005690:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8005692:	4b04      	ldr	r3, [pc, #16]	@ (80056a4 <ft5336_TS_DetectTouch+0x50>)
 8005694:	2200      	movs	r2, #0
 8005696:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8005698:	7bfb      	ldrb	r3, [r7, #15]
 800569a:	b2db      	uxtb	r3, r3
}
 800569c:	4618      	mov	r0, r3
 800569e:	3710      	adds	r7, #16
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	20006878 	.word	0x20006878

080056a8 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b086      	sub	sp, #24
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	4603      	mov	r3, r0
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
 80056b4:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80056b6:	2300      	movs	r3, #0
 80056b8:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 80056ba:	2300      	movs	r3, #0
 80056bc:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 80056be:	2300      	movs	r3, #0
 80056c0:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 80056c2:	2300      	movs	r3, #0
 80056c4:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 80056c6:	2300      	movs	r3, #0
 80056c8:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 80056ca:	4b6d      	ldr	r3, [pc, #436]	@ (8005880 <ft5336_TS_GetXY+0x1d8>)
 80056cc:	789a      	ldrb	r2, [r3, #2]
 80056ce:	4b6c      	ldr	r3, [pc, #432]	@ (8005880 <ft5336_TS_GetXY+0x1d8>)
 80056d0:	785b      	ldrb	r3, [r3, #1]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	f080 80cf 	bcs.w	8005876 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 80056d8:	4b69      	ldr	r3, [pc, #420]	@ (8005880 <ft5336_TS_GetXY+0x1d8>)
 80056da:	789b      	ldrb	r3, [r3, #2]
 80056dc:	2b09      	cmp	r3, #9
 80056de:	d871      	bhi.n	80057c4 <ft5336_TS_GetXY+0x11c>
 80056e0:	a201      	add	r2, pc, #4	@ (adr r2, 80056e8 <ft5336_TS_GetXY+0x40>)
 80056e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e6:	bf00      	nop
 80056e8:	08005711 	.word	0x08005711
 80056ec:	08005723 	.word	0x08005723
 80056f0:	08005735 	.word	0x08005735
 80056f4:	08005747 	.word	0x08005747
 80056f8:	08005759 	.word	0x08005759
 80056fc:	0800576b 	.word	0x0800576b
 8005700:	0800577d 	.word	0x0800577d
 8005704:	0800578f 	.word	0x0800578f
 8005708:	080057a1 	.word	0x080057a1
 800570c:	080057b3 	.word	0x080057b3
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8005710:	2304      	movs	r3, #4
 8005712:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8005714:	2303      	movs	r3, #3
 8005716:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 8005718:	2306      	movs	r3, #6
 800571a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 800571c:	2305      	movs	r3, #5
 800571e:	753b      	strb	r3, [r7, #20]
      break;
 8005720:	e051      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8005722:	230a      	movs	r3, #10
 8005724:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 8005726:	2309      	movs	r3, #9
 8005728:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 800572a:	230c      	movs	r3, #12
 800572c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 800572e:	230b      	movs	r3, #11
 8005730:	753b      	strb	r3, [r7, #20]
      break;
 8005732:	e048      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8005734:	2310      	movs	r3, #16
 8005736:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8005738:	230f      	movs	r3, #15
 800573a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 800573c:	2312      	movs	r3, #18
 800573e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8005740:	2311      	movs	r3, #17
 8005742:	753b      	strb	r3, [r7, #20]
      break;
 8005744:	e03f      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 8005746:	2316      	movs	r3, #22
 8005748:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 800574a:	2315      	movs	r3, #21
 800574c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 800574e:	2318      	movs	r3, #24
 8005750:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 8005752:	2317      	movs	r3, #23
 8005754:	753b      	strb	r3, [r7, #20]
      break;
 8005756:	e036      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 8005758:	231c      	movs	r3, #28
 800575a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 800575c:	231b      	movs	r3, #27
 800575e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8005760:	231e      	movs	r3, #30
 8005762:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8005764:	231d      	movs	r3, #29
 8005766:	753b      	strb	r3, [r7, #20]
      break;
 8005768:	e02d      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 800576a:	2322      	movs	r3, #34	@ 0x22
 800576c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 800576e:	2321      	movs	r3, #33	@ 0x21
 8005770:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 8005772:	2324      	movs	r3, #36	@ 0x24
 8005774:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 8005776:	2323      	movs	r3, #35	@ 0x23
 8005778:	753b      	strb	r3, [r7, #20]
      break;
 800577a:	e024      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 800577c:	2328      	movs	r3, #40	@ 0x28
 800577e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8005780:	2327      	movs	r3, #39	@ 0x27
 8005782:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8005784:	232a      	movs	r3, #42	@ 0x2a
 8005786:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8005788:	2329      	movs	r3, #41	@ 0x29
 800578a:	753b      	strb	r3, [r7, #20]
      break;
 800578c:	e01b      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 800578e:	232e      	movs	r3, #46	@ 0x2e
 8005790:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8005792:	232d      	movs	r3, #45	@ 0x2d
 8005794:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8005796:	2330      	movs	r3, #48	@ 0x30
 8005798:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 800579a:	232f      	movs	r3, #47	@ 0x2f
 800579c:	753b      	strb	r3, [r7, #20]
      break;
 800579e:	e012      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 80057a0:	2334      	movs	r3, #52	@ 0x34
 80057a2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 80057a4:	2333      	movs	r3, #51	@ 0x33
 80057a6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 80057a8:	2336      	movs	r3, #54	@ 0x36
 80057aa:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 80057ac:	2335      	movs	r3, #53	@ 0x35
 80057ae:	753b      	strb	r3, [r7, #20]
      break;
 80057b0:	e009      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 80057b2:	233a      	movs	r3, #58	@ 0x3a
 80057b4:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 80057b6:	2339      	movs	r3, #57	@ 0x39
 80057b8:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 80057ba:	233c      	movs	r3, #60	@ 0x3c
 80057bc:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 80057be:	233b      	movs	r3, #59	@ 0x3b
 80057c0:	753b      	strb	r3, [r7, #20]
      break;
 80057c2:	e000      	b.n	80057c6 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 80057c4:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 80057c6:	89fb      	ldrh	r3, [r7, #14]
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	7dfa      	ldrb	r2, [r7, #23]
 80057cc:	4611      	mov	r1, r2
 80057ce:	4618      	mov	r0, r3
 80057d0:	f000 fb04 	bl	8005ddc <TS_IO_Read>
 80057d4:	4603      	mov	r3, r0
 80057d6:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80057d8:	7cfb      	ldrb	r3, [r7, #19]
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	461a      	mov	r2, r3
 80057de:	4b29      	ldr	r3, [pc, #164]	@ (8005884 <ft5336_TS_GetXY+0x1dc>)
 80057e0:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80057e2:	89fb      	ldrh	r3, [r7, #14]
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	7dba      	ldrb	r2, [r7, #22]
 80057e8:	4611      	mov	r1, r2
 80057ea:	4618      	mov	r0, r3
 80057ec:	f000 faf6 	bl	8005ddc <TS_IO_Read>
 80057f0:	4603      	mov	r3, r0
 80057f2:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80057f4:	7cfb      	ldrb	r3, [r7, #19]
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	021b      	lsls	r3, r3, #8
 80057fa:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80057fe:	b21a      	sxth	r2, r3
 8005800:	4b20      	ldr	r3, [pc, #128]	@ (8005884 <ft5336_TS_GetXY+0x1dc>)
 8005802:	881b      	ldrh	r3, [r3, #0]
 8005804:	b21b      	sxth	r3, r3
 8005806:	4313      	orrs	r3, r2
 8005808:	b21b      	sxth	r3, r3
 800580a:	b29a      	uxth	r2, r3
 800580c:	4b1d      	ldr	r3, [pc, #116]	@ (8005884 <ft5336_TS_GetXY+0x1dc>)
 800580e:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8005810:	4b1c      	ldr	r3, [pc, #112]	@ (8005884 <ft5336_TS_GetXY+0x1dc>)
 8005812:	881a      	ldrh	r2, [r3, #0]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8005818:	89fb      	ldrh	r3, [r7, #14]
 800581a:	b2db      	uxtb	r3, r3
 800581c:	7d7a      	ldrb	r2, [r7, #21]
 800581e:	4611      	mov	r1, r2
 8005820:	4618      	mov	r0, r3
 8005822:	f000 fadb 	bl	8005ddc <TS_IO_Read>
 8005826:	4603      	mov	r3, r0
 8005828:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800582a:	7cfb      	ldrb	r3, [r7, #19]
 800582c:	b2db      	uxtb	r3, r3
 800582e:	461a      	mov	r2, r3
 8005830:	4b14      	ldr	r3, [pc, #80]	@ (8005884 <ft5336_TS_GetXY+0x1dc>)
 8005832:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8005834:	89fb      	ldrh	r3, [r7, #14]
 8005836:	b2db      	uxtb	r3, r3
 8005838:	7d3a      	ldrb	r2, [r7, #20]
 800583a:	4611      	mov	r1, r2
 800583c:	4618      	mov	r0, r3
 800583e:	f000 facd 	bl	8005ddc <TS_IO_Read>
 8005842:	4603      	mov	r3, r0
 8005844:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8005846:	7cfb      	ldrb	r3, [r7, #19]
 8005848:	b2db      	uxtb	r3, r3
 800584a:	021b      	lsls	r3, r3, #8
 800584c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005850:	b21a      	sxth	r2, r3
 8005852:	4b0c      	ldr	r3, [pc, #48]	@ (8005884 <ft5336_TS_GetXY+0x1dc>)
 8005854:	881b      	ldrh	r3, [r3, #0]
 8005856:	b21b      	sxth	r3, r3
 8005858:	4313      	orrs	r3, r2
 800585a:	b21b      	sxth	r3, r3
 800585c:	b29a      	uxth	r2, r3
 800585e:	4b09      	ldr	r3, [pc, #36]	@ (8005884 <ft5336_TS_GetXY+0x1dc>)
 8005860:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 8005862:	4b08      	ldr	r3, [pc, #32]	@ (8005884 <ft5336_TS_GetXY+0x1dc>)
 8005864:	881a      	ldrh	r2, [r3, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 800586a:	4b05      	ldr	r3, [pc, #20]	@ (8005880 <ft5336_TS_GetXY+0x1d8>)
 800586c:	789b      	ldrb	r3, [r3, #2]
 800586e:	3301      	adds	r3, #1
 8005870:	b2da      	uxtb	r2, r3
 8005872:	4b03      	ldr	r3, [pc, #12]	@ (8005880 <ft5336_TS_GetXY+0x1d8>)
 8005874:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 8005876:	bf00      	nop
 8005878:	3718      	adds	r7, #24
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	20006878 	.word	0x20006878
 8005884:	2000687c 	.word	0x2000687c

08005888 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	4603      	mov	r3, r0
 8005890:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 8005892:	2300      	movs	r3, #0
 8005894:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8005896:	2301      	movs	r3, #1
 8005898:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800589a:	88fb      	ldrh	r3, [r7, #6]
 800589c:	b2db      	uxtb	r3, r3
 800589e:	7bfa      	ldrb	r2, [r7, #15]
 80058a0:	21a4      	movs	r1, #164	@ 0xa4
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fa80 	bl	8005da8 <TS_IO_Write>
}
 80058a8:	bf00      	nop
 80058aa:	3710      	adds	r7, #16
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	4603      	mov	r3, r0
 80058b8:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80058ba:	2300      	movs	r3, #0
 80058bc:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 80058be:	2300      	movs	r3, #0
 80058c0:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 80058c2:	88fb      	ldrh	r3, [r7, #6]
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	7bfa      	ldrb	r2, [r7, #15]
 80058c8:	21a4      	movs	r1, #164	@ 0xa4
 80058ca:	4618      	mov	r0, r3
 80058cc:	f000 fa6c 	bl	8005da8 <TS_IO_Write>
}
 80058d0:	bf00      	nop
 80058d2:	3710      	adds	r7, #16
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	4603      	mov	r3, r0
 80058e0:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4603      	mov	r3, r0
 80058f8:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 80058fa:	bf00      	nop
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr

08005906 <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b084      	sub	sp, #16
 800590a:	af00      	add	r7, sp, #0
 800590c:	4603      	mov	r3, r0
 800590e:	6039      	str	r1, [r7, #0]
 8005910:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 8005912:	2300      	movs	r3, #0
 8005914:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 8005916:	88fb      	ldrh	r3, [r7, #6]
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2101      	movs	r1, #1
 800591c:	4618      	mov	r0, r3
 800591e:	f000 fa5d 	bl	8005ddc <TS_IO_Read>
 8005922:	4603      	mov	r3, r0
 8005924:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 8005926:	7bfb      	ldrb	r3, [r7, #15]
 8005928:	b2db      	uxtb	r3, r3
 800592a:	461a      	mov	r2, r3
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	601a      	str	r2, [r3, #0]
}
 8005930:	bf00      	nop
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60b9      	str	r1, [r7, #8]
 8005940:	607a      	str	r2, [r7, #4]
 8005942:	603b      	str	r3, [r7, #0]
 8005944:	4603      	mov	r3, r0
 8005946:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8005948:	2300      	movs	r3, #0
 800594a:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 800594c:	2300      	movs	r3, #0
 800594e:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 8005950:	2300      	movs	r3, #0
 8005952:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8005954:	2300      	movs	r3, #0
 8005956:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 8005958:	4b4d      	ldr	r3, [pc, #308]	@ (8005a90 <ft5336_TS_GetTouchInfo+0x158>)
 800595a:	785b      	ldrb	r3, [r3, #1]
 800595c:	461a      	mov	r2, r3
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	4293      	cmp	r3, r2
 8005962:	f080 8090 	bcs.w	8005a86 <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	2b09      	cmp	r3, #9
 800596a:	d85d      	bhi.n	8005a28 <ft5336_TS_GetTouchInfo+0xf0>
 800596c:	a201      	add	r2, pc, #4	@ (adr r2, 8005974 <ft5336_TS_GetTouchInfo+0x3c>)
 800596e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005972:	bf00      	nop
 8005974:	0800599d 	.word	0x0800599d
 8005978:	080059ab 	.word	0x080059ab
 800597c:	080059b9 	.word	0x080059b9
 8005980:	080059c7 	.word	0x080059c7
 8005984:	080059d5 	.word	0x080059d5
 8005988:	080059e3 	.word	0x080059e3
 800598c:	080059f1 	.word	0x080059f1
 8005990:	080059ff 	.word	0x080059ff
 8005994:	08005a0d 	.word	0x08005a0d
 8005998:	08005a1b 	.word	0x08005a1b
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 800599c:	2303      	movs	r3, #3
 800599e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 80059a0:	2307      	movs	r3, #7
 80059a2:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 80059a4:	2308      	movs	r3, #8
 80059a6:	757b      	strb	r3, [r7, #21]
      break;
 80059a8:	e03f      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 80059aa:	2309      	movs	r3, #9
 80059ac:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 80059ae:	230d      	movs	r3, #13
 80059b0:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 80059b2:	230e      	movs	r3, #14
 80059b4:	757b      	strb	r3, [r7, #21]
      break;
 80059b6:	e038      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 80059b8:	230f      	movs	r3, #15
 80059ba:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 80059bc:	2313      	movs	r3, #19
 80059be:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 80059c0:	2314      	movs	r3, #20
 80059c2:	757b      	strb	r3, [r7, #21]
      break;
 80059c4:	e031      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 80059c6:	2315      	movs	r3, #21
 80059c8:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 80059ca:	2319      	movs	r3, #25
 80059cc:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 80059ce:	231a      	movs	r3, #26
 80059d0:	757b      	strb	r3, [r7, #21]
      break;
 80059d2:	e02a      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 80059d4:	231b      	movs	r3, #27
 80059d6:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 80059d8:	231f      	movs	r3, #31
 80059da:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 80059dc:	2320      	movs	r3, #32
 80059de:	757b      	strb	r3, [r7, #21]
      break;
 80059e0:	e023      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 80059e2:	2321      	movs	r3, #33	@ 0x21
 80059e4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 80059e6:	2325      	movs	r3, #37	@ 0x25
 80059e8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 80059ea:	2326      	movs	r3, #38	@ 0x26
 80059ec:	757b      	strb	r3, [r7, #21]
      break;
 80059ee:	e01c      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 80059f0:	2327      	movs	r3, #39	@ 0x27
 80059f2:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 80059f4:	232b      	movs	r3, #43	@ 0x2b
 80059f6:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 80059f8:	232c      	movs	r3, #44	@ 0x2c
 80059fa:	757b      	strb	r3, [r7, #21]
      break;
 80059fc:	e015      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 80059fe:	232d      	movs	r3, #45	@ 0x2d
 8005a00:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8005a02:	2331      	movs	r3, #49	@ 0x31
 8005a04:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8005a06:	2332      	movs	r3, #50	@ 0x32
 8005a08:	757b      	strb	r3, [r7, #21]
      break;
 8005a0a:	e00e      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8005a0c:	2333      	movs	r3, #51	@ 0x33
 8005a0e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8005a10:	2337      	movs	r3, #55	@ 0x37
 8005a12:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8005a14:	2338      	movs	r3, #56	@ 0x38
 8005a16:	757b      	strb	r3, [r7, #21]
      break;
 8005a18:	e007      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 8005a1a:	2339      	movs	r3, #57	@ 0x39
 8005a1c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 8005a1e:	233d      	movs	r3, #61	@ 0x3d
 8005a20:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8005a22:	233e      	movs	r3, #62	@ 0x3e
 8005a24:	757b      	strb	r3, [r7, #21]
      break;
 8005a26:	e000      	b.n	8005a2a <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8005a28:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8005a2a:	89fb      	ldrh	r3, [r7, #14]
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	7dfa      	ldrb	r2, [r7, #23]
 8005a30:	4611      	mov	r1, r2
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 f9d2 	bl	8005ddc <TS_IO_Read>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8005a3c:	7d3b      	ldrb	r3, [r7, #20]
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	119b      	asrs	r3, r3, #6
 8005a42:	f003 0203 	and.w	r2, r3, #3
 8005a46:	6a3b      	ldr	r3, [r7, #32]
 8005a48:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8005a4a:	89fb      	ldrh	r3, [r7, #14]
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	7dba      	ldrb	r2, [r7, #22]
 8005a50:	4611      	mov	r1, r2
 8005a52:	4618      	mov	r0, r3
 8005a54:	f000 f9c2 	bl	8005ddc <TS_IO_Read>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8005a5c:	7d3b      	ldrb	r3, [r7, #20]
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	461a      	mov	r2, r3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 8005a66:	89fb      	ldrh	r3, [r7, #14]
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	7d7a      	ldrb	r2, [r7, #21]
 8005a6c:	4611      	mov	r1, r2
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f000 f9b4 	bl	8005ddc <TS_IO_Read>
 8005a74:	4603      	mov	r3, r0
 8005a76:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8005a78:	7d3b      	ldrb	r3, [r7, #20]
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	111b      	asrs	r3, r3, #4
 8005a7e:	f003 0204 	and.w	r2, r3, #4
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8005a86:	bf00      	nop
 8005a88:	3718      	adds	r7, #24
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	20006878 	.word	0x20006878

08005a94 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8005a94:	b480      	push	{r7}
 8005a96:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8005a98:	4b03      	ldr	r3, [pc, #12]	@ (8005aa8 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8005a9a:	781b      	ldrb	r3, [r3, #0]
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	20006878 	.word	0x20006878

08005aac <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8005ab0:	f7ff fff0 	bl	8005a94 <ft5336_Get_I2C_InitializedStatus>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d104      	bne.n	8005ac4 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8005aba:	f000 f96b 	bl	8005d94 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8005abe:	4b02      	ldr	r3, [pc, #8]	@ (8005ac8 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	701a      	strb	r2, [r3, #0]
  }
}
 8005ac4:	bf00      	nop
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	20006878 	.word	0x20006878

08005acc <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8005ada:	68fb      	ldr	r3, [r7, #12]
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3714      	adds	r7, #20
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b08c      	sub	sp, #48	@ 0x30
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a51      	ldr	r2, [pc, #324]	@ (8005c38 <I2Cx_MspInit+0x150>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d14d      	bne.n	8005b94 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8005af8:	4b50      	ldr	r3, [pc, #320]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005afc:	4a4f      	ldr	r2, [pc, #316]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b02:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b04:	4b4d      	ldr	r3, [pc, #308]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b0c:	61bb      	str	r3, [r7, #24]
 8005b0e:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8005b10:	2380      	movs	r3, #128	@ 0x80
 8005b12:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8005b14:	2312      	movs	r3, #18
 8005b16:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8005b20:	2304      	movs	r3, #4
 8005b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005b24:	f107 031c 	add.w	r3, r7, #28
 8005b28:	4619      	mov	r1, r3
 8005b2a:	4845      	ldr	r0, [pc, #276]	@ (8005c40 <I2Cx_MspInit+0x158>)
 8005b2c:	f003 fb34 	bl	8009198 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8005b30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005b36:	f107 031c 	add.w	r3, r7, #28
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	4840      	ldr	r0, [pc, #256]	@ (8005c40 <I2Cx_MspInit+0x158>)
 8005b3e:	f003 fb2b 	bl	8009198 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8005b42:	4b3e      	ldr	r3, [pc, #248]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b46:	4a3d      	ldr	r2, [pc, #244]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b56:	617b      	str	r3, [r7, #20]
 8005b58:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8005b5a:	4b38      	ldr	r3, [pc, #224]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	4a37      	ldr	r2, [pc, #220]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b64:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8005b66:	4b35      	ldr	r3, [pc, #212]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	4a34      	ldr	r2, [pc, #208]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b6c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005b70:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8005b72:	2200      	movs	r2, #0
 8005b74:	210f      	movs	r1, #15
 8005b76:	2048      	movs	r0, #72	@ 0x48
 8005b78:	f002 fce1 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8005b7c:	2048      	movs	r0, #72	@ 0x48
 8005b7e:	f002 fcfa 	bl	8008576 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8005b82:	2200      	movs	r2, #0
 8005b84:	210f      	movs	r1, #15
 8005b86:	2049      	movs	r0, #73	@ 0x49
 8005b88:	f002 fcd9 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8005b8c:	2049      	movs	r0, #73	@ 0x49
 8005b8e:	f002 fcf2 	bl	8008576 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8005b92:	e04d      	b.n	8005c30 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8005b94:	4b29      	ldr	r3, [pc, #164]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b98:	4a28      	ldr	r2, [pc, #160]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005b9a:	f043 0302 	orr.w	r3, r3, #2
 8005b9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ba0:	4b26      	ldr	r3, [pc, #152]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ba4:	f003 0302 	and.w	r3, r3, #2
 8005ba8:	613b      	str	r3, [r7, #16]
 8005baa:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8005bac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005bb0:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8005bb2:	2312      	movs	r3, #18
 8005bb4:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005bba:	2302      	movs	r3, #2
 8005bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8005bbe:	2304      	movs	r3, #4
 8005bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005bc2:	f107 031c 	add.w	r3, r7, #28
 8005bc6:	4619      	mov	r1, r3
 8005bc8:	481e      	ldr	r0, [pc, #120]	@ (8005c44 <I2Cx_MspInit+0x15c>)
 8005bca:	f003 fae5 	bl	8009198 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8005bce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005bd4:	f107 031c 	add.w	r3, r7, #28
 8005bd8:	4619      	mov	r1, r3
 8005bda:	481a      	ldr	r0, [pc, #104]	@ (8005c44 <I2Cx_MspInit+0x15c>)
 8005bdc:	f003 fadc 	bl	8009198 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8005be0:	4b16      	ldr	r3, [pc, #88]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be4:	4a15      	ldr	r2, [pc, #84]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005be6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005bea:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bec:	4b13      	ldr	r3, [pc, #76]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bf4:	60fb      	str	r3, [r7, #12]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8005bf8:	4b10      	ldr	r3, [pc, #64]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005bfa:	6a1b      	ldr	r3, [r3, #32]
 8005bfc:	4a0f      	ldr	r2, [pc, #60]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005bfe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005c02:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8005c04:	4b0d      	ldr	r3, [pc, #52]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005c06:	6a1b      	ldr	r3, [r3, #32]
 8005c08:	4a0c      	ldr	r2, [pc, #48]	@ (8005c3c <I2Cx_MspInit+0x154>)
 8005c0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005c0e:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8005c10:	2200      	movs	r2, #0
 8005c12:	210f      	movs	r1, #15
 8005c14:	201f      	movs	r0, #31
 8005c16:	f002 fc92 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8005c1a:	201f      	movs	r0, #31
 8005c1c:	f002 fcab 	bl	8008576 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8005c20:	2200      	movs	r2, #0
 8005c22:	210f      	movs	r1, #15
 8005c24:	2020      	movs	r0, #32
 8005c26:	f002 fc8a 	bl	800853e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8005c2a:	2020      	movs	r0, #32
 8005c2c:	f002 fca3 	bl	8008576 <HAL_NVIC_EnableIRQ>
}
 8005c30:	bf00      	nop
 8005c32:	3730      	adds	r7, #48	@ 0x30
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	20006880 	.word	0x20006880
 8005c3c:	40023800 	.word	0x40023800
 8005c40:	40021c00 	.word	0x40021c00
 8005c44:	40020400 	.word	0x40020400

08005c48 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f004 f89d 	bl	8009d90 <HAL_I2C_GetState>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d125      	bne.n	8005ca8 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a14      	ldr	r2, [pc, #80]	@ (8005cb0 <I2Cx_Init+0x68>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d103      	bne.n	8005c6c <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a13      	ldr	r2, [pc, #76]	@ (8005cb4 <I2Cx_Init+0x6c>)
 8005c68:	601a      	str	r2, [r3, #0]
 8005c6a:	e002      	b.n	8005c72 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a12      	ldr	r2, [pc, #72]	@ (8005cb8 <I2Cx_Init+0x70>)
 8005c70:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a11      	ldr	r2, [pc, #68]	@ (8005cbc <I2Cx_Init+0x74>)
 8005c76:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2201      	movs	r2, #1
 8005c82:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f7ff ff23 	bl	8005ae8 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f003 fd7a 	bl	800979c <HAL_I2C_Init>
  }
}
 8005ca8:	bf00      	nop
 8005caa:	3708      	adds	r7, #8
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	20006880 	.word	0x20006880
 8005cb4:	40005c00 	.word	0x40005c00
 8005cb8:	40005400 	.word	0x40005400
 8005cbc:	40912732 	.word	0x40912732

08005cc0 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08a      	sub	sp, #40	@ 0x28
 8005cc4:	af04      	add	r7, sp, #16
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	4608      	mov	r0, r1
 8005cca:	4611      	mov	r1, r2
 8005ccc:	461a      	mov	r2, r3
 8005cce:	4603      	mov	r3, r0
 8005cd0:	72fb      	strb	r3, [r7, #11]
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	813b      	strh	r3, [r7, #8]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8005cde:	7afb      	ldrb	r3, [r7, #11]
 8005ce0:	b299      	uxth	r1, r3
 8005ce2:	88f8      	ldrh	r0, [r7, #6]
 8005ce4:	893a      	ldrh	r2, [r7, #8]
 8005ce6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005cea:	9302      	str	r3, [sp, #8]
 8005cec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005cee:	9301      	str	r3, [sp, #4]
 8005cf0:	6a3b      	ldr	r3, [r7, #32]
 8005cf2:	9300      	str	r3, [sp, #0]
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	68f8      	ldr	r0, [r7, #12]
 8005cf8:	f003 ff30 	bl	8009b5c <HAL_I2C_Mem_Read>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8005d00:	7dfb      	ldrb	r3, [r7, #23]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d004      	beq.n	8005d10 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8005d06:	7afb      	ldrb	r3, [r7, #11]
 8005d08:	4619      	mov	r1, r3
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f000 f832 	bl	8005d74 <I2Cx_Error>
  }
  return status;    
 8005d10:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3718      	adds	r7, #24
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}

08005d1a <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b08a      	sub	sp, #40	@ 0x28
 8005d1e:	af04      	add	r7, sp, #16
 8005d20:	60f8      	str	r0, [r7, #12]
 8005d22:	4608      	mov	r0, r1
 8005d24:	4611      	mov	r1, r2
 8005d26:	461a      	mov	r2, r3
 8005d28:	4603      	mov	r3, r0
 8005d2a:	72fb      	strb	r3, [r7, #11]
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	813b      	strh	r3, [r7, #8]
 8005d30:	4613      	mov	r3, r2
 8005d32:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8005d34:	2300      	movs	r3, #0
 8005d36:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8005d38:	7afb      	ldrb	r3, [r7, #11]
 8005d3a:	b299      	uxth	r1, r3
 8005d3c:	88f8      	ldrh	r0, [r7, #6]
 8005d3e:	893a      	ldrh	r2, [r7, #8]
 8005d40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005d44:	9302      	str	r3, [sp, #8]
 8005d46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d48:	9301      	str	r3, [sp, #4]
 8005d4a:	6a3b      	ldr	r3, [r7, #32]
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	4603      	mov	r3, r0
 8005d50:	68f8      	ldr	r0, [r7, #12]
 8005d52:	f003 fdef 	bl	8009934 <HAL_I2C_Mem_Write>
 8005d56:	4603      	mov	r3, r0
 8005d58:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8005d5a:	7dfb      	ldrb	r3, [r7, #23]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d004      	beq.n	8005d6a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8005d60:	7afb      	ldrb	r3, [r7, #11]
 8005d62:	4619      	mov	r1, r3
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f000 f805 	bl	8005d74 <I2Cx_Error>
  }
  return status;
 8005d6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3718      	adds	r7, #24
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f003 fda7 	bl	80098d4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f7ff ff5e 	bl	8005c48 <I2Cx_Init>
}
 8005d8c:	bf00      	nop
 8005d8e:	3708      	adds	r7, #8
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8005d98:	4802      	ldr	r0, [pc, #8]	@ (8005da4 <TS_IO_Init+0x10>)
 8005d9a:	f7ff ff55 	bl	8005c48 <I2Cx_Init>
}
 8005d9e:	bf00      	nop
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	20006880 	.word	0x20006880

08005da8 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af02      	add	r7, sp, #8
 8005dae:	4603      	mov	r3, r0
 8005db0:	71fb      	strb	r3, [r7, #7]
 8005db2:	460b      	mov	r3, r1
 8005db4:	71bb      	strb	r3, [r7, #6]
 8005db6:	4613      	mov	r3, r2
 8005db8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8005dba:	79bb      	ldrb	r3, [r7, #6]
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	79f9      	ldrb	r1, [r7, #7]
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	9301      	str	r3, [sp, #4]
 8005dc4:	1d7b      	adds	r3, r7, #5
 8005dc6:	9300      	str	r3, [sp, #0]
 8005dc8:	2301      	movs	r3, #1
 8005dca:	4803      	ldr	r0, [pc, #12]	@ (8005dd8 <TS_IO_Write+0x30>)
 8005dcc:	f7ff ffa5 	bl	8005d1a <I2Cx_WriteMultiple>
}
 8005dd0:	bf00      	nop
 8005dd2:	3708      	adds	r7, #8
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}
 8005dd8:	20006880 	.word	0x20006880

08005ddc <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af02      	add	r7, sp, #8
 8005de2:	4603      	mov	r3, r0
 8005de4:	460a      	mov	r2, r1
 8005de6:	71fb      	strb	r3, [r7, #7]
 8005de8:	4613      	mov	r3, r2
 8005dea:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8005dec:	2300      	movs	r3, #0
 8005dee:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8005df0:	79bb      	ldrb	r3, [r7, #6]
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	79f9      	ldrb	r1, [r7, #7]
 8005df6:	2301      	movs	r3, #1
 8005df8:	9301      	str	r3, [sp, #4]
 8005dfa:	f107 030f 	add.w	r3, r7, #15
 8005dfe:	9300      	str	r3, [sp, #0]
 8005e00:	2301      	movs	r3, #1
 8005e02:	4804      	ldr	r0, [pc, #16]	@ (8005e14 <TS_IO_Read+0x38>)
 8005e04:	f7ff ff5c 	bl	8005cc0 <I2Cx_ReadMultiple>

  return read_value;
 8005e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	20006880 	.word	0x20006880

08005e18 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f001 fe5f 	bl	8007ae4 <HAL_Delay>
}
 8005e26:	bf00      	nop
 8005e28:	3708      	adds	r7, #8
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
	...

08005e30 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8005e30:	b580      	push	{r7, lr}
 8005e32:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8005e34:	4b31      	ldr	r3, [pc, #196]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e36:	2228      	movs	r2, #40	@ 0x28
 8005e38:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8005e3a:	4b30      	ldr	r3, [pc, #192]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e3c:	2209      	movs	r2, #9
 8005e3e:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8005e40:	4b2e      	ldr	r3, [pc, #184]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e42:	2235      	movs	r2, #53	@ 0x35
 8005e44:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8005e46:	4b2d      	ldr	r3, [pc, #180]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e48:	220b      	movs	r2, #11
 8005e4a:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8005e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e4e:	f240 121b 	movw	r2, #283	@ 0x11b
 8005e52:	629a      	str	r2, [r3, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8005e54:	4b29      	ldr	r3, [pc, #164]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e56:	f240 2215 	movw	r2, #533	@ 0x215
 8005e5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8005e5c:	4b27      	ldr	r3, [pc, #156]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e5e:	f240 121d 	movw	r2, #285	@ 0x11d
 8005e62:	631a      	str	r2, [r3, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8005e64:	4b25      	ldr	r3, [pc, #148]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e66:	f240 2235 	movw	r2, #565	@ 0x235
 8005e6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	4823      	ldr	r0, [pc, #140]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e70:	f001 f83a 	bl	8006ee8 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8005e74:	4b21      	ldr	r3, [pc, #132]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e76:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005e7a:	661a      	str	r2, [r3, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8005e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e7e:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8005e82:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8005e84:	4b1d      	ldr	r3, [pc, #116]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8005e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8005e94:	4b19      	ldr	r3, [pc, #100]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8005e9c:	4b17      	ldr	r3, [pc, #92]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8005ea2:	4b16      	ldr	r3, [pc, #88]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8005ea8:	4b14      	ldr	r3, [pc, #80]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005eaa:	2200      	movs	r2, #0
 8005eac:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8005eae:	4b13      	ldr	r3, [pc, #76]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8005eb4:	4b11      	ldr	r3, [pc, #68]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005eb6:	4a12      	ldr	r2, [pc, #72]	@ (8005f00 <BSP_LCD_Init+0xd0>)
 8005eb8:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8005eba:	4810      	ldr	r0, [pc, #64]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005ebc:	f004 fbde 	bl	800a67c <HAL_LTDC_GetState>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d103      	bne.n	8005ece <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8005ec6:	2100      	movs	r1, #0
 8005ec8:	480c      	ldr	r0, [pc, #48]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005eca:	f000 ff33 	bl	8006d34 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8005ece:	480b      	ldr	r0, [pc, #44]	@ (8005efc <BSP_LCD_Init+0xcc>)
 8005ed0:	f004 fac6 	bl	800a460 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005eda:	480a      	ldr	r0, [pc, #40]	@ (8005f04 <BSP_LCD_Init+0xd4>)
 8005edc:	f003 fc2c 	bl	8009738 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	2108      	movs	r1, #8
 8005ee4:	4808      	ldr	r0, [pc, #32]	@ (8005f08 <BSP_LCD_Init+0xd8>)
 8005ee6:	f003 fc27 	bl	8009738 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8005eea:	f001 f961 	bl	80071b0 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8005eee:	4807      	ldr	r0, [pc, #28]	@ (8005f0c <BSP_LCD_Init+0xdc>)
 8005ef0:	f000 f916 	bl	8006120 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	200068d4 	.word	0x200068d4
 8005f00:	40016800 	.word	0x40016800
 8005f04:	40022000 	.word	0x40022000
 8005f08:	40022800 	.word	0x40022800
 8005f0c:	20004efc 	.word	0x20004efc

08005f10 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8005f10:	b480      	push	{r7}
 8005f12:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8005f14:	4b06      	ldr	r3, [pc, #24]	@ (8005f30 <BSP_LCD_GetXSize+0x20>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a06      	ldr	r2, [pc, #24]	@ (8005f34 <BSP_LCD_GetXSize+0x24>)
 8005f1a:	2134      	movs	r1, #52	@ 0x34
 8005f1c:	fb01 f303 	mul.w	r3, r1, r3
 8005f20:	4413      	add	r3, r2
 8005f22:	3360      	adds	r3, #96	@ 0x60
 8005f24:	681b      	ldr	r3, [r3, #0]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr
 8005f30:	200069bc 	.word	0x200069bc
 8005f34:	200068d4 	.word	0x200068d4

08005f38 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8005f3c:	4b06      	ldr	r3, [pc, #24]	@ (8005f58 <BSP_LCD_GetYSize+0x20>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a06      	ldr	r2, [pc, #24]	@ (8005f5c <BSP_LCD_GetYSize+0x24>)
 8005f42:	2134      	movs	r1, #52	@ 0x34
 8005f44:	fb01 f303 	mul.w	r3, r1, r3
 8005f48:	4413      	add	r3, r2
 8005f4a:	3364      	adds	r3, #100	@ 0x64
 8005f4c:	681b      	ldr	r3, [r3, #0]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr
 8005f58:	200069bc 	.word	0x200069bc
 8005f5c:	200068d4 	.word	0x200068d4

08005f60 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b090      	sub	sp, #64	@ 0x40
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	4603      	mov	r3, r0
 8005f68:	6039      	str	r1, [r7, #0]
 8005f6a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8005f70:	f7ff ffce 	bl	8005f10 <BSP_LCD_GetXSize>
 8005f74:	4603      	mov	r3, r0
 8005f76:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8005f7c:	f7ff ffdc 	bl	8005f38 <BSP_LCD_GetYSize>
 8005f80:	4603      	mov	r3, r0
 8005f82:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8005f84:	2300      	movs	r3, #0
 8005f86:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	633b      	str	r3, [r7, #48]	@ 0x30
  layer_cfg.Alpha = 255;
 8005f8c:	23ff      	movs	r3, #255	@ 0xff
 8005f8e:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8005f90:	2300      	movs	r3, #0
 8005f92:	627b      	str	r3, [r7, #36]	@ 0x24
  layer_cfg.Backcolor.Blue = 0;
 8005f94:	2300      	movs	r3, #0
 8005f96:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  layer_cfg.Backcolor.Green = 0;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  layer_cfg.Backcolor.Red = 0;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8005fa6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005faa:	62bb      	str	r3, [r7, #40]	@ 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8005fac:	2307      	movs	r3, #7
 8005fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8005fb0:	f7ff ffae 	bl	8005f10 <BSP_LCD_GetXSize>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	637b      	str	r3, [r7, #52]	@ 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8005fb8:	f7ff ffbe 	bl	8005f38 <BSP_LCD_GetYSize>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8005fc0:	88fa      	ldrh	r2, [r7, #6]
 8005fc2:	f107 030c 	add.w	r3, r7, #12
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	4812      	ldr	r0, [pc, #72]	@ (8006014 <BSP_LCD_LayerDefaultInit+0xb4>)
 8005fca:	f004 fb19 	bl	800a600 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8005fce:	88fa      	ldrh	r2, [r7, #6]
 8005fd0:	4911      	ldr	r1, [pc, #68]	@ (8006018 <BSP_LCD_LayerDefaultInit+0xb8>)
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	005b      	lsls	r3, r3, #1
 8005fd6:	4413      	add	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	440b      	add	r3, r1
 8005fdc:	3304      	adds	r3, #4
 8005fde:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8005fe4:	88fa      	ldrh	r2, [r7, #6]
 8005fe6:	490c      	ldr	r1, [pc, #48]	@ (8006018 <BSP_LCD_LayerDefaultInit+0xb8>)
 8005fe8:	4613      	mov	r3, r2
 8005fea:	005b      	lsls	r3, r3, #1
 8005fec:	4413      	add	r3, r2
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	440b      	add	r3, r1
 8005ff2:	3308      	adds	r3, #8
 8005ff4:	4a09      	ldr	r2, [pc, #36]	@ (800601c <BSP_LCD_LayerDefaultInit+0xbc>)
 8005ff6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8005ff8:	88fa      	ldrh	r2, [r7, #6]
 8005ffa:	4907      	ldr	r1, [pc, #28]	@ (8006018 <BSP_LCD_LayerDefaultInit+0xb8>)
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	005b      	lsls	r3, r3, #1
 8006000:	4413      	add	r3, r2
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	440b      	add	r3, r1
 8006006:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 800600a:	601a      	str	r2, [r3, #0]
}
 800600c:	bf00      	nop
 800600e:	3740      	adds	r7, #64	@ 0x40
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	200068d4 	.word	0x200068d4
 8006018:	200069c0 	.word	0x200069c0
 800601c:	20004efc 	.word	0x20004efc

08006020 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8006028:	4a04      	ldr	r2, [pc, #16]	@ (800603c <BSP_LCD_SelectLayer+0x1c>)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6013      	str	r3, [r2, #0]
} 
 800602e:	bf00      	nop
 8006030:	370c      	adds	r7, #12
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	200069bc 	.word	0x200069bc

08006040 <BSP_LCD_SetLayerVisible>:
  *            @arg  ENABLE
  *            @arg  DISABLE 
  * @retval None
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState State)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	460b      	mov	r3, r1
 800604a:	70fb      	strb	r3, [r7, #3]
  if(State == ENABLE)
 800604c:	78fb      	ldrb	r3, [r7, #3]
 800604e:	2b01      	cmp	r3, #1
 8006050:	d112      	bne.n	8006078 <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&hLtdcHandler, LayerIndex);
 8006052:	4b19      	ldr	r3, [pc, #100]	@ (80060b8 <BSP_LCD_SetLayerVisible+0x78>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	461a      	mov	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	01db      	lsls	r3, r3, #7
 800605c:	4413      	add	r3, r2
 800605e:	3384      	adds	r3, #132	@ 0x84
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a15      	ldr	r2, [pc, #84]	@ (80060b8 <BSP_LCD_SetLayerVisible+0x78>)
 8006064:	6812      	ldr	r2, [r2, #0]
 8006066:	4611      	mov	r1, r2
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	01d2      	lsls	r2, r2, #7
 800606c:	440a      	add	r2, r1
 800606e:	3284      	adds	r2, #132	@ 0x84
 8006070:	f043 0301 	orr.w	r3, r3, #1
 8006074:	6013      	str	r3, [r2, #0]
 8006076:	e011      	b.n	800609c <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&hLtdcHandler, LayerIndex);
 8006078:	4b0f      	ldr	r3, [pc, #60]	@ (80060b8 <BSP_LCD_SetLayerVisible+0x78>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	461a      	mov	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	01db      	lsls	r3, r3, #7
 8006082:	4413      	add	r3, r2
 8006084:	3384      	adds	r3, #132	@ 0x84
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a0b      	ldr	r2, [pc, #44]	@ (80060b8 <BSP_LCD_SetLayerVisible+0x78>)
 800608a:	6812      	ldr	r2, [r2, #0]
 800608c:	4611      	mov	r1, r2
 800608e:	687a      	ldr	r2, [r7, #4]
 8006090:	01d2      	lsls	r2, r2, #7
 8006092:	440a      	add	r2, r1
 8006094:	3284      	adds	r2, #132	@ 0x84
 8006096:	f023 0301 	bic.w	r3, r3, #1
 800609a:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&hLtdcHandler);
 800609c:	4b06      	ldr	r3, [pc, #24]	@ (80060b8 <BSP_LCD_SetLayerVisible+0x78>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060a2:	4b05      	ldr	r3, [pc, #20]	@ (80060b8 <BSP_LCD_SetLayerVisible+0x78>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f042 0201 	orr.w	r2, r2, #1
 80060aa:	625a      	str	r2, [r3, #36]	@ 0x24
} 
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr
 80060b8:	200068d4 	.word	0x200068d4

080060bc <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80060c4:	4b07      	ldr	r3, [pc, #28]	@ (80060e4 <BSP_LCD_SetTextColor+0x28>)
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	4907      	ldr	r1, [pc, #28]	@ (80060e8 <BSP_LCD_SetTextColor+0x2c>)
 80060ca:	4613      	mov	r3, r2
 80060cc:	005b      	lsls	r3, r3, #1
 80060ce:	4413      	add	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	440b      	add	r3, r1
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	601a      	str	r2, [r3, #0]
}
 80060d8:	bf00      	nop
 80060da:	370c      	adds	r7, #12
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr
 80060e4:	200069bc 	.word	0x200069bc
 80060e8:	200069c0 	.word	0x200069c0

080060ec <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80060f4:	4b08      	ldr	r3, [pc, #32]	@ (8006118 <BSP_LCD_SetBackColor+0x2c>)
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	4908      	ldr	r1, [pc, #32]	@ (800611c <BSP_LCD_SetBackColor+0x30>)
 80060fa:	4613      	mov	r3, r2
 80060fc:	005b      	lsls	r3, r3, #1
 80060fe:	4413      	add	r3, r2
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	440b      	add	r3, r1
 8006104:	3304      	adds	r3, #4
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	601a      	str	r2, [r3, #0]
}
 800610a:	bf00      	nop
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	200069bc 	.word	0x200069bc
 800611c:	200069c0 	.word	0x200069c0

08006120 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8006128:	4b08      	ldr	r3, [pc, #32]	@ (800614c <BSP_LCD_SetFont+0x2c>)
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	4908      	ldr	r1, [pc, #32]	@ (8006150 <BSP_LCD_SetFont+0x30>)
 800612e:	4613      	mov	r3, r2
 8006130:	005b      	lsls	r3, r3, #1
 8006132:	4413      	add	r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	440b      	add	r3, r1
 8006138:	3308      	adds	r3, #8
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	601a      	str	r2, [r3, #0]
}
 800613e:	bf00      	nop
 8006140:	370c      	adds	r7, #12
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	200069bc 	.word	0x200069bc
 8006150:	200069c0 	.word	0x200069c0

08006154 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8006154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006156:	b085      	sub	sp, #20
 8006158:	af02      	add	r7, sp, #8
 800615a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800615c:	4b0f      	ldr	r3, [pc, #60]	@ (800619c <BSP_LCD_Clear+0x48>)
 800615e:	681c      	ldr	r4, [r3, #0]
 8006160:	4b0e      	ldr	r3, [pc, #56]	@ (800619c <BSP_LCD_Clear+0x48>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a0e      	ldr	r2, [pc, #56]	@ (80061a0 <BSP_LCD_Clear+0x4c>)
 8006166:	2134      	movs	r1, #52	@ 0x34
 8006168:	fb01 f303 	mul.w	r3, r1, r3
 800616c:	4413      	add	r3, r2
 800616e:	335c      	adds	r3, #92	@ 0x5c
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	461e      	mov	r6, r3
 8006174:	f7ff fecc 	bl	8005f10 <BSP_LCD_GetXSize>
 8006178:	4605      	mov	r5, r0
 800617a:	f7ff fedd 	bl	8005f38 <BSP_LCD_GetYSize>
 800617e:	4602      	mov	r2, r0
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	9301      	str	r3, [sp, #4]
 8006184:	2300      	movs	r3, #0
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	4613      	mov	r3, r2
 800618a:	462a      	mov	r2, r5
 800618c:	4631      	mov	r1, r6
 800618e:	4620      	mov	r0, r4
 8006190:	f000 ff7e 	bl	8007090 <LL_FillBuffer>
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800619c:	200069bc 	.word	0x200069bc
 80061a0:	200068d4 	.word	0x200068d4

080061a4 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80061a4:	b590      	push	{r4, r7, lr}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	4603      	mov	r3, r0
 80061ac:	80fb      	strh	r3, [r7, #6]
 80061ae:	460b      	mov	r3, r1
 80061b0:	80bb      	strh	r3, [r7, #4]
 80061b2:	4613      	mov	r3, r2
 80061b4:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80061b6:	4b1b      	ldr	r3, [pc, #108]	@ (8006224 <BSP_LCD_DisplayChar+0x80>)
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	491b      	ldr	r1, [pc, #108]	@ (8006228 <BSP_LCD_DisplayChar+0x84>)
 80061bc:	4613      	mov	r3, r2
 80061be:	005b      	lsls	r3, r3, #1
 80061c0:	4413      	add	r3, r2
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	440b      	add	r3, r1
 80061c6:	3308      	adds	r3, #8
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	6819      	ldr	r1, [r3, #0]
 80061cc:	78fb      	ldrb	r3, [r7, #3]
 80061ce:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80061d2:	4b14      	ldr	r3, [pc, #80]	@ (8006224 <BSP_LCD_DisplayChar+0x80>)
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	4c14      	ldr	r4, [pc, #80]	@ (8006228 <BSP_LCD_DisplayChar+0x84>)
 80061d8:	4613      	mov	r3, r2
 80061da:	005b      	lsls	r3, r3, #1
 80061dc:	4413      	add	r3, r2
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4423      	add	r3, r4
 80061e2:	3308      	adds	r3, #8
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80061e8:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80061ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006224 <BSP_LCD_DisplayChar+0x80>)
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	4c0d      	ldr	r4, [pc, #52]	@ (8006228 <BSP_LCD_DisplayChar+0x84>)
 80061f2:	4613      	mov	r3, r2
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	4413      	add	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4423      	add	r3, r4
 80061fc:	3308      	adds	r3, #8
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	889b      	ldrh	r3, [r3, #4]
 8006202:	3307      	adds	r3, #7
 8006204:	2b00      	cmp	r3, #0
 8006206:	da00      	bge.n	800620a <BSP_LCD_DisplayChar+0x66>
 8006208:	3307      	adds	r3, #7
 800620a:	10db      	asrs	r3, r3, #3
 800620c:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8006210:	18ca      	adds	r2, r1, r3
 8006212:	88b9      	ldrh	r1, [r7, #4]
 8006214:	88fb      	ldrh	r3, [r7, #6]
 8006216:	4618      	mov	r0, r3
 8006218:	f000 fe82 	bl	8006f20 <DrawChar>
}
 800621c:	bf00      	nop
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	bd90      	pop	{r4, r7, pc}
 8006224:	200069bc 	.word	0x200069bc
 8006228:	200069c0 	.word	0x200069c0

0800622c <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 800622c:	b5b0      	push	{r4, r5, r7, lr}
 800622e:	b088      	sub	sp, #32
 8006230:	af00      	add	r7, sp, #0
 8006232:	60ba      	str	r2, [r7, #8]
 8006234:	461a      	mov	r2, r3
 8006236:	4603      	mov	r3, r0
 8006238:	81fb      	strh	r3, [r7, #14]
 800623a:	460b      	mov	r3, r1
 800623c:	81bb      	strh	r3, [r7, #12]
 800623e:	4613      	mov	r3, r2
 8006240:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8006242:	2301      	movs	r3, #1
 8006244:	83fb      	strh	r3, [r7, #30]
 8006246:	2300      	movs	r3, #0
 8006248:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800624a:	2300      	movs	r3, #0
 800624c:	61bb      	str	r3, [r7, #24]
 800624e:	2300      	movs	r3, #0
 8006250:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8006256:	e002      	b.n	800625e <BSP_LCD_DisplayStringAt+0x32>
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	3301      	adds	r3, #1
 800625c:	61bb      	str	r3, [r7, #24]
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	1c5a      	adds	r2, r3, #1
 8006262:	617a      	str	r2, [r7, #20]
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1f6      	bne.n	8006258 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800626a:	f7ff fe51 	bl	8005f10 <BSP_LCD_GetXSize>
 800626e:	4601      	mov	r1, r0
 8006270:	4b50      	ldr	r3, [pc, #320]	@ (80063b4 <BSP_LCD_DisplayStringAt+0x188>)
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	4850      	ldr	r0, [pc, #320]	@ (80063b8 <BSP_LCD_DisplayStringAt+0x18c>)
 8006276:	4613      	mov	r3, r2
 8006278:	005b      	lsls	r3, r3, #1
 800627a:	4413      	add	r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	4403      	add	r3, r0
 8006280:	3308      	adds	r3, #8
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	889b      	ldrh	r3, [r3, #4]
 8006286:	fbb1 f3f3 	udiv	r3, r1, r3
 800628a:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 800628c:	79fb      	ldrb	r3, [r7, #7]
 800628e:	2b03      	cmp	r3, #3
 8006290:	d01c      	beq.n	80062cc <BSP_LCD_DisplayStringAt+0xa0>
 8006292:	2b03      	cmp	r3, #3
 8006294:	dc33      	bgt.n	80062fe <BSP_LCD_DisplayStringAt+0xd2>
 8006296:	2b01      	cmp	r3, #1
 8006298:	d002      	beq.n	80062a0 <BSP_LCD_DisplayStringAt+0x74>
 800629a:	2b02      	cmp	r3, #2
 800629c:	d019      	beq.n	80062d2 <BSP_LCD_DisplayStringAt+0xa6>
 800629e:	e02e      	b.n	80062fe <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	1ad1      	subs	r1, r2, r3
 80062a6:	4b43      	ldr	r3, [pc, #268]	@ (80063b4 <BSP_LCD_DisplayStringAt+0x188>)
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	4843      	ldr	r0, [pc, #268]	@ (80063b8 <BSP_LCD_DisplayStringAt+0x18c>)
 80062ac:	4613      	mov	r3, r2
 80062ae:	005b      	lsls	r3, r3, #1
 80062b0:	4413      	add	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4403      	add	r3, r0
 80062b6:	3308      	adds	r3, #8
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	889b      	ldrh	r3, [r3, #4]
 80062bc:	fb01 f303 	mul.w	r3, r1, r3
 80062c0:	085b      	lsrs	r3, r3, #1
 80062c2:	b29a      	uxth	r2, r3
 80062c4:	89fb      	ldrh	r3, [r7, #14]
 80062c6:	4413      	add	r3, r2
 80062c8:	83fb      	strh	r3, [r7, #30]
      break;
 80062ca:	e01b      	b.n	8006304 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 80062cc:	89fb      	ldrh	r3, [r7, #14]
 80062ce:	83fb      	strh	r3, [r7, #30]
      break;
 80062d0:	e018      	b.n	8006304 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	b299      	uxth	r1, r3
 80062da:	4b36      	ldr	r3, [pc, #216]	@ (80063b4 <BSP_LCD_DisplayStringAt+0x188>)
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	4836      	ldr	r0, [pc, #216]	@ (80063b8 <BSP_LCD_DisplayStringAt+0x18c>)
 80062e0:	4613      	mov	r3, r2
 80062e2:	005b      	lsls	r3, r3, #1
 80062e4:	4413      	add	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	4403      	add	r3, r0
 80062ea:	3308      	adds	r3, #8
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	889b      	ldrh	r3, [r3, #4]
 80062f0:	fb11 f303 	smulbb	r3, r1, r3
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	89fb      	ldrh	r3, [r7, #14]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	83fb      	strh	r3, [r7, #30]
      break;
 80062fc:	e002      	b.n	8006304 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 80062fe:	89fb      	ldrh	r3, [r7, #14]
 8006300:	83fb      	strh	r3, [r7, #30]
      break;
 8006302:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8006304:	8bfb      	ldrh	r3, [r7, #30]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d003      	beq.n	8006312 <BSP_LCD_DisplayStringAt+0xe6>
 800630a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800630e:	2b00      	cmp	r3, #0
 8006310:	da1d      	bge.n	800634e <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8006312:	2301      	movs	r3, #1
 8006314:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8006316:	e01a      	b.n	800634e <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	781a      	ldrb	r2, [r3, #0]
 800631c:	89b9      	ldrh	r1, [r7, #12]
 800631e:	8bfb      	ldrh	r3, [r7, #30]
 8006320:	4618      	mov	r0, r3
 8006322:	f7ff ff3f 	bl	80061a4 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8006326:	4b23      	ldr	r3, [pc, #140]	@ (80063b4 <BSP_LCD_DisplayStringAt+0x188>)
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	4923      	ldr	r1, [pc, #140]	@ (80063b8 <BSP_LCD_DisplayStringAt+0x18c>)
 800632c:	4613      	mov	r3, r2
 800632e:	005b      	lsls	r3, r3, #1
 8006330:	4413      	add	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	440b      	add	r3, r1
 8006336:	3308      	adds	r3, #8
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	889a      	ldrh	r2, [r3, #4]
 800633c:	8bfb      	ldrh	r3, [r7, #30]
 800633e:	4413      	add	r3, r2
 8006340:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	3301      	adds	r3, #1
 8006346:	60bb      	str	r3, [r7, #8]
    i++;
 8006348:	8bbb      	ldrh	r3, [r7, #28]
 800634a:	3301      	adds	r3, #1
 800634c:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	bf14      	ite	ne
 8006356:	2301      	movne	r3, #1
 8006358:	2300      	moveq	r3, #0
 800635a:	b2dc      	uxtb	r4, r3
 800635c:	f7ff fdd8 	bl	8005f10 <BSP_LCD_GetXSize>
 8006360:	8bb9      	ldrh	r1, [r7, #28]
 8006362:	4b14      	ldr	r3, [pc, #80]	@ (80063b4 <BSP_LCD_DisplayStringAt+0x188>)
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	4d14      	ldr	r5, [pc, #80]	@ (80063b8 <BSP_LCD_DisplayStringAt+0x18c>)
 8006368:	4613      	mov	r3, r2
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	4413      	add	r3, r2
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	442b      	add	r3, r5
 8006372:	3308      	adds	r3, #8
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	889b      	ldrh	r3, [r3, #4]
 8006378:	fb01 f303 	mul.w	r3, r1, r3
 800637c:	1ac3      	subs	r3, r0, r3
 800637e:	b299      	uxth	r1, r3
 8006380:	4b0c      	ldr	r3, [pc, #48]	@ (80063b4 <BSP_LCD_DisplayStringAt+0x188>)
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	480c      	ldr	r0, [pc, #48]	@ (80063b8 <BSP_LCD_DisplayStringAt+0x18c>)
 8006386:	4613      	mov	r3, r2
 8006388:	005b      	lsls	r3, r3, #1
 800638a:	4413      	add	r3, r2
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	4403      	add	r3, r0
 8006390:	3308      	adds	r3, #8
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	889b      	ldrh	r3, [r3, #4]
 8006396:	4299      	cmp	r1, r3
 8006398:	bf2c      	ite	cs
 800639a:	2301      	movcs	r3, #1
 800639c:	2300      	movcc	r3, #0
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	4023      	ands	r3, r4
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1b7      	bne.n	8006318 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 80063a8:	bf00      	nop
 80063aa:	bf00      	nop
 80063ac:	3720      	adds	r7, #32
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bdb0      	pop	{r4, r5, r7, pc}
 80063b2:	bf00      	nop
 80063b4:	200069bc 	.word	0x200069bc
 80063b8:	200069c0 	.word	0x200069c0

080063bc <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80063bc:	b5b0      	push	{r4, r5, r7, lr}
 80063be:	b086      	sub	sp, #24
 80063c0:	af02      	add	r7, sp, #8
 80063c2:	4603      	mov	r3, r0
 80063c4:	80fb      	strh	r3, [r7, #6]
 80063c6:	460b      	mov	r3, r1
 80063c8:	80bb      	strh	r3, [r7, #4]
 80063ca:	4613      	mov	r3, r2
 80063cc:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80063ce:	2300      	movs	r3, #0
 80063d0:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80063d2:	4b26      	ldr	r3, [pc, #152]	@ (800646c <BSP_LCD_DrawHLine+0xb0>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a26      	ldr	r2, [pc, #152]	@ (8006470 <BSP_LCD_DrawHLine+0xb4>)
 80063d8:	2134      	movs	r1, #52	@ 0x34
 80063da:	fb01 f303 	mul.w	r3, r1, r3
 80063de:	4413      	add	r3, r2
 80063e0:	3348      	adds	r3, #72	@ 0x48
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2b02      	cmp	r3, #2
 80063e6:	d114      	bne.n	8006412 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80063e8:	4b20      	ldr	r3, [pc, #128]	@ (800646c <BSP_LCD_DrawHLine+0xb0>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a20      	ldr	r2, [pc, #128]	@ (8006470 <BSP_LCD_DrawHLine+0xb4>)
 80063ee:	2134      	movs	r1, #52	@ 0x34
 80063f0:	fb01 f303 	mul.w	r3, r1, r3
 80063f4:	4413      	add	r3, r2
 80063f6:	335c      	adds	r3, #92	@ 0x5c
 80063f8:	681c      	ldr	r4, [r3, #0]
 80063fa:	f7ff fd89 	bl	8005f10 <BSP_LCD_GetXSize>
 80063fe:	4602      	mov	r2, r0
 8006400:	88bb      	ldrh	r3, [r7, #4]
 8006402:	fb03 f202 	mul.w	r2, r3, r2
 8006406:	88fb      	ldrh	r3, [r7, #6]
 8006408:	4413      	add	r3, r2
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	4423      	add	r3, r4
 800640e:	60fb      	str	r3, [r7, #12]
 8006410:	e013      	b.n	800643a <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8006412:	4b16      	ldr	r3, [pc, #88]	@ (800646c <BSP_LCD_DrawHLine+0xb0>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a16      	ldr	r2, [pc, #88]	@ (8006470 <BSP_LCD_DrawHLine+0xb4>)
 8006418:	2134      	movs	r1, #52	@ 0x34
 800641a:	fb01 f303 	mul.w	r3, r1, r3
 800641e:	4413      	add	r3, r2
 8006420:	335c      	adds	r3, #92	@ 0x5c
 8006422:	681c      	ldr	r4, [r3, #0]
 8006424:	f7ff fd74 	bl	8005f10 <BSP_LCD_GetXSize>
 8006428:	4602      	mov	r2, r0
 800642a:	88bb      	ldrh	r3, [r7, #4]
 800642c:	fb03 f202 	mul.w	r2, r3, r2
 8006430:	88fb      	ldrh	r3, [r7, #6]
 8006432:	4413      	add	r3, r2
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	4423      	add	r3, r4
 8006438:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 800643a:	4b0c      	ldr	r3, [pc, #48]	@ (800646c <BSP_LCD_DrawHLine+0xb0>)
 800643c:	6818      	ldr	r0, [r3, #0]
 800643e:	68f9      	ldr	r1, [r7, #12]
 8006440:	887c      	ldrh	r4, [r7, #2]
 8006442:	4b0a      	ldr	r3, [pc, #40]	@ (800646c <BSP_LCD_DrawHLine+0xb0>)
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	4d0b      	ldr	r5, [pc, #44]	@ (8006474 <BSP_LCD_DrawHLine+0xb8>)
 8006448:	4613      	mov	r3, r2
 800644a:	005b      	lsls	r3, r3, #1
 800644c:	4413      	add	r3, r2
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	442b      	add	r3, r5
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	9301      	str	r3, [sp, #4]
 8006456:	2300      	movs	r3, #0
 8006458:	9300      	str	r3, [sp, #0]
 800645a:	2301      	movs	r3, #1
 800645c:	4622      	mov	r2, r4
 800645e:	f000 fe17 	bl	8007090 <LL_FillBuffer>
}
 8006462:	bf00      	nop
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bdb0      	pop	{r4, r5, r7, pc}
 800646a:	bf00      	nop
 800646c:	200069bc 	.word	0x200069bc
 8006470:	200068d4 	.word	0x200068d4
 8006474:	200069c0 	.word	0x200069c0

08006478 <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8006478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800647a:	b087      	sub	sp, #28
 800647c:	af02      	add	r7, sp, #8
 800647e:	4603      	mov	r3, r0
 8006480:	80fb      	strh	r3, [r7, #6]
 8006482:	460b      	mov	r3, r1
 8006484:	80bb      	strh	r3, [r7, #4]
 8006486:	4613      	mov	r3, r2
 8006488:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 800648a:	2300      	movs	r3, #0
 800648c:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800648e:	4b28      	ldr	r3, [pc, #160]	@ (8006530 <BSP_LCD_DrawVLine+0xb8>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a28      	ldr	r2, [pc, #160]	@ (8006534 <BSP_LCD_DrawVLine+0xbc>)
 8006494:	2134      	movs	r1, #52	@ 0x34
 8006496:	fb01 f303 	mul.w	r3, r1, r3
 800649a:	4413      	add	r3, r2
 800649c:	3348      	adds	r3, #72	@ 0x48
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d114      	bne.n	80064ce <BSP_LCD_DrawVLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80064a4:	4b22      	ldr	r3, [pc, #136]	@ (8006530 <BSP_LCD_DrawVLine+0xb8>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a22      	ldr	r2, [pc, #136]	@ (8006534 <BSP_LCD_DrawVLine+0xbc>)
 80064aa:	2134      	movs	r1, #52	@ 0x34
 80064ac:	fb01 f303 	mul.w	r3, r1, r3
 80064b0:	4413      	add	r3, r2
 80064b2:	335c      	adds	r3, #92	@ 0x5c
 80064b4:	681c      	ldr	r4, [r3, #0]
 80064b6:	f7ff fd2b 	bl	8005f10 <BSP_LCD_GetXSize>
 80064ba:	4602      	mov	r2, r0
 80064bc:	88bb      	ldrh	r3, [r7, #4]
 80064be:	fb03 f202 	mul.w	r2, r3, r2
 80064c2:	88fb      	ldrh	r3, [r7, #6]
 80064c4:	4413      	add	r3, r2
 80064c6:	005b      	lsls	r3, r3, #1
 80064c8:	4423      	add	r3, r4
 80064ca:	60fb      	str	r3, [r7, #12]
 80064cc:	e013      	b.n	80064f6 <BSP_LCD_DrawVLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80064ce:	4b18      	ldr	r3, [pc, #96]	@ (8006530 <BSP_LCD_DrawVLine+0xb8>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a18      	ldr	r2, [pc, #96]	@ (8006534 <BSP_LCD_DrawVLine+0xbc>)
 80064d4:	2134      	movs	r1, #52	@ 0x34
 80064d6:	fb01 f303 	mul.w	r3, r1, r3
 80064da:	4413      	add	r3, r2
 80064dc:	335c      	adds	r3, #92	@ 0x5c
 80064de:	681c      	ldr	r4, [r3, #0]
 80064e0:	f7ff fd16 	bl	8005f10 <BSP_LCD_GetXSize>
 80064e4:	4602      	mov	r2, r0
 80064e6:	88bb      	ldrh	r3, [r7, #4]
 80064e8:	fb03 f202 	mul.w	r2, r3, r2
 80064ec:	88fb      	ldrh	r3, [r7, #6]
 80064ee:	4413      	add	r3, r2
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	4423      	add	r3, r4
 80064f4:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 80064f6:	4b0e      	ldr	r3, [pc, #56]	@ (8006530 <BSP_LCD_DrawVLine+0xb8>)
 80064f8:	681c      	ldr	r4, [r3, #0]
 80064fa:	68fd      	ldr	r5, [r7, #12]
 80064fc:	887e      	ldrh	r6, [r7, #2]
 80064fe:	f7ff fd07 	bl	8005f10 <BSP_LCD_GetXSize>
 8006502:	4603      	mov	r3, r0
 8006504:	1e59      	subs	r1, r3, #1
 8006506:	4b0a      	ldr	r3, [pc, #40]	@ (8006530 <BSP_LCD_DrawVLine+0xb8>)
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	480b      	ldr	r0, [pc, #44]	@ (8006538 <BSP_LCD_DrawVLine+0xc0>)
 800650c:	4613      	mov	r3, r2
 800650e:	005b      	lsls	r3, r3, #1
 8006510:	4413      	add	r3, r2
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	4403      	add	r3, r0
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	9301      	str	r3, [sp, #4]
 800651a:	9100      	str	r1, [sp, #0]
 800651c:	4633      	mov	r3, r6
 800651e:	2201      	movs	r2, #1
 8006520:	4629      	mov	r1, r5
 8006522:	4620      	mov	r0, r4
 8006524:	f000 fdb4 	bl	8007090 <LL_FillBuffer>
}
 8006528:	bf00      	nop
 800652a:	3714      	adds	r7, #20
 800652c:	46bd      	mov	sp, r7
 800652e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006530:	200069bc 	.word	0x200069bc
 8006534:	200068d4 	.word	0x200068d4
 8006538:	200069c0 	.word	0x200069c0

0800653c <BSP_LCD_DrawLine>:
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @retval None
  */
void BSP_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 800653c:	b590      	push	{r4, r7, lr}
 800653e:	b08b      	sub	sp, #44	@ 0x2c
 8006540:	af00      	add	r7, sp, #0
 8006542:	4604      	mov	r4, r0
 8006544:	4608      	mov	r0, r1
 8006546:	4611      	mov	r1, r2
 8006548:	461a      	mov	r2, r3
 800654a:	4623      	mov	r3, r4
 800654c:	80fb      	strh	r3, [r7, #6]
 800654e:	4603      	mov	r3, r0
 8006550:	80bb      	strh	r3, [r7, #4]
 8006552:	460b      	mov	r3, r1
 8006554:	807b      	strh	r3, [r7, #2]
 8006556:	4613      	mov	r3, r2
 8006558:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 800655a:	2300      	movs	r3, #0
 800655c:	823b      	strh	r3, [r7, #16]
 800655e:	2300      	movs	r3, #0
 8006560:	81fb      	strh	r3, [r7, #14]
 8006562:	2300      	movs	r3, #0
 8006564:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006566:	2300      	movs	r3, #0
 8006568:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800656a:	2300      	movs	r3, #0
 800656c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800656e:	2300      	movs	r3, #0
 8006570:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0, 
 8006572:	2300      	movs	r3, #0
 8006574:	83fb      	strh	r3, [r7, #30]
 8006576:	2300      	movs	r3, #0
 8006578:	83bb      	strh	r3, [r7, #28]
 800657a:	2300      	movs	r3, #0
 800657c:	837b      	strh	r3, [r7, #26]
 800657e:	2300      	movs	r3, #0
 8006580:	833b      	strh	r3, [r7, #24]
 8006582:	2300      	movs	r3, #0
 8006584:	82fb      	strh	r3, [r7, #22]
 8006586:	2300      	movs	r3, #0
 8006588:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 800658a:	2300      	movs	r3, #0
 800658c:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 800658e:	887a      	ldrh	r2, [r7, #2]
 8006590:	88fb      	ldrh	r3, [r7, #6]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	2b00      	cmp	r3, #0
 8006596:	bfb8      	it	lt
 8006598:	425b      	neglt	r3, r3
 800659a:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 800659c:	883a      	ldrh	r2, [r7, #0]
 800659e:	88bb      	ldrh	r3, [r7, #4]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	bfb8      	it	lt
 80065a6:	425b      	neglt	r3, r3
 80065a8:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 80065aa:	88fb      	ldrh	r3, [r7, #6]
 80065ac:	84fb      	strh	r3, [r7, #38]	@ 0x26
  y = y1;                       /* Start y off at the first pixel */
 80065ae:	88bb      	ldrh	r3, [r7, #4]
 80065b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 80065b2:	887a      	ldrh	r2, [r7, #2]
 80065b4:	88fb      	ldrh	r3, [r7, #6]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d304      	bcc.n	80065c4 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 80065ba:	2301      	movs	r3, #1
 80065bc:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = 1;
 80065be:	2301      	movs	r3, #1
 80065c0:	843b      	strh	r3, [r7, #32]
 80065c2:	e005      	b.n	80065d0 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 80065c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065c8:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = -1;
 80065ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065ce:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 80065d0:	883a      	ldrh	r2, [r7, #0]
 80065d2:	88bb      	ldrh	r3, [r7, #4]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d304      	bcc.n	80065e2 <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 80065d8:	2301      	movs	r3, #1
 80065da:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 80065dc:	2301      	movs	r3, #1
 80065de:	83bb      	strh	r3, [r7, #28]
 80065e0:	e005      	b.n	80065ee <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 80065e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065e6:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 80065e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065ec:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 80065ee:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80065f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	db11      	blt.n	800661e <BSP_LCD_DrawLine+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 80065fa:	2300      	movs	r3, #0
 80065fc:	847b      	strh	r3, [r7, #34]	@ 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 80065fe:	2300      	movs	r3, #0
 8006600:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8006602:	8a3b      	ldrh	r3, [r7, #16]
 8006604:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8006606:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	da00      	bge.n	8006610 <BSP_LCD_DrawLine+0xd4>
 800660e:	3301      	adds	r3, #1
 8006610:	105b      	asrs	r3, r3, #1
 8006612:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 8006614:	89fb      	ldrh	r3, [r7, #14]
 8006616:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8006618:	8a3b      	ldrh	r3, [r7, #16]
 800661a:	82bb      	strh	r3, [r7, #20]
 800661c:	e010      	b.n	8006640 <BSP_LCD_DrawLine+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 800661e:	2300      	movs	r3, #0
 8006620:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8006622:	2300      	movs	r3, #0
 8006624:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8006626:	89fb      	ldrh	r3, [r7, #14]
 8006628:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 800662a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800662e:	2b00      	cmp	r3, #0
 8006630:	da00      	bge.n	8006634 <BSP_LCD_DrawLine+0xf8>
 8006632:	3301      	adds	r3, #1
 8006634:	105b      	asrs	r3, r3, #1
 8006636:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 8006638:	8a3b      	ldrh	r3, [r7, #16]
 800663a:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 800663c:	89fb      	ldrh	r3, [r7, #14]
 800663e:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8006640:	2300      	movs	r3, #0
 8006642:	827b      	strh	r3, [r7, #18]
 8006644:	e037      	b.n	80066b6 <BSP_LCD_DrawLine+0x17a>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 8006646:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8006648:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800664a:	4b20      	ldr	r3, [pc, #128]	@ (80066cc <BSP_LCD_DrawLine+0x190>)
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	4c20      	ldr	r4, [pc, #128]	@ (80066d0 <BSP_LCD_DrawLine+0x194>)
 8006650:	4613      	mov	r3, r2
 8006652:	005b      	lsls	r3, r3, #1
 8006654:	4413      	add	r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4423      	add	r3, r4
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	461a      	mov	r2, r3
 800665e:	f000 f955 	bl	800690c <BSP_LCD_DrawPixel>
    num += num_add;                            /* Increase the numerator by the top of the fraction */
 8006662:	8b3a      	ldrh	r2, [r7, #24]
 8006664:	8afb      	ldrh	r3, [r7, #22]
 8006666:	4413      	add	r3, r2
 8006668:	b29b      	uxth	r3, r3
 800666a:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 800666c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8006670:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8006674:	429a      	cmp	r2, r3
 8006676:	db0e      	blt.n	8006696 <BSP_LCD_DrawLine+0x15a>
    {
      num -= den;                             /* Calculate the new numerator value */
 8006678:	8b3a      	ldrh	r2, [r7, #24]
 800667a:	8b7b      	ldrh	r3, [r7, #26]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	b29b      	uxth	r3, r3
 8006680:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8006682:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006684:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006686:	4413      	add	r3, r2
 8006688:	b29b      	uxth	r3, r3
 800668a:	84fb      	strh	r3, [r7, #38]	@ 0x26
      y += yinc1;                             /* Change the y as appropriate */
 800668c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800668e:	8bfb      	ldrh	r3, [r7, #30]
 8006690:	4413      	add	r3, r2
 8006692:	b29b      	uxth	r3, r3
 8006694:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8006696:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006698:	8c3b      	ldrh	r3, [r7, #32]
 800669a:	4413      	add	r3, r2
 800669c:	b29b      	uxth	r3, r3
 800669e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    y += yinc2;                               /* Change the y as appropriate */
 80066a0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80066a2:	8bbb      	ldrh	r3, [r7, #28]
 80066a4:	4413      	add	r3, r2
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 80066aa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	3301      	adds	r3, #1
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	827b      	strh	r3, [r7, #18]
 80066b6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80066ba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80066be:	429a      	cmp	r2, r3
 80066c0:	ddc1      	ble.n	8006646 <BSP_LCD_DrawLine+0x10a>
  }
}
 80066c2:	bf00      	nop
 80066c4:	bf00      	nop
 80066c6:	372c      	adds	r7, #44	@ 0x2c
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd90      	pop	{r4, r7, pc}
 80066cc:	200069bc 	.word	0x200069bc
 80066d0:	200069c0 	.word	0x200069c0

080066d4 <BSP_LCD_DrawRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80066d4:	b590      	push	{r4, r7, lr}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	4604      	mov	r4, r0
 80066dc:	4608      	mov	r0, r1
 80066de:	4611      	mov	r1, r2
 80066e0:	461a      	mov	r2, r3
 80066e2:	4623      	mov	r3, r4
 80066e4:	80fb      	strh	r3, [r7, #6]
 80066e6:	4603      	mov	r3, r0
 80066e8:	80bb      	strh	r3, [r7, #4]
 80066ea:	460b      	mov	r3, r1
 80066ec:	807b      	strh	r3, [r7, #2]
 80066ee:	4613      	mov	r3, r2
 80066f0:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 80066f2:	887a      	ldrh	r2, [r7, #2]
 80066f4:	88b9      	ldrh	r1, [r7, #4]
 80066f6:	88fb      	ldrh	r3, [r7, #6]
 80066f8:	4618      	mov	r0, r3
 80066fa:	f7ff fe5f 	bl	80063bc <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 80066fe:	88ba      	ldrh	r2, [r7, #4]
 8006700:	883b      	ldrh	r3, [r7, #0]
 8006702:	4413      	add	r3, r2
 8006704:	b299      	uxth	r1, r3
 8006706:	887a      	ldrh	r2, [r7, #2]
 8006708:	88fb      	ldrh	r3, [r7, #6]
 800670a:	4618      	mov	r0, r3
 800670c:	f7ff fe56 	bl	80063bc <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8006710:	883a      	ldrh	r2, [r7, #0]
 8006712:	88b9      	ldrh	r1, [r7, #4]
 8006714:	88fb      	ldrh	r3, [r7, #6]
 8006716:	4618      	mov	r0, r3
 8006718:	f7ff feae 	bl	8006478 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 800671c:	88fa      	ldrh	r2, [r7, #6]
 800671e:	887b      	ldrh	r3, [r7, #2]
 8006720:	4413      	add	r3, r2
 8006722:	b29b      	uxth	r3, r3
 8006724:	883a      	ldrh	r2, [r7, #0]
 8006726:	88b9      	ldrh	r1, [r7, #4]
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff fea5 	bl	8006478 <BSP_LCD_DrawVLine>
}
 800672e:	bf00      	nop
 8006730:	370c      	adds	r7, #12
 8006732:	46bd      	mov	sp, r7
 8006734:	bd90      	pop	{r4, r7, pc}
	...

08006738 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8006738:	b590      	push	{r4, r7, lr}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	4603      	mov	r3, r0
 8006740:	80fb      	strh	r3, [r7, #6]
 8006742:	460b      	mov	r3, r1
 8006744:	80bb      	strh	r3, [r7, #4]
 8006746:	4613      	mov	r3, r2
 8006748:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 800674a:	887b      	ldrh	r3, [r7, #2]
 800674c:	005b      	lsls	r3, r3, #1
 800674e:	f1c3 0303 	rsb	r3, r3, #3
 8006752:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8006754:	2300      	movs	r3, #0
 8006756:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8006758:	887b      	ldrh	r3, [r7, #2]
 800675a:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 800675c:	e0c7      	b.n	80068ee <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	b29a      	uxth	r2, r3
 8006762:	88fb      	ldrh	r3, [r7, #6]
 8006764:	4413      	add	r3, r2
 8006766:	b298      	uxth	r0, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	b29b      	uxth	r3, r3
 800676c:	88ba      	ldrh	r2, [r7, #4]
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	b299      	uxth	r1, r3
 8006772:	4b64      	ldr	r3, [pc, #400]	@ (8006904 <BSP_LCD_DrawCircle+0x1cc>)
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	4c64      	ldr	r4, [pc, #400]	@ (8006908 <BSP_LCD_DrawCircle+0x1d0>)
 8006778:	4613      	mov	r3, r2
 800677a:	005b      	lsls	r3, r3, #1
 800677c:	4413      	add	r3, r2
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	4423      	add	r3, r4
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	461a      	mov	r2, r3
 8006786:	f000 f8c1 	bl	800690c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	b29b      	uxth	r3, r3
 800678e:	88fa      	ldrh	r2, [r7, #6]
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	b298      	uxth	r0, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	b29b      	uxth	r3, r3
 8006798:	88ba      	ldrh	r2, [r7, #4]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	b299      	uxth	r1, r3
 800679e:	4b59      	ldr	r3, [pc, #356]	@ (8006904 <BSP_LCD_DrawCircle+0x1cc>)
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	4c59      	ldr	r4, [pc, #356]	@ (8006908 <BSP_LCD_DrawCircle+0x1d0>)
 80067a4:	4613      	mov	r3, r2
 80067a6:	005b      	lsls	r3, r3, #1
 80067a8:	4413      	add	r3, r2
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4423      	add	r3, r4
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	461a      	mov	r2, r3
 80067b2:	f000 f8ab 	bl	800690c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	88fb      	ldrh	r3, [r7, #6]
 80067bc:	4413      	add	r3, r2
 80067be:	b298      	uxth	r0, r3
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	88ba      	ldrh	r2, [r7, #4]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	b299      	uxth	r1, r3
 80067ca:	4b4e      	ldr	r3, [pc, #312]	@ (8006904 <BSP_LCD_DrawCircle+0x1cc>)
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	4c4e      	ldr	r4, [pc, #312]	@ (8006908 <BSP_LCD_DrawCircle+0x1d0>)
 80067d0:	4613      	mov	r3, r2
 80067d2:	005b      	lsls	r3, r3, #1
 80067d4:	4413      	add	r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4423      	add	r3, r4
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	461a      	mov	r2, r3
 80067de:	f000 f895 	bl	800690c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	88fa      	ldrh	r2, [r7, #6]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	b298      	uxth	r0, r3
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	88ba      	ldrh	r2, [r7, #4]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	b299      	uxth	r1, r3
 80067f6:	4b43      	ldr	r3, [pc, #268]	@ (8006904 <BSP_LCD_DrawCircle+0x1cc>)
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	4c43      	ldr	r4, [pc, #268]	@ (8006908 <BSP_LCD_DrawCircle+0x1d0>)
 80067fc:	4613      	mov	r3, r2
 80067fe:	005b      	lsls	r3, r3, #1
 8006800:	4413      	add	r3, r2
 8006802:	009b      	lsls	r3, r3, #2
 8006804:	4423      	add	r3, r4
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	461a      	mov	r2, r3
 800680a:	f000 f87f 	bl	800690c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	b29a      	uxth	r2, r3
 8006812:	88fb      	ldrh	r3, [r7, #6]
 8006814:	4413      	add	r3, r2
 8006816:	b298      	uxth	r0, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	b29a      	uxth	r2, r3
 800681c:	88bb      	ldrh	r3, [r7, #4]
 800681e:	4413      	add	r3, r2
 8006820:	b299      	uxth	r1, r3
 8006822:	4b38      	ldr	r3, [pc, #224]	@ (8006904 <BSP_LCD_DrawCircle+0x1cc>)
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	4c38      	ldr	r4, [pc, #224]	@ (8006908 <BSP_LCD_DrawCircle+0x1d0>)
 8006828:	4613      	mov	r3, r2
 800682a:	005b      	lsls	r3, r3, #1
 800682c:	4413      	add	r3, r2
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	4423      	add	r3, r4
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	461a      	mov	r2, r3
 8006836:	f000 f869 	bl	800690c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	b29b      	uxth	r3, r3
 800683e:	88fa      	ldrh	r2, [r7, #6]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	b298      	uxth	r0, r3
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	b29a      	uxth	r2, r3
 8006848:	88bb      	ldrh	r3, [r7, #4]
 800684a:	4413      	add	r3, r2
 800684c:	b299      	uxth	r1, r3
 800684e:	4b2d      	ldr	r3, [pc, #180]	@ (8006904 <BSP_LCD_DrawCircle+0x1cc>)
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	4c2d      	ldr	r4, [pc, #180]	@ (8006908 <BSP_LCD_DrawCircle+0x1d0>)
 8006854:	4613      	mov	r3, r2
 8006856:	005b      	lsls	r3, r3, #1
 8006858:	4413      	add	r3, r2
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	4423      	add	r3, r4
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	461a      	mov	r2, r3
 8006862:	f000 f853 	bl	800690c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	b29a      	uxth	r2, r3
 800686a:	88fb      	ldrh	r3, [r7, #6]
 800686c:	4413      	add	r3, r2
 800686e:	b298      	uxth	r0, r3
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	b29a      	uxth	r2, r3
 8006874:	88bb      	ldrh	r3, [r7, #4]
 8006876:	4413      	add	r3, r2
 8006878:	b299      	uxth	r1, r3
 800687a:	4b22      	ldr	r3, [pc, #136]	@ (8006904 <BSP_LCD_DrawCircle+0x1cc>)
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	4c22      	ldr	r4, [pc, #136]	@ (8006908 <BSP_LCD_DrawCircle+0x1d0>)
 8006880:	4613      	mov	r3, r2
 8006882:	005b      	lsls	r3, r3, #1
 8006884:	4413      	add	r3, r2
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	4423      	add	r3, r4
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	461a      	mov	r2, r3
 800688e:	f000 f83d 	bl	800690c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	b29b      	uxth	r3, r3
 8006896:	88fa      	ldrh	r2, [r7, #6]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	b298      	uxth	r0, r3
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	b29a      	uxth	r2, r3
 80068a0:	88bb      	ldrh	r3, [r7, #4]
 80068a2:	4413      	add	r3, r2
 80068a4:	b299      	uxth	r1, r3
 80068a6:	4b17      	ldr	r3, [pc, #92]	@ (8006904 <BSP_LCD_DrawCircle+0x1cc>)
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	4c17      	ldr	r4, [pc, #92]	@ (8006908 <BSP_LCD_DrawCircle+0x1d0>)
 80068ac:	4613      	mov	r3, r2
 80068ae:	005b      	lsls	r3, r3, #1
 80068b0:	4413      	add	r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	4423      	add	r3, r4
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	461a      	mov	r2, r3
 80068ba:	f000 f827 	bl	800690c <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	da06      	bge.n	80068d2 <BSP_LCD_DrawCircle+0x19a>
    { 
      decision += (current_x << 2) + 6;
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	009a      	lsls	r2, r3, #2
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	4413      	add	r3, r2
 80068cc:	3306      	adds	r3, #6
 80068ce:	617b      	str	r3, [r7, #20]
 80068d0:	e00a      	b.n	80068e8 <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	009a      	lsls	r2, r3, #2
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	4413      	add	r3, r2
 80068de:	330a      	adds	r3, #10
 80068e0:	617b      	str	r3, [r7, #20]
      current_y--;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	3b01      	subs	r3, #1
 80068e6:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	3301      	adds	r3, #1
 80068ec:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 80068ee:	693a      	ldr	r2, [r7, #16]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	f67f af33 	bls.w	800675e <BSP_LCD_DrawCircle+0x26>
  } 
}
 80068f8:	bf00      	nop
 80068fa:	bf00      	nop
 80068fc:	371c      	adds	r7, #28
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd90      	pop	{r4, r7, pc}
 8006902:	bf00      	nop
 8006904:	200069bc 	.word	0x200069bc
 8006908:	200069c0 	.word	0x200069c0

0800690c <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800690c:	b5b0      	push	{r4, r5, r7, lr}
 800690e:	b082      	sub	sp, #8
 8006910:	af00      	add	r7, sp, #0
 8006912:	4603      	mov	r3, r0
 8006914:	603a      	str	r2, [r7, #0]
 8006916:	80fb      	strh	r3, [r7, #6]
 8006918:	460b      	mov	r3, r1
 800691a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800691c:	4b1d      	ldr	r3, [pc, #116]	@ (8006994 <BSP_LCD_DrawPixel+0x88>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a1d      	ldr	r2, [pc, #116]	@ (8006998 <BSP_LCD_DrawPixel+0x8c>)
 8006922:	2134      	movs	r1, #52	@ 0x34
 8006924:	fb01 f303 	mul.w	r3, r1, r3
 8006928:	4413      	add	r3, r2
 800692a:	3348      	adds	r3, #72	@ 0x48
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2b02      	cmp	r3, #2
 8006930:	d116      	bne.n	8006960 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8006932:	4b18      	ldr	r3, [pc, #96]	@ (8006994 <BSP_LCD_DrawPixel+0x88>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a18      	ldr	r2, [pc, #96]	@ (8006998 <BSP_LCD_DrawPixel+0x8c>)
 8006938:	2134      	movs	r1, #52	@ 0x34
 800693a:	fb01 f303 	mul.w	r3, r1, r3
 800693e:	4413      	add	r3, r2
 8006940:	335c      	adds	r3, #92	@ 0x5c
 8006942:	681c      	ldr	r4, [r3, #0]
 8006944:	88bd      	ldrh	r5, [r7, #4]
 8006946:	f7ff fae3 	bl	8005f10 <BSP_LCD_GetXSize>
 800694a:	4603      	mov	r3, r0
 800694c:	fb03 f205 	mul.w	r2, r3, r5
 8006950:	88fb      	ldrh	r3, [r7, #6]
 8006952:	4413      	add	r3, r2
 8006954:	005b      	lsls	r3, r3, #1
 8006956:	4423      	add	r3, r4
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	b292      	uxth	r2, r2
 800695c:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 800695e:	e015      	b.n	800698c <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8006960:	4b0c      	ldr	r3, [pc, #48]	@ (8006994 <BSP_LCD_DrawPixel+0x88>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a0c      	ldr	r2, [pc, #48]	@ (8006998 <BSP_LCD_DrawPixel+0x8c>)
 8006966:	2134      	movs	r1, #52	@ 0x34
 8006968:	fb01 f303 	mul.w	r3, r1, r3
 800696c:	4413      	add	r3, r2
 800696e:	335c      	adds	r3, #92	@ 0x5c
 8006970:	681c      	ldr	r4, [r3, #0]
 8006972:	88bd      	ldrh	r5, [r7, #4]
 8006974:	f7ff facc 	bl	8005f10 <BSP_LCD_GetXSize>
 8006978:	4603      	mov	r3, r0
 800697a:	fb03 f205 	mul.w	r2, r3, r5
 800697e:	88fb      	ldrh	r3, [r7, #6]
 8006980:	4413      	add	r3, r2
 8006982:	009b      	lsls	r3, r3, #2
 8006984:	4423      	add	r3, r4
 8006986:	461a      	mov	r2, r3
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	6013      	str	r3, [r2, #0]
}
 800698c:	bf00      	nop
 800698e:	3708      	adds	r7, #8
 8006990:	46bd      	mov	sp, r7
 8006992:	bdb0      	pop	{r4, r5, r7, pc}
 8006994:	200069bc 	.word	0x200069bc
 8006998:	200068d4 	.word	0x200068d4

0800699c <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 800699c:	b590      	push	{r4, r7, lr}
 800699e:	b08b      	sub	sp, #44	@ 0x2c
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 80069a8:	2300      	movs	r3, #0
 80069aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80069ac:	2300      	movs	r3, #0
 80069ae:	61bb      	str	r3, [r7, #24]
 80069b0:	2300      	movs	r3, #0
 80069b2:	617b      	str	r3, [r7, #20]
 80069b4:	2300      	movs	r3, #0
 80069b6:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 80069b8:	2300      	movs	r3, #0
 80069ba:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	330a      	adds	r3, #10
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	461a      	mov	r2, r3
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	330b      	adds	r3, #11
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	021b      	lsls	r3, r3, #8
 80069cc:	441a      	add	r2, r3
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	330c      	adds	r3, #12
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	041b      	lsls	r3, r3, #16
 80069d6:	441a      	add	r2, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	330d      	adds	r3, #13
 80069dc:	781b      	ldrb	r3, [r3, #0]
 80069de:	061b      	lsls	r3, r3, #24
 80069e0:	4413      	add	r3, r2
 80069e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	3312      	adds	r3, #18
 80069e8:	781b      	ldrb	r3, [r3, #0]
 80069ea:	461a      	mov	r2, r3
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	3313      	adds	r3, #19
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	021b      	lsls	r3, r3, #8
 80069f4:	441a      	add	r2, r3
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	3314      	adds	r3, #20
 80069fa:	781b      	ldrb	r3, [r3, #0]
 80069fc:	041b      	lsls	r3, r3, #16
 80069fe:	441a      	add	r2, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	3315      	adds	r3, #21
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	061b      	lsls	r3, r3, #24
 8006a08:	4413      	add	r3, r2
 8006a0a:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	3316      	adds	r3, #22
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	461a      	mov	r2, r3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	3317      	adds	r3, #23
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	021b      	lsls	r3, r3, #8
 8006a1c:	441a      	add	r2, r3
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	3318      	adds	r3, #24
 8006a22:	781b      	ldrb	r3, [r3, #0]
 8006a24:	041b      	lsls	r3, r3, #16
 8006a26:	441a      	add	r2, r3
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3319      	adds	r3, #25
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	061b      	lsls	r3, r3, #24
 8006a30:	4413      	add	r3, r2
 8006a32:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	331c      	adds	r3, #28
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	331d      	adds	r3, #29
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	021b      	lsls	r3, r3, #8
 8006a44:	4413      	add	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8006a48:	4b2b      	ldr	r3, [pc, #172]	@ (8006af8 <BSP_LCD_DrawBitmap+0x15c>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a2b      	ldr	r2, [pc, #172]	@ (8006afc <BSP_LCD_DrawBitmap+0x160>)
 8006a4e:	2134      	movs	r1, #52	@ 0x34
 8006a50:	fb01 f303 	mul.w	r3, r1, r3
 8006a54:	4413      	add	r3, r2
 8006a56:	335c      	adds	r3, #92	@ 0x5c
 8006a58:	681c      	ldr	r4, [r3, #0]
 8006a5a:	f7ff fa59 	bl	8005f10 <BSP_LCD_GetXSize>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	fb03 f202 	mul.w	r2, r3, r2
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	4413      	add	r3, r2
 8006a6a:	009b      	lsls	r3, r3, #2
 8006a6c:	4423      	add	r3, r4
 8006a6e:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	3b20      	subs	r3, #32
 8006a74:	2b07      	cmp	r3, #7
 8006a76:	d802      	bhi.n	8006a7e <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	61fb      	str	r3, [r7, #28]
 8006a7c:	e008      	b.n	8006a90 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	3b10      	subs	r3, #16
 8006a82:	2b07      	cmp	r3, #7
 8006a84:	d802      	bhi.n	8006a8c <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 8006a86:	2302      	movs	r3, #2
 8006a88:	61fb      	str	r3, [r7, #28]
 8006a8a:	e001      	b.n	8006a90 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	3b01      	subs	r3, #1
 8006a94:	69ba      	ldr	r2, [r7, #24]
 8006a96:	fb02 f303 	mul.w	r3, r2, r3
 8006a9a:	693a      	ldr	r2, [r7, #16]
 8006a9c:	08d2      	lsrs	r2, r2, #3
 8006a9e:	fb03 f202 	mul.w	r2, r3, r2
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa4:	4413      	add	r3, r2
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	4413      	add	r3, r2
 8006aaa:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8006aac:	2300      	movs	r3, #0
 8006aae:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ab0:	e018      	b.n	8006ae4 <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 8006ab2:	6a39      	ldr	r1, [r7, #32]
 8006ab4:	69fb      	ldr	r3, [r7, #28]
 8006ab6:	69ba      	ldr	r2, [r7, #24]
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 fb35 	bl	8007128 <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 8006abe:	f7ff fa27 	bl	8005f10 <BSP_LCD_GetXSize>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	6a3a      	ldr	r2, [r7, #32]
 8006ac8:	4413      	add	r3, r2
 8006aca:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	08db      	lsrs	r3, r3, #3
 8006ad0:	69ba      	ldr	r2, [r7, #24]
 8006ad2:	fb02 f303 	mul.w	r3, r2, r3
 8006ad6:	425b      	negs	r3, r3
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	4413      	add	r3, r2
 8006adc:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8006ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae0:	3301      	adds	r3, #1
 8006ae2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d3e2      	bcc.n	8006ab2 <BSP_LCD_DrawBitmap+0x116>
  } 
}
 8006aec:	bf00      	nop
 8006aee:	bf00      	nop
 8006af0:	372c      	adds	r7, #44	@ 0x2c
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd90      	pop	{r4, r7, pc}
 8006af6:	bf00      	nop
 8006af8:	200069bc 	.word	0x200069bc
 8006afc:	200068d4 	.word	0x200068d4

08006b00 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8006b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b04:	b086      	sub	sp, #24
 8006b06:	af02      	add	r7, sp, #8
 8006b08:	4604      	mov	r4, r0
 8006b0a:	4608      	mov	r0, r1
 8006b0c:	4611      	mov	r1, r2
 8006b0e:	461a      	mov	r2, r3
 8006b10:	4623      	mov	r3, r4
 8006b12:	80fb      	strh	r3, [r7, #6]
 8006b14:	4603      	mov	r3, r0
 8006b16:	80bb      	strh	r3, [r7, #4]
 8006b18:	460b      	mov	r3, r1
 8006b1a:	807b      	strh	r3, [r7, #2]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8006b20:	2300      	movs	r3, #0
 8006b22:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8006b24:	4b30      	ldr	r3, [pc, #192]	@ (8006be8 <BSP_LCD_FillRect+0xe8>)
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	4930      	ldr	r1, [pc, #192]	@ (8006bec <BSP_LCD_FillRect+0xec>)
 8006b2a:	4613      	mov	r3, r2
 8006b2c:	005b      	lsls	r3, r3, #1
 8006b2e:	4413      	add	r3, r2
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	440b      	add	r3, r1
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7ff fac0 	bl	80060bc <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8006b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8006be8 <BSP_LCD_FillRect+0xe8>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a2b      	ldr	r2, [pc, #172]	@ (8006bf0 <BSP_LCD_FillRect+0xf0>)
 8006b42:	2134      	movs	r1, #52	@ 0x34
 8006b44:	fb01 f303 	mul.w	r3, r1, r3
 8006b48:	4413      	add	r3, r2
 8006b4a:	3348      	adds	r3, #72	@ 0x48
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d114      	bne.n	8006b7c <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8006b52:	4b25      	ldr	r3, [pc, #148]	@ (8006be8 <BSP_LCD_FillRect+0xe8>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a26      	ldr	r2, [pc, #152]	@ (8006bf0 <BSP_LCD_FillRect+0xf0>)
 8006b58:	2134      	movs	r1, #52	@ 0x34
 8006b5a:	fb01 f303 	mul.w	r3, r1, r3
 8006b5e:	4413      	add	r3, r2
 8006b60:	335c      	adds	r3, #92	@ 0x5c
 8006b62:	681c      	ldr	r4, [r3, #0]
 8006b64:	f7ff f9d4 	bl	8005f10 <BSP_LCD_GetXSize>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	88bb      	ldrh	r3, [r7, #4]
 8006b6c:	fb03 f202 	mul.w	r2, r3, r2
 8006b70:	88fb      	ldrh	r3, [r7, #6]
 8006b72:	4413      	add	r3, r2
 8006b74:	005b      	lsls	r3, r3, #1
 8006b76:	4423      	add	r3, r4
 8006b78:	60fb      	str	r3, [r7, #12]
 8006b7a:	e013      	b.n	8006ba4 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8006b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8006be8 <BSP_LCD_FillRect+0xe8>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a1b      	ldr	r2, [pc, #108]	@ (8006bf0 <BSP_LCD_FillRect+0xf0>)
 8006b82:	2134      	movs	r1, #52	@ 0x34
 8006b84:	fb01 f303 	mul.w	r3, r1, r3
 8006b88:	4413      	add	r3, r2
 8006b8a:	335c      	adds	r3, #92	@ 0x5c
 8006b8c:	681c      	ldr	r4, [r3, #0]
 8006b8e:	f7ff f9bf 	bl	8005f10 <BSP_LCD_GetXSize>
 8006b92:	4602      	mov	r2, r0
 8006b94:	88bb      	ldrh	r3, [r7, #4]
 8006b96:	fb03 f202 	mul.w	r2, r3, r2
 8006b9a:	88fb      	ldrh	r3, [r7, #6]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	4423      	add	r3, r4
 8006ba2:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8006ba4:	4b10      	ldr	r3, [pc, #64]	@ (8006be8 <BSP_LCD_FillRect+0xe8>)
 8006ba6:	681c      	ldr	r4, [r3, #0]
 8006ba8:	68fd      	ldr	r5, [r7, #12]
 8006baa:	887e      	ldrh	r6, [r7, #2]
 8006bac:	f8b7 8000 	ldrh.w	r8, [r7]
 8006bb0:	f7ff f9ae 	bl	8005f10 <BSP_LCD_GetXSize>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	887b      	ldrh	r3, [r7, #2]
 8006bb8:	1ad1      	subs	r1, r2, r3
 8006bba:	4b0b      	ldr	r3, [pc, #44]	@ (8006be8 <BSP_LCD_FillRect+0xe8>)
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	480b      	ldr	r0, [pc, #44]	@ (8006bec <BSP_LCD_FillRect+0xec>)
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	005b      	lsls	r3, r3, #1
 8006bc4:	4413      	add	r3, r2
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	4403      	add	r3, r0
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	9301      	str	r3, [sp, #4]
 8006bce:	9100      	str	r1, [sp, #0]
 8006bd0:	4643      	mov	r3, r8
 8006bd2:	4632      	mov	r2, r6
 8006bd4:	4629      	mov	r1, r5
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	f000 fa5a 	bl	8007090 <LL_FillBuffer>
}
 8006bdc:	bf00      	nop
 8006bde:	3710      	adds	r7, #16
 8006be0:	46bd      	mov	sp, r7
 8006be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006be6:	bf00      	nop
 8006be8:	200069bc 	.word	0x200069bc
 8006bec:	200069c0 	.word	0x200069c0
 8006bf0:	200068d4 	.word	0x200068d4

08006bf4 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	80fb      	strh	r3, [r7, #6]
 8006bfe:	460b      	mov	r3, r1
 8006c00:	80bb      	strh	r3, [r7, #4]
 8006c02:	4613      	mov	r3, r2
 8006c04:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8006c06:	887b      	ldrh	r3, [r7, #2]
 8006c08:	005b      	lsls	r3, r3, #1
 8006c0a:	f1c3 0303 	rsb	r3, r3, #3
 8006c0e:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8006c10:	2300      	movs	r3, #0
 8006c12:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8006c14:	887b      	ldrh	r3, [r7, #2]
 8006c16:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8006c18:	4b44      	ldr	r3, [pc, #272]	@ (8006d2c <BSP_LCD_FillCircle+0x138>)
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	4944      	ldr	r1, [pc, #272]	@ (8006d30 <BSP_LCD_FillCircle+0x13c>)
 8006c1e:	4613      	mov	r3, r2
 8006c20:	005b      	lsls	r3, r3, #1
 8006c22:	4413      	add	r3, r2
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	440b      	add	r3, r1
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7ff fa46 	bl	80060bc <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8006c30:	e061      	b.n	8006cf6 <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d021      	beq.n	8006c7c <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	88fa      	ldrh	r2, [r7, #6]
 8006c3e:	1ad3      	subs	r3, r2, r3
 8006c40:	b298      	uxth	r0, r3
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	b29a      	uxth	r2, r3
 8006c46:	88bb      	ldrh	r3, [r7, #4]
 8006c48:	4413      	add	r3, r2
 8006c4a:	b299      	uxth	r1, r3
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	005b      	lsls	r3, r3, #1
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	461a      	mov	r2, r3
 8006c56:	f7ff fbb1 	bl	80063bc <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	88fa      	ldrh	r2, [r7, #6]
 8006c60:	1ad3      	subs	r3, r2, r3
 8006c62:	b298      	uxth	r0, r3
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	88ba      	ldrh	r2, [r7, #4]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	b299      	uxth	r1, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	005b      	lsls	r3, r3, #1
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	461a      	mov	r2, r3
 8006c78:	f7ff fba0 	bl	80063bc <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d021      	beq.n	8006cc6 <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	88fa      	ldrh	r2, [r7, #6]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	b298      	uxth	r0, r3
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	88ba      	ldrh	r2, [r7, #4]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	b299      	uxth	r1, r3
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	005b      	lsls	r3, r3, #1
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	f7ff fb8c 	bl	80063bc <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	88fa      	ldrh	r2, [r7, #6]
 8006caa:	1ad3      	subs	r3, r2, r3
 8006cac:	b298      	uxth	r0, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	88bb      	ldrh	r3, [r7, #4]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	b299      	uxth	r1, r3
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	005b      	lsls	r3, r3, #1
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	f7ff fb7b 	bl	80063bc <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	da06      	bge.n	8006cda <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	009a      	lsls	r2, r3, #2
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	3306      	adds	r3, #6
 8006cd6:	617b      	str	r3, [r7, #20]
 8006cd8:	e00a      	b.n	8006cf0 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8006cda:	693a      	ldr	r2, [r7, #16]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	1ad3      	subs	r3, r2, r3
 8006ce0:	009a      	lsls	r2, r3, #2
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	4413      	add	r3, r2
 8006ce6:	330a      	adds	r3, #10
 8006ce8:	617b      	str	r3, [r7, #20]
      current_y--;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	3b01      	subs	r3, #1
 8006cee:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d999      	bls.n	8006c32 <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8006cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8006d2c <BSP_LCD_FillCircle+0x138>)
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	490b      	ldr	r1, [pc, #44]	@ (8006d30 <BSP_LCD_FillCircle+0x13c>)
 8006d04:	4613      	mov	r3, r2
 8006d06:	005b      	lsls	r3, r3, #1
 8006d08:	4413      	add	r3, r2
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	440b      	add	r3, r1
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4618      	mov	r0, r3
 8006d12:	f7ff f9d3 	bl	80060bc <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8006d16:	887a      	ldrh	r2, [r7, #2]
 8006d18:	88b9      	ldrh	r1, [r7, #4]
 8006d1a:	88fb      	ldrh	r3, [r7, #6]
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7ff fd0b 	bl	8006738 <BSP_LCD_DrawCircle>
}
 8006d22:	bf00      	nop
 8006d24:	3718      	adds	r7, #24
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	200069bc 	.word	0x200069bc
 8006d30:	200069c0 	.word	0x200069c0

08006d34 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b090      	sub	sp, #64	@ 0x40
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8006d3e:	4b64      	ldr	r3, [pc, #400]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d42:	4a63      	ldr	r2, [pc, #396]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d44:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d48:	6453      	str	r3, [r2, #68]	@ 0x44
 8006d4a:	4b61      	ldr	r3, [pc, #388]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d4e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006d52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8006d56:	4b5e      	ldr	r3, [pc, #376]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d5a:	4a5d      	ldr	r2, [pc, #372]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006d60:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d62:	4b5b      	ldr	r3, [pc, #364]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006d6e:	4b58      	ldr	r3, [pc, #352]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d72:	4a57      	ldr	r2, [pc, #348]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d74:	f043 0310 	orr.w	r3, r3, #16
 8006d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d7a:	4b55      	ldr	r3, [pc, #340]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d7e:	f003 0310 	and.w	r3, r3, #16
 8006d82:	623b      	str	r3, [r7, #32]
 8006d84:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006d86:	4b52      	ldr	r3, [pc, #328]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8a:	4a51      	ldr	r2, [pc, #324]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d92:	4b4f      	ldr	r3, [pc, #316]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d9a:	61fb      	str	r3, [r7, #28]
 8006d9c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8006d9e:	4b4c      	ldr	r3, [pc, #304]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da2:	4a4b      	ldr	r2, [pc, #300]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8006daa:	4b49      	ldr	r3, [pc, #292]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db2:	61bb      	str	r3, [r7, #24]
 8006db4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8006db6:	4b46      	ldr	r3, [pc, #280]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dba:	4a45      	ldr	r2, [pc, #276]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006dbc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8006dc2:	4b43      	ldr	r3, [pc, #268]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dca:	617b      	str	r3, [r7, #20]
 8006dcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8006dce:	4b40      	ldr	r3, [pc, #256]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd2:	4a3f      	ldr	r2, [pc, #252]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006dd4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8006dda:	4b3d      	ldr	r3, [pc, #244]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006de2:	613b      	str	r3, [r7, #16]
 8006de4:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8006de6:	4b3a      	ldr	r3, [pc, #232]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dea:	4a39      	ldr	r2, [pc, #228]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006dec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8006df2:	4b37      	ldr	r3, [pc, #220]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dfa:	60fb      	str	r3, [r7, #12]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8006dfe:	4b34      	ldr	r3, [pc, #208]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e02:	4a33      	ldr	r2, [pc, #204]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006e04:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e0a:	4b31      	ldr	r3, [pc, #196]	@ (8006ed0 <BSP_LCD_MspInit+0x19c>)
 8006e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e12:	60bb      	str	r3, [r7, #8]
 8006e14:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8006e16:	2310      	movs	r3, #16
 8006e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8006e1a:	2302      	movs	r3, #2
 8006e1c:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8006e22:	2302      	movs	r3, #2
 8006e24:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8006e26:	230e      	movs	r3, #14
 8006e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8006e2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006e2e:	4619      	mov	r1, r3
 8006e30:	4828      	ldr	r0, [pc, #160]	@ (8006ed4 <BSP_LCD_MspInit+0x1a0>)
 8006e32:	f002 f9b1 	bl	8009198 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8006e36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8006e40:	2309      	movs	r3, #9
 8006e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8006e44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006e48:	4619      	mov	r1, r3
 8006e4a:	4823      	ldr	r0, [pc, #140]	@ (8006ed8 <BSP_LCD_MspInit+0x1a4>)
 8006e4c:	f002 f9a4 	bl	8009198 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8006e50:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8006e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8006e56:	2302      	movs	r3, #2
 8006e58:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8006e5a:	230e      	movs	r3, #14
 8006e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8006e5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006e62:	4619      	mov	r1, r3
 8006e64:	481d      	ldr	r0, [pc, #116]	@ (8006edc <BSP_LCD_MspInit+0x1a8>)
 8006e66:	f002 f997 	bl	8009198 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8006e6a:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8006e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8006e70:	2302      	movs	r3, #2
 8006e72:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8006e74:	230e      	movs	r3, #14
 8006e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8006e78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	4818      	ldr	r0, [pc, #96]	@ (8006ee0 <BSP_LCD_MspInit+0x1ac>)
 8006e80:	f002 f98a 	bl	8009198 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8006e84:	23f7      	movs	r3, #247	@ 0xf7
 8006e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8006e88:	2302      	movs	r3, #2
 8006e8a:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8006e8c:	230e      	movs	r3, #14
 8006e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8006e90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006e94:	4619      	mov	r1, r3
 8006e96:	4813      	ldr	r0, [pc, #76]	@ (8006ee4 <BSP_LCD_MspInit+0x1b0>)
 8006e98:	f002 f97e 	bl	8009198 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8006e9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8006ea6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006eaa:	4619      	mov	r1, r3
 8006eac:	480b      	ldr	r0, [pc, #44]	@ (8006edc <BSP_LCD_MspInit+0x1a8>)
 8006eae:	f002 f973 	bl	8009198 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8006eb2:	2308      	movs	r3, #8
 8006eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8006eba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	4808      	ldr	r0, [pc, #32]	@ (8006ee4 <BSP_LCD_MspInit+0x1b0>)
 8006ec2:	f002 f969 	bl	8009198 <HAL_GPIO_Init>
}
 8006ec6:	bf00      	nop
 8006ec8:	3740      	adds	r7, #64	@ 0x40
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	40023800 	.word	0x40023800
 8006ed4:	40021000 	.word	0x40021000
 8006ed8:	40021800 	.word	0x40021800
 8006edc:	40022000 	.word	0x40022000
 8006ee0:	40022400 	.word	0x40022400
 8006ee4:	40022800 	.word	0x40022800

08006ee8 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8006ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8006f1c <BSP_LCD_ClockConfig+0x34>)
 8006ef4:	2208      	movs	r2, #8
 8006ef6:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8006ef8:	4b08      	ldr	r3, [pc, #32]	@ (8006f1c <BSP_LCD_ClockConfig+0x34>)
 8006efa:	22c0      	movs	r2, #192	@ 0xc0
 8006efc:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8006efe:	4b07      	ldr	r3, [pc, #28]	@ (8006f1c <BSP_LCD_ClockConfig+0x34>)
 8006f00:	2205      	movs	r2, #5
 8006f02:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8006f04:	4b05      	ldr	r3, [pc, #20]	@ (8006f1c <BSP_LCD_ClockConfig+0x34>)
 8006f06:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006f0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8006f0c:	4803      	ldr	r0, [pc, #12]	@ (8006f1c <BSP_LCD_ClockConfig+0x34>)
 8006f0e:	f004 fa47 	bl	800b3a0 <HAL_RCCEx_PeriphCLKConfig>
}
 8006f12:	bf00      	nop
 8006f14:	3708      	adds	r7, #8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	200069d8 	.word	0x200069d8

08006f20 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b088      	sub	sp, #32
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	4603      	mov	r3, r0
 8006f28:	603a      	str	r2, [r7, #0]
 8006f2a:	80fb      	strh	r3, [r7, #6]
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8006f30:	2300      	movs	r3, #0
 8006f32:	61fb      	str	r3, [r7, #28]
 8006f34:	2300      	movs	r3, #0
 8006f36:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8006f38:	4b53      	ldr	r3, [pc, #332]	@ (8007088 <DrawChar+0x168>)
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	4953      	ldr	r1, [pc, #332]	@ (800708c <DrawChar+0x16c>)
 8006f3e:	4613      	mov	r3, r2
 8006f40:	005b      	lsls	r3, r3, #1
 8006f42:	4413      	add	r3, r2
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	440b      	add	r3, r1
 8006f48:	3308      	adds	r3, #8
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	88db      	ldrh	r3, [r3, #6]
 8006f4e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8006f50:	4b4d      	ldr	r3, [pc, #308]	@ (8007088 <DrawChar+0x168>)
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	494d      	ldr	r1, [pc, #308]	@ (800708c <DrawChar+0x16c>)
 8006f56:	4613      	mov	r3, r2
 8006f58:	005b      	lsls	r3, r3, #1
 8006f5a:	4413      	add	r3, r2
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	440b      	add	r3, r1
 8006f60:	3308      	adds	r3, #8
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	889b      	ldrh	r3, [r3, #4]
 8006f66:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8006f68:	8a3b      	ldrh	r3, [r7, #16]
 8006f6a:	3307      	adds	r3, #7
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	da00      	bge.n	8006f72 <DrawChar+0x52>
 8006f70:	3307      	adds	r3, #7
 8006f72:	10db      	asrs	r3, r3, #3
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	00db      	lsls	r3, r3, #3
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	8a3b      	ldrh	r3, [r7, #16]
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8006f82:	2300      	movs	r3, #0
 8006f84:	61fb      	str	r3, [r7, #28]
 8006f86:	e076      	b.n	8007076 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8006f88:	8a3b      	ldrh	r3, [r7, #16]
 8006f8a:	3307      	adds	r3, #7
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	da00      	bge.n	8006f92 <DrawChar+0x72>
 8006f90:	3307      	adds	r3, #7
 8006f92:	10db      	asrs	r3, r3, #3
 8006f94:	461a      	mov	r2, r3
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	fb02 f303 	mul.w	r3, r2, r3
 8006f9c:	683a      	ldr	r2, [r7, #0]
 8006f9e:	4413      	add	r3, r2
 8006fa0:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8006fa2:	8a3b      	ldrh	r3, [r7, #16]
 8006fa4:	3307      	adds	r3, #7
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	da00      	bge.n	8006fac <DrawChar+0x8c>
 8006faa:	3307      	adds	r3, #7
 8006fac:	10db      	asrs	r3, r3, #3
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d002      	beq.n	8006fb8 <DrawChar+0x98>
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d004      	beq.n	8006fc0 <DrawChar+0xa0>
 8006fb6:	e00c      	b.n	8006fd2 <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	617b      	str	r3, [r7, #20]
      break;
 8006fbe:	e016      	b.n	8006fee <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	021b      	lsls	r3, r3, #8
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	3201      	adds	r2, #1
 8006fca:	7812      	ldrb	r2, [r2, #0]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	617b      	str	r3, [r7, #20]
      break;
 8006fd0:	e00d      	b.n	8006fee <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	781b      	ldrb	r3, [r3, #0]
 8006fd6:	041a      	lsls	r2, r3, #16
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	3301      	adds	r3, #1
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	021b      	lsls	r3, r3, #8
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	68ba      	ldr	r2, [r7, #8]
 8006fe4:	3202      	adds	r2, #2
 8006fe6:	7812      	ldrb	r2, [r2, #0]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	617b      	str	r3, [r7, #20]
      break;
 8006fec:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 8006fee:	2300      	movs	r3, #0
 8006ff0:	61bb      	str	r3, [r7, #24]
 8006ff2:	e036      	b.n	8007062 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8006ff4:	8a3a      	ldrh	r2, [r7, #16]
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	1ad2      	subs	r2, r2, r3
 8006ffa:	7bfb      	ldrb	r3, [r7, #15]
 8006ffc:	4413      	add	r3, r2
 8006ffe:	3b01      	subs	r3, #1
 8007000:	2201      	movs	r2, #1
 8007002:	fa02 f303 	lsl.w	r3, r2, r3
 8007006:	461a      	mov	r2, r3
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	4013      	ands	r3, r2
 800700c:	2b00      	cmp	r3, #0
 800700e:	d012      	beq.n	8007036 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	b29a      	uxth	r2, r3
 8007014:	88fb      	ldrh	r3, [r7, #6]
 8007016:	4413      	add	r3, r2
 8007018:	b298      	uxth	r0, r3
 800701a:	4b1b      	ldr	r3, [pc, #108]	@ (8007088 <DrawChar+0x168>)
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	491b      	ldr	r1, [pc, #108]	@ (800708c <DrawChar+0x16c>)
 8007020:	4613      	mov	r3, r2
 8007022:	005b      	lsls	r3, r3, #1
 8007024:	4413      	add	r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	440b      	add	r3, r1
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	88bb      	ldrh	r3, [r7, #4]
 800702e:	4619      	mov	r1, r3
 8007030:	f7ff fc6c 	bl	800690c <BSP_LCD_DrawPixel>
 8007034:	e012      	b.n	800705c <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	b29a      	uxth	r2, r3
 800703a:	88fb      	ldrh	r3, [r7, #6]
 800703c:	4413      	add	r3, r2
 800703e:	b298      	uxth	r0, r3
 8007040:	4b11      	ldr	r3, [pc, #68]	@ (8007088 <DrawChar+0x168>)
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	4911      	ldr	r1, [pc, #68]	@ (800708c <DrawChar+0x16c>)
 8007046:	4613      	mov	r3, r2
 8007048:	005b      	lsls	r3, r3, #1
 800704a:	4413      	add	r3, r2
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	440b      	add	r3, r1
 8007050:	3304      	adds	r3, #4
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	88bb      	ldrh	r3, [r7, #4]
 8007056:	4619      	mov	r1, r3
 8007058:	f7ff fc58 	bl	800690c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	3301      	adds	r3, #1
 8007060:	61bb      	str	r3, [r7, #24]
 8007062:	8a3b      	ldrh	r3, [r7, #16]
 8007064:	69ba      	ldr	r2, [r7, #24]
 8007066:	429a      	cmp	r2, r3
 8007068:	d3c4      	bcc.n	8006ff4 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 800706a:	88bb      	ldrh	r3, [r7, #4]
 800706c:	3301      	adds	r3, #1
 800706e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	3301      	adds	r3, #1
 8007074:	61fb      	str	r3, [r7, #28]
 8007076:	8a7b      	ldrh	r3, [r7, #18]
 8007078:	69fa      	ldr	r2, [r7, #28]
 800707a:	429a      	cmp	r2, r3
 800707c:	d384      	bcc.n	8006f88 <DrawChar+0x68>
  }
}
 800707e:	bf00      	nop
 8007080:	bf00      	nop
 8007082:	3720      	adds	r7, #32
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}
 8007088:	200069bc 	.word	0x200069bc
 800708c:	200069c0 	.word	0x200069c0

08007090 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af02      	add	r7, sp, #8
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
 800709c:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 800709e:	4b1e      	ldr	r3, [pc, #120]	@ (8007118 <LL_FillBuffer+0x88>)
 80070a0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80070a4:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80070a6:	4b1d      	ldr	r3, [pc, #116]	@ (800711c <LL_FillBuffer+0x8c>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a1d      	ldr	r2, [pc, #116]	@ (8007120 <LL_FillBuffer+0x90>)
 80070ac:	2134      	movs	r1, #52	@ 0x34
 80070ae:	fb01 f303 	mul.w	r3, r1, r3
 80070b2:	4413      	add	r3, r2
 80070b4:	3348      	adds	r3, #72	@ 0x48
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d103      	bne.n	80070c4 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 80070bc:	4b16      	ldr	r3, [pc, #88]	@ (8007118 <LL_FillBuffer+0x88>)
 80070be:	2202      	movs	r2, #2
 80070c0:	609a      	str	r2, [r3, #8]
 80070c2:	e002      	b.n	80070ca <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80070c4:	4b14      	ldr	r3, [pc, #80]	@ (8007118 <LL_FillBuffer+0x88>)
 80070c6:	2200      	movs	r2, #0
 80070c8:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 80070ca:	4a13      	ldr	r2, [pc, #76]	@ (8007118 <LL_FillBuffer+0x88>)
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 80070d0:	4b11      	ldr	r3, [pc, #68]	@ (8007118 <LL_FillBuffer+0x88>)
 80070d2:	4a14      	ldr	r2, [pc, #80]	@ (8007124 <LL_FillBuffer+0x94>)
 80070d4:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80070d6:	4810      	ldr	r0, [pc, #64]	@ (8007118 <LL_FillBuffer+0x88>)
 80070d8:	f001 fdd2 	bl	8008c80 <HAL_DMA2D_Init>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d115      	bne.n	800710e <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 80070e2:	68f9      	ldr	r1, [r7, #12]
 80070e4:	480c      	ldr	r0, [pc, #48]	@ (8007118 <LL_FillBuffer+0x88>)
 80070e6:	f001 ff29 	bl	8008f3c <HAL_DMA2D_ConfigLayer>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d10e      	bne.n	800710e <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80070f0:	68ba      	ldr	r2, [r7, #8]
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	9300      	str	r3, [sp, #0]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	69f9      	ldr	r1, [r7, #28]
 80070fa:	4807      	ldr	r0, [pc, #28]	@ (8007118 <LL_FillBuffer+0x88>)
 80070fc:	f001 fe0a 	bl	8008d14 <HAL_DMA2D_Start>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d103      	bne.n	800710e <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8007106:	210a      	movs	r1, #10
 8007108:	4803      	ldr	r0, [pc, #12]	@ (8007118 <LL_FillBuffer+0x88>)
 800710a:	f001 fe2e 	bl	8008d6a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800710e:	bf00      	nop
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	2000697c 	.word	0x2000697c
 800711c:	200069bc 	.word	0x200069bc
 8007120:	200068d4 	.word	0x200068d4
 8007124:	4002b000 	.word	0x4002b000

08007128 <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8007128:	b580      	push	{r7, lr}
 800712a:	b086      	sub	sp, #24
 800712c:	af02      	add	r7, sp, #8
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
 8007134:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 8007136:	4b1c      	ldr	r3, [pc, #112]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 8007138:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800713c:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 800713e:	4b1a      	ldr	r3, [pc, #104]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 8007140:	2200      	movs	r2, #0
 8007142:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 8007144:	4b18      	ldr	r3, [pc, #96]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 8007146:	2200      	movs	r2, #0
 8007148:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800714a:	4b17      	ldr	r3, [pc, #92]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 800714c:	2200      	movs	r2, #0
 800714e:	631a      	str	r2, [r3, #48]	@ 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8007150:	4b15      	ldr	r3, [pc, #84]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 8007152:	22ff      	movs	r2, #255	@ 0xff
 8007154:	635a      	str	r2, [r3, #52]	@ 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 8007156:	4a14      	ldr	r2, [pc, #80]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 800715c:	4b12      	ldr	r3, [pc, #72]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 800715e:	2200      	movs	r2, #0
 8007160:	629a      	str	r2, [r3, #40]	@ 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 8007162:	4b11      	ldr	r3, [pc, #68]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 8007164:	4a11      	ldr	r2, [pc, #68]	@ (80071ac <LL_ConvertLineToARGB8888+0x84>)
 8007166:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8007168:	480f      	ldr	r0, [pc, #60]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 800716a:	f001 fd89 	bl	8008c80 <HAL_DMA2D_Init>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d115      	bne.n	80071a0 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 8007174:	2101      	movs	r1, #1
 8007176:	480c      	ldr	r0, [pc, #48]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 8007178:	f001 fee0 	bl	8008f3c <HAL_DMA2D_ConfigLayer>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10e      	bne.n	80071a0 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8007182:	68f9      	ldr	r1, [r7, #12]
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	2301      	movs	r3, #1
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4806      	ldr	r0, [pc, #24]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 800718e:	f001 fdc1 	bl	8008d14 <HAL_DMA2D_Start>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d103      	bne.n	80071a0 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8007198:	210a      	movs	r1, #10
 800719a:	4803      	ldr	r0, [pc, #12]	@ (80071a8 <LL_ConvertLineToARGB8888+0x80>)
 800719c:	f001 fde5 	bl	8008d6a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80071a0:	bf00      	nop
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}
 80071a8:	2000697c 	.word	0x2000697c
 80071ac:	4002b000 	.word	0x4002b000

080071b0 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80071b0:	b580      	push	{r7, lr}
 80071b2:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80071b4:	4b29      	ldr	r3, [pc, #164]	@ (800725c <BSP_SDRAM_Init+0xac>)
 80071b6:	4a2a      	ldr	r2, [pc, #168]	@ (8007260 <BSP_SDRAM_Init+0xb0>)
 80071b8:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80071ba:	4b2a      	ldr	r3, [pc, #168]	@ (8007264 <BSP_SDRAM_Init+0xb4>)
 80071bc:	2202      	movs	r2, #2
 80071be:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80071c0:	4b28      	ldr	r3, [pc, #160]	@ (8007264 <BSP_SDRAM_Init+0xb4>)
 80071c2:	2207      	movs	r2, #7
 80071c4:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80071c6:	4b27      	ldr	r3, [pc, #156]	@ (8007264 <BSP_SDRAM_Init+0xb4>)
 80071c8:	2204      	movs	r2, #4
 80071ca:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80071cc:	4b25      	ldr	r3, [pc, #148]	@ (8007264 <BSP_SDRAM_Init+0xb4>)
 80071ce:	2207      	movs	r2, #7
 80071d0:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80071d2:	4b24      	ldr	r3, [pc, #144]	@ (8007264 <BSP_SDRAM_Init+0xb4>)
 80071d4:	2202      	movs	r2, #2
 80071d6:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80071d8:	4b22      	ldr	r3, [pc, #136]	@ (8007264 <BSP_SDRAM_Init+0xb4>)
 80071da:	2202      	movs	r2, #2
 80071dc:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80071de:	4b21      	ldr	r3, [pc, #132]	@ (8007264 <BSP_SDRAM_Init+0xb4>)
 80071e0:	2202      	movs	r2, #2
 80071e2:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80071e4:	4b1d      	ldr	r3, [pc, #116]	@ (800725c <BSP_SDRAM_Init+0xac>)
 80071e6:	2200      	movs	r2, #0
 80071e8:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80071ea:	4b1c      	ldr	r3, [pc, #112]	@ (800725c <BSP_SDRAM_Init+0xac>)
 80071ec:	2200      	movs	r2, #0
 80071ee:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80071f0:	4b1a      	ldr	r3, [pc, #104]	@ (800725c <BSP_SDRAM_Init+0xac>)
 80071f2:	2204      	movs	r2, #4
 80071f4:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80071f6:	4b19      	ldr	r3, [pc, #100]	@ (800725c <BSP_SDRAM_Init+0xac>)
 80071f8:	2210      	movs	r2, #16
 80071fa:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80071fc:	4b17      	ldr	r3, [pc, #92]	@ (800725c <BSP_SDRAM_Init+0xac>)
 80071fe:	2240      	movs	r2, #64	@ 0x40
 8007200:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8007202:	4b16      	ldr	r3, [pc, #88]	@ (800725c <BSP_SDRAM_Init+0xac>)
 8007204:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007208:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800720a:	4b14      	ldr	r3, [pc, #80]	@ (800725c <BSP_SDRAM_Init+0xac>)
 800720c:	2200      	movs	r2, #0
 800720e:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8007210:	4b12      	ldr	r3, [pc, #72]	@ (800725c <BSP_SDRAM_Init+0xac>)
 8007212:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007216:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8007218:	4b10      	ldr	r3, [pc, #64]	@ (800725c <BSP_SDRAM_Init+0xac>)
 800721a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800721e:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8007220:	4b0e      	ldr	r3, [pc, #56]	@ (800725c <BSP_SDRAM_Init+0xac>)
 8007222:	2200      	movs	r2, #0
 8007224:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8007226:	2100      	movs	r1, #0
 8007228:	480c      	ldr	r0, [pc, #48]	@ (800725c <BSP_SDRAM_Init+0xac>)
 800722a:	f000 f87f 	bl	800732c <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800722e:	490d      	ldr	r1, [pc, #52]	@ (8007264 <BSP_SDRAM_Init+0xb4>)
 8007230:	480a      	ldr	r0, [pc, #40]	@ (800725c <BSP_SDRAM_Init+0xac>)
 8007232:	f006 fc65 	bl	800db00 <HAL_SDRAM_Init>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d003      	beq.n	8007244 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 800723c:	4b0a      	ldr	r3, [pc, #40]	@ (8007268 <BSP_SDRAM_Init+0xb8>)
 800723e:	2201      	movs	r2, #1
 8007240:	701a      	strb	r2, [r3, #0]
 8007242:	e002      	b.n	800724a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8007244:	4b08      	ldr	r3, [pc, #32]	@ (8007268 <BSP_SDRAM_Init+0xb8>)
 8007246:	2200      	movs	r2, #0
 8007248:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800724a:	f240 6003 	movw	r0, #1539	@ 0x603
 800724e:	f000 f80d 	bl	800726c <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8007252:	4b05      	ldr	r3, [pc, #20]	@ (8007268 <BSP_SDRAM_Init+0xb8>)
 8007254:	781b      	ldrb	r3, [r3, #0]
}
 8007256:	4618      	mov	r0, r3
 8007258:	bd80      	pop	{r7, pc}
 800725a:	bf00      	nop
 800725c:	20006a5c 	.word	0x20006a5c
 8007260:	a0000140 	.word	0xa0000140
 8007264:	20006a90 	.word	0x20006a90
 8007268:	20004f1c 	.word	0x20004f1c

0800726c <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8007274:	2300      	movs	r3, #0
 8007276:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8007278:	4b2a      	ldr	r3, [pc, #168]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800727a:	2201      	movs	r2, #1
 800727c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800727e:	4b29      	ldr	r3, [pc, #164]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007280:	2210      	movs	r2, #16
 8007282:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8007284:	4b27      	ldr	r3, [pc, #156]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007286:	2201      	movs	r2, #1
 8007288:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800728a:	4b26      	ldr	r3, [pc, #152]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800728c:	2200      	movs	r2, #0
 800728e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8007290:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007294:	4923      	ldr	r1, [pc, #140]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007296:	4824      	ldr	r0, [pc, #144]	@ (8007328 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007298:	f006 fc66 	bl	800db68 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 800729c:	2001      	movs	r0, #1
 800729e:	f000 fc21 	bl	8007ae4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80072a2:	4b20      	ldr	r3, [pc, #128]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072a4:	2202      	movs	r2, #2
 80072a6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80072a8:	4b1e      	ldr	r3, [pc, #120]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072aa:	2210      	movs	r2, #16
 80072ac:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80072ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072b0:	2201      	movs	r2, #1
 80072b2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80072b4:	4b1b      	ldr	r3, [pc, #108]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072b6:	2200      	movs	r2, #0
 80072b8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80072ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80072be:	4919      	ldr	r1, [pc, #100]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072c0:	4819      	ldr	r0, [pc, #100]	@ (8007328 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80072c2:	f006 fc51 	bl	800db68 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80072c6:	4b17      	ldr	r3, [pc, #92]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072c8:	2203      	movs	r2, #3
 80072ca:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80072cc:	4b15      	ldr	r3, [pc, #84]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072ce:	2210      	movs	r2, #16
 80072d0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80072d2:	4b14      	ldr	r3, [pc, #80]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072d4:	2208      	movs	r2, #8
 80072d6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80072d8:	4b12      	ldr	r3, [pc, #72]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072da:	2200      	movs	r2, #0
 80072dc:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80072de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80072e2:	4910      	ldr	r1, [pc, #64]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072e4:	4810      	ldr	r0, [pc, #64]	@ (8007328 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80072e6:	f006 fc3f 	bl	800db68 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80072ea:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80072ee:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80072f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072f2:	2204      	movs	r2, #4
 80072f4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80072f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072f8:	2210      	movs	r2, #16
 80072fa:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80072fc:	4b09      	ldr	r3, [pc, #36]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80072fe:	2201      	movs	r2, #1
 8007300:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4a07      	ldr	r2, [pc, #28]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007306:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8007308:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800730c:	4905      	ldr	r1, [pc, #20]	@ (8007324 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800730e:	4806      	ldr	r0, [pc, #24]	@ (8007328 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007310:	f006 fc2a 	bl	800db68 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8007314:	6879      	ldr	r1, [r7, #4]
 8007316:	4804      	ldr	r0, [pc, #16]	@ (8007328 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007318:	f006 fc5b 	bl	800dbd2 <HAL_SDRAM_ProgramRefreshRate>
}
 800731c:	bf00      	nop
 800731e:	3710      	adds	r7, #16
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}
 8007324:	20006aac 	.word	0x20006aac
 8007328:	20006a5c 	.word	0x20006a5c

0800732c <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 800732c:	b580      	push	{r7, lr}
 800732e:	b090      	sub	sp, #64	@ 0x40
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8007336:	4b70      	ldr	r3, [pc, #448]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 8007338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800733a:	4a6f      	ldr	r2, [pc, #444]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 800733c:	f043 0301 	orr.w	r3, r3, #1
 8007340:	6393      	str	r3, [r2, #56]	@ 0x38
 8007342:	4b6d      	ldr	r3, [pc, #436]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 8007344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007346:	f003 0301 	and.w	r3, r3, #1
 800734a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800734c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800734e:	4b6a      	ldr	r3, [pc, #424]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 8007350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007352:	4a69      	ldr	r2, [pc, #420]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 8007354:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007358:	6313      	str	r3, [r2, #48]	@ 0x30
 800735a:	4b67      	ldr	r3, [pc, #412]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 800735c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800735e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007362:	627b      	str	r3, [r7, #36]	@ 0x24
 8007364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007366:	4b64      	ldr	r3, [pc, #400]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 8007368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800736a:	4a63      	ldr	r2, [pc, #396]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 800736c:	f043 0304 	orr.w	r3, r3, #4
 8007370:	6313      	str	r3, [r2, #48]	@ 0x30
 8007372:	4b61      	ldr	r3, [pc, #388]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 8007374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007376:	f003 0304 	and.w	r3, r3, #4
 800737a:	623b      	str	r3, [r7, #32]
 800737c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800737e:	4b5e      	ldr	r3, [pc, #376]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 8007380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007382:	4a5d      	ldr	r2, [pc, #372]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 8007384:	f043 0308 	orr.w	r3, r3, #8
 8007388:	6313      	str	r3, [r2, #48]	@ 0x30
 800738a:	4b5b      	ldr	r3, [pc, #364]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 800738c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800738e:	f003 0308 	and.w	r3, r3, #8
 8007392:	61fb      	str	r3, [r7, #28]
 8007394:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007396:	4b58      	ldr	r3, [pc, #352]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 8007398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800739a:	4a57      	ldr	r2, [pc, #348]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 800739c:	f043 0310 	orr.w	r3, r3, #16
 80073a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80073a2:	4b55      	ldr	r3, [pc, #340]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073a6:	f003 0310 	and.w	r3, r3, #16
 80073aa:	61bb      	str	r3, [r7, #24]
 80073ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80073ae:	4b52      	ldr	r3, [pc, #328]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073b2:	4a51      	ldr	r2, [pc, #324]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073b4:	f043 0320 	orr.w	r3, r3, #32
 80073b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80073ba:	4b4f      	ldr	r3, [pc, #316]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073be:	f003 0320 	and.w	r3, r3, #32
 80073c2:	617b      	str	r3, [r7, #20]
 80073c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80073c6:	4b4c      	ldr	r3, [pc, #304]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ca:	4a4b      	ldr	r2, [pc, #300]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80073d2:	4b49      	ldr	r3, [pc, #292]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073da:	613b      	str	r3, [r7, #16]
 80073dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80073de:	4b46      	ldr	r3, [pc, #280]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073e2:	4a45      	ldr	r2, [pc, #276]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80073ea:	4b43      	ldr	r3, [pc, #268]	@ (80074f8 <BSP_SDRAM_MspInit+0x1cc>)
 80073ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073f2:	60fb      	str	r3, [r7, #12]
 80073f4:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80073f6:	2302      	movs	r3, #2
 80073f8:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80073fa:	2301      	movs	r3, #1
 80073fc:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80073fe:	2302      	movs	r3, #2
 8007400:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8007402:	230c      	movs	r3, #12
 8007404:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8007406:	2308      	movs	r3, #8
 8007408:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800740a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800740e:	4619      	mov	r1, r3
 8007410:	483a      	ldr	r0, [pc, #232]	@ (80074fc <BSP_SDRAM_MspInit+0x1d0>)
 8007412:	f001 fec1 	bl	8009198 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8007416:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800741a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800741c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007420:	4619      	mov	r1, r3
 8007422:	4837      	ldr	r0, [pc, #220]	@ (8007500 <BSP_SDRAM_MspInit+0x1d4>)
 8007424:	f001 feb8 	bl	8009198 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8007428:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800742c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800742e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007432:	4619      	mov	r1, r3
 8007434:	4833      	ldr	r0, [pc, #204]	@ (8007504 <BSP_SDRAM_MspInit+0x1d8>)
 8007436:	f001 feaf 	bl	8009198 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800743a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800743e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8007440:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007444:	4619      	mov	r1, r3
 8007446:	4830      	ldr	r0, [pc, #192]	@ (8007508 <BSP_SDRAM_MspInit+0x1dc>)
 8007448:	f001 fea6 	bl	8009198 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 800744c:	f248 1333 	movw	r3, #33075	@ 0x8133
 8007450:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8007452:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007456:	4619      	mov	r1, r3
 8007458:	482c      	ldr	r0, [pc, #176]	@ (800750c <BSP_SDRAM_MspInit+0x1e0>)
 800745a:	f001 fe9d 	bl	8009198 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 800745e:	2328      	movs	r3, #40	@ 0x28
 8007460:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8007462:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007466:	4619      	mov	r1, r3
 8007468:	4829      	ldr	r0, [pc, #164]	@ (8007510 <BSP_SDRAM_MspInit+0x1e4>)
 800746a:	f001 fe95 	bl	8009198 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800746e:	4b29      	ldr	r3, [pc, #164]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 8007470:	2200      	movs	r2, #0
 8007472:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8007474:	4b27      	ldr	r3, [pc, #156]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 8007476:	2280      	movs	r2, #128	@ 0x80
 8007478:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800747a:	4b26      	ldr	r3, [pc, #152]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 800747c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007480:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8007482:	4b24      	ldr	r3, [pc, #144]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 8007484:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007488:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800748a:	4b22      	ldr	r3, [pc, #136]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 800748c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007490:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8007492:	4b20      	ldr	r3, [pc, #128]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 8007494:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007498:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 800749a:	4b1e      	ldr	r3, [pc, #120]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 800749c:	2200      	movs	r2, #0
 800749e:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80074a0:	4b1c      	ldr	r3, [pc, #112]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80074a6:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80074a8:	4b1a      	ldr	r3, [pc, #104]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80074ae:	4b19      	ldr	r3, [pc, #100]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074b0:	2203      	movs	r2, #3
 80074b2:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80074b4:	4b17      	ldr	r3, [pc, #92]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074b6:	2200      	movs	r2, #0
 80074b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80074ba:	4b16      	ldr	r3, [pc, #88]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074bc:	2200      	movs	r2, #0
 80074be:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80074c0:	4b14      	ldr	r3, [pc, #80]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074c2:	4a15      	ldr	r2, [pc, #84]	@ (8007518 <BSP_SDRAM_MspInit+0x1ec>)
 80074c4:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a12      	ldr	r2, [pc, #72]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80074cc:	4a11      	ldr	r2, [pc, #68]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80074d2:	4810      	ldr	r0, [pc, #64]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074d4:	f001 f918 	bl	8008708 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80074d8:	480e      	ldr	r0, [pc, #56]	@ (8007514 <BSP_SDRAM_MspInit+0x1e8>)
 80074da:	f001 f867 	bl	80085ac <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80074de:	2200      	movs	r2, #0
 80074e0:	210f      	movs	r1, #15
 80074e2:	2038      	movs	r0, #56	@ 0x38
 80074e4:	f001 f82b 	bl	800853e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80074e8:	2038      	movs	r0, #56	@ 0x38
 80074ea:	f001 f844 	bl	8008576 <HAL_NVIC_EnableIRQ>
}
 80074ee:	bf00      	nop
 80074f0:	3740      	adds	r7, #64	@ 0x40
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	bf00      	nop
 80074f8:	40023800 	.word	0x40023800
 80074fc:	40020800 	.word	0x40020800
 8007500:	40020c00 	.word	0x40020c00
 8007504:	40021000 	.word	0x40021000
 8007508:	40021400 	.word	0x40021400
 800750c:	40021800 	.word	0x40021800
 8007510:	40021c00 	.word	0x40021c00
 8007514:	20006abc 	.word	0x20006abc
 8007518:	40026410 	.word	0x40026410

0800751c <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	4603      	mov	r3, r0
 8007524:	460a      	mov	r2, r1
 8007526:	80fb      	strh	r3, [r7, #6]
 8007528:	4613      	mov	r3, r2
 800752a:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 800752c:	2300      	movs	r3, #0
 800752e:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8007530:	4a14      	ldr	r2, [pc, #80]	@ (8007584 <BSP_TS_Init+0x68>)
 8007532:	88fb      	ldrh	r3, [r7, #6]
 8007534:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8007536:	4a14      	ldr	r2, [pc, #80]	@ (8007588 <BSP_TS_Init+0x6c>)
 8007538:	88bb      	ldrh	r3, [r7, #4]
 800753a:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 800753c:	4b13      	ldr	r3, [pc, #76]	@ (800758c <BSP_TS_Init+0x70>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2070      	movs	r0, #112	@ 0x70
 8007542:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8007544:	4b11      	ldr	r3, [pc, #68]	@ (800758c <BSP_TS_Init+0x70>)
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	2070      	movs	r0, #112	@ 0x70
 800754a:	4798      	blx	r3
 800754c:	4603      	mov	r3, r0
 800754e:	2b51      	cmp	r3, #81	@ 0x51
 8007550:	d110      	bne.n	8007574 <BSP_TS_Init+0x58>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8007552:	4b0f      	ldr	r3, [pc, #60]	@ (8007590 <BSP_TS_Init+0x74>)
 8007554:	4a0d      	ldr	r2, [pc, #52]	@ (800758c <BSP_TS_Init+0x70>)
 8007556:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8007558:	4b0e      	ldr	r3, [pc, #56]	@ (8007594 <BSP_TS_Init+0x78>)
 800755a:	2270      	movs	r2, #112	@ 0x70
 800755c:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 800755e:	4b0e      	ldr	r3, [pc, #56]	@ (8007598 <BSP_TS_Init+0x7c>)
 8007560:	2208      	movs	r2, #8
 8007562:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8007564:	4b0a      	ldr	r3, [pc, #40]	@ (8007590 <BSP_TS_Init+0x74>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	4a0a      	ldr	r2, [pc, #40]	@ (8007594 <BSP_TS_Init+0x78>)
 800756c:	7812      	ldrb	r2, [r2, #0]
 800756e:	4610      	mov	r0, r2
 8007570:	4798      	blx	r3
 8007572:	e001      	b.n	8007578 <BSP_TS_Init+0x5c>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8007574:	2303      	movs	r3, #3
 8007576:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007578:	7bfb      	ldrb	r3, [r7, #15]
}
 800757a:	4618      	mov	r0, r3
 800757c:	3710      	adds	r7, #16
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	20006b20 	.word	0x20006b20
 8007588:	20006b22 	.word	0x20006b22
 800758c:	20004ed4 	.word	0x20004ed4
 8007590:	20006b1c 	.word	0x20006b1c
 8007594:	20006b25 	.word	0x20006b25
 8007598:	20006b24 	.word	0x20006b24

0800759c <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 800759c:	b590      	push	{r4, r7, lr}
 800759e:	b097      	sub	sp, #92	@ 0x5c
 80075a0:	af02      	add	r7, sp, #8
 80075a2:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 80075a4:	2300      	movs	r3, #0
 80075a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 80075aa:	2300      	movs	r3, #0
 80075ac:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 80075ae:	2300      	movs	r3, #0
 80075b0:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 80075b2:	2300      	movs	r3, #0
 80075b4:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 80075b6:	4bb8      	ldr	r3, [pc, #736]	@ (8007898 <BSP_TS_GetState+0x2fc>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	4ab7      	ldr	r2, [pc, #732]	@ (800789c <BSP_TS_GetState+0x300>)
 80075be:	7812      	ldrb	r2, [r2, #0]
 80075c0:	4610      	mov	r0, r2
 80075c2:	4798      	blx	r3
 80075c4:	4603      	mov	r3, r0
 80075c6:	461a      	mov	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f000 8198 	beq.w	8007906 <BSP_TS_GetState+0x36a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 80075d6:	2300      	movs	r3, #0
 80075d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075da:	e187      	b.n	80078ec <BSP_TS_GetState+0x350>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 80075dc:	4bae      	ldr	r3, [pc, #696]	@ (8007898 <BSP_TS_GetState+0x2fc>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	695b      	ldr	r3, [r3, #20]
 80075e2:	4aae      	ldr	r2, [pc, #696]	@ (800789c <BSP_TS_GetState+0x300>)
 80075e4:	7812      	ldrb	r2, [r2, #0]
 80075e6:	4614      	mov	r4, r2
 80075e8:	f107 0120 	add.w	r1, r7, #32
 80075ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075ee:	0052      	lsls	r2, r2, #1
 80075f0:	1888      	adds	r0, r1, r2
 80075f2:	f107 0114 	add.w	r1, r7, #20
 80075f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075f8:	0052      	lsls	r2, r2, #1
 80075fa:	440a      	add	r2, r1
 80075fc:	4601      	mov	r1, r0
 80075fe:	4620      	mov	r0, r4
 8007600:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8007602:	4ba7      	ldr	r3, [pc, #668]	@ (80078a0 <BSP_TS_GetState+0x304>)
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	2b01      	cmp	r3, #1
 8007608:	d117      	bne.n	800763a <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 800760a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800760c:	005b      	lsls	r3, r3, #1
 800760e:	3350      	adds	r3, #80	@ 0x50
 8007610:	443b      	add	r3, r7
 8007612:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8007616:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007618:	005b      	lsls	r3, r3, #1
 800761a:	3350      	adds	r3, #80	@ 0x50
 800761c:	443b      	add	r3, r7
 800761e:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8007622:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007624:	005b      	lsls	r3, r3, #1
 8007626:	3350      	adds	r3, #80	@ 0x50
 8007628:	443b      	add	r3, r7
 800762a:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 800762e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007630:	005b      	lsls	r3, r3, #1
 8007632:	3350      	adds	r3, #80	@ 0x50
 8007634:	443b      	add	r3, r7
 8007636:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 800763a:	4b99      	ldr	r3, [pc, #612]	@ (80078a0 <BSP_TS_GetState+0x304>)
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	f003 0302 	and.w	r3, r3, #2
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00e      	beq.n	8007664 <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 8007646:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007648:	005b      	lsls	r3, r3, #1
 800764a:	3350      	adds	r3, #80	@ 0x50
 800764c:	443b      	add	r3, r7
 800764e:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8007652:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8007656:	b29a      	uxth	r2, r3
 8007658:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800765a:	005b      	lsls	r3, r3, #1
 800765c:	3350      	adds	r3, #80	@ 0x50
 800765e:	443b      	add	r3, r7
 8007660:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8007664:	4b8e      	ldr	r3, [pc, #568]	@ (80078a0 <BSP_TS_GetState+0x304>)
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	f003 0304 	and.w	r3, r3, #4
 800766c:	2b00      	cmp	r3, #0
 800766e:	d00e      	beq.n	800768e <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 8007670:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007672:	005b      	lsls	r3, r3, #1
 8007674:	3350      	adds	r3, #80	@ 0x50
 8007676:	443b      	add	r3, r7
 8007678:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 800767c:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8007680:	b29a      	uxth	r2, r3
 8007682:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007684:	005b      	lsls	r3, r3, #1
 8007686:	3350      	adds	r3, #80	@ 0x50
 8007688:	443b      	add	r3, r7
 800768a:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 800768e:	4b84      	ldr	r3, [pc, #528]	@ (80078a0 <BSP_TS_GetState+0x304>)
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	f003 0308 	and.w	r3, r3, #8
 8007696:	2b00      	cmp	r3, #0
 8007698:	d017      	beq.n	80076ca <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 800769a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800769c:	005b      	lsls	r3, r3, #1
 800769e:	3350      	adds	r3, #80	@ 0x50
 80076a0:	443b      	add	r3, r7
 80076a2:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 80076a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076a8:	005b      	lsls	r3, r3, #1
 80076aa:	3350      	adds	r3, #80	@ 0x50
 80076ac:	443b      	add	r3, r7
 80076ae:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 80076b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076b4:	005b      	lsls	r3, r3, #1
 80076b6:	3350      	adds	r3, #80	@ 0x50
 80076b8:	443b      	add	r3, r7
 80076ba:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 80076be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076c0:	005b      	lsls	r3, r3, #1
 80076c2:	3350      	adds	r3, #80	@ 0x50
 80076c4:	443b      	add	r3, r7
 80076c6:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 80076ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076cc:	005b      	lsls	r3, r3, #1
 80076ce:	3350      	adds	r3, #80	@ 0x50
 80076d0:	443b      	add	r3, r7
 80076d2:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80076d6:	4619      	mov	r1, r3
 80076d8:	4a72      	ldr	r2, [pc, #456]	@ (80078a4 <BSP_TS_GetState+0x308>)
 80076da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076e0:	4299      	cmp	r1, r3
 80076e2:	d90d      	bls.n	8007700 <BSP_TS_GetState+0x164>
 80076e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076e6:	005b      	lsls	r3, r3, #1
 80076e8:	3350      	adds	r3, #80	@ 0x50
 80076ea:	443b      	add	r3, r7
 80076ec:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80076f0:	496c      	ldr	r1, [pc, #432]	@ (80078a4 <BSP_TS_GetState+0x308>)
 80076f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	1ad3      	subs	r3, r2, r3
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	e00c      	b.n	800771a <BSP_TS_GetState+0x17e>
 8007700:	4a68      	ldr	r2, [pc, #416]	@ (80078a4 <BSP_TS_GetState+0x308>)
 8007702:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007708:	b29a      	uxth	r2, r3
 800770a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800770c:	005b      	lsls	r3, r3, #1
 800770e:	3350      	adds	r3, #80	@ 0x50
 8007710:	443b      	add	r3, r7
 8007712:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	b29b      	uxth	r3, r3
 800771a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 800771e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007720:	005b      	lsls	r3, r3, #1
 8007722:	3350      	adds	r3, #80	@ 0x50
 8007724:	443b      	add	r3, r7
 8007726:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800772a:	4619      	mov	r1, r3
 800772c:	4a5e      	ldr	r2, [pc, #376]	@ (80078a8 <BSP_TS_GetState+0x30c>)
 800772e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007734:	4299      	cmp	r1, r3
 8007736:	d90d      	bls.n	8007754 <BSP_TS_GetState+0x1b8>
 8007738:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800773a:	005b      	lsls	r3, r3, #1
 800773c:	3350      	adds	r3, #80	@ 0x50
 800773e:	443b      	add	r3, r7
 8007740:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8007744:	4958      	ldr	r1, [pc, #352]	@ (80078a8 <BSP_TS_GetState+0x30c>)
 8007746:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007748:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800774c:	b29b      	uxth	r3, r3
 800774e:	1ad3      	subs	r3, r2, r3
 8007750:	b29b      	uxth	r3, r3
 8007752:	e00c      	b.n	800776e <BSP_TS_GetState+0x1d2>
 8007754:	4a54      	ldr	r2, [pc, #336]	@ (80078a8 <BSP_TS_GetState+0x30c>)
 8007756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800775c:	b29a      	uxth	r2, r3
 800775e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007760:	005b      	lsls	r3, r3, #1
 8007762:	3350      	adds	r3, #80	@ 0x50
 8007764:	443b      	add	r3, r7
 8007766:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800776a:	1ad3      	subs	r3, r2, r3
 800776c:	b29b      	uxth	r3, r3
 800776e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

      if ((x_diff + y_diff) > 5)
 8007772:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8007776:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800777a:	4413      	add	r3, r2
 800777c:	2b05      	cmp	r3, #5
 800777e:	dd15      	ble.n	80077ac <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 8007780:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007782:	005b      	lsls	r3, r3, #1
 8007784:	3350      	adds	r3, #80	@ 0x50
 8007786:	443b      	add	r3, r7
 8007788:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800778c:	4619      	mov	r1, r3
 800778e:	4a45      	ldr	r2, [pc, #276]	@ (80078a4 <BSP_TS_GetState+0x308>)
 8007790:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007792:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8007796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007798:	005b      	lsls	r3, r3, #1
 800779a:	3350      	adds	r3, #80	@ 0x50
 800779c:	443b      	add	r3, r7
 800779e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80077a2:	4619      	mov	r1, r3
 80077a4:	4a40      	ldr	r2, [pc, #256]	@ (80078a8 <BSP_TS_GetState+0x30c>)
 80077a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 80077ac:	4b3b      	ldr	r3, [pc, #236]	@ (800789c <BSP_TS_GetState+0x300>)
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	2b70      	cmp	r3, #112	@ 0x70
 80077b2:	d119      	bne.n	80077e8 <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 80077b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077b6:	005b      	lsls	r3, r3, #1
 80077b8:	3350      	adds	r3, #80	@ 0x50
 80077ba:	443b      	add	r3, r7
 80077bc:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077c4:	005b      	lsls	r3, r3, #1
 80077c6:	4413      	add	r3, r2
 80077c8:	460a      	mov	r2, r1
 80077ca:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 80077cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077ce:	005b      	lsls	r3, r3, #1
 80077d0:	3350      	adds	r3, #80	@ 0x50
 80077d2:	443b      	add	r3, r7
 80077d4:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077dc:	3304      	adds	r3, #4
 80077de:	005b      	lsls	r3, r3, #1
 80077e0:	4413      	add	r3, r2
 80077e2:	460a      	mov	r2, r1
 80077e4:	809a      	strh	r2, [r3, #4]
 80077e6:	e022      	b.n	800782e <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 80077e8:	4b30      	ldr	r3, [pc, #192]	@ (80078ac <BSP_TS_GetState+0x310>)
 80077ea:	881b      	ldrh	r3, [r3, #0]
 80077ec:	4619      	mov	r1, r3
 80077ee:	4a2d      	ldr	r2, [pc, #180]	@ (80078a4 <BSP_TS_GetState+0x308>)
 80077f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077f6:	fb01 f303 	mul.w	r3, r1, r3
 80077fa:	0b1b      	lsrs	r3, r3, #12
 80077fc:	b299      	uxth	r1, r3
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007802:	005b      	lsls	r3, r3, #1
 8007804:	4413      	add	r3, r2
 8007806:	460a      	mov	r2, r1
 8007808:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 800780a:	4b29      	ldr	r3, [pc, #164]	@ (80078b0 <BSP_TS_GetState+0x314>)
 800780c:	881b      	ldrh	r3, [r3, #0]
 800780e:	4619      	mov	r1, r3
 8007810:	4a25      	ldr	r2, [pc, #148]	@ (80078a8 <BSP_TS_GetState+0x30c>)
 8007812:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007818:	fb01 f303 	mul.w	r3, r1, r3
 800781c:	0b1b      	lsrs	r3, r3, #12
 800781e:	b299      	uxth	r1, r3
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007824:	3304      	adds	r3, #4
 8007826:	005b      	lsls	r3, r3, #1
 8007828:	4413      	add	r3, r2
 800782a:	460a      	mov	r2, r1
 800782c:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 800782e:	4b1b      	ldr	r3, [pc, #108]	@ (800789c <BSP_TS_GetState+0x300>)
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	4618      	mov	r0, r3
 8007834:	f107 010c 	add.w	r1, r7, #12
 8007838:	f107 0210 	add.w	r2, r7, #16
 800783c:	f107 0308 	add.w	r3, r7, #8
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	460b      	mov	r3, r1
 8007844:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007846:	f7fe f877 	bl	8005938 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	b2d9      	uxtb	r1, r3
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007852:	4413      	add	r3, r2
 8007854:	3316      	adds	r3, #22
 8007856:	460a      	mov	r2, r1
 8007858:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	b2d9      	uxtb	r1, r3
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007862:	4413      	add	r3, r2
 8007864:	3320      	adds	r3, #32
 8007866:	460a      	mov	r2, r1
 8007868:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	2b03      	cmp	r3, #3
 800786e:	d836      	bhi.n	80078de <BSP_TS_GetState+0x342>
 8007870:	a201      	add	r2, pc, #4	@ (adr r2, 8007878 <BSP_TS_GetState+0x2dc>)
 8007872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007876:	bf00      	nop
 8007878:	08007889 	.word	0x08007889
 800787c:	080078b5 	.word	0x080078b5
 8007880:	080078c3 	.word	0x080078c3
 8007884:	080078d1 	.word	0x080078d1
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800788c:	4413      	add	r3, r2
 800788e:	331b      	adds	r3, #27
 8007890:	2201      	movs	r2, #1
 8007892:	701a      	strb	r2, [r3, #0]
          break;
 8007894:	e027      	b.n	80078e6 <BSP_TS_GetState+0x34a>
 8007896:	bf00      	nop
 8007898:	20006b1c 	.word	0x20006b1c
 800789c:	20006b25 	.word	0x20006b25
 80078a0:	20006b24 	.word	0x20006b24
 80078a4:	20006b28 	.word	0x20006b28
 80078a8:	20006b3c 	.word	0x20006b3c
 80078ac:	20006b20 	.word	0x20006b20
 80078b0:	20006b22 	.word	0x20006b22
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078b8:	4413      	add	r3, r2
 80078ba:	331b      	adds	r3, #27
 80078bc:	2202      	movs	r2, #2
 80078be:	701a      	strb	r2, [r3, #0]
          break;
 80078c0:	e011      	b.n	80078e6 <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078c6:	4413      	add	r3, r2
 80078c8:	331b      	adds	r3, #27
 80078ca:	2203      	movs	r2, #3
 80078cc:	701a      	strb	r2, [r3, #0]
          break;
 80078ce:	e00a      	b.n	80078e6 <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078d4:	4413      	add	r3, r2
 80078d6:	331b      	adds	r3, #27
 80078d8:	2200      	movs	r2, #0
 80078da:	701a      	strb	r2, [r3, #0]
          break;
 80078dc:	e003      	b.n	80078e6 <BSP_TS_GetState+0x34a>
        default :
          ts_status = TS_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          break;
 80078e4:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 80078e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078e8:	3301      	adds	r3, #1
 80078ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	461a      	mov	r2, r3
 80078f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078f4:	4293      	cmp	r3, r2
 80078f6:	f4ff ae71 	bcc.w	80075dc <BSP_TS_GetState+0x40>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 f80a 	bl	8007914 <BSP_TS_Get_GestureId>
 8007900:	4603      	mov	r3, r0
 8007902:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8007906:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800790a:	4618      	mov	r0, r3
 800790c:	3754      	adds	r7, #84	@ 0x54
 800790e:	46bd      	mov	sp, r7
 8007910:	bd90      	pop	{r4, r7, pc}
 8007912:	bf00      	nop

08007914 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 800791c:	2300      	movs	r3, #0
 800791e:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8007920:	2300      	movs	r3, #0
 8007922:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8007924:	4b3b      	ldr	r3, [pc, #236]	@ (8007a14 <BSP_TS_Get_GestureId+0x100>)
 8007926:	781b      	ldrb	r3, [r3, #0]
 8007928:	461a      	mov	r2, r3
 800792a:	f107 0308 	add.w	r3, r7, #8
 800792e:	4619      	mov	r1, r3
 8007930:	4610      	mov	r0, r2
 8007932:	f7fd ffe8 	bl	8005906 <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2b49      	cmp	r3, #73	@ 0x49
 800793a:	d05e      	beq.n	80079fa <BSP_TS_Get_GestureId+0xe6>
 800793c:	2b49      	cmp	r3, #73	@ 0x49
 800793e:	d860      	bhi.n	8007a02 <BSP_TS_Get_GestureId+0xee>
 8007940:	2b1c      	cmp	r3, #28
 8007942:	d83f      	bhi.n	80079c4 <BSP_TS_Get_GestureId+0xb0>
 8007944:	2b1c      	cmp	r3, #28
 8007946:	d85c      	bhi.n	8007a02 <BSP_TS_Get_GestureId+0xee>
 8007948:	a201      	add	r2, pc, #4	@ (adr r2, 8007950 <BSP_TS_Get_GestureId+0x3c>)
 800794a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800794e:	bf00      	nop
 8007950:	080079cb 	.word	0x080079cb
 8007954:	08007a03 	.word	0x08007a03
 8007958:	08007a03 	.word	0x08007a03
 800795c:	08007a03 	.word	0x08007a03
 8007960:	08007a03 	.word	0x08007a03
 8007964:	08007a03 	.word	0x08007a03
 8007968:	08007a03 	.word	0x08007a03
 800796c:	08007a03 	.word	0x08007a03
 8007970:	08007a03 	.word	0x08007a03
 8007974:	08007a03 	.word	0x08007a03
 8007978:	08007a03 	.word	0x08007a03
 800797c:	08007a03 	.word	0x08007a03
 8007980:	08007a03 	.word	0x08007a03
 8007984:	08007a03 	.word	0x08007a03
 8007988:	08007a03 	.word	0x08007a03
 800798c:	08007a03 	.word	0x08007a03
 8007990:	080079d3 	.word	0x080079d3
 8007994:	08007a03 	.word	0x08007a03
 8007998:	08007a03 	.word	0x08007a03
 800799c:	08007a03 	.word	0x08007a03
 80079a0:	080079db 	.word	0x080079db
 80079a4:	08007a03 	.word	0x08007a03
 80079a8:	08007a03 	.word	0x08007a03
 80079ac:	08007a03 	.word	0x08007a03
 80079b0:	080079e3 	.word	0x080079e3
 80079b4:	08007a03 	.word	0x08007a03
 80079b8:	08007a03 	.word	0x08007a03
 80079bc:	08007a03 	.word	0x08007a03
 80079c0:	080079eb 	.word	0x080079eb
 80079c4:	2b40      	cmp	r3, #64	@ 0x40
 80079c6:	d014      	beq.n	80079f2 <BSP_TS_Get_GestureId+0xde>
 80079c8:	e01b      	b.n	8007a02 <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2200      	movs	r2, #0
 80079ce:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80079d0:	e01a      	b.n	8007a08 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2201      	movs	r2, #1
 80079d6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80079d8:	e016      	b.n	8007a08 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2202      	movs	r2, #2
 80079de:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80079e0:	e012      	b.n	8007a08 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2203      	movs	r2, #3
 80079e6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80079e8:	e00e      	b.n	8007a08 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2204      	movs	r2, #4
 80079ee:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80079f0:	e00a      	b.n	8007a08 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2205      	movs	r2, #5
 80079f6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80079f8:	e006      	b.n	8007a08 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2206      	movs	r2, #6
 80079fe:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8007a00:	e002      	b.n	8007a08 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	73fb      	strb	r3, [r7, #15]
      break;
 8007a06:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8007a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3710      	adds	r7, #16
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	20006b25 	.word	0x20006b25

08007a18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8007a1c:	4b08      	ldr	r3, [pc, #32]	@ (8007a40 <HAL_Init+0x28>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a07      	ldr	r2, [pc, #28]	@ (8007a40 <HAL_Init+0x28>)
 8007a22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007a26:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007a28:	2003      	movs	r0, #3
 8007a2a:	f000 fd7d 	bl	8008528 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007a2e:	2000      	movs	r0, #0
 8007a30:	f000 f808 	bl	8007a44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007a34:	f7fd f98a 	bl	8004d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007a38:	2300      	movs	r3, #0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	40023c00 	.word	0x40023c00

08007a44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b082      	sub	sp, #8
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007a4c:	4b12      	ldr	r3, [pc, #72]	@ (8007a98 <HAL_InitTick+0x54>)
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	4b12      	ldr	r3, [pc, #72]	@ (8007a9c <HAL_InitTick+0x58>)
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	4619      	mov	r1, r3
 8007a56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007a5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a62:	4618      	mov	r0, r3
 8007a64:	f000 fd95 	bl	8008592 <HAL_SYSTICK_Config>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d001      	beq.n	8007a72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	e00e      	b.n	8007a90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2b0f      	cmp	r3, #15
 8007a76:	d80a      	bhi.n	8007a8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007a78:	2200      	movs	r2, #0
 8007a7a:	6879      	ldr	r1, [r7, #4]
 8007a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a80:	f000 fd5d 	bl	800853e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007a84:	4a06      	ldr	r2, [pc, #24]	@ (8007aa0 <HAL_InitTick+0x5c>)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	e000      	b.n	8007a90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3708      	adds	r7, #8
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}
 8007a98:	20004ed0 	.word	0x20004ed0
 8007a9c:	20004f24 	.word	0x20004f24
 8007aa0:	20004f20 	.word	0x20004f20

08007aa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007aa8:	4b06      	ldr	r3, [pc, #24]	@ (8007ac4 <HAL_IncTick+0x20>)
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	461a      	mov	r2, r3
 8007aae:	4b06      	ldr	r3, [pc, #24]	@ (8007ac8 <HAL_IncTick+0x24>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	4a04      	ldr	r2, [pc, #16]	@ (8007ac8 <HAL_IncTick+0x24>)
 8007ab6:	6013      	str	r3, [r2, #0]
}
 8007ab8:	bf00      	nop
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr
 8007ac2:	bf00      	nop
 8007ac4:	20004f24 	.word	0x20004f24
 8007ac8:	20006b50 	.word	0x20006b50

08007acc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007acc:	b480      	push	{r7}
 8007ace:	af00      	add	r7, sp, #0
  return uwTick;
 8007ad0:	4b03      	ldr	r3, [pc, #12]	@ (8007ae0 <HAL_GetTick+0x14>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr
 8007ade:	bf00      	nop
 8007ae0:	20006b50 	.word	0x20006b50

08007ae4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007aec:	f7ff ffee 	bl	8007acc <HAL_GetTick>
 8007af0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007afc:	d005      	beq.n	8007b0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007afe:	4b0a      	ldr	r3, [pc, #40]	@ (8007b28 <HAL_Delay+0x44>)
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	461a      	mov	r2, r3
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	4413      	add	r3, r2
 8007b08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007b0a:	bf00      	nop
 8007b0c:	f7ff ffde 	bl	8007acc <HAL_GetTick>
 8007b10:	4602      	mov	r2, r0
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	1ad3      	subs	r3, r2, r3
 8007b16:	68fa      	ldr	r2, [r7, #12]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d8f7      	bhi.n	8007b0c <HAL_Delay+0x28>
  {
  }
}
 8007b1c:	bf00      	nop
 8007b1e:	bf00      	nop
 8007b20:	3710      	adds	r7, #16
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop
 8007b28:	20004f24 	.word	0x20004f24

08007b2c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b34:	2300      	movs	r3, #0
 8007b36:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d101      	bne.n	8007b42 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e031      	b.n	8007ba6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d109      	bne.n	8007b5e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f7fb fa70 	bl	8003030 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2200      	movs	r2, #0
 8007b54:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b62:	f003 0310 	and.w	r3, r3, #16
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d116      	bne.n	8007b98 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b6e:	4b10      	ldr	r3, [pc, #64]	@ (8007bb0 <HAL_ADC_Init+0x84>)
 8007b70:	4013      	ands	r3, r2
 8007b72:	f043 0202 	orr.w	r2, r3, #2
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 fb0a 	bl	8008194 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8a:	f023 0303 	bic.w	r3, r3, #3
 8007b8e:	f043 0201 	orr.w	r2, r3, #1
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	641a      	str	r2, [r3, #64]	@ 0x40
 8007b96:	e001      	b.n	8007b9c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3710      	adds	r7, #16
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	ffffeefd 	.word	0xffffeefd

08007bb4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b085      	sub	sp, #20
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d101      	bne.n	8007bce <HAL_ADC_Start+0x1a>
 8007bca:	2302      	movs	r3, #2
 8007bcc:	e0ad      	b.n	8007d2a <HAL_ADC_Start+0x176>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	f003 0301 	and.w	r3, r3, #1
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d018      	beq.n	8007c16 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	689a      	ldr	r2, [r3, #8]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f042 0201 	orr.w	r2, r2, #1
 8007bf2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8007bf4:	4b50      	ldr	r3, [pc, #320]	@ (8007d38 <HAL_ADC_Start+0x184>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a50      	ldr	r2, [pc, #320]	@ (8007d3c <HAL_ADC_Start+0x188>)
 8007bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8007bfe:	0c9a      	lsrs	r2, r3, #18
 8007c00:	4613      	mov	r3, r2
 8007c02:	005b      	lsls	r3, r3, #1
 8007c04:	4413      	add	r3, r2
 8007c06:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8007c08:	e002      	b.n	8007c10 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d1f9      	bne.n	8007c0a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	f003 0301 	and.w	r3, r3, #1
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d175      	bne.n	8007d10 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c28:	4b45      	ldr	r3, [pc, #276]	@ (8007d40 <HAL_ADC_Start+0x18c>)
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d007      	beq.n	8007c52 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c46:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007c4a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007c5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c5e:	d106      	bne.n	8007c6e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c64:	f023 0206 	bic.w	r2, r3, #6
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	645a      	str	r2, [r3, #68]	@ 0x44
 8007c6c:	e002      	b.n	8007c74 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8007c84:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8007c86:	4b2f      	ldr	r3, [pc, #188]	@ (8007d44 <HAL_ADC_Start+0x190>)
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	f003 031f 	and.w	r3, r3, #31
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d10f      	bne.n	8007cb2 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d143      	bne.n	8007d28 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	689a      	ldr	r2, [r3, #8]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007cae:	609a      	str	r2, [r3, #8]
 8007cb0:	e03a      	b.n	8007d28 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a24      	ldr	r2, [pc, #144]	@ (8007d48 <HAL_ADC_Start+0x194>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d10e      	bne.n	8007cda <HAL_ADC_Start+0x126>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d107      	bne.n	8007cda <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	689a      	ldr	r2, [r3, #8]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007cd8:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8007cda:	4b1a      	ldr	r3, [pc, #104]	@ (8007d44 <HAL_ADC_Start+0x190>)
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	f003 0310 	and.w	r3, r3, #16
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d120      	bne.n	8007d28 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a18      	ldr	r2, [pc, #96]	@ (8007d4c <HAL_ADC_Start+0x198>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d11b      	bne.n	8007d28 <HAL_ADC_Start+0x174>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d114      	bne.n	8007d28 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	689a      	ldr	r2, [r3, #8]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007d0c:	609a      	str	r2, [r3, #8]
 8007d0e:	e00b      	b.n	8007d28 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d14:	f043 0210 	orr.w	r2, r3, #16
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d20:	f043 0201 	orr.w	r2, r3, #1
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8007d28:	2300      	movs	r3, #0
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3714      	adds	r7, #20
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	20004ed0 	.word	0x20004ed0
 8007d3c:	431bde83 	.word	0x431bde83
 8007d40:	fffff8fe 	.word	0xfffff8fe
 8007d44:	40012300 	.word	0x40012300
 8007d48:	40012000 	.word	0x40012000
 8007d4c:	40012200 	.word	0x40012200

08007d50 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d101      	bne.n	8007d66 <HAL_ADC_Stop+0x16>
 8007d62:	2302      	movs	r3, #2
 8007d64:	e01f      	b.n	8007da6 <HAL_ADC_Stop+0x56>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	689a      	ldr	r2, [r3, #8]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f022 0201 	bic.w	r2, r2, #1
 8007d7c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	f003 0301 	and.w	r3, r3, #1
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d107      	bne.n	8007d9c <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d90:	4b08      	ldr	r3, [pc, #32]	@ (8007db4 <HAL_ADC_Stop+0x64>)
 8007d92:	4013      	ands	r3, r2
 8007d94:	f043 0201 	orr.w	r2, r3, #1
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	370c      	adds	r7, #12
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	ffffeefe 	.word	0xffffeefe

08007db8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007dd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dd4:	d113      	bne.n	8007dfe <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8007de0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007de4:	d10b      	bne.n	8007dfe <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dea:	f043 0220 	orr.w	r2, r3, #32
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e063      	b.n	8007ec6 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8007dfe:	f7ff fe65 	bl	8007acc <HAL_GetTick>
 8007e02:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007e04:	e021      	b.n	8007e4a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e0c:	d01d      	beq.n	8007e4a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d007      	beq.n	8007e24 <HAL_ADC_PollForConversion+0x6c>
 8007e14:	f7ff fe5a 	bl	8007acc <HAL_GetTick>
 8007e18:	4602      	mov	r2, r0
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	1ad3      	subs	r3, r2, r3
 8007e1e:	683a      	ldr	r2, [r7, #0]
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d212      	bcs.n	8007e4a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f003 0302 	and.w	r3, r3, #2
 8007e2e:	2b02      	cmp	r3, #2
 8007e30:	d00b      	beq.n	8007e4a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e36:	f043 0204 	orr.w	r2, r3, #4
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e03d      	b.n	8007ec6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f003 0302 	and.w	r3, r3, #2
 8007e54:	2b02      	cmp	r3, #2
 8007e56:	d1d6      	bne.n	8007e06 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f06f 0212 	mvn.w	r2, #18
 8007e60:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e66:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	689b      	ldr	r3, [r3, #8]
 8007e74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d123      	bne.n	8007ec4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d11f      	bne.n	8007ec4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e8a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d006      	beq.n	8007ea0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d111      	bne.n	8007ec4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d105      	bne.n	8007ec4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ebc:	f043 0201 	orr.w	r2, r3, #1
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8007ec4:	2300      	movs	r3, #0
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3710      	adds	r7, #16
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}

08007ece <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8007ece:	b480      	push	{r7}
 8007ed0:	b083      	sub	sp, #12
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b085      	sub	sp, #20
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d101      	bne.n	8007f04 <HAL_ADC_ConfigChannel+0x1c>
 8007f00:	2302      	movs	r3, #2
 8007f02:	e136      	b.n	8008172 <HAL_ADC_ConfigChannel+0x28a>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2b09      	cmp	r3, #9
 8007f12:	d93a      	bls.n	8007f8a <HAL_ADC_ConfigChannel+0xa2>
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f1c:	d035      	beq.n	8007f8a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68d9      	ldr	r1, [r3, #12]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	005b      	lsls	r3, r3, #1
 8007f30:	4413      	add	r3, r2
 8007f32:	3b1e      	subs	r3, #30
 8007f34:	2207      	movs	r2, #7
 8007f36:	fa02 f303 	lsl.w	r3, r2, r3
 8007f3a:	43da      	mvns	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	400a      	ands	r2, r1
 8007f42:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a8d      	ldr	r2, [pc, #564]	@ (8008180 <HAL_ADC_ConfigChannel+0x298>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d10a      	bne.n	8007f64 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	68d9      	ldr	r1, [r3, #12]
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	061a      	lsls	r2, r3, #24
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	430a      	orrs	r2, r1
 8007f60:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007f62:	e035      	b.n	8007fd0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	68d9      	ldr	r1, [r3, #12]
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	689a      	ldr	r2, [r3, #8]
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	4618      	mov	r0, r3
 8007f76:	4603      	mov	r3, r0
 8007f78:	005b      	lsls	r3, r3, #1
 8007f7a:	4403      	add	r3, r0
 8007f7c:	3b1e      	subs	r3, #30
 8007f7e:	409a      	lsls	r2, r3
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	430a      	orrs	r2, r1
 8007f86:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007f88:	e022      	b.n	8007fd0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	6919      	ldr	r1, [r3, #16]
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	461a      	mov	r2, r3
 8007f98:	4613      	mov	r3, r2
 8007f9a:	005b      	lsls	r3, r3, #1
 8007f9c:	4413      	add	r3, r2
 8007f9e:	2207      	movs	r2, #7
 8007fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fa4:	43da      	mvns	r2, r3
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	400a      	ands	r2, r1
 8007fac:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6919      	ldr	r1, [r3, #16]
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	689a      	ldr	r2, [r3, #8]
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	005b      	lsls	r3, r3, #1
 8007fc4:	4403      	add	r3, r0
 8007fc6:	409a      	lsls	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	430a      	orrs	r2, r1
 8007fce:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	2b06      	cmp	r3, #6
 8007fd6:	d824      	bhi.n	8008022 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	685a      	ldr	r2, [r3, #4]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	3b05      	subs	r3, #5
 8007fea:	221f      	movs	r2, #31
 8007fec:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff0:	43da      	mvns	r2, r3
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	400a      	ands	r2, r1
 8007ff8:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	b29b      	uxth	r3, r3
 8008006:	4618      	mov	r0, r3
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	685a      	ldr	r2, [r3, #4]
 800800c:	4613      	mov	r3, r2
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	4413      	add	r3, r2
 8008012:	3b05      	subs	r3, #5
 8008014:	fa00 f203 	lsl.w	r2, r0, r3
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	430a      	orrs	r2, r1
 800801e:	635a      	str	r2, [r3, #52]	@ 0x34
 8008020:	e04c      	b.n	80080bc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	2b0c      	cmp	r3, #12
 8008028:	d824      	bhi.n	8008074 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	685a      	ldr	r2, [r3, #4]
 8008034:	4613      	mov	r3, r2
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	4413      	add	r3, r2
 800803a:	3b23      	subs	r3, #35	@ 0x23
 800803c:	221f      	movs	r2, #31
 800803e:	fa02 f303 	lsl.w	r3, r2, r3
 8008042:	43da      	mvns	r2, r3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	400a      	ands	r2, r1
 800804a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	b29b      	uxth	r3, r3
 8008058:	4618      	mov	r0, r3
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	685a      	ldr	r2, [r3, #4]
 800805e:	4613      	mov	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4413      	add	r3, r2
 8008064:	3b23      	subs	r3, #35	@ 0x23
 8008066:	fa00 f203 	lsl.w	r2, r0, r3
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	430a      	orrs	r2, r1
 8008070:	631a      	str	r2, [r3, #48]	@ 0x30
 8008072:	e023      	b.n	80080bc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	685a      	ldr	r2, [r3, #4]
 800807e:	4613      	mov	r3, r2
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	4413      	add	r3, r2
 8008084:	3b41      	subs	r3, #65	@ 0x41
 8008086:	221f      	movs	r2, #31
 8008088:	fa02 f303 	lsl.w	r3, r2, r3
 800808c:	43da      	mvns	r2, r3
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	400a      	ands	r2, r1
 8008094:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	4618      	mov	r0, r3
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	685a      	ldr	r2, [r3, #4]
 80080a8:	4613      	mov	r3, r2
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	4413      	add	r3, r2
 80080ae:	3b41      	subs	r3, #65	@ 0x41
 80080b0:	fa00 f203 	lsl.w	r2, r0, r3
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	430a      	orrs	r2, r1
 80080ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a30      	ldr	r2, [pc, #192]	@ (8008184 <HAL_ADC_ConfigChannel+0x29c>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d10a      	bne.n	80080dc <HAL_ADC_ConfigChannel+0x1f4>
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080ce:	d105      	bne.n	80080dc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80080d0:	4b2d      	ldr	r3, [pc, #180]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	4a2c      	ldr	r2, [pc, #176]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 80080d6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80080da:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a28      	ldr	r2, [pc, #160]	@ (8008184 <HAL_ADC_ConfigChannel+0x29c>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d10f      	bne.n	8008106 <HAL_ADC_ConfigChannel+0x21e>
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2b12      	cmp	r3, #18
 80080ec:	d10b      	bne.n	8008106 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80080ee:	4b26      	ldr	r3, [pc, #152]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	4a25      	ldr	r2, [pc, #148]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 80080f4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80080f8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80080fa:	4b23      	ldr	r3, [pc, #140]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	4a22      	ldr	r2, [pc, #136]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 8008100:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008104:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a1e      	ldr	r2, [pc, #120]	@ (8008184 <HAL_ADC_ConfigChannel+0x29c>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d12b      	bne.n	8008168 <HAL_ADC_ConfigChannel+0x280>
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a1a      	ldr	r2, [pc, #104]	@ (8008180 <HAL_ADC_ConfigChannel+0x298>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d003      	beq.n	8008122 <HAL_ADC_ConfigChannel+0x23a>
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b11      	cmp	r3, #17
 8008120:	d122      	bne.n	8008168 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8008122:	4b19      	ldr	r3, [pc, #100]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	4a18      	ldr	r2, [pc, #96]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 8008128:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800812c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800812e:	4b16      	ldr	r3, [pc, #88]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	4a15      	ldr	r2, [pc, #84]	@ (8008188 <HAL_ADC_ConfigChannel+0x2a0>)
 8008134:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008138:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a10      	ldr	r2, [pc, #64]	@ (8008180 <HAL_ADC_ConfigChannel+0x298>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d111      	bne.n	8008168 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8008144:	4b11      	ldr	r3, [pc, #68]	@ (800818c <HAL_ADC_ConfigChannel+0x2a4>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a11      	ldr	r2, [pc, #68]	@ (8008190 <HAL_ADC_ConfigChannel+0x2a8>)
 800814a:	fba2 2303 	umull	r2, r3, r2, r3
 800814e:	0c9a      	lsrs	r2, r3, #18
 8008150:	4613      	mov	r3, r2
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	4413      	add	r3, r2
 8008156:	005b      	lsls	r3, r3, #1
 8008158:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800815a:	e002      	b.n	8008162 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	3b01      	subs	r3, #1
 8008160:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1f9      	bne.n	800815c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3714      	adds	r7, #20
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr
 800817e:	bf00      	nop
 8008180:	10000012 	.word	0x10000012
 8008184:	40012000 	.word	0x40012000
 8008188:	40012300 	.word	0x40012300
 800818c:	20004ed0 	.word	0x20004ed0
 8008190:	431bde83 	.word	0x431bde83

08008194 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800819c:	4b78      	ldr	r3, [pc, #480]	@ (8008380 <ADC_Init+0x1ec>)
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	4a77      	ldr	r2, [pc, #476]	@ (8008380 <ADC_Init+0x1ec>)
 80081a2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80081a6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80081a8:	4b75      	ldr	r3, [pc, #468]	@ (8008380 <ADC_Init+0x1ec>)
 80081aa:	685a      	ldr	r2, [r3, #4]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	4973      	ldr	r1, [pc, #460]	@ (8008380 <ADC_Init+0x1ec>)
 80081b2:	4313      	orrs	r3, r2
 80081b4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	685a      	ldr	r2, [r3, #4]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80081c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	6859      	ldr	r1, [r3, #4]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	021a      	lsls	r2, r3, #8
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	430a      	orrs	r2, r1
 80081d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	685a      	ldr	r2, [r3, #4]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80081e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	6859      	ldr	r1, [r3, #4]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	689a      	ldr	r2, [r3, #8]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	430a      	orrs	r2, r1
 80081fa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	689a      	ldr	r2, [r3, #8]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800820a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6899      	ldr	r1, [r3, #8]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	68da      	ldr	r2, [r3, #12]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	430a      	orrs	r2, r1
 800821c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008222:	4a58      	ldr	r2, [pc, #352]	@ (8008384 <ADC_Init+0x1f0>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d022      	beq.n	800826e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	689a      	ldr	r2, [r3, #8]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008236:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	6899      	ldr	r1, [r3, #8]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	430a      	orrs	r2, r1
 8008248:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	689a      	ldr	r2, [r3, #8]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008258:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	6899      	ldr	r1, [r3, #8]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	430a      	orrs	r2, r1
 800826a:	609a      	str	r2, [r3, #8]
 800826c:	e00f      	b.n	800828e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	689a      	ldr	r2, [r3, #8]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800827c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	689a      	ldr	r2, [r3, #8]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800828c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	689a      	ldr	r2, [r3, #8]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f022 0202 	bic.w	r2, r2, #2
 800829c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	6899      	ldr	r1, [r3, #8]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	699b      	ldr	r3, [r3, #24]
 80082a8:	005a      	lsls	r2, r3, #1
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	430a      	orrs	r2, r1
 80082b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d01b      	beq.n	80082f4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	685a      	ldr	r2, [r3, #4]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	685a      	ldr	r2, [r3, #4]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80082da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	6859      	ldr	r1, [r3, #4]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e6:	3b01      	subs	r3, #1
 80082e8:	035a      	lsls	r2, r3, #13
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	605a      	str	r2, [r3, #4]
 80082f2:	e007      	b.n	8008304 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	685a      	ldr	r2, [r3, #4]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008302:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8008312:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	69db      	ldr	r3, [r3, #28]
 800831e:	3b01      	subs	r3, #1
 8008320:	051a      	lsls	r2, r3, #20
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	430a      	orrs	r2, r1
 8008328:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	689a      	ldr	r2, [r3, #8]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008338:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	6899      	ldr	r1, [r3, #8]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008346:	025a      	lsls	r2, r3, #9
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	430a      	orrs	r2, r1
 800834e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689a      	ldr	r2, [r3, #8]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800835e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	6899      	ldr	r1, [r3, #8]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	695b      	ldr	r3, [r3, #20]
 800836a:	029a      	lsls	r2, r3, #10
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	430a      	orrs	r2, r1
 8008372:	609a      	str	r2, [r3, #8]
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr
 8008380:	40012300 	.word	0x40012300
 8008384:	0f000001 	.word	0x0f000001

08008388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f003 0307 	and.w	r3, r3, #7
 8008396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008398:	4b0b      	ldr	r3, [pc, #44]	@ (80083c8 <__NVIC_SetPriorityGrouping+0x40>)
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800839e:	68ba      	ldr	r2, [r7, #8]
 80083a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80083a4:	4013      	ands	r3, r2
 80083a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80083b0:	4b06      	ldr	r3, [pc, #24]	@ (80083cc <__NVIC_SetPriorityGrouping+0x44>)
 80083b2:	4313      	orrs	r3, r2
 80083b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80083b6:	4a04      	ldr	r2, [pc, #16]	@ (80083c8 <__NVIC_SetPriorityGrouping+0x40>)
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	60d3      	str	r3, [r2, #12]
}
 80083bc:	bf00      	nop
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr
 80083c8:	e000ed00 	.word	0xe000ed00
 80083cc:	05fa0000 	.word	0x05fa0000

080083d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80083d0:	b480      	push	{r7}
 80083d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80083d4:	4b04      	ldr	r3, [pc, #16]	@ (80083e8 <__NVIC_GetPriorityGrouping+0x18>)
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	0a1b      	lsrs	r3, r3, #8
 80083da:	f003 0307 	and.w	r3, r3, #7
}
 80083de:	4618      	mov	r0, r3
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	e000ed00 	.word	0xe000ed00

080083ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	4603      	mov	r3, r0
 80083f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80083f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	db0b      	blt.n	8008416 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80083fe:	79fb      	ldrb	r3, [r7, #7]
 8008400:	f003 021f 	and.w	r2, r3, #31
 8008404:	4907      	ldr	r1, [pc, #28]	@ (8008424 <__NVIC_EnableIRQ+0x38>)
 8008406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800840a:	095b      	lsrs	r3, r3, #5
 800840c:	2001      	movs	r0, #1
 800840e:	fa00 f202 	lsl.w	r2, r0, r2
 8008412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008416:	bf00      	nop
 8008418:	370c      	adds	r7, #12
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop
 8008424:	e000e100 	.word	0xe000e100

08008428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	4603      	mov	r3, r0
 8008430:	6039      	str	r1, [r7, #0]
 8008432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008438:	2b00      	cmp	r3, #0
 800843a:	db0a      	blt.n	8008452 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	b2da      	uxtb	r2, r3
 8008440:	490c      	ldr	r1, [pc, #48]	@ (8008474 <__NVIC_SetPriority+0x4c>)
 8008442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008446:	0112      	lsls	r2, r2, #4
 8008448:	b2d2      	uxtb	r2, r2
 800844a:	440b      	add	r3, r1
 800844c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008450:	e00a      	b.n	8008468 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	b2da      	uxtb	r2, r3
 8008456:	4908      	ldr	r1, [pc, #32]	@ (8008478 <__NVIC_SetPriority+0x50>)
 8008458:	79fb      	ldrb	r3, [r7, #7]
 800845a:	f003 030f 	and.w	r3, r3, #15
 800845e:	3b04      	subs	r3, #4
 8008460:	0112      	lsls	r2, r2, #4
 8008462:	b2d2      	uxtb	r2, r2
 8008464:	440b      	add	r3, r1
 8008466:	761a      	strb	r2, [r3, #24]
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr
 8008474:	e000e100 	.word	0xe000e100
 8008478:	e000ed00 	.word	0xe000ed00

0800847c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800847c:	b480      	push	{r7}
 800847e:	b089      	sub	sp, #36	@ 0x24
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f003 0307 	and.w	r3, r3, #7
 800848e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	f1c3 0307 	rsb	r3, r3, #7
 8008496:	2b04      	cmp	r3, #4
 8008498:	bf28      	it	cs
 800849a:	2304      	movcs	r3, #4
 800849c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	3304      	adds	r3, #4
 80084a2:	2b06      	cmp	r3, #6
 80084a4:	d902      	bls.n	80084ac <NVIC_EncodePriority+0x30>
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	3b03      	subs	r3, #3
 80084aa:	e000      	b.n	80084ae <NVIC_EncodePriority+0x32>
 80084ac:	2300      	movs	r3, #0
 80084ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084b0:	f04f 32ff 	mov.w	r2, #4294967295
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ba:	43da      	mvns	r2, r3
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	401a      	ands	r2, r3
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80084c4:	f04f 31ff 	mov.w	r1, #4294967295
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	fa01 f303 	lsl.w	r3, r1, r3
 80084ce:	43d9      	mvns	r1, r3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084d4:	4313      	orrs	r3, r2
         );
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3724      	adds	r7, #36	@ 0x24
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr
	...

080084e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b082      	sub	sp, #8
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	3b01      	subs	r3, #1
 80084f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80084f4:	d301      	bcc.n	80084fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80084f6:	2301      	movs	r3, #1
 80084f8:	e00f      	b.n	800851a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80084fa:	4a0a      	ldr	r2, [pc, #40]	@ (8008524 <SysTick_Config+0x40>)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	3b01      	subs	r3, #1
 8008500:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008502:	210f      	movs	r1, #15
 8008504:	f04f 30ff 	mov.w	r0, #4294967295
 8008508:	f7ff ff8e 	bl	8008428 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800850c:	4b05      	ldr	r3, [pc, #20]	@ (8008524 <SysTick_Config+0x40>)
 800850e:	2200      	movs	r2, #0
 8008510:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008512:	4b04      	ldr	r3, [pc, #16]	@ (8008524 <SysTick_Config+0x40>)
 8008514:	2207      	movs	r2, #7
 8008516:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008518:	2300      	movs	r3, #0
}
 800851a:	4618      	mov	r0, r3
 800851c:	3708      	adds	r7, #8
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	e000e010 	.word	0xe000e010

08008528 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b082      	sub	sp, #8
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f7ff ff29 	bl	8008388 <__NVIC_SetPriorityGrouping>
}
 8008536:	bf00      	nop
 8008538:	3708      	adds	r7, #8
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800853e:	b580      	push	{r7, lr}
 8008540:	b086      	sub	sp, #24
 8008542:	af00      	add	r7, sp, #0
 8008544:	4603      	mov	r3, r0
 8008546:	60b9      	str	r1, [r7, #8]
 8008548:	607a      	str	r2, [r7, #4]
 800854a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800854c:	2300      	movs	r3, #0
 800854e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008550:	f7ff ff3e 	bl	80083d0 <__NVIC_GetPriorityGrouping>
 8008554:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	68b9      	ldr	r1, [r7, #8]
 800855a:	6978      	ldr	r0, [r7, #20]
 800855c:	f7ff ff8e 	bl	800847c <NVIC_EncodePriority>
 8008560:	4602      	mov	r2, r0
 8008562:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008566:	4611      	mov	r1, r2
 8008568:	4618      	mov	r0, r3
 800856a:	f7ff ff5d 	bl	8008428 <__NVIC_SetPriority>
}
 800856e:	bf00      	nop
 8008570:	3718      	adds	r7, #24
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b082      	sub	sp, #8
 800857a:	af00      	add	r7, sp, #0
 800857c:	4603      	mov	r3, r0
 800857e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008584:	4618      	mov	r0, r3
 8008586:	f7ff ff31 	bl	80083ec <__NVIC_EnableIRQ>
}
 800858a:	bf00      	nop
 800858c:	3708      	adds	r7, #8
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}

08008592 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008592:	b580      	push	{r7, lr}
 8008594:	b082      	sub	sp, #8
 8008596:	af00      	add	r7, sp, #0
 8008598:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f7ff ffa2 	bl	80084e4 <SysTick_Config>
 80085a0:	4603      	mov	r3, r0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3708      	adds	r7, #8
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
	...

080085ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80085b4:	2300      	movs	r3, #0
 80085b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80085b8:	f7ff fa88 	bl	8007acc <HAL_GetTick>
 80085bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d101      	bne.n	80085c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	e099      	b.n	80086fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2202      	movs	r2, #2
 80085cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f022 0201 	bic.w	r2, r2, #1
 80085e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80085e8:	e00f      	b.n	800860a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80085ea:	f7ff fa6f 	bl	8007acc <HAL_GetTick>
 80085ee:	4602      	mov	r2, r0
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	1ad3      	subs	r3, r2, r3
 80085f4:	2b05      	cmp	r3, #5
 80085f6:	d908      	bls.n	800860a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2220      	movs	r2, #32
 80085fc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2203      	movs	r2, #3
 8008602:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8008606:	2303      	movs	r3, #3
 8008608:	e078      	b.n	80086fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f003 0301 	and.w	r3, r3, #1
 8008614:	2b00      	cmp	r3, #0
 8008616:	d1e8      	bne.n	80085ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008620:	697a      	ldr	r2, [r7, #20]
 8008622:	4b38      	ldr	r3, [pc, #224]	@ (8008704 <HAL_DMA_Init+0x158>)
 8008624:	4013      	ands	r3, r2
 8008626:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	685a      	ldr	r2, [r3, #4]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008636:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	691b      	ldr	r3, [r3, #16]
 800863c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008642:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	699b      	ldr	r3, [r3, #24]
 8008648:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800864e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6a1b      	ldr	r3, [r3, #32]
 8008654:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	4313      	orrs	r3, r2
 800865a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008660:	2b04      	cmp	r3, #4
 8008662:	d107      	bne.n	8008674 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800866c:	4313      	orrs	r3, r2
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	4313      	orrs	r3, r2
 8008672:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	697a      	ldr	r2, [r7, #20]
 800867a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	695b      	ldr	r3, [r3, #20]
 8008682:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	f023 0307 	bic.w	r3, r3, #7
 800868a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008690:	697a      	ldr	r2, [r7, #20]
 8008692:	4313      	orrs	r3, r2
 8008694:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800869a:	2b04      	cmp	r3, #4
 800869c:	d117      	bne.n	80086ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086a2:	697a      	ldr	r2, [r7, #20]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00e      	beq.n	80086ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fa69 	bl	8008b88 <DMA_CheckFifoParam>
 80086b6:	4603      	mov	r3, r0
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d008      	beq.n	80086ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2240      	movs	r2, #64	@ 0x40
 80086c0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80086ca:	2301      	movs	r3, #1
 80086cc:	e016      	b.n	80086fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	697a      	ldr	r2, [r7, #20]
 80086d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fa20 	bl	8008b1c <DMA_CalcBaseAndBitshift>
 80086dc:	4603      	mov	r3, r0
 80086de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086e4:	223f      	movs	r2, #63	@ 0x3f
 80086e6:	409a      	lsls	r2, r3
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2201      	movs	r2, #1
 80086f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3718      	adds	r7, #24
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	f010803f 	.word	0xf010803f

08008708 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d101      	bne.n	800871a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	e050      	b.n	80087bc <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008720:	b2db      	uxtb	r3, r3
 8008722:	2b02      	cmp	r3, #2
 8008724:	d101      	bne.n	800872a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8008726:	2302      	movs	r3, #2
 8008728:	e048      	b.n	80087bc <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 0201 	bic.w	r2, r2, #1
 8008738:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	2200      	movs	r2, #0
 8008740:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2200      	movs	r2, #0
 8008748:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2200      	movs	r2, #0
 8008750:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	2200      	movs	r2, #0
 8008758:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2200      	movs	r2, #0
 8008760:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2221      	movs	r2, #33	@ 0x21
 8008768:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f9d6 	bl	8008b1c <DMA_CalcBaseAndBitshift>
 8008770:	4603      	mov	r3, r0
 8008772:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008778:	223f      	movs	r2, #63	@ 0x3f
 800877a:	409a      	lsls	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2200      	movs	r2, #0
 800878a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2200      	movs	r2, #0
 8008790:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2200      	movs	r2, #0
 80087a2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2200      	movs	r2, #0
 80087b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b083      	sub	sp, #12
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	2b02      	cmp	r3, #2
 80087d6:	d004      	beq.n	80087e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2280      	movs	r2, #128	@ 0x80
 80087dc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	e00c      	b.n	80087fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2205      	movs	r2, #5
 80087e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f022 0201 	bic.w	r2, r2, #1
 80087f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80087fa:	2300      	movs	r3, #0
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr

08008808 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b086      	sub	sp, #24
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8008810:	2300      	movs	r3, #0
 8008812:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8008814:	4b8e      	ldr	r3, [pc, #568]	@ (8008a50 <HAL_DMA_IRQHandler+0x248>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a8e      	ldr	r2, [pc, #568]	@ (8008a54 <HAL_DMA_IRQHandler+0x24c>)
 800881a:	fba2 2303 	umull	r2, r3, r2, r3
 800881e:	0a9b      	lsrs	r3, r3, #10
 8008820:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008826:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008832:	2208      	movs	r2, #8
 8008834:	409a      	lsls	r2, r3
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	4013      	ands	r3, r2
 800883a:	2b00      	cmp	r3, #0
 800883c:	d01a      	beq.n	8008874 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f003 0304 	and.w	r3, r3, #4
 8008848:	2b00      	cmp	r3, #0
 800884a:	d013      	beq.n	8008874 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f022 0204 	bic.w	r2, r2, #4
 800885a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008860:	2208      	movs	r2, #8
 8008862:	409a      	lsls	r2, r3
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800886c:	f043 0201 	orr.w	r2, r3, #1
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008878:	2201      	movs	r2, #1
 800887a:	409a      	lsls	r2, r3
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	4013      	ands	r3, r2
 8008880:	2b00      	cmp	r3, #0
 8008882:	d012      	beq.n	80088aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	695b      	ldr	r3, [r3, #20]
 800888a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800888e:	2b00      	cmp	r3, #0
 8008890:	d00b      	beq.n	80088aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008896:	2201      	movs	r2, #1
 8008898:	409a      	lsls	r2, r3
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088a2:	f043 0202 	orr.w	r2, r3, #2
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088ae:	2204      	movs	r2, #4
 80088b0:	409a      	lsls	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	4013      	ands	r3, r2
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d012      	beq.n	80088e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f003 0302 	and.w	r3, r3, #2
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00b      	beq.n	80088e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088cc:	2204      	movs	r2, #4
 80088ce:	409a      	lsls	r2, r3
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088d8:	f043 0204 	orr.w	r2, r3, #4
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088e4:	2210      	movs	r2, #16
 80088e6:	409a      	lsls	r2, r3
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	4013      	ands	r3, r2
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d043      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f003 0308 	and.w	r3, r3, #8
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d03c      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008902:	2210      	movs	r2, #16
 8008904:	409a      	lsls	r2, r3
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008914:	2b00      	cmp	r3, #0
 8008916:	d018      	beq.n	800894a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008922:	2b00      	cmp	r3, #0
 8008924:	d108      	bne.n	8008938 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800892a:	2b00      	cmp	r3, #0
 800892c:	d024      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	4798      	blx	r3
 8008936:	e01f      	b.n	8008978 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800893c:	2b00      	cmp	r3, #0
 800893e:	d01b      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	4798      	blx	r3
 8008948:	e016      	b.n	8008978 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008954:	2b00      	cmp	r3, #0
 8008956:	d107      	bne.n	8008968 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	681a      	ldr	r2, [r3, #0]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f022 0208 	bic.w	r2, r2, #8
 8008966:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800896c:	2b00      	cmp	r3, #0
 800896e:	d003      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800897c:	2220      	movs	r2, #32
 800897e:	409a      	lsls	r2, r3
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	4013      	ands	r3, r2
 8008984:	2b00      	cmp	r3, #0
 8008986:	f000 808f 	beq.w	8008aa8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 0310 	and.w	r3, r3, #16
 8008994:	2b00      	cmp	r3, #0
 8008996:	f000 8087 	beq.w	8008aa8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800899e:	2220      	movs	r2, #32
 80089a0:	409a      	lsls	r2, r3
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	2b05      	cmp	r3, #5
 80089b0:	d136      	bne.n	8008a20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f022 0216 	bic.w	r2, r2, #22
 80089c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	695a      	ldr	r2, [r3, #20]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80089d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d103      	bne.n	80089e2 <HAL_DMA_IRQHandler+0x1da>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d007      	beq.n	80089f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f022 0208 	bic.w	r2, r2, #8
 80089f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089f6:	223f      	movs	r2, #63	@ 0x3f
 80089f8:	409a      	lsls	r2, r3
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2201      	movs	r2, #1
 8008a02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d07e      	beq.n	8008b14 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	4798      	blx	r3
        }
        return;
 8008a1e:	e079      	b.n	8008b14 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d01d      	beq.n	8008a6a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d10d      	bne.n	8008a58 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d031      	beq.n	8008aa8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	4798      	blx	r3
 8008a4c:	e02c      	b.n	8008aa8 <HAL_DMA_IRQHandler+0x2a0>
 8008a4e:	bf00      	nop
 8008a50:	20004ed0 	.word	0x20004ed0
 8008a54:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d023      	beq.n	8008aa8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	4798      	blx	r3
 8008a68:	e01e      	b.n	8008aa8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d10f      	bne.n	8008a98 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f022 0210 	bic.w	r2, r2, #16
 8008a86:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d003      	beq.n	8008aa8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d032      	beq.n	8008b16 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ab4:	f003 0301 	and.w	r3, r3, #1
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d022      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2205      	movs	r2, #5
 8008ac0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	681a      	ldr	r2, [r3, #0]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f022 0201 	bic.w	r2, r2, #1
 8008ad2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	60bb      	str	r3, [r7, #8]
 8008ada:	697a      	ldr	r2, [r7, #20]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d307      	bcc.n	8008af0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f003 0301 	and.w	r3, r3, #1
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d1f2      	bne.n	8008ad4 <HAL_DMA_IRQHandler+0x2cc>
 8008aee:	e000      	b.n	8008af2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008af0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2201      	movs	r2, #1
 8008af6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d005      	beq.n	8008b16 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	4798      	blx	r3
 8008b12:	e000      	b.n	8008b16 <HAL_DMA_IRQHandler+0x30e>
        return;
 8008b14:	bf00      	nop
    }
  }
}
 8008b16:	3718      	adds	r7, #24
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b085      	sub	sp, #20
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	3b10      	subs	r3, #16
 8008b2c:	4a13      	ldr	r2, [pc, #76]	@ (8008b7c <DMA_CalcBaseAndBitshift+0x60>)
 8008b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8008b32:	091b      	lsrs	r3, r3, #4
 8008b34:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008b36:	4a12      	ldr	r2, [pc, #72]	@ (8008b80 <DMA_CalcBaseAndBitshift+0x64>)
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	461a      	mov	r2, r3
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2b03      	cmp	r3, #3
 8008b48:	d908      	bls.n	8008b5c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	461a      	mov	r2, r3
 8008b50:	4b0c      	ldr	r3, [pc, #48]	@ (8008b84 <DMA_CalcBaseAndBitshift+0x68>)
 8008b52:	4013      	ands	r3, r2
 8008b54:	1d1a      	adds	r2, r3, #4
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	659a      	str	r2, [r3, #88]	@ 0x58
 8008b5a:	e006      	b.n	8008b6a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	461a      	mov	r2, r3
 8008b62:	4b08      	ldr	r3, [pc, #32]	@ (8008b84 <DMA_CalcBaseAndBitshift+0x68>)
 8008b64:	4013      	ands	r3, r2
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3714      	adds	r7, #20
 8008b72:	46bd      	mov	sp, r7
 8008b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b78:	4770      	bx	lr
 8008b7a:	bf00      	nop
 8008b7c:	aaaaaaab 	.word	0xaaaaaaab
 8008b80:	0801a4dc 	.word	0x0801a4dc
 8008b84:	fffffc00 	.word	0xfffffc00

08008b88 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b085      	sub	sp, #20
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b90:	2300      	movs	r3, #0
 8008b92:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b98:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	699b      	ldr	r3, [r3, #24]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d11f      	bne.n	8008be2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	2b03      	cmp	r3, #3
 8008ba6:	d856      	bhi.n	8008c56 <DMA_CheckFifoParam+0xce>
 8008ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8008bb0 <DMA_CheckFifoParam+0x28>)
 8008baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bae:	bf00      	nop
 8008bb0:	08008bc1 	.word	0x08008bc1
 8008bb4:	08008bd3 	.word	0x08008bd3
 8008bb8:	08008bc1 	.word	0x08008bc1
 8008bbc:	08008c57 	.word	0x08008c57
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d046      	beq.n	8008c5a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008bd0:	e043      	b.n	8008c5a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bd6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008bda:	d140      	bne.n	8008c5e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008be0:	e03d      	b.n	8008c5e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	699b      	ldr	r3, [r3, #24]
 8008be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bea:	d121      	bne.n	8008c30 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	2b03      	cmp	r3, #3
 8008bf0:	d837      	bhi.n	8008c62 <DMA_CheckFifoParam+0xda>
 8008bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8008bf8 <DMA_CheckFifoParam+0x70>)
 8008bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bf8:	08008c09 	.word	0x08008c09
 8008bfc:	08008c0f 	.word	0x08008c0f
 8008c00:	08008c09 	.word	0x08008c09
 8008c04:	08008c21 	.word	0x08008c21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	73fb      	strb	r3, [r7, #15]
      break;
 8008c0c:	e030      	b.n	8008c70 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d025      	beq.n	8008c66 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008c1e:	e022      	b.n	8008c66 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c24:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008c28:	d11f      	bne.n	8008c6a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008c2e:	e01c      	b.n	8008c6a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	2b02      	cmp	r3, #2
 8008c34:	d903      	bls.n	8008c3e <DMA_CheckFifoParam+0xb6>
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	2b03      	cmp	r3, #3
 8008c3a:	d003      	beq.n	8008c44 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008c3c:	e018      	b.n	8008c70 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	73fb      	strb	r3, [r7, #15]
      break;
 8008c42:	e015      	b.n	8008c70 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d00e      	beq.n	8008c6e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008c50:	2301      	movs	r3, #1
 8008c52:	73fb      	strb	r3, [r7, #15]
      break;
 8008c54:	e00b      	b.n	8008c6e <DMA_CheckFifoParam+0xe6>
      break;
 8008c56:	bf00      	nop
 8008c58:	e00a      	b.n	8008c70 <DMA_CheckFifoParam+0xe8>
      break;
 8008c5a:	bf00      	nop
 8008c5c:	e008      	b.n	8008c70 <DMA_CheckFifoParam+0xe8>
      break;
 8008c5e:	bf00      	nop
 8008c60:	e006      	b.n	8008c70 <DMA_CheckFifoParam+0xe8>
      break;
 8008c62:	bf00      	nop
 8008c64:	e004      	b.n	8008c70 <DMA_CheckFifoParam+0xe8>
      break;
 8008c66:	bf00      	nop
 8008c68:	e002      	b.n	8008c70 <DMA_CheckFifoParam+0xe8>
      break;   
 8008c6a:	bf00      	nop
 8008c6c:	e000      	b.n	8008c70 <DMA_CheckFifoParam+0xe8>
      break;
 8008c6e:	bf00      	nop
    }
  } 
  
  return status; 
 8008c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3714      	adds	r7, #20
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr
 8008c7e:	bf00      	nop

08008c80 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b082      	sub	sp, #8
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d101      	bne.n	8008c92 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e039      	b.n	8008d06 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008c98:	b2db      	uxtb	r3, r3
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d106      	bne.n	8008cac <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f7fa fa5a 	bl	8003160 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2202      	movs	r2, #2
 8008cb0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	685a      	ldr	r2, [r3, #4]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	430a      	orrs	r2, r1
 8008cc8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cd0:	f023 0107 	bic.w	r1, r3, #7
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	689a      	ldr	r2, [r3, #8]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	430a      	orrs	r2, r1
 8008cde:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8008d10 <HAL_DMA2D_Init+0x90>)
 8008ce8:	4013      	ands	r3, r2
 8008cea:	687a      	ldr	r2, [r7, #4]
 8008cec:	68d1      	ldr	r1, [r2, #12]
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	6812      	ldr	r2, [r2, #0]
 8008cf2:	430b      	orrs	r3, r1
 8008cf4:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8008d04:	2300      	movs	r3, #0
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3708      	adds	r7, #8
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	ffffc000 	.word	0xffffc000

08008d14 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b086      	sub	sp, #24
 8008d18:	af02      	add	r7, sp, #8
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
 8008d20:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d101      	bne.n	8008d30 <HAL_DMA2D_Start+0x1c>
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	e018      	b.n	8008d62 <HAL_DMA2D_Start+0x4e>
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2202      	movs	r2, #2
 8008d3c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	9300      	str	r3, [sp, #0]
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	68b9      	ldr	r1, [r7, #8]
 8008d4a:	68f8      	ldr	r0, [r7, #12]
 8008d4c:	f000 f988 	bl	8009060 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681a      	ldr	r2, [r3, #0]
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f042 0201 	orr.w	r2, r2, #1
 8008d5e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3710      	adds	r7, #16
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}

08008d6a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8008d6a:	b580      	push	{r7, lr}
 8008d6c:	b086      	sub	sp, #24
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	6078      	str	r0, [r7, #4]
 8008d72:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8008d74:	2300      	movs	r3, #0
 8008d76:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f003 0301 	and.w	r3, r3, #1
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d056      	beq.n	8008e34 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8008d86:	f7fe fea1 	bl	8007acc <HAL_GetTick>
 8008d8a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8008d8c:	e04b      	b.n	8008e26 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d023      	beq.n	8008de8 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f003 0320 	and.w	r3, r3, #32
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d005      	beq.n	8008db6 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dae:	f043 0202 	orr.w	r2, r3, #2
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f003 0301 	and.w	r3, r3, #1
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d005      	beq.n	8008dcc <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dc4:	f043 0201 	orr.w	r2, r3, #1
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2221      	movs	r2, #33	@ 0x21
 8008dd2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2204      	movs	r2, #4
 8008dd8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	e0a5      	b.n	8008f34 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dee:	d01a      	beq.n	8008e26 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008df0:	f7fe fe6c 	bl	8007acc <HAL_GetTick>
 8008df4:	4602      	mov	r2, r0
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	1ad3      	subs	r3, r2, r3
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d302      	bcc.n	8008e06 <HAL_DMA2D_PollForTransfer+0x9c>
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d10f      	bne.n	8008e26 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e0a:	f043 0220 	orr.w	r2, r3, #32
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2203      	movs	r2, #3
 8008e16:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8008e22:	2303      	movs	r3, #3
 8008e24:	e086      	b.n	8008f34 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	f003 0302 	and.w	r3, r3, #2
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d0ac      	beq.n	8008d8e <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	69db      	ldr	r3, [r3, #28]
 8008e3a:	f003 0320 	and.w	r3, r3, #32
 8008e3e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e46:	f003 0320 	and.w	r3, r3, #32
 8008e4a:	693a      	ldr	r2, [r7, #16]
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d061      	beq.n	8008f1a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8008e56:	f7fe fe39 	bl	8007acc <HAL_GetTick>
 8008e5a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8008e5c:	e056      	b.n	8008f0c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d02e      	beq.n	8008ece <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f003 0308 	and.w	r3, r3, #8
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d005      	beq.n	8008e86 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e7e:	f043 0204 	orr.w	r2, r3, #4
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f003 0320 	and.w	r3, r3, #32
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d005      	beq.n	8008e9c <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e94:	f043 0202 	orr.w	r2, r3, #2
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f003 0301 	and.w	r3, r3, #1
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d005      	beq.n	8008eb2 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eaa:	f043 0201 	orr.w	r2, r3, #1
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	2229      	movs	r2, #41	@ 0x29
 8008eb8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2204      	movs	r2, #4
 8008ebe:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e032      	b.n	8008f34 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed4:	d01a      	beq.n	8008f0c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008ed6:	f7fe fdf9 	bl	8007acc <HAL_GetTick>
 8008eda:	4602      	mov	r2, r0
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	1ad3      	subs	r3, r2, r3
 8008ee0:	683a      	ldr	r2, [r7, #0]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d302      	bcc.n	8008eec <HAL_DMA2D_PollForTransfer+0x182>
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d10f      	bne.n	8008f0c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ef0:	f043 0220 	orr.w	r2, r3, #32
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2203      	movs	r2, #3
 8008efc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8008f08:	2303      	movs	r3, #3
 8008f0a:	e013      	b.n	8008f34 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	f003 0310 	and.w	r3, r3, #16
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d0a1      	beq.n	8008e5e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2212      	movs	r2, #18
 8008f20:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2201      	movs	r2, #1
 8008f26:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8008f32:	2300      	movs	r3, #0
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3718      	adds	r7, #24
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}

08008f3c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b087      	sub	sp, #28
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008f54:	2b01      	cmp	r3, #1
 8008f56:	d101      	bne.n	8008f5c <HAL_DMA2D_ConfigLayer+0x20>
 8008f58:	2302      	movs	r3, #2
 8008f5a:	e079      	b.n	8009050 <HAL_DMA2D_ConfigLayer+0x114>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2202      	movs	r2, #2
 8008f68:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	011b      	lsls	r3, r3, #4
 8008f70:	3318      	adds	r3, #24
 8008f72:	687a      	ldr	r2, [r7, #4]
 8008f74:	4413      	add	r3, r2
 8008f76:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	685a      	ldr	r2, [r3, #4]
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	041b      	lsls	r3, r3, #16
 8008f82:	4313      	orrs	r3, r2
 8008f84:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8008f86:	4b35      	ldr	r3, [pc, #212]	@ (800905c <HAL_DMA2D_ConfigLayer+0x120>)
 8008f88:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	2b0a      	cmp	r3, #10
 8008f90:	d003      	beq.n	8008f9a <HAL_DMA2D_ConfigLayer+0x5e>
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	2b09      	cmp	r3, #9
 8008f98:	d107      	bne.n	8008faa <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8008fa2:	697a      	ldr	r2, [r7, #20]
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	617b      	str	r3, [r7, #20]
 8008fa8:	e005      	b.n	8008fb6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	061b      	lsls	r3, r3, #24
 8008fb0:	697a      	ldr	r2, [r7, #20]
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d120      	bne.n	8008ffe <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	43db      	mvns	r3, r3
 8008fc6:	ea02 0103 	and.w	r1, r2, r3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	697a      	ldr	r2, [r7, #20]
 8008fd0:	430a      	orrs	r2, r1
 8008fd2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	693a      	ldr	r2, [r7, #16]
 8008fda:	6812      	ldr	r2, [r2, #0]
 8008fdc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	2b0a      	cmp	r3, #10
 8008fe4:	d003      	beq.n	8008fee <HAL_DMA2D_ConfigLayer+0xb2>
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	2b09      	cmp	r3, #9
 8008fec:	d127      	bne.n	800903e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	68da      	ldr	r2, [r3, #12]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8008ffa:	629a      	str	r2, [r3, #40]	@ 0x28
 8008ffc:	e01f      	b.n	800903e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	69da      	ldr	r2, [r3, #28]
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	43db      	mvns	r3, r3
 8009008:	ea02 0103 	and.w	r1, r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	697a      	ldr	r2, [r7, #20]
 8009012:	430a      	orrs	r2, r1
 8009014:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	693a      	ldr	r2, [r7, #16]
 800901c:	6812      	ldr	r2, [r2, #0]
 800901e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	2b0a      	cmp	r3, #10
 8009026:	d003      	beq.n	8009030 <HAL_DMA2D_ConfigLayer+0xf4>
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	2b09      	cmp	r3, #9
 800902e:	d106      	bne.n	800903e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	68da      	ldr	r2, [r3, #12]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800903c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2201      	movs	r2, #1
 8009042:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800904e:	2300      	movs	r3, #0
}
 8009050:	4618      	mov	r0, r3
 8009052:	371c      	adds	r7, #28
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr
 800905c:	ff03000f 	.word	0xff03000f

08009060 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8009060:	b480      	push	{r7}
 8009062:	b08b      	sub	sp, #44	@ 0x2c
 8009064:	af00      	add	r7, sp, #0
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	607a      	str	r2, [r7, #4]
 800906c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009074:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	041a      	lsls	r2, r3, #16
 800907c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800907e:	431a      	orrs	r2, r3
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	430a      	orrs	r2, r1
 8009086:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	687a      	ldr	r2, [r7, #4]
 800908e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009098:	d174      	bne.n	8009184 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80090a0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80090a8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80090b0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	b2db      	uxtb	r3, r3
 80090b6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d108      	bne.n	80090d2 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80090c0:	69ba      	ldr	r2, [r7, #24]
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	431a      	orrs	r2, r3
 80090c6:	6a3b      	ldr	r3, [r7, #32]
 80090c8:	4313      	orrs	r3, r2
 80090ca:	697a      	ldr	r2, [r7, #20]
 80090cc:	4313      	orrs	r3, r2
 80090ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80090d0:	e053      	b.n	800917a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d106      	bne.n	80090e8 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80090da:	69ba      	ldr	r2, [r7, #24]
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	4313      	orrs	r3, r2
 80090e0:	697a      	ldr	r2, [r7, #20]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80090e6:	e048      	b.n	800917a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	2b02      	cmp	r3, #2
 80090ee:	d111      	bne.n	8009114 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	0cdb      	lsrs	r3, r3, #19
 80090f4:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	0a9b      	lsrs	r3, r3, #10
 80090fa:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	08db      	lsrs	r3, r3, #3
 8009100:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8009102:	69bb      	ldr	r3, [r7, #24]
 8009104:	015a      	lsls	r2, r3, #5
 8009106:	69fb      	ldr	r3, [r7, #28]
 8009108:	02db      	lsls	r3, r3, #11
 800910a:	4313      	orrs	r3, r2
 800910c:	697a      	ldr	r2, [r7, #20]
 800910e:	4313      	orrs	r3, r2
 8009110:	627b      	str	r3, [r7, #36]	@ 0x24
 8009112:	e032      	b.n	800917a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	2b03      	cmp	r3, #3
 800911a:	d117      	bne.n	800914c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800911c:	6a3b      	ldr	r3, [r7, #32]
 800911e:	0fdb      	lsrs	r3, r3, #31
 8009120:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	0cdb      	lsrs	r3, r3, #19
 8009126:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8009128:	69bb      	ldr	r3, [r7, #24]
 800912a:	0adb      	lsrs	r3, r3, #11
 800912c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	08db      	lsrs	r3, r3, #3
 8009132:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8009134:	69bb      	ldr	r3, [r7, #24]
 8009136:	015a      	lsls	r2, r3, #5
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	029b      	lsls	r3, r3, #10
 800913c:	431a      	orrs	r2, r3
 800913e:	6a3b      	ldr	r3, [r7, #32]
 8009140:	03db      	lsls	r3, r3, #15
 8009142:	4313      	orrs	r3, r2
 8009144:	697a      	ldr	r2, [r7, #20]
 8009146:	4313      	orrs	r3, r2
 8009148:	627b      	str	r3, [r7, #36]	@ 0x24
 800914a:	e016      	b.n	800917a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800914c:	6a3b      	ldr	r3, [r7, #32]
 800914e:	0f1b      	lsrs	r3, r3, #28
 8009150:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8009152:	69fb      	ldr	r3, [r7, #28]
 8009154:	0d1b      	lsrs	r3, r3, #20
 8009156:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8009158:	69bb      	ldr	r3, [r7, #24]
 800915a:	0b1b      	lsrs	r3, r3, #12
 800915c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	091b      	lsrs	r3, r3, #4
 8009162:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	011a      	lsls	r2, r3, #4
 8009168:	69fb      	ldr	r3, [r7, #28]
 800916a:	021b      	lsls	r3, r3, #8
 800916c:	431a      	orrs	r2, r3
 800916e:	6a3b      	ldr	r3, [r7, #32]
 8009170:	031b      	lsls	r3, r3, #12
 8009172:	4313      	orrs	r3, r2
 8009174:	697a      	ldr	r2, [r7, #20]
 8009176:	4313      	orrs	r3, r2
 8009178:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009180:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8009182:	e003      	b.n	800918c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	68ba      	ldr	r2, [r7, #8]
 800918a:	60da      	str	r2, [r3, #12]
}
 800918c:	bf00      	nop
 800918e:	372c      	adds	r7, #44	@ 0x2c
 8009190:	46bd      	mov	sp, r7
 8009192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009196:	4770      	bx	lr

08009198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009198:	b480      	push	{r7}
 800919a:	b089      	sub	sp, #36	@ 0x24
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80091a2:	2300      	movs	r3, #0
 80091a4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80091a6:	2300      	movs	r3, #0
 80091a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80091aa:	2300      	movs	r3, #0
 80091ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80091ae:	2300      	movs	r3, #0
 80091b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80091b2:	2300      	movs	r3, #0
 80091b4:	61fb      	str	r3, [r7, #28]
 80091b6:	e175      	b.n	80094a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80091b8:	2201      	movs	r2, #1
 80091ba:	69fb      	ldr	r3, [r7, #28]
 80091bc:	fa02 f303 	lsl.w	r3, r2, r3
 80091c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	697a      	ldr	r2, [r7, #20]
 80091c8:	4013      	ands	r3, r2
 80091ca:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80091cc:	693a      	ldr	r2, [r7, #16]
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	f040 8164 	bne.w	800949e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	f003 0303 	and.w	r3, r3, #3
 80091de:	2b01      	cmp	r3, #1
 80091e0:	d005      	beq.n	80091ee <HAL_GPIO_Init+0x56>
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	f003 0303 	and.w	r3, r3, #3
 80091ea:	2b02      	cmp	r3, #2
 80091ec:	d130      	bne.n	8009250 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	689b      	ldr	r3, [r3, #8]
 80091f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	005b      	lsls	r3, r3, #1
 80091f8:	2203      	movs	r2, #3
 80091fa:	fa02 f303 	lsl.w	r3, r2, r3
 80091fe:	43db      	mvns	r3, r3
 8009200:	69ba      	ldr	r2, [r7, #24]
 8009202:	4013      	ands	r3, r2
 8009204:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	68da      	ldr	r2, [r3, #12]
 800920a:	69fb      	ldr	r3, [r7, #28]
 800920c:	005b      	lsls	r3, r3, #1
 800920e:	fa02 f303 	lsl.w	r3, r2, r3
 8009212:	69ba      	ldr	r2, [r7, #24]
 8009214:	4313      	orrs	r3, r2
 8009216:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	69ba      	ldr	r2, [r7, #24]
 800921c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009224:	2201      	movs	r2, #1
 8009226:	69fb      	ldr	r3, [r7, #28]
 8009228:	fa02 f303 	lsl.w	r3, r2, r3
 800922c:	43db      	mvns	r3, r3
 800922e:	69ba      	ldr	r2, [r7, #24]
 8009230:	4013      	ands	r3, r2
 8009232:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	091b      	lsrs	r3, r3, #4
 800923a:	f003 0201 	and.w	r2, r3, #1
 800923e:	69fb      	ldr	r3, [r7, #28]
 8009240:	fa02 f303 	lsl.w	r3, r2, r3
 8009244:	69ba      	ldr	r2, [r7, #24]
 8009246:	4313      	orrs	r3, r2
 8009248:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	69ba      	ldr	r2, [r7, #24]
 800924e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	f003 0303 	and.w	r3, r3, #3
 8009258:	2b03      	cmp	r3, #3
 800925a:	d017      	beq.n	800928c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8009262:	69fb      	ldr	r3, [r7, #28]
 8009264:	005b      	lsls	r3, r3, #1
 8009266:	2203      	movs	r2, #3
 8009268:	fa02 f303 	lsl.w	r3, r2, r3
 800926c:	43db      	mvns	r3, r3
 800926e:	69ba      	ldr	r2, [r7, #24]
 8009270:	4013      	ands	r3, r2
 8009272:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	689a      	ldr	r2, [r3, #8]
 8009278:	69fb      	ldr	r3, [r7, #28]
 800927a:	005b      	lsls	r3, r3, #1
 800927c:	fa02 f303 	lsl.w	r3, r2, r3
 8009280:	69ba      	ldr	r2, [r7, #24]
 8009282:	4313      	orrs	r3, r2
 8009284:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	69ba      	ldr	r2, [r7, #24]
 800928a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	f003 0303 	and.w	r3, r3, #3
 8009294:	2b02      	cmp	r3, #2
 8009296:	d123      	bne.n	80092e0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8009298:	69fb      	ldr	r3, [r7, #28]
 800929a:	08da      	lsrs	r2, r3, #3
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	3208      	adds	r2, #8
 80092a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80092a6:	69fb      	ldr	r3, [r7, #28]
 80092a8:	f003 0307 	and.w	r3, r3, #7
 80092ac:	009b      	lsls	r3, r3, #2
 80092ae:	220f      	movs	r2, #15
 80092b0:	fa02 f303 	lsl.w	r3, r2, r3
 80092b4:	43db      	mvns	r3, r3
 80092b6:	69ba      	ldr	r2, [r7, #24]
 80092b8:	4013      	ands	r3, r2
 80092ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	691a      	ldr	r2, [r3, #16]
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	f003 0307 	and.w	r3, r3, #7
 80092c6:	009b      	lsls	r3, r3, #2
 80092c8:	fa02 f303 	lsl.w	r3, r2, r3
 80092cc:	69ba      	ldr	r2, [r7, #24]
 80092ce:	4313      	orrs	r3, r2
 80092d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	08da      	lsrs	r2, r3, #3
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	3208      	adds	r2, #8
 80092da:	69b9      	ldr	r1, [r7, #24]
 80092dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80092e6:	69fb      	ldr	r3, [r7, #28]
 80092e8:	005b      	lsls	r3, r3, #1
 80092ea:	2203      	movs	r2, #3
 80092ec:	fa02 f303 	lsl.w	r3, r2, r3
 80092f0:	43db      	mvns	r3, r3
 80092f2:	69ba      	ldr	r2, [r7, #24]
 80092f4:	4013      	ands	r3, r2
 80092f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	f003 0203 	and.w	r2, r3, #3
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	005b      	lsls	r3, r3, #1
 8009304:	fa02 f303 	lsl.w	r3, r2, r3
 8009308:	69ba      	ldr	r2, [r7, #24]
 800930a:	4313      	orrs	r3, r2
 800930c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	69ba      	ldr	r2, [r7, #24]
 8009312:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800931c:	2b00      	cmp	r3, #0
 800931e:	f000 80be 	beq.w	800949e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009322:	4b66      	ldr	r3, [pc, #408]	@ (80094bc <HAL_GPIO_Init+0x324>)
 8009324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009326:	4a65      	ldr	r2, [pc, #404]	@ (80094bc <HAL_GPIO_Init+0x324>)
 8009328:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800932c:	6453      	str	r3, [r2, #68]	@ 0x44
 800932e:	4b63      	ldr	r3, [pc, #396]	@ (80094bc <HAL_GPIO_Init+0x324>)
 8009330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009336:	60fb      	str	r3, [r7, #12]
 8009338:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800933a:	4a61      	ldr	r2, [pc, #388]	@ (80094c0 <HAL_GPIO_Init+0x328>)
 800933c:	69fb      	ldr	r3, [r7, #28]
 800933e:	089b      	lsrs	r3, r3, #2
 8009340:	3302      	adds	r3, #2
 8009342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009346:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	f003 0303 	and.w	r3, r3, #3
 800934e:	009b      	lsls	r3, r3, #2
 8009350:	220f      	movs	r2, #15
 8009352:	fa02 f303 	lsl.w	r3, r2, r3
 8009356:	43db      	mvns	r3, r3
 8009358:	69ba      	ldr	r2, [r7, #24]
 800935a:	4013      	ands	r3, r2
 800935c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	4a58      	ldr	r2, [pc, #352]	@ (80094c4 <HAL_GPIO_Init+0x32c>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d037      	beq.n	80093d6 <HAL_GPIO_Init+0x23e>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	4a57      	ldr	r2, [pc, #348]	@ (80094c8 <HAL_GPIO_Init+0x330>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d031      	beq.n	80093d2 <HAL_GPIO_Init+0x23a>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4a56      	ldr	r2, [pc, #344]	@ (80094cc <HAL_GPIO_Init+0x334>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d02b      	beq.n	80093ce <HAL_GPIO_Init+0x236>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4a55      	ldr	r2, [pc, #340]	@ (80094d0 <HAL_GPIO_Init+0x338>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d025      	beq.n	80093ca <HAL_GPIO_Init+0x232>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	4a54      	ldr	r2, [pc, #336]	@ (80094d4 <HAL_GPIO_Init+0x33c>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d01f      	beq.n	80093c6 <HAL_GPIO_Init+0x22e>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	4a53      	ldr	r2, [pc, #332]	@ (80094d8 <HAL_GPIO_Init+0x340>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d019      	beq.n	80093c2 <HAL_GPIO_Init+0x22a>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	4a52      	ldr	r2, [pc, #328]	@ (80094dc <HAL_GPIO_Init+0x344>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d013      	beq.n	80093be <HAL_GPIO_Init+0x226>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	4a51      	ldr	r2, [pc, #324]	@ (80094e0 <HAL_GPIO_Init+0x348>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d00d      	beq.n	80093ba <HAL_GPIO_Init+0x222>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	4a50      	ldr	r2, [pc, #320]	@ (80094e4 <HAL_GPIO_Init+0x34c>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d007      	beq.n	80093b6 <HAL_GPIO_Init+0x21e>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a4f      	ldr	r2, [pc, #316]	@ (80094e8 <HAL_GPIO_Init+0x350>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d101      	bne.n	80093b2 <HAL_GPIO_Init+0x21a>
 80093ae:	2309      	movs	r3, #9
 80093b0:	e012      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093b2:	230a      	movs	r3, #10
 80093b4:	e010      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093b6:	2308      	movs	r3, #8
 80093b8:	e00e      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093ba:	2307      	movs	r3, #7
 80093bc:	e00c      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093be:	2306      	movs	r3, #6
 80093c0:	e00a      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093c2:	2305      	movs	r3, #5
 80093c4:	e008      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093c6:	2304      	movs	r3, #4
 80093c8:	e006      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093ca:	2303      	movs	r3, #3
 80093cc:	e004      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093ce:	2302      	movs	r3, #2
 80093d0:	e002      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093d2:	2301      	movs	r3, #1
 80093d4:	e000      	b.n	80093d8 <HAL_GPIO_Init+0x240>
 80093d6:	2300      	movs	r3, #0
 80093d8:	69fa      	ldr	r2, [r7, #28]
 80093da:	f002 0203 	and.w	r2, r2, #3
 80093de:	0092      	lsls	r2, r2, #2
 80093e0:	4093      	lsls	r3, r2
 80093e2:	69ba      	ldr	r2, [r7, #24]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80093e8:	4935      	ldr	r1, [pc, #212]	@ (80094c0 <HAL_GPIO_Init+0x328>)
 80093ea:	69fb      	ldr	r3, [r7, #28]
 80093ec:	089b      	lsrs	r3, r3, #2
 80093ee:	3302      	adds	r3, #2
 80093f0:	69ba      	ldr	r2, [r7, #24]
 80093f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80093f6:	4b3d      	ldr	r3, [pc, #244]	@ (80094ec <HAL_GPIO_Init+0x354>)
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	43db      	mvns	r3, r3
 8009400:	69ba      	ldr	r2, [r7, #24]
 8009402:	4013      	ands	r3, r2
 8009404:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800940e:	2b00      	cmp	r3, #0
 8009410:	d003      	beq.n	800941a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8009412:	69ba      	ldr	r2, [r7, #24]
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	4313      	orrs	r3, r2
 8009418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800941a:	4a34      	ldr	r2, [pc, #208]	@ (80094ec <HAL_GPIO_Init+0x354>)
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009420:	4b32      	ldr	r3, [pc, #200]	@ (80094ec <HAL_GPIO_Init+0x354>)
 8009422:	68db      	ldr	r3, [r3, #12]
 8009424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	43db      	mvns	r3, r3
 800942a:	69ba      	ldr	r2, [r7, #24]
 800942c:	4013      	ands	r3, r2
 800942e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009438:	2b00      	cmp	r3, #0
 800943a:	d003      	beq.n	8009444 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800943c:	69ba      	ldr	r2, [r7, #24]
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	4313      	orrs	r3, r2
 8009442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009444:	4a29      	ldr	r2, [pc, #164]	@ (80094ec <HAL_GPIO_Init+0x354>)
 8009446:	69bb      	ldr	r3, [r7, #24]
 8009448:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800944a:	4b28      	ldr	r3, [pc, #160]	@ (80094ec <HAL_GPIO_Init+0x354>)
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	43db      	mvns	r3, r3
 8009454:	69ba      	ldr	r2, [r7, #24]
 8009456:	4013      	ands	r3, r2
 8009458:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009462:	2b00      	cmp	r3, #0
 8009464:	d003      	beq.n	800946e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8009466:	69ba      	ldr	r2, [r7, #24]
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	4313      	orrs	r3, r2
 800946c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800946e:	4a1f      	ldr	r2, [pc, #124]	@ (80094ec <HAL_GPIO_Init+0x354>)
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009474:	4b1d      	ldr	r3, [pc, #116]	@ (80094ec <HAL_GPIO_Init+0x354>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800947a:	693b      	ldr	r3, [r7, #16]
 800947c:	43db      	mvns	r3, r3
 800947e:	69ba      	ldr	r2, [r7, #24]
 8009480:	4013      	ands	r3, r2
 8009482:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800948c:	2b00      	cmp	r3, #0
 800948e:	d003      	beq.n	8009498 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8009490:	69ba      	ldr	r2, [r7, #24]
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	4313      	orrs	r3, r2
 8009496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009498:	4a14      	ldr	r2, [pc, #80]	@ (80094ec <HAL_GPIO_Init+0x354>)
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800949e:	69fb      	ldr	r3, [r7, #28]
 80094a0:	3301      	adds	r3, #1
 80094a2:	61fb      	str	r3, [r7, #28]
 80094a4:	69fb      	ldr	r3, [r7, #28]
 80094a6:	2b0f      	cmp	r3, #15
 80094a8:	f67f ae86 	bls.w	80091b8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80094ac:	bf00      	nop
 80094ae:	bf00      	nop
 80094b0:	3724      	adds	r7, #36	@ 0x24
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr
 80094ba:	bf00      	nop
 80094bc:	40023800 	.word	0x40023800
 80094c0:	40013800 	.word	0x40013800
 80094c4:	40020000 	.word	0x40020000
 80094c8:	40020400 	.word	0x40020400
 80094cc:	40020800 	.word	0x40020800
 80094d0:	40020c00 	.word	0x40020c00
 80094d4:	40021000 	.word	0x40021000
 80094d8:	40021400 	.word	0x40021400
 80094dc:	40021800 	.word	0x40021800
 80094e0:	40021c00 	.word	0x40021c00
 80094e4:	40022000 	.word	0x40022000
 80094e8:	40022400 	.word	0x40022400
 80094ec:	40013c00 	.word	0x40013c00

080094f0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b087      	sub	sp, #28
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80094fa:	2300      	movs	r3, #0
 80094fc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80094fe:	2300      	movs	r3, #0
 8009500:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8009502:	2300      	movs	r3, #0
 8009504:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8009506:	2300      	movs	r3, #0
 8009508:	617b      	str	r3, [r7, #20]
 800950a:	e0d9      	b.n	80096c0 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800950c:	2201      	movs	r2, #1
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	fa02 f303 	lsl.w	r3, r2, r3
 8009514:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8009516:	683a      	ldr	r2, [r7, #0]
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	4013      	ands	r3, r2
 800951c:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 800951e:	68fa      	ldr	r2, [r7, #12]
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	429a      	cmp	r2, r3
 8009524:	f040 80c9 	bne.w	80096ba <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8009528:	4a6b      	ldr	r2, [pc, #428]	@ (80096d8 <HAL_GPIO_DeInit+0x1e8>)
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	089b      	lsrs	r3, r3, #2
 800952e:	3302      	adds	r3, #2
 8009530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009534:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	f003 0303 	and.w	r3, r3, #3
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	220f      	movs	r2, #15
 8009540:	fa02 f303 	lsl.w	r3, r2, r3
 8009544:	68ba      	ldr	r2, [r7, #8]
 8009546:	4013      	ands	r3, r2
 8009548:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	4a63      	ldr	r2, [pc, #396]	@ (80096dc <HAL_GPIO_DeInit+0x1ec>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d037      	beq.n	80095c2 <HAL_GPIO_DeInit+0xd2>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	4a62      	ldr	r2, [pc, #392]	@ (80096e0 <HAL_GPIO_DeInit+0x1f0>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d031      	beq.n	80095be <HAL_GPIO_DeInit+0xce>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	4a61      	ldr	r2, [pc, #388]	@ (80096e4 <HAL_GPIO_DeInit+0x1f4>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d02b      	beq.n	80095ba <HAL_GPIO_DeInit+0xca>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	4a60      	ldr	r2, [pc, #384]	@ (80096e8 <HAL_GPIO_DeInit+0x1f8>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d025      	beq.n	80095b6 <HAL_GPIO_DeInit+0xc6>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	4a5f      	ldr	r2, [pc, #380]	@ (80096ec <HAL_GPIO_DeInit+0x1fc>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d01f      	beq.n	80095b2 <HAL_GPIO_DeInit+0xc2>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	4a5e      	ldr	r2, [pc, #376]	@ (80096f0 <HAL_GPIO_DeInit+0x200>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d019      	beq.n	80095ae <HAL_GPIO_DeInit+0xbe>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	4a5d      	ldr	r2, [pc, #372]	@ (80096f4 <HAL_GPIO_DeInit+0x204>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d013      	beq.n	80095aa <HAL_GPIO_DeInit+0xba>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	4a5c      	ldr	r2, [pc, #368]	@ (80096f8 <HAL_GPIO_DeInit+0x208>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d00d      	beq.n	80095a6 <HAL_GPIO_DeInit+0xb6>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a5b      	ldr	r2, [pc, #364]	@ (80096fc <HAL_GPIO_DeInit+0x20c>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d007      	beq.n	80095a2 <HAL_GPIO_DeInit+0xb2>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	4a5a      	ldr	r2, [pc, #360]	@ (8009700 <HAL_GPIO_DeInit+0x210>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d101      	bne.n	800959e <HAL_GPIO_DeInit+0xae>
 800959a:	2309      	movs	r3, #9
 800959c:	e012      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 800959e:	230a      	movs	r3, #10
 80095a0:	e010      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 80095a2:	2308      	movs	r3, #8
 80095a4:	e00e      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 80095a6:	2307      	movs	r3, #7
 80095a8:	e00c      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 80095aa:	2306      	movs	r3, #6
 80095ac:	e00a      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 80095ae:	2305      	movs	r3, #5
 80095b0:	e008      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 80095b2:	2304      	movs	r3, #4
 80095b4:	e006      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 80095b6:	2303      	movs	r3, #3
 80095b8:	e004      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 80095ba:	2302      	movs	r3, #2
 80095bc:	e002      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 80095be:	2301      	movs	r3, #1
 80095c0:	e000      	b.n	80095c4 <HAL_GPIO_DeInit+0xd4>
 80095c2:	2300      	movs	r3, #0
 80095c4:	697a      	ldr	r2, [r7, #20]
 80095c6:	f002 0203 	and.w	r2, r2, #3
 80095ca:	0092      	lsls	r2, r2, #2
 80095cc:	4093      	lsls	r3, r2
 80095ce:	68ba      	ldr	r2, [r7, #8]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	d132      	bne.n	800963a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80095d4:	4b4b      	ldr	r3, [pc, #300]	@ (8009704 <HAL_GPIO_DeInit+0x214>)
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	43db      	mvns	r3, r3
 80095dc:	4949      	ldr	r1, [pc, #292]	@ (8009704 <HAL_GPIO_DeInit+0x214>)
 80095de:	4013      	ands	r3, r2
 80095e0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80095e2:	4b48      	ldr	r3, [pc, #288]	@ (8009704 <HAL_GPIO_DeInit+0x214>)
 80095e4:	685a      	ldr	r2, [r3, #4]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	43db      	mvns	r3, r3
 80095ea:	4946      	ldr	r1, [pc, #280]	@ (8009704 <HAL_GPIO_DeInit+0x214>)
 80095ec:	4013      	ands	r3, r2
 80095ee:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80095f0:	4b44      	ldr	r3, [pc, #272]	@ (8009704 <HAL_GPIO_DeInit+0x214>)
 80095f2:	68da      	ldr	r2, [r3, #12]
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	43db      	mvns	r3, r3
 80095f8:	4942      	ldr	r1, [pc, #264]	@ (8009704 <HAL_GPIO_DeInit+0x214>)
 80095fa:	4013      	ands	r3, r2
 80095fc:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80095fe:	4b41      	ldr	r3, [pc, #260]	@ (8009704 <HAL_GPIO_DeInit+0x214>)
 8009600:	689a      	ldr	r2, [r3, #8]
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	43db      	mvns	r3, r3
 8009606:	493f      	ldr	r1, [pc, #252]	@ (8009704 <HAL_GPIO_DeInit+0x214>)
 8009608:	4013      	ands	r3, r2
 800960a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	f003 0303 	and.w	r3, r3, #3
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	220f      	movs	r2, #15
 8009616:	fa02 f303 	lsl.w	r3, r2, r3
 800961a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800961c:	4a2e      	ldr	r2, [pc, #184]	@ (80096d8 <HAL_GPIO_DeInit+0x1e8>)
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	089b      	lsrs	r3, r3, #2
 8009622:	3302      	adds	r3, #2
 8009624:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	43da      	mvns	r2, r3
 800962c:	482a      	ldr	r0, [pc, #168]	@ (80096d8 <HAL_GPIO_DeInit+0x1e8>)
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	089b      	lsrs	r3, r3, #2
 8009632:	400a      	ands	r2, r1
 8009634:	3302      	adds	r3, #2
 8009636:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681a      	ldr	r2, [r3, #0]
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	005b      	lsls	r3, r3, #1
 8009642:	2103      	movs	r1, #3
 8009644:	fa01 f303 	lsl.w	r3, r1, r3
 8009648:	43db      	mvns	r3, r3
 800964a:	401a      	ands	r2, r3
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	08da      	lsrs	r2, r3, #3
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	3208      	adds	r2, #8
 8009658:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f003 0307 	and.w	r3, r3, #7
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	220f      	movs	r2, #15
 8009666:	fa02 f303 	lsl.w	r3, r2, r3
 800966a:	43db      	mvns	r3, r3
 800966c:	697a      	ldr	r2, [r7, #20]
 800966e:	08d2      	lsrs	r2, r2, #3
 8009670:	4019      	ands	r1, r3
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	3208      	adds	r2, #8
 8009676:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	68da      	ldr	r2, [r3, #12]
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	005b      	lsls	r3, r3, #1
 8009682:	2103      	movs	r1, #3
 8009684:	fa01 f303 	lsl.w	r3, r1, r3
 8009688:	43db      	mvns	r3, r3
 800968a:	401a      	ands	r2, r3
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	685a      	ldr	r2, [r3, #4]
 8009694:	2101      	movs	r1, #1
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	fa01 f303 	lsl.w	r3, r1, r3
 800969c:	43db      	mvns	r3, r3
 800969e:	401a      	ands	r2, r3
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	689a      	ldr	r2, [r3, #8]
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	005b      	lsls	r3, r3, #1
 80096ac:	2103      	movs	r1, #3
 80096ae:	fa01 f303 	lsl.w	r3, r1, r3
 80096b2:	43db      	mvns	r3, r3
 80096b4:	401a      	ands	r2, r3
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	3301      	adds	r3, #1
 80096be:	617b      	str	r3, [r7, #20]
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	2b0f      	cmp	r3, #15
 80096c4:	f67f af22 	bls.w	800950c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80096c8:	bf00      	nop
 80096ca:	bf00      	nop
 80096cc:	371c      	adds	r7, #28
 80096ce:	46bd      	mov	sp, r7
 80096d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop
 80096d8:	40013800 	.word	0x40013800
 80096dc:	40020000 	.word	0x40020000
 80096e0:	40020400 	.word	0x40020400
 80096e4:	40020800 	.word	0x40020800
 80096e8:	40020c00 	.word	0x40020c00
 80096ec:	40021000 	.word	0x40021000
 80096f0:	40021400 	.word	0x40021400
 80096f4:	40021800 	.word	0x40021800
 80096f8:	40021c00 	.word	0x40021c00
 80096fc:	40022000 	.word	0x40022000
 8009700:	40022400 	.word	0x40022400
 8009704:	40013c00 	.word	0x40013c00

08009708 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009708:	b480      	push	{r7}
 800970a:	b085      	sub	sp, #20
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	460b      	mov	r3, r1
 8009712:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	691a      	ldr	r2, [r3, #16]
 8009718:	887b      	ldrh	r3, [r7, #2]
 800971a:	4013      	ands	r3, r2
 800971c:	2b00      	cmp	r3, #0
 800971e:	d002      	beq.n	8009726 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009720:	2301      	movs	r3, #1
 8009722:	73fb      	strb	r3, [r7, #15]
 8009724:	e001      	b.n	800972a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009726:	2300      	movs	r3, #0
 8009728:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800972a:	7bfb      	ldrb	r3, [r7, #15]
}
 800972c:	4618      	mov	r0, r3
 800972e:	3714      	adds	r7, #20
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	460b      	mov	r3, r1
 8009742:	807b      	strh	r3, [r7, #2]
 8009744:	4613      	mov	r3, r2
 8009746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009748:	787b      	ldrb	r3, [r7, #1]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d003      	beq.n	8009756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800974e:	887a      	ldrh	r2, [r7, #2]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8009754:	e003      	b.n	800975e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8009756:	887b      	ldrh	r3, [r7, #2]
 8009758:	041a      	lsls	r2, r3, #16
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	619a      	str	r2, [r3, #24]
}
 800975e:	bf00      	nop
 8009760:	370c      	adds	r7, #12
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr
	...

0800976c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
 8009772:	4603      	mov	r3, r0
 8009774:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8009776:	4b08      	ldr	r3, [pc, #32]	@ (8009798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009778:	695a      	ldr	r2, [r3, #20]
 800977a:	88fb      	ldrh	r3, [r7, #6]
 800977c:	4013      	ands	r3, r2
 800977e:	2b00      	cmp	r3, #0
 8009780:	d006      	beq.n	8009790 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009782:	4a05      	ldr	r2, [pc, #20]	@ (8009798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009784:	88fb      	ldrh	r3, [r7, #6]
 8009786:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009788:	88fb      	ldrh	r3, [r7, #6]
 800978a:	4618      	mov	r0, r3
 800978c:	f7f9 f964 	bl	8002a58 <HAL_GPIO_EXTI_Callback>
  }
}
 8009790:	bf00      	nop
 8009792:	3708      	adds	r7, #8
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}
 8009798:	40013c00 	.word	0x40013c00

0800979c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d101      	bne.n	80097ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80097aa:	2301      	movs	r3, #1
 80097ac:	e08b      	b.n	80098c6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097b4:	b2db      	uxtb	r3, r3
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d106      	bne.n	80097c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f7f9 ffa0 	bl	8003708 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2224      	movs	r2, #36	@ 0x24
 80097cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f022 0201 	bic.w	r2, r2, #1
 80097de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	685a      	ldr	r2, [r3, #4]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80097ec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	689a      	ldr	r2, [r3, #8]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80097fc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	68db      	ldr	r3, [r3, #12]
 8009802:	2b01      	cmp	r3, #1
 8009804:	d107      	bne.n	8009816 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	689a      	ldr	r2, [r3, #8]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009812:	609a      	str	r2, [r3, #8]
 8009814:	e006      	b.n	8009824 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	689a      	ldr	r2, [r3, #8]
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009822:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	2b02      	cmp	r3, #2
 800982a:	d108      	bne.n	800983e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	685a      	ldr	r2, [r3, #4]
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800983a:	605a      	str	r2, [r3, #4]
 800983c:	e007      	b.n	800984e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	685a      	ldr	r2, [r3, #4]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800984c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	6859      	ldr	r1, [r3, #4]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681a      	ldr	r2, [r3, #0]
 8009858:	4b1d      	ldr	r3, [pc, #116]	@ (80098d0 <HAL_I2C_Init+0x134>)
 800985a:	430b      	orrs	r3, r1
 800985c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	68da      	ldr	r2, [r3, #12]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800986c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	691a      	ldr	r2, [r3, #16]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	695b      	ldr	r3, [r3, #20]
 8009876:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	699b      	ldr	r3, [r3, #24]
 800987e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	430a      	orrs	r2, r1
 8009886:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	69d9      	ldr	r1, [r3, #28]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6a1a      	ldr	r2, [r3, #32]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	430a      	orrs	r2, r1
 8009896:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f042 0201 	orr.w	r2, r2, #1
 80098a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2200      	movs	r2, #0
 80098ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2220      	movs	r2, #32
 80098b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2200      	movs	r2, #0
 80098ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2200      	movs	r2, #0
 80098c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80098c4:	2300      	movs	r3, #0
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3708      	adds	r7, #8
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}
 80098ce:	bf00      	nop
 80098d0:	02008000 	.word	0x02008000

080098d4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b082      	sub	sp, #8
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d101      	bne.n	80098e6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	e021      	b.n	800992a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2224      	movs	r2, #36	@ 0x24
 80098ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f022 0201 	bic.w	r2, r2, #1
 80098fc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f7f9 ffaa 	bl	8003858 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2200      	movs	r2, #0
 800990e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2200      	movs	r2, #0
 8009924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009928:	2300      	movs	r3, #0
}
 800992a:	4618      	mov	r0, r3
 800992c:	3708      	adds	r7, #8
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}
	...

08009934 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b088      	sub	sp, #32
 8009938:	af02      	add	r7, sp, #8
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	4608      	mov	r0, r1
 800993e:	4611      	mov	r1, r2
 8009940:	461a      	mov	r2, r3
 8009942:	4603      	mov	r3, r0
 8009944:	817b      	strh	r3, [r7, #10]
 8009946:	460b      	mov	r3, r1
 8009948:	813b      	strh	r3, [r7, #8]
 800994a:	4613      	mov	r3, r2
 800994c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009954:	b2db      	uxtb	r3, r3
 8009956:	2b20      	cmp	r3, #32
 8009958:	f040 80f9 	bne.w	8009b4e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800995c:	6a3b      	ldr	r3, [r7, #32]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d002      	beq.n	8009968 <HAL_I2C_Mem_Write+0x34>
 8009962:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009964:	2b00      	cmp	r3, #0
 8009966:	d105      	bne.n	8009974 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800996e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	e0ed      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800997a:	2b01      	cmp	r3, #1
 800997c:	d101      	bne.n	8009982 <HAL_I2C_Mem_Write+0x4e>
 800997e:	2302      	movs	r3, #2
 8009980:	e0e6      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2201      	movs	r2, #1
 8009986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800998a:	f7fe f89f 	bl	8007acc <HAL_GetTick>
 800998e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	2319      	movs	r3, #25
 8009996:	2201      	movs	r2, #1
 8009998:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f000 fad1 	bl	8009f44 <I2C_WaitOnFlagUntilTimeout>
 80099a2:	4603      	mov	r3, r0
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d001      	beq.n	80099ac <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80099a8:	2301      	movs	r3, #1
 80099aa:	e0d1      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2221      	movs	r2, #33	@ 0x21
 80099b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2240      	movs	r2, #64	@ 0x40
 80099b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2200      	movs	r2, #0
 80099c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	6a3a      	ldr	r2, [r7, #32]
 80099c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80099cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2200      	movs	r2, #0
 80099d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80099d4:	88f8      	ldrh	r0, [r7, #6]
 80099d6:	893a      	ldrh	r2, [r7, #8]
 80099d8:	8979      	ldrh	r1, [r7, #10]
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	9301      	str	r3, [sp, #4]
 80099de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e0:	9300      	str	r3, [sp, #0]
 80099e2:	4603      	mov	r3, r0
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	f000 f9e1 	bl	8009dac <I2C_RequestMemoryWrite>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d005      	beq.n	80099fc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	2200      	movs	r2, #0
 80099f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80099f8:	2301      	movs	r3, #1
 80099fa:	e0a9      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	2bff      	cmp	r3, #255	@ 0xff
 8009a04:	d90e      	bls.n	8009a24 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	22ff      	movs	r2, #255	@ 0xff
 8009a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a10:	b2da      	uxtb	r2, r3
 8009a12:	8979      	ldrh	r1, [r7, #10]
 8009a14:	2300      	movs	r3, #0
 8009a16:	9300      	str	r3, [sp, #0]
 8009a18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	f000 fc55 	bl	800a2cc <I2C_TransferConfig>
 8009a22:	e00f      	b.n	8009a44 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a28:	b29a      	uxth	r2, r3
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a32:	b2da      	uxtb	r2, r3
 8009a34:	8979      	ldrh	r1, [r7, #10]
 8009a36:	2300      	movs	r3, #0
 8009a38:	9300      	str	r3, [sp, #0]
 8009a3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a3e:	68f8      	ldr	r0, [r7, #12]
 8009a40:	f000 fc44 	bl	800a2cc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a44:	697a      	ldr	r2, [r7, #20]
 8009a46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f000 fad4 	bl	8009ff6 <I2C_WaitOnTXISFlagUntilTimeout>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d001      	beq.n	8009a58 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009a54:	2301      	movs	r3, #1
 8009a56:	e07b      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a5c:	781a      	ldrb	r2, [r3, #0]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a68:	1c5a      	adds	r2, r3, #1
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a72:	b29b      	uxth	r3, r3
 8009a74:	3b01      	subs	r3, #1
 8009a76:	b29a      	uxth	r2, r3
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a80:	3b01      	subs	r3, #1
 8009a82:	b29a      	uxth	r2, r3
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a8c:	b29b      	uxth	r3, r3
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d034      	beq.n	8009afc <HAL_I2C_Mem_Write+0x1c8>
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d130      	bne.n	8009afc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	9300      	str	r3, [sp, #0]
 8009a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	2180      	movs	r1, #128	@ 0x80
 8009aa4:	68f8      	ldr	r0, [r7, #12]
 8009aa6:	f000 fa4d 	bl	8009f44 <I2C_WaitOnFlagUntilTimeout>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d001      	beq.n	8009ab4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	e04d      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	2bff      	cmp	r3, #255	@ 0xff
 8009abc:	d90e      	bls.n	8009adc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	22ff      	movs	r2, #255	@ 0xff
 8009ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ac8:	b2da      	uxtb	r2, r3
 8009aca:	8979      	ldrh	r1, [r7, #10]
 8009acc:	2300      	movs	r3, #0
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009ad4:	68f8      	ldr	r0, [r7, #12]
 8009ad6:	f000 fbf9 	bl	800a2cc <I2C_TransferConfig>
 8009ada:	e00f      	b.n	8009afc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ae0:	b29a      	uxth	r2, r3
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009aea:	b2da      	uxtb	r2, r3
 8009aec:	8979      	ldrh	r1, [r7, #10]
 8009aee:	2300      	movs	r3, #0
 8009af0:	9300      	str	r3, [sp, #0]
 8009af2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009af6:	68f8      	ldr	r0, [r7, #12]
 8009af8:	f000 fbe8 	bl	800a2cc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d19e      	bne.n	8009a44 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009b06:	697a      	ldr	r2, [r7, #20]
 8009b08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b0a:	68f8      	ldr	r0, [r7, #12]
 8009b0c:	f000 faba 	bl	800a084 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009b10:	4603      	mov	r3, r0
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d001      	beq.n	8009b1a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e01a      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2220      	movs	r2, #32
 8009b20:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	6859      	ldr	r1, [r3, #4]
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8009b58 <HAL_I2C_Mem_Write+0x224>)
 8009b2e:	400b      	ands	r3, r1
 8009b30:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2220      	movs	r2, #32
 8009b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	e000      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009b4e:	2302      	movs	r3, #2
  }
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3718      	adds	r7, #24
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}
 8009b58:	fe00e800 	.word	0xfe00e800

08009b5c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b088      	sub	sp, #32
 8009b60:	af02      	add	r7, sp, #8
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	4608      	mov	r0, r1
 8009b66:	4611      	mov	r1, r2
 8009b68:	461a      	mov	r2, r3
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	817b      	strh	r3, [r7, #10]
 8009b6e:	460b      	mov	r3, r1
 8009b70:	813b      	strh	r3, [r7, #8]
 8009b72:	4613      	mov	r3, r2
 8009b74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	2b20      	cmp	r3, #32
 8009b80:	f040 80fd 	bne.w	8009d7e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b84:	6a3b      	ldr	r3, [r7, #32]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d002      	beq.n	8009b90 <HAL_I2C_Mem_Read+0x34>
 8009b8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d105      	bne.n	8009b9c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b96:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e0f1      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ba2:	2b01      	cmp	r3, #1
 8009ba4:	d101      	bne.n	8009baa <HAL_I2C_Mem_Read+0x4e>
 8009ba6:	2302      	movs	r3, #2
 8009ba8:	e0ea      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	2201      	movs	r2, #1
 8009bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009bb2:	f7fd ff8b 	bl	8007acc <HAL_GetTick>
 8009bb6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	9300      	str	r3, [sp, #0]
 8009bbc:	2319      	movs	r3, #25
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009bc4:	68f8      	ldr	r0, [r7, #12]
 8009bc6:	f000 f9bd 	bl	8009f44 <I2C_WaitOnFlagUntilTimeout>
 8009bca:	4603      	mov	r3, r0
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d001      	beq.n	8009bd4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e0d5      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	2222      	movs	r2, #34	@ 0x22
 8009bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	2240      	movs	r2, #64	@ 0x40
 8009be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	2200      	movs	r2, #0
 8009be8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	6a3a      	ldr	r2, [r7, #32]
 8009bee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009bf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009bfc:	88f8      	ldrh	r0, [r7, #6]
 8009bfe:	893a      	ldrh	r2, [r7, #8]
 8009c00:	8979      	ldrh	r1, [r7, #10]
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	9301      	str	r3, [sp, #4]
 8009c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c08:	9300      	str	r3, [sp, #0]
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	68f8      	ldr	r0, [r7, #12]
 8009c0e:	f000 f921 	bl	8009e54 <I2C_RequestMemoryRead>
 8009c12:	4603      	mov	r3, r0
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d005      	beq.n	8009c24 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009c20:	2301      	movs	r3, #1
 8009c22:	e0ad      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c28:	b29b      	uxth	r3, r3
 8009c2a:	2bff      	cmp	r3, #255	@ 0xff
 8009c2c:	d90e      	bls.n	8009c4c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	2201      	movs	r2, #1
 8009c32:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c38:	b2da      	uxtb	r2, r3
 8009c3a:	8979      	ldrh	r1, [r7, #10]
 8009c3c:	4b52      	ldr	r3, [pc, #328]	@ (8009d88 <HAL_I2C_Mem_Read+0x22c>)
 8009c3e:	9300      	str	r3, [sp, #0]
 8009c40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c44:	68f8      	ldr	r0, [r7, #12]
 8009c46:	f000 fb41 	bl	800a2cc <I2C_TransferConfig>
 8009c4a:	e00f      	b.n	8009c6c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c50:	b29a      	uxth	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c5a:	b2da      	uxtb	r2, r3
 8009c5c:	8979      	ldrh	r1, [r7, #10]
 8009c5e:	4b4a      	ldr	r3, [pc, #296]	@ (8009d88 <HAL_I2C_Mem_Read+0x22c>)
 8009c60:	9300      	str	r3, [sp, #0]
 8009c62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009c66:	68f8      	ldr	r0, [r7, #12]
 8009c68:	f000 fb30 	bl	800a2cc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	9300      	str	r3, [sp, #0]
 8009c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c72:	2200      	movs	r2, #0
 8009c74:	2104      	movs	r1, #4
 8009c76:	68f8      	ldr	r0, [r7, #12]
 8009c78:	f000 f964 	bl	8009f44 <I2C_WaitOnFlagUntilTimeout>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009c82:	2301      	movs	r3, #1
 8009c84:	e07c      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c90:	b2d2      	uxtb	r2, r2
 8009c92:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c98:	1c5a      	adds	r2, r3, #1
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ca2:	3b01      	subs	r3, #1
 8009ca4:	b29a      	uxth	r2, r3
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	b29a      	uxth	r2, r3
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cbc:	b29b      	uxth	r3, r3
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d034      	beq.n	8009d2c <HAL_I2C_Mem_Read+0x1d0>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d130      	bne.n	8009d2c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	9300      	str	r3, [sp, #0]
 8009cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	2180      	movs	r1, #128	@ 0x80
 8009cd4:	68f8      	ldr	r0, [r7, #12]
 8009cd6:	f000 f935 	bl	8009f44 <I2C_WaitOnFlagUntilTimeout>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d001      	beq.n	8009ce4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	e04d      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	2bff      	cmp	r3, #255	@ 0xff
 8009cec:	d90e      	bls.n	8009d0c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cf8:	b2da      	uxtb	r2, r3
 8009cfa:	8979      	ldrh	r1, [r7, #10]
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	9300      	str	r3, [sp, #0]
 8009d00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d04:	68f8      	ldr	r0, [r7, #12]
 8009d06:	f000 fae1 	bl	800a2cc <I2C_TransferConfig>
 8009d0a:	e00f      	b.n	8009d2c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d1a:	b2da      	uxtb	r2, r3
 8009d1c:	8979      	ldrh	r1, [r7, #10]
 8009d1e:	2300      	movs	r3, #0
 8009d20:	9300      	str	r3, [sp, #0]
 8009d22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009d26:	68f8      	ldr	r0, [r7, #12]
 8009d28:	f000 fad0 	bl	800a2cc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d30:	b29b      	uxth	r3, r3
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d19a      	bne.n	8009c6c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d36:	697a      	ldr	r2, [r7, #20]
 8009d38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d3a:	68f8      	ldr	r0, [r7, #12]
 8009d3c:	f000 f9a2 	bl	800a084 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009d40:	4603      	mov	r3, r0
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d001      	beq.n	8009d4a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009d46:	2301      	movs	r3, #1
 8009d48:	e01a      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2220      	movs	r2, #32
 8009d50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	6859      	ldr	r1, [r3, #4]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681a      	ldr	r2, [r3, #0]
 8009d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8009d8c <HAL_I2C_Mem_Read+0x230>)
 8009d5e:	400b      	ands	r3, r1
 8009d60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2220      	movs	r2, #32
 8009d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2200      	movs	r2, #0
 8009d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	e000      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009d7e:	2302      	movs	r3, #2
  }
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3718      	adds	r7, #24
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	80002400 	.word	0x80002400
 8009d8c:	fe00e800 	.word	0xfe00e800

08009d90 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b083      	sub	sp, #12
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d9e:	b2db      	uxtb	r3, r3
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b086      	sub	sp, #24
 8009db0:	af02      	add	r7, sp, #8
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	4608      	mov	r0, r1
 8009db6:	4611      	mov	r1, r2
 8009db8:	461a      	mov	r2, r3
 8009dba:	4603      	mov	r3, r0
 8009dbc:	817b      	strh	r3, [r7, #10]
 8009dbe:	460b      	mov	r3, r1
 8009dc0:	813b      	strh	r3, [r7, #8]
 8009dc2:	4613      	mov	r3, r2
 8009dc4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009dc6:	88fb      	ldrh	r3, [r7, #6]
 8009dc8:	b2da      	uxtb	r2, r3
 8009dca:	8979      	ldrh	r1, [r7, #10]
 8009dcc:	4b20      	ldr	r3, [pc, #128]	@ (8009e50 <I2C_RequestMemoryWrite+0xa4>)
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f000 fa79 	bl	800a2cc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009dda:	69fa      	ldr	r2, [r7, #28]
 8009ddc:	69b9      	ldr	r1, [r7, #24]
 8009dde:	68f8      	ldr	r0, [r7, #12]
 8009de0:	f000 f909 	bl	8009ff6 <I2C_WaitOnTXISFlagUntilTimeout>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d001      	beq.n	8009dee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009dea:	2301      	movs	r3, #1
 8009dec:	e02c      	b.n	8009e48 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009dee:	88fb      	ldrh	r3, [r7, #6]
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d105      	bne.n	8009e00 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009df4:	893b      	ldrh	r3, [r7, #8]
 8009df6:	b2da      	uxtb	r2, r3
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	629a      	str	r2, [r3, #40]	@ 0x28
 8009dfe:	e015      	b.n	8009e2c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009e00:	893b      	ldrh	r3, [r7, #8]
 8009e02:	0a1b      	lsrs	r3, r3, #8
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	b2da      	uxtb	r2, r3
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e0e:	69fa      	ldr	r2, [r7, #28]
 8009e10:	69b9      	ldr	r1, [r7, #24]
 8009e12:	68f8      	ldr	r0, [r7, #12]
 8009e14:	f000 f8ef 	bl	8009ff6 <I2C_WaitOnTXISFlagUntilTimeout>
 8009e18:	4603      	mov	r3, r0
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d001      	beq.n	8009e22 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	e012      	b.n	8009e48 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e22:	893b      	ldrh	r3, [r7, #8]
 8009e24:	b2da      	uxtb	r2, r3
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009e2c:	69fb      	ldr	r3, [r7, #28]
 8009e2e:	9300      	str	r3, [sp, #0]
 8009e30:	69bb      	ldr	r3, [r7, #24]
 8009e32:	2200      	movs	r2, #0
 8009e34:	2180      	movs	r1, #128	@ 0x80
 8009e36:	68f8      	ldr	r0, [r7, #12]
 8009e38:	f000 f884 	bl	8009f44 <I2C_WaitOnFlagUntilTimeout>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d001      	beq.n	8009e46 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	e000      	b.n	8009e48 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009e46:	2300      	movs	r3, #0
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3710      	adds	r7, #16
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}
 8009e50:	80002000 	.word	0x80002000

08009e54 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b086      	sub	sp, #24
 8009e58:	af02      	add	r7, sp, #8
 8009e5a:	60f8      	str	r0, [r7, #12]
 8009e5c:	4608      	mov	r0, r1
 8009e5e:	4611      	mov	r1, r2
 8009e60:	461a      	mov	r2, r3
 8009e62:	4603      	mov	r3, r0
 8009e64:	817b      	strh	r3, [r7, #10]
 8009e66:	460b      	mov	r3, r1
 8009e68:	813b      	strh	r3, [r7, #8]
 8009e6a:	4613      	mov	r3, r2
 8009e6c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009e6e:	88fb      	ldrh	r3, [r7, #6]
 8009e70:	b2da      	uxtb	r2, r3
 8009e72:	8979      	ldrh	r1, [r7, #10]
 8009e74:	4b20      	ldr	r3, [pc, #128]	@ (8009ef8 <I2C_RequestMemoryRead+0xa4>)
 8009e76:	9300      	str	r3, [sp, #0]
 8009e78:	2300      	movs	r3, #0
 8009e7a:	68f8      	ldr	r0, [r7, #12]
 8009e7c:	f000 fa26 	bl	800a2cc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e80:	69fa      	ldr	r2, [r7, #28]
 8009e82:	69b9      	ldr	r1, [r7, #24]
 8009e84:	68f8      	ldr	r0, [r7, #12]
 8009e86:	f000 f8b6 	bl	8009ff6 <I2C_WaitOnTXISFlagUntilTimeout>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d001      	beq.n	8009e94 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009e90:	2301      	movs	r3, #1
 8009e92:	e02c      	b.n	8009eee <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009e94:	88fb      	ldrh	r3, [r7, #6]
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d105      	bne.n	8009ea6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e9a:	893b      	ldrh	r3, [r7, #8]
 8009e9c:	b2da      	uxtb	r2, r3
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	629a      	str	r2, [r3, #40]	@ 0x28
 8009ea4:	e015      	b.n	8009ed2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009ea6:	893b      	ldrh	r3, [r7, #8]
 8009ea8:	0a1b      	lsrs	r3, r3, #8
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	b2da      	uxtb	r2, r3
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009eb4:	69fa      	ldr	r2, [r7, #28]
 8009eb6:	69b9      	ldr	r1, [r7, #24]
 8009eb8:	68f8      	ldr	r0, [r7, #12]
 8009eba:	f000 f89c 	bl	8009ff6 <I2C_WaitOnTXISFlagUntilTimeout>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d001      	beq.n	8009ec8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	e012      	b.n	8009eee <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009ec8:	893b      	ldrh	r3, [r7, #8]
 8009eca:	b2da      	uxtb	r2, r3
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009ed2:	69fb      	ldr	r3, [r7, #28]
 8009ed4:	9300      	str	r3, [sp, #0]
 8009ed6:	69bb      	ldr	r3, [r7, #24]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	2140      	movs	r1, #64	@ 0x40
 8009edc:	68f8      	ldr	r0, [r7, #12]
 8009ede:	f000 f831 	bl	8009f44 <I2C_WaitOnFlagUntilTimeout>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d001      	beq.n	8009eec <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e000      	b.n	8009eee <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009eec:	2300      	movs	r3, #0
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3710      	adds	r7, #16
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	80002000 	.word	0x80002000

08009efc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b083      	sub	sp, #12
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	699b      	ldr	r3, [r3, #24]
 8009f0a:	f003 0302 	and.w	r3, r3, #2
 8009f0e:	2b02      	cmp	r3, #2
 8009f10:	d103      	bne.n	8009f1a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2200      	movs	r2, #0
 8009f18:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	699b      	ldr	r3, [r3, #24]
 8009f20:	f003 0301 	and.w	r3, r3, #1
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	d007      	beq.n	8009f38 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	699a      	ldr	r2, [r3, #24]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f042 0201 	orr.w	r2, r2, #1
 8009f36:	619a      	str	r2, [r3, #24]
  }
}
 8009f38:	bf00      	nop
 8009f3a:	370c      	adds	r7, #12
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b084      	sub	sp, #16
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	60f8      	str	r0, [r7, #12]
 8009f4c:	60b9      	str	r1, [r7, #8]
 8009f4e:	603b      	str	r3, [r7, #0]
 8009f50:	4613      	mov	r3, r2
 8009f52:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f54:	e03b      	b.n	8009fce <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f56:	69ba      	ldr	r2, [r7, #24]
 8009f58:	6839      	ldr	r1, [r7, #0]
 8009f5a:	68f8      	ldr	r0, [r7, #12]
 8009f5c:	f000 f8d6 	bl	800a10c <I2C_IsErrorOccurred>
 8009f60:	4603      	mov	r3, r0
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d001      	beq.n	8009f6a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009f66:	2301      	movs	r3, #1
 8009f68:	e041      	b.n	8009fee <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f70:	d02d      	beq.n	8009fce <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f72:	f7fd fdab 	bl	8007acc <HAL_GetTick>
 8009f76:	4602      	mov	r2, r0
 8009f78:	69bb      	ldr	r3, [r7, #24]
 8009f7a:	1ad3      	subs	r3, r2, r3
 8009f7c:	683a      	ldr	r2, [r7, #0]
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d302      	bcc.n	8009f88 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d122      	bne.n	8009fce <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	699a      	ldr	r2, [r3, #24]
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	4013      	ands	r3, r2
 8009f92:	68ba      	ldr	r2, [r7, #8]
 8009f94:	429a      	cmp	r2, r3
 8009f96:	bf0c      	ite	eq
 8009f98:	2301      	moveq	r3, #1
 8009f9a:	2300      	movne	r3, #0
 8009f9c:	b2db      	uxtb	r3, r3
 8009f9e:	461a      	mov	r2, r3
 8009fa0:	79fb      	ldrb	r3, [r7, #7]
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d113      	bne.n	8009fce <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009faa:	f043 0220 	orr.w	r2, r3, #32
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2220      	movs	r2, #32
 8009fb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009fca:	2301      	movs	r3, #1
 8009fcc:	e00f      	b.n	8009fee <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	699a      	ldr	r2, [r3, #24]
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	4013      	ands	r3, r2
 8009fd8:	68ba      	ldr	r2, [r7, #8]
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	bf0c      	ite	eq
 8009fde:	2301      	moveq	r3, #1
 8009fe0:	2300      	movne	r3, #0
 8009fe2:	b2db      	uxtb	r3, r3
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	79fb      	ldrb	r3, [r7, #7]
 8009fe8:	429a      	cmp	r2, r3
 8009fea:	d0b4      	beq.n	8009f56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009fec:	2300      	movs	r3, #0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}

08009ff6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009ff6:	b580      	push	{r7, lr}
 8009ff8:	b084      	sub	sp, #16
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	60f8      	str	r0, [r7, #12]
 8009ffe:	60b9      	str	r1, [r7, #8]
 800a000:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a002:	e033      	b.n	800a06c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a004:	687a      	ldr	r2, [r7, #4]
 800a006:	68b9      	ldr	r1, [r7, #8]
 800a008:	68f8      	ldr	r0, [r7, #12]
 800a00a:	f000 f87f 	bl	800a10c <I2C_IsErrorOccurred>
 800a00e:	4603      	mov	r3, r0
 800a010:	2b00      	cmp	r3, #0
 800a012:	d001      	beq.n	800a018 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a014:	2301      	movs	r3, #1
 800a016:	e031      	b.n	800a07c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a01e:	d025      	beq.n	800a06c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a020:	f7fd fd54 	bl	8007acc <HAL_GetTick>
 800a024:	4602      	mov	r2, r0
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	1ad3      	subs	r3, r2, r3
 800a02a:	68ba      	ldr	r2, [r7, #8]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d302      	bcc.n	800a036 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d11a      	bne.n	800a06c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	699b      	ldr	r3, [r3, #24]
 800a03c:	f003 0302 	and.w	r3, r3, #2
 800a040:	2b02      	cmp	r3, #2
 800a042:	d013      	beq.n	800a06c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a048:	f043 0220 	orr.w	r2, r3, #32
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2220      	movs	r2, #32
 800a054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2200      	movs	r2, #0
 800a05c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2200      	movs	r2, #0
 800a064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a068:	2301      	movs	r3, #1
 800a06a:	e007      	b.n	800a07c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	699b      	ldr	r3, [r3, #24]
 800a072:	f003 0302 	and.w	r3, r3, #2
 800a076:	2b02      	cmp	r3, #2
 800a078:	d1c4      	bne.n	800a004 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a07a:	2300      	movs	r3, #0
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	60b9      	str	r1, [r7, #8]
 800a08e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a090:	e02f      	b.n	800a0f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	68b9      	ldr	r1, [r7, #8]
 800a096:	68f8      	ldr	r0, [r7, #12]
 800a098:	f000 f838 	bl	800a10c <I2C_IsErrorOccurred>
 800a09c:	4603      	mov	r3, r0
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d001      	beq.n	800a0a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e02d      	b.n	800a102 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0a6:	f7fd fd11 	bl	8007acc <HAL_GetTick>
 800a0aa:	4602      	mov	r2, r0
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	1ad3      	subs	r3, r2, r3
 800a0b0:	68ba      	ldr	r2, [r7, #8]
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d302      	bcc.n	800a0bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d11a      	bne.n	800a0f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	699b      	ldr	r3, [r3, #24]
 800a0c2:	f003 0320 	and.w	r3, r3, #32
 800a0c6:	2b20      	cmp	r3, #32
 800a0c8:	d013      	beq.n	800a0f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0ce:	f043 0220 	orr.w	r2, r3, #32
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	2220      	movs	r2, #32
 800a0da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	e007      	b.n	800a102 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	699b      	ldr	r3, [r3, #24]
 800a0f8:	f003 0320 	and.w	r3, r3, #32
 800a0fc:	2b20      	cmp	r3, #32
 800a0fe:	d1c8      	bne.n	800a092 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a100:	2300      	movs	r3, #0
}
 800a102:	4618      	mov	r0, r3
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
	...

0800a10c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b08a      	sub	sp, #40	@ 0x28
 800a110:	af00      	add	r7, sp, #0
 800a112:	60f8      	str	r0, [r7, #12]
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a118:	2300      	movs	r3, #0
 800a11a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	699b      	ldr	r3, [r3, #24]
 800a124:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a126:	2300      	movs	r3, #0
 800a128:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a12e:	69bb      	ldr	r3, [r7, #24]
 800a130:	f003 0310 	and.w	r3, r3, #16
 800a134:	2b00      	cmp	r3, #0
 800a136:	d068      	beq.n	800a20a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	2210      	movs	r2, #16
 800a13e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a140:	e049      	b.n	800a1d6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a148:	d045      	beq.n	800a1d6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a14a:	f7fd fcbf 	bl	8007acc <HAL_GetTick>
 800a14e:	4602      	mov	r2, r0
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	1ad3      	subs	r3, r2, r3
 800a154:	68ba      	ldr	r2, [r7, #8]
 800a156:	429a      	cmp	r2, r3
 800a158:	d302      	bcc.n	800a160 <I2C_IsErrorOccurred+0x54>
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d13a      	bne.n	800a1d6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a16a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a172:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	699b      	ldr	r3, [r3, #24]
 800a17a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a17e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a182:	d121      	bne.n	800a1c8 <I2C_IsErrorOccurred+0xbc>
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a18a:	d01d      	beq.n	800a1c8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a18c:	7cfb      	ldrb	r3, [r7, #19]
 800a18e:	2b20      	cmp	r3, #32
 800a190:	d01a      	beq.n	800a1c8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	685a      	ldr	r2, [r3, #4]
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a1a0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a1a2:	f7fd fc93 	bl	8007acc <HAL_GetTick>
 800a1a6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a1a8:	e00e      	b.n	800a1c8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a1aa:	f7fd fc8f 	bl	8007acc <HAL_GetTick>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	69fb      	ldr	r3, [r7, #28]
 800a1b2:	1ad3      	subs	r3, r2, r3
 800a1b4:	2b19      	cmp	r3, #25
 800a1b6:	d907      	bls.n	800a1c8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a1b8:	6a3b      	ldr	r3, [r7, #32]
 800a1ba:	f043 0320 	orr.w	r3, r3, #32
 800a1be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a1c6:	e006      	b.n	800a1d6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	699b      	ldr	r3, [r3, #24]
 800a1ce:	f003 0320 	and.w	r3, r3, #32
 800a1d2:	2b20      	cmp	r3, #32
 800a1d4:	d1e9      	bne.n	800a1aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	699b      	ldr	r3, [r3, #24]
 800a1dc:	f003 0320 	and.w	r3, r3, #32
 800a1e0:	2b20      	cmp	r3, #32
 800a1e2:	d003      	beq.n	800a1ec <I2C_IsErrorOccurred+0xe0>
 800a1e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d0aa      	beq.n	800a142 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a1ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d103      	bne.n	800a1fc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	2220      	movs	r2, #32
 800a1fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a1fc:	6a3b      	ldr	r3, [r7, #32]
 800a1fe:	f043 0304 	orr.w	r3, r3, #4
 800a202:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a204:	2301      	movs	r3, #1
 800a206:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	699b      	ldr	r3, [r3, #24]
 800a210:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a212:	69bb      	ldr	r3, [r7, #24]
 800a214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d00b      	beq.n	800a234 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a21c:	6a3b      	ldr	r3, [r7, #32]
 800a21e:	f043 0301 	orr.w	r3, r3, #1
 800a222:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a22c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a22e:	2301      	movs	r3, #1
 800a230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a234:	69bb      	ldr	r3, [r7, #24]
 800a236:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d00b      	beq.n	800a256 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a23e:	6a3b      	ldr	r3, [r7, #32]
 800a240:	f043 0308 	orr.w	r3, r3, #8
 800a244:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a24e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a250:	2301      	movs	r3, #1
 800a252:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d00b      	beq.n	800a278 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a260:	6a3b      	ldr	r3, [r7, #32]
 800a262:	f043 0302 	orr.w	r3, r3, #2
 800a266:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a270:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a278:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d01c      	beq.n	800a2ba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a280:	68f8      	ldr	r0, [r7, #12]
 800a282:	f7ff fe3b 	bl	8009efc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	6859      	ldr	r1, [r3, #4]
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681a      	ldr	r2, [r3, #0]
 800a290:	4b0d      	ldr	r3, [pc, #52]	@ (800a2c8 <I2C_IsErrorOccurred+0x1bc>)
 800a292:	400b      	ands	r3, r1
 800a294:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a29a:	6a3b      	ldr	r3, [r7, #32]
 800a29c:	431a      	orrs	r2, r3
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2220      	movs	r2, #32
 800a2a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a2ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3728      	adds	r7, #40	@ 0x28
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	fe00e800 	.word	0xfe00e800

0800a2cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b087      	sub	sp, #28
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	607b      	str	r3, [r7, #4]
 800a2d6:	460b      	mov	r3, r1
 800a2d8:	817b      	strh	r3, [r7, #10]
 800a2da:	4613      	mov	r3, r2
 800a2dc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2de:	897b      	ldrh	r3, [r7, #10]
 800a2e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a2e4:	7a7b      	ldrb	r3, [r7, #9]
 800a2e6:	041b      	lsls	r3, r3, #16
 800a2e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2ec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2f2:	6a3b      	ldr	r3, [r7, #32]
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a2fa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	685a      	ldr	r2, [r3, #4]
 800a302:	6a3b      	ldr	r3, [r7, #32]
 800a304:	0d5b      	lsrs	r3, r3, #21
 800a306:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a30a:	4b08      	ldr	r3, [pc, #32]	@ (800a32c <I2C_TransferConfig+0x60>)
 800a30c:	430b      	orrs	r3, r1
 800a30e:	43db      	mvns	r3, r3
 800a310:	ea02 0103 	and.w	r1, r2, r3
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	697a      	ldr	r2, [r7, #20]
 800a31a:	430a      	orrs	r2, r1
 800a31c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a31e:	bf00      	nop
 800a320:	371c      	adds	r7, #28
 800a322:	46bd      	mov	sp, r7
 800a324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop
 800a32c:	03ff63ff 	.word	0x03ff63ff

0800a330 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a330:	b480      	push	{r7}
 800a332:	b083      	sub	sp, #12
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a340:	b2db      	uxtb	r3, r3
 800a342:	2b20      	cmp	r3, #32
 800a344:	d138      	bne.n	800a3b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	d101      	bne.n	800a354 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a350:	2302      	movs	r3, #2
 800a352:	e032      	b.n	800a3ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2201      	movs	r2, #1
 800a358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2224      	movs	r2, #36	@ 0x24
 800a360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	681a      	ldr	r2, [r3, #0]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f022 0201 	bic.w	r2, r2, #1
 800a372:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a382:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	6819      	ldr	r1, [r3, #0]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	683a      	ldr	r2, [r7, #0]
 800a390:	430a      	orrs	r2, r1
 800a392:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	681a      	ldr	r2, [r3, #0]
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f042 0201 	orr.w	r2, r2, #1
 800a3a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2220      	movs	r2, #32
 800a3a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	e000      	b.n	800a3ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a3b8:	2302      	movs	r3, #2
  }
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	370c      	adds	r7, #12
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c4:	4770      	bx	lr

0800a3c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a3c6:	b480      	push	{r7}
 800a3c8:	b085      	sub	sp, #20
 800a3ca:	af00      	add	r7, sp, #0
 800a3cc:	6078      	str	r0, [r7, #4]
 800a3ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3d6:	b2db      	uxtb	r3, r3
 800a3d8:	2b20      	cmp	r3, #32
 800a3da:	d139      	bne.n	800a450 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d101      	bne.n	800a3ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a3e6:	2302      	movs	r3, #2
 800a3e8:	e033      	b.n	800a452 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2224      	movs	r2, #36	@ 0x24
 800a3f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	681a      	ldr	r2, [r3, #0]
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f022 0201 	bic.w	r2, r2, #1
 800a408:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a418:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	021b      	lsls	r3, r3, #8
 800a41e:	68fa      	ldr	r2, [r7, #12]
 800a420:	4313      	orrs	r3, r2
 800a422:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	68fa      	ldr	r2, [r7, #12]
 800a42a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f042 0201 	orr.w	r2, r2, #1
 800a43a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2220      	movs	r2, #32
 800a440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a44c:	2300      	movs	r3, #0
 800a44e:	e000      	b.n	800a452 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a450:	2302      	movs	r3, #2
  }
}
 800a452:	4618      	mov	r0, r3
 800a454:	3714      	adds	r7, #20
 800a456:	46bd      	mov	sp, r7
 800a458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45c:	4770      	bx	lr
	...

0800a460 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b084      	sub	sp, #16
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d101      	bne.n	800a472 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	e0bf      	b.n	800a5f2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a478:	b2db      	uxtb	r3, r3
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d106      	bne.n	800a48c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2200      	movs	r2, #0
 800a482:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f7f9 faa4 	bl	80039d4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2202      	movs	r2, #2
 800a490:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	699a      	ldr	r2, [r3, #24]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800a4a2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	6999      	ldr	r1, [r3, #24]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	685a      	ldr	r2, [r3, #4]
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	689b      	ldr	r3, [r3, #8]
 800a4b2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a4b8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	691b      	ldr	r3, [r3, #16]
 800a4be:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	430a      	orrs	r2, r1
 800a4c6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	6899      	ldr	r1, [r3, #8]
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681a      	ldr	r2, [r3, #0]
 800a4d2:	4b4a      	ldr	r3, [pc, #296]	@ (800a5fc <HAL_LTDC_Init+0x19c>)
 800a4d4:	400b      	ands	r3, r1
 800a4d6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	695b      	ldr	r3, [r3, #20]
 800a4dc:	041b      	lsls	r3, r3, #16
 800a4de:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	6899      	ldr	r1, [r3, #8]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	699a      	ldr	r2, [r3, #24]
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	431a      	orrs	r2, r3
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	430a      	orrs	r2, r1
 800a4f4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	68d9      	ldr	r1, [r3, #12]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681a      	ldr	r2, [r3, #0]
 800a500:	4b3e      	ldr	r3, [pc, #248]	@ (800a5fc <HAL_LTDC_Init+0x19c>)
 800a502:	400b      	ands	r3, r1
 800a504:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	69db      	ldr	r3, [r3, #28]
 800a50a:	041b      	lsls	r3, r3, #16
 800a50c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	68d9      	ldr	r1, [r3, #12]
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6a1a      	ldr	r2, [r3, #32]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	431a      	orrs	r2, r3
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	430a      	orrs	r2, r1
 800a522:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	6919      	ldr	r1, [r3, #16]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681a      	ldr	r2, [r3, #0]
 800a52e:	4b33      	ldr	r3, [pc, #204]	@ (800a5fc <HAL_LTDC_Init+0x19c>)
 800a530:	400b      	ands	r3, r1
 800a532:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a538:	041b      	lsls	r3, r3, #16
 800a53a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	6919      	ldr	r1, [r3, #16]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	431a      	orrs	r2, r3
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	430a      	orrs	r2, r1
 800a550:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	6959      	ldr	r1, [r3, #20]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681a      	ldr	r2, [r3, #0]
 800a55c:	4b27      	ldr	r3, [pc, #156]	@ (800a5fc <HAL_LTDC_Init+0x19c>)
 800a55e:	400b      	ands	r3, r1
 800a560:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a566:	041b      	lsls	r3, r3, #16
 800a568:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	6959      	ldr	r1, [r3, #20]
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	431a      	orrs	r2, r3
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	430a      	orrs	r2, r1
 800a57e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a586:	021b      	lsls	r3, r3, #8
 800a588:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a590:	041b      	lsls	r3, r3, #16
 800a592:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800a5a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a5aa:	68ba      	ldr	r2, [r7, #8]
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800a5b6:	431a      	orrs	r2, r3
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	430a      	orrs	r2, r1
 800a5be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f042 0206 	orr.w	r2, r2, #6
 800a5ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	699a      	ldr	r2, [r3, #24]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f042 0201 	orr.w	r2, r2, #1
 800a5de:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2201      	movs	r2, #1
 800a5ec:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3710      	adds	r7, #16
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}
 800a5fa:	bf00      	nop
 800a5fc:	f000f800 	.word	0xf000f800

0800a600 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a600:	b5b0      	push	{r4, r5, r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
 800a606:	60f8      	str	r0, [r7, #12]
 800a608:	60b9      	str	r1, [r7, #8]
 800a60a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800a612:	2b01      	cmp	r3, #1
 800a614:	d101      	bne.n	800a61a <HAL_LTDC_ConfigLayer+0x1a>
 800a616:	2302      	movs	r3, #2
 800a618:	e02c      	b.n	800a674 <HAL_LTDC_ConfigLayer+0x74>
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	2201      	movs	r2, #1
 800a61e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2202      	movs	r2, #2
 800a626:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800a62a:	68fa      	ldr	r2, [r7, #12]
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2134      	movs	r1, #52	@ 0x34
 800a630:	fb01 f303 	mul.w	r3, r1, r3
 800a634:	4413      	add	r3, r2
 800a636:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	4614      	mov	r4, r2
 800a63e:	461d      	mov	r5, r3
 800a640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a64a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a64c:	682b      	ldr	r3, [r5, #0]
 800a64e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800a650:	687a      	ldr	r2, [r7, #4]
 800a652:	68b9      	ldr	r1, [r7, #8]
 800a654:	68f8      	ldr	r0, [r7, #12]
 800a656:	f000 f81f 	bl	800a698 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	2201      	movs	r2, #1
 800a660:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2201      	movs	r2, #1
 800a666:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2200      	movs	r2, #0
 800a66e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800a672:	2300      	movs	r3, #0
}
 800a674:	4618      	mov	r0, r3
 800a676:	3710      	adds	r7, #16
 800a678:	46bd      	mov	sp, r7
 800a67a:	bdb0      	pop	{r4, r5, r7, pc}

0800a67c <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b083      	sub	sp, #12
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a68a:	b2db      	uxtb	r3, r3
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	370c      	adds	r7, #12
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr

0800a698 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a698:	b480      	push	{r7}
 800a69a:	b089      	sub	sp, #36	@ 0x24
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	60f8      	str	r0, [r7, #12]
 800a6a0:	60b9      	str	r1, [r7, #8]
 800a6a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	685a      	ldr	r2, [r3, #4]
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	68db      	ldr	r3, [r3, #12]
 800a6ae:	0c1b      	lsrs	r3, r3, #16
 800a6b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a6b4:	4413      	add	r3, r2
 800a6b6:	041b      	lsls	r3, r3, #16
 800a6b8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	461a      	mov	r2, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	01db      	lsls	r3, r3, #7
 800a6c4:	4413      	add	r3, r2
 800a6c6:	3384      	adds	r3, #132	@ 0x84
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	68fa      	ldr	r2, [r7, #12]
 800a6cc:	6812      	ldr	r2, [r2, #0]
 800a6ce:	4611      	mov	r1, r2
 800a6d0:	687a      	ldr	r2, [r7, #4]
 800a6d2:	01d2      	lsls	r2, r2, #7
 800a6d4:	440a      	add	r2, r1
 800a6d6:	3284      	adds	r2, #132	@ 0x84
 800a6d8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a6dc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	0c1b      	lsrs	r3, r3, #16
 800a6ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a6ee:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a6f0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4619      	mov	r1, r3
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	01db      	lsls	r3, r3, #7
 800a6fc:	440b      	add	r3, r1
 800a6fe:	3384      	adds	r3, #132	@ 0x84
 800a700:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a702:	69fb      	ldr	r3, [r7, #28]
 800a704:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a706:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	68da      	ldr	r2, [r3, #12]
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	68db      	ldr	r3, [r3, #12]
 800a712:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a716:	4413      	add	r3, r2
 800a718:	041b      	lsls	r3, r3, #16
 800a71a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	461a      	mov	r2, r3
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	01db      	lsls	r3, r3, #7
 800a726:	4413      	add	r3, r2
 800a728:	3384      	adds	r3, #132	@ 0x84
 800a72a:	689b      	ldr	r3, [r3, #8]
 800a72c:	68fa      	ldr	r2, [r7, #12]
 800a72e:	6812      	ldr	r2, [r2, #0]
 800a730:	4611      	mov	r1, r2
 800a732:	687a      	ldr	r2, [r7, #4]
 800a734:	01d2      	lsls	r2, r2, #7
 800a736:	440a      	add	r2, r1
 800a738:	3284      	adds	r2, #132	@ 0x84
 800a73a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a73e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	689a      	ldr	r2, [r3, #8]
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a74e:	4413      	add	r3, r2
 800a750:	1c5a      	adds	r2, r3, #1
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4619      	mov	r1, r3
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	01db      	lsls	r3, r3, #7
 800a75c:	440b      	add	r3, r1
 800a75e:	3384      	adds	r3, #132	@ 0x84
 800a760:	4619      	mov	r1, r3
 800a762:	69fb      	ldr	r3, [r7, #28]
 800a764:	4313      	orrs	r3, r2
 800a766:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	461a      	mov	r2, r3
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	01db      	lsls	r3, r3, #7
 800a772:	4413      	add	r3, r2
 800a774:	3384      	adds	r3, #132	@ 0x84
 800a776:	691b      	ldr	r3, [r3, #16]
 800a778:	68fa      	ldr	r2, [r7, #12]
 800a77a:	6812      	ldr	r2, [r2, #0]
 800a77c:	4611      	mov	r1, r2
 800a77e:	687a      	ldr	r2, [r7, #4]
 800a780:	01d2      	lsls	r2, r2, #7
 800a782:	440a      	add	r2, r1
 800a784:	3284      	adds	r2, #132	@ 0x84
 800a786:	f023 0307 	bic.w	r3, r3, #7
 800a78a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	461a      	mov	r2, r3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	01db      	lsls	r3, r3, #7
 800a796:	4413      	add	r3, r2
 800a798:	3384      	adds	r3, #132	@ 0x84
 800a79a:	461a      	mov	r2, r3
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	691b      	ldr	r3, [r3, #16]
 800a7a0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800a7a8:	021b      	lsls	r3, r3, #8
 800a7aa:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a7b2:	041b      	lsls	r3, r3, #16
 800a7b4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	699b      	ldr	r3, [r3, #24]
 800a7ba:	061b      	lsls	r3, r3, #24
 800a7bc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	01db      	lsls	r3, r3, #7
 800a7c8:	4413      	add	r3, r2
 800a7ca:	3384      	adds	r3, #132	@ 0x84
 800a7cc:	699b      	ldr	r3, [r3, #24]
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	01db      	lsls	r3, r3, #7
 800a7d8:	4413      	add	r3, r2
 800a7da:	3384      	adds	r3, #132	@ 0x84
 800a7dc:	461a      	mov	r2, r3
 800a7de:	2300      	movs	r3, #0
 800a7e0:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a7e8:	461a      	mov	r2, r3
 800a7ea:	69fb      	ldr	r3, [r7, #28]
 800a7ec:	431a      	orrs	r2, r3
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	431a      	orrs	r2, r3
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	4619      	mov	r1, r3
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	01db      	lsls	r3, r3, #7
 800a7fc:	440b      	add	r3, r1
 800a7fe:	3384      	adds	r3, #132	@ 0x84
 800a800:	4619      	mov	r1, r3
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	4313      	orrs	r3, r2
 800a806:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	461a      	mov	r2, r3
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	01db      	lsls	r3, r3, #7
 800a812:	4413      	add	r3, r2
 800a814:	3384      	adds	r3, #132	@ 0x84
 800a816:	695b      	ldr	r3, [r3, #20]
 800a818:	68fa      	ldr	r2, [r7, #12]
 800a81a:	6812      	ldr	r2, [r2, #0]
 800a81c:	4611      	mov	r1, r2
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	01d2      	lsls	r2, r2, #7
 800a822:	440a      	add	r2, r1
 800a824:	3284      	adds	r2, #132	@ 0x84
 800a826:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a82a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	461a      	mov	r2, r3
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	01db      	lsls	r3, r3, #7
 800a836:	4413      	add	r3, r2
 800a838:	3384      	adds	r3, #132	@ 0x84
 800a83a:	461a      	mov	r2, r3
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	695b      	ldr	r3, [r3, #20]
 800a840:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	461a      	mov	r2, r3
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	01db      	lsls	r3, r3, #7
 800a84c:	4413      	add	r3, r2
 800a84e:	3384      	adds	r3, #132	@ 0x84
 800a850:	69da      	ldr	r2, [r3, #28]
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	4619      	mov	r1, r3
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	01db      	lsls	r3, r3, #7
 800a85c:	440b      	add	r3, r1
 800a85e:	3384      	adds	r3, #132	@ 0x84
 800a860:	4619      	mov	r1, r3
 800a862:	4b58      	ldr	r3, [pc, #352]	@ (800a9c4 <LTDC_SetConfig+0x32c>)
 800a864:	4013      	ands	r3, r2
 800a866:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	69da      	ldr	r2, [r3, #28]
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	6a1b      	ldr	r3, [r3, #32]
 800a870:	68f9      	ldr	r1, [r7, #12]
 800a872:	6809      	ldr	r1, [r1, #0]
 800a874:	4608      	mov	r0, r1
 800a876:	6879      	ldr	r1, [r7, #4]
 800a878:	01c9      	lsls	r1, r1, #7
 800a87a:	4401      	add	r1, r0
 800a87c:	3184      	adds	r1, #132	@ 0x84
 800a87e:	4313      	orrs	r3, r2
 800a880:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	461a      	mov	r2, r3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	01db      	lsls	r3, r3, #7
 800a88c:	4413      	add	r3, r2
 800a88e:	3384      	adds	r3, #132	@ 0x84
 800a890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	461a      	mov	r2, r3
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	01db      	lsls	r3, r3, #7
 800a89c:	4413      	add	r3, r2
 800a89e:	3384      	adds	r3, #132	@ 0x84
 800a8a0:	461a      	mov	r2, r3
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	461a      	mov	r2, r3
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	01db      	lsls	r3, r3, #7
 800a8b0:	4413      	add	r3, r2
 800a8b2:	3384      	adds	r3, #132	@ 0x84
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ba:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	691b      	ldr	r3, [r3, #16]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d102      	bne.n	800a8ca <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800a8c4:	2304      	movs	r3, #4
 800a8c6:	61fb      	str	r3, [r7, #28]
 800a8c8:	e01b      	b.n	800a902 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	691b      	ldr	r3, [r3, #16]
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d102      	bne.n	800a8d8 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800a8d2:	2303      	movs	r3, #3
 800a8d4:	61fb      	str	r3, [r7, #28]
 800a8d6:	e014      	b.n	800a902 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	691b      	ldr	r3, [r3, #16]
 800a8dc:	2b04      	cmp	r3, #4
 800a8de:	d00b      	beq.n	800a8f8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a8e4:	2b02      	cmp	r3, #2
 800a8e6:	d007      	beq.n	800a8f8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a8ec:	2b03      	cmp	r3, #3
 800a8ee:	d003      	beq.n	800a8f8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800a8f0:	68bb      	ldr	r3, [r7, #8]
 800a8f2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a8f4:	2b07      	cmp	r3, #7
 800a8f6:	d102      	bne.n	800a8fe <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800a8f8:	2302      	movs	r3, #2
 800a8fa:	61fb      	str	r3, [r7, #28]
 800a8fc:	e001      	b.n	800a902 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800a8fe:	2301      	movs	r3, #1
 800a900:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	461a      	mov	r2, r3
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	01db      	lsls	r3, r3, #7
 800a90c:	4413      	add	r3, r2
 800a90e:	3384      	adds	r3, #132	@ 0x84
 800a910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a912:	68fa      	ldr	r2, [r7, #12]
 800a914:	6812      	ldr	r2, [r2, #0]
 800a916:	4611      	mov	r1, r2
 800a918:	687a      	ldr	r2, [r7, #4]
 800a91a:	01d2      	lsls	r2, r2, #7
 800a91c:	440a      	add	r2, r1
 800a91e:	3284      	adds	r2, #132	@ 0x84
 800a920:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800a924:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a92a:	69fa      	ldr	r2, [r7, #28]
 800a92c:	fb02 f303 	mul.w	r3, r2, r3
 800a930:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	6859      	ldr	r1, [r3, #4]
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	1acb      	subs	r3, r1, r3
 800a93c:	69f9      	ldr	r1, [r7, #28]
 800a93e:	fb01 f303 	mul.w	r3, r1, r3
 800a942:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a944:	68f9      	ldr	r1, [r7, #12]
 800a946:	6809      	ldr	r1, [r1, #0]
 800a948:	4608      	mov	r0, r1
 800a94a:	6879      	ldr	r1, [r7, #4]
 800a94c:	01c9      	lsls	r1, r1, #7
 800a94e:	4401      	add	r1, r0
 800a950:	3184      	adds	r1, #132	@ 0x84
 800a952:	4313      	orrs	r3, r2
 800a954:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	461a      	mov	r2, r3
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	01db      	lsls	r3, r3, #7
 800a960:	4413      	add	r3, r2
 800a962:	3384      	adds	r3, #132	@ 0x84
 800a964:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4619      	mov	r1, r3
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	01db      	lsls	r3, r3, #7
 800a970:	440b      	add	r3, r1
 800a972:	3384      	adds	r3, #132	@ 0x84
 800a974:	4619      	mov	r1, r3
 800a976:	4b14      	ldr	r3, [pc, #80]	@ (800a9c8 <LTDC_SetConfig+0x330>)
 800a978:	4013      	ands	r3, r2
 800a97a:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	461a      	mov	r2, r3
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	01db      	lsls	r3, r3, #7
 800a986:	4413      	add	r3, r2
 800a988:	3384      	adds	r3, #132	@ 0x84
 800a98a:	461a      	mov	r2, r3
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a990:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	01db      	lsls	r3, r3, #7
 800a99c:	4413      	add	r3, r2
 800a99e:	3384      	adds	r3, #132	@ 0x84
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	68fa      	ldr	r2, [r7, #12]
 800a9a4:	6812      	ldr	r2, [r2, #0]
 800a9a6:	4611      	mov	r1, r2
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	01d2      	lsls	r2, r2, #7
 800a9ac:	440a      	add	r2, r1
 800a9ae:	3284      	adds	r2, #132	@ 0x84
 800a9b0:	f043 0301 	orr.w	r3, r3, #1
 800a9b4:	6013      	str	r3, [r2, #0]
}
 800a9b6:	bf00      	nop
 800a9b8:	3724      	adds	r7, #36	@ 0x24
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c0:	4770      	bx	lr
 800a9c2:	bf00      	nop
 800a9c4:	fffff8f8 	.word	0xfffff8f8
 800a9c8:	fffff800 	.word	0xfffff800

0800a9cc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a9d0:	4b05      	ldr	r3, [pc, #20]	@ (800a9e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	4a04      	ldr	r2, [pc, #16]	@ (800a9e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a9d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a9da:	6013      	str	r3, [r2, #0]
}
 800a9dc:	bf00      	nop
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e4:	4770      	bx	lr
 800a9e6:	bf00      	nop
 800a9e8:	40007000 	.word	0x40007000

0800a9ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b082      	sub	sp, #8
 800a9f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800a9f6:	4b23      	ldr	r3, [pc, #140]	@ (800aa84 <HAL_PWREx_EnableOverDrive+0x98>)
 800a9f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9fa:	4a22      	ldr	r2, [pc, #136]	@ (800aa84 <HAL_PWREx_EnableOverDrive+0x98>)
 800a9fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa00:	6413      	str	r3, [r2, #64]	@ 0x40
 800aa02:	4b20      	ldr	r3, [pc, #128]	@ (800aa84 <HAL_PWREx_EnableOverDrive+0x98>)
 800aa04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa0a:	603b      	str	r3, [r7, #0]
 800aa0c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800aa0e:	4b1e      	ldr	r3, [pc, #120]	@ (800aa88 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4a1d      	ldr	r2, [pc, #116]	@ (800aa88 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aa14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aa18:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800aa1a:	f7fd f857 	bl	8007acc <HAL_GetTick>
 800aa1e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800aa20:	e009      	b.n	800aa36 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800aa22:	f7fd f853 	bl	8007acc <HAL_GetTick>
 800aa26:	4602      	mov	r2, r0
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	1ad3      	subs	r3, r2, r3
 800aa2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aa30:	d901      	bls.n	800aa36 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800aa32:	2303      	movs	r3, #3
 800aa34:	e022      	b.n	800aa7c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800aa36:	4b14      	ldr	r3, [pc, #80]	@ (800aa88 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aa38:	685b      	ldr	r3, [r3, #4]
 800aa3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aa3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa42:	d1ee      	bne.n	800aa22 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800aa44:	4b10      	ldr	r3, [pc, #64]	@ (800aa88 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4a0f      	ldr	r2, [pc, #60]	@ (800aa88 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aa4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa4e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800aa50:	f7fd f83c 	bl	8007acc <HAL_GetTick>
 800aa54:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800aa56:	e009      	b.n	800aa6c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800aa58:	f7fd f838 	bl	8007acc <HAL_GetTick>
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	1ad3      	subs	r3, r2, r3
 800aa62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aa66:	d901      	bls.n	800aa6c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800aa68:	2303      	movs	r3, #3
 800aa6a:	e007      	b.n	800aa7c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800aa6c:	4b06      	ldr	r3, [pc, #24]	@ (800aa88 <HAL_PWREx_EnableOverDrive+0x9c>)
 800aa6e:	685b      	ldr	r3, [r3, #4]
 800aa70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa78:	d1ee      	bne.n	800aa58 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800aa7a:	2300      	movs	r3, #0
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3708      	adds	r7, #8
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	40023800 	.word	0x40023800
 800aa88:	40007000 	.word	0x40007000

0800aa8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b086      	sub	sp, #24
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800aa94:	2300      	movs	r3, #0
 800aa96:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d101      	bne.n	800aaa2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	e291      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f003 0301 	and.w	r3, r3, #1
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	f000 8087 	beq.w	800abbe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800aab0:	4b96      	ldr	r3, [pc, #600]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800aab2:	689b      	ldr	r3, [r3, #8]
 800aab4:	f003 030c 	and.w	r3, r3, #12
 800aab8:	2b04      	cmp	r3, #4
 800aaba:	d00c      	beq.n	800aad6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800aabc:	4b93      	ldr	r3, [pc, #588]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	f003 030c 	and.w	r3, r3, #12
 800aac4:	2b08      	cmp	r3, #8
 800aac6:	d112      	bne.n	800aaee <HAL_RCC_OscConfig+0x62>
 800aac8:	4b90      	ldr	r3, [pc, #576]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800aaca:	685b      	ldr	r3, [r3, #4]
 800aacc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aad0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aad4:	d10b      	bne.n	800aaee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aad6:	4b8d      	ldr	r3, [pc, #564]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d06c      	beq.n	800abbc <HAL_RCC_OscConfig+0x130>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d168      	bne.n	800abbc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800aaea:	2301      	movs	r3, #1
 800aaec:	e26b      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aaf6:	d106      	bne.n	800ab06 <HAL_RCC_OscConfig+0x7a>
 800aaf8:	4b84      	ldr	r3, [pc, #528]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4a83      	ldr	r2, [pc, #524]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800aafe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab02:	6013      	str	r3, [r2, #0]
 800ab04:	e02e      	b.n	800ab64 <HAL_RCC_OscConfig+0xd8>
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	685b      	ldr	r3, [r3, #4]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d10c      	bne.n	800ab28 <HAL_RCC_OscConfig+0x9c>
 800ab0e:	4b7f      	ldr	r3, [pc, #508]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	4a7e      	ldr	r2, [pc, #504]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ab18:	6013      	str	r3, [r2, #0]
 800ab1a:	4b7c      	ldr	r3, [pc, #496]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	4a7b      	ldr	r2, [pc, #492]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab20:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ab24:	6013      	str	r3, [r2, #0]
 800ab26:	e01d      	b.n	800ab64 <HAL_RCC_OscConfig+0xd8>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ab30:	d10c      	bne.n	800ab4c <HAL_RCC_OscConfig+0xc0>
 800ab32:	4b76      	ldr	r3, [pc, #472]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a75      	ldr	r2, [pc, #468]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ab3c:	6013      	str	r3, [r2, #0]
 800ab3e:	4b73      	ldr	r3, [pc, #460]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	4a72      	ldr	r2, [pc, #456]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab48:	6013      	str	r3, [r2, #0]
 800ab4a:	e00b      	b.n	800ab64 <HAL_RCC_OscConfig+0xd8>
 800ab4c:	4b6f      	ldr	r3, [pc, #444]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	4a6e      	ldr	r2, [pc, #440]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ab56:	6013      	str	r3, [r2, #0]
 800ab58:	4b6c      	ldr	r3, [pc, #432]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	4a6b      	ldr	r2, [pc, #428]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ab62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	685b      	ldr	r3, [r3, #4]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d013      	beq.n	800ab94 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab6c:	f7fc ffae 	bl	8007acc <HAL_GetTick>
 800ab70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ab72:	e008      	b.n	800ab86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab74:	f7fc ffaa 	bl	8007acc <HAL_GetTick>
 800ab78:	4602      	mov	r2, r0
 800ab7a:	693b      	ldr	r3, [r7, #16]
 800ab7c:	1ad3      	subs	r3, r2, r3
 800ab7e:	2b64      	cmp	r3, #100	@ 0x64
 800ab80:	d901      	bls.n	800ab86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ab82:	2303      	movs	r3, #3
 800ab84:	e21f      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ab86:	4b61      	ldr	r3, [pc, #388]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d0f0      	beq.n	800ab74 <HAL_RCC_OscConfig+0xe8>
 800ab92:	e014      	b.n	800abbe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab94:	f7fc ff9a 	bl	8007acc <HAL_GetTick>
 800ab98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ab9a:	e008      	b.n	800abae <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab9c:	f7fc ff96 	bl	8007acc <HAL_GetTick>
 800aba0:	4602      	mov	r2, r0
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	1ad3      	subs	r3, r2, r3
 800aba6:	2b64      	cmp	r3, #100	@ 0x64
 800aba8:	d901      	bls.n	800abae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800abaa:	2303      	movs	r3, #3
 800abac:	e20b      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800abae:	4b57      	ldr	r3, [pc, #348]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d1f0      	bne.n	800ab9c <HAL_RCC_OscConfig+0x110>
 800abba:	e000      	b.n	800abbe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800abbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f003 0302 	and.w	r3, r3, #2
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d069      	beq.n	800ac9e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800abca:	4b50      	ldr	r3, [pc, #320]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800abcc:	689b      	ldr	r3, [r3, #8]
 800abce:	f003 030c 	and.w	r3, r3, #12
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d00b      	beq.n	800abee <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800abd6:	4b4d      	ldr	r3, [pc, #308]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800abd8:	689b      	ldr	r3, [r3, #8]
 800abda:	f003 030c 	and.w	r3, r3, #12
 800abde:	2b08      	cmp	r3, #8
 800abe0:	d11c      	bne.n	800ac1c <HAL_RCC_OscConfig+0x190>
 800abe2:	4b4a      	ldr	r3, [pc, #296]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800abea:	2b00      	cmp	r3, #0
 800abec:	d116      	bne.n	800ac1c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800abee:	4b47      	ldr	r3, [pc, #284]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f003 0302 	and.w	r3, r3, #2
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d005      	beq.n	800ac06 <HAL_RCC_OscConfig+0x17a>
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	68db      	ldr	r3, [r3, #12]
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d001      	beq.n	800ac06 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800ac02:	2301      	movs	r3, #1
 800ac04:	e1df      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ac06:	4b41      	ldr	r3, [pc, #260]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	691b      	ldr	r3, [r3, #16]
 800ac12:	00db      	lsls	r3, r3, #3
 800ac14:	493d      	ldr	r1, [pc, #244]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac16:	4313      	orrs	r3, r2
 800ac18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ac1a:	e040      	b.n	800ac9e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	68db      	ldr	r3, [r3, #12]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d023      	beq.n	800ac6c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ac24:	4b39      	ldr	r3, [pc, #228]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	4a38      	ldr	r2, [pc, #224]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac2a:	f043 0301 	orr.w	r3, r3, #1
 800ac2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac30:	f7fc ff4c 	bl	8007acc <HAL_GetTick>
 800ac34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ac36:	e008      	b.n	800ac4a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ac38:	f7fc ff48 	bl	8007acc <HAL_GetTick>
 800ac3c:	4602      	mov	r2, r0
 800ac3e:	693b      	ldr	r3, [r7, #16]
 800ac40:	1ad3      	subs	r3, r2, r3
 800ac42:	2b02      	cmp	r3, #2
 800ac44:	d901      	bls.n	800ac4a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800ac46:	2303      	movs	r3, #3
 800ac48:	e1bd      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ac4a:	4b30      	ldr	r3, [pc, #192]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f003 0302 	and.w	r3, r3, #2
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d0f0      	beq.n	800ac38 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ac56:	4b2d      	ldr	r3, [pc, #180]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	691b      	ldr	r3, [r3, #16]
 800ac62:	00db      	lsls	r3, r3, #3
 800ac64:	4929      	ldr	r1, [pc, #164]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac66:	4313      	orrs	r3, r2
 800ac68:	600b      	str	r3, [r1, #0]
 800ac6a:	e018      	b.n	800ac9e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ac6c:	4b27      	ldr	r3, [pc, #156]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a26      	ldr	r2, [pc, #152]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac72:	f023 0301 	bic.w	r3, r3, #1
 800ac76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac78:	f7fc ff28 	bl	8007acc <HAL_GetTick>
 800ac7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ac7e:	e008      	b.n	800ac92 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ac80:	f7fc ff24 	bl	8007acc <HAL_GetTick>
 800ac84:	4602      	mov	r2, r0
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	1ad3      	subs	r3, r2, r3
 800ac8a:	2b02      	cmp	r3, #2
 800ac8c:	d901      	bls.n	800ac92 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800ac8e:	2303      	movs	r3, #3
 800ac90:	e199      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ac92:	4b1e      	ldr	r3, [pc, #120]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f003 0302 	and.w	r3, r3, #2
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d1f0      	bne.n	800ac80 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f003 0308 	and.w	r3, r3, #8
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d038      	beq.n	800ad1c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	695b      	ldr	r3, [r3, #20]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d019      	beq.n	800ace6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800acb2:	4b16      	ldr	r3, [pc, #88]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800acb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acb6:	4a15      	ldr	r2, [pc, #84]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800acb8:	f043 0301 	orr.w	r3, r3, #1
 800acbc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800acbe:	f7fc ff05 	bl	8007acc <HAL_GetTick>
 800acc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800acc4:	e008      	b.n	800acd8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800acc6:	f7fc ff01 	bl	8007acc <HAL_GetTick>
 800acca:	4602      	mov	r2, r0
 800accc:	693b      	ldr	r3, [r7, #16]
 800acce:	1ad3      	subs	r3, r2, r3
 800acd0:	2b02      	cmp	r3, #2
 800acd2:	d901      	bls.n	800acd8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800acd4:	2303      	movs	r3, #3
 800acd6:	e176      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800acd8:	4b0c      	ldr	r3, [pc, #48]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800acda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acdc:	f003 0302 	and.w	r3, r3, #2
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d0f0      	beq.n	800acc6 <HAL_RCC_OscConfig+0x23a>
 800ace4:	e01a      	b.n	800ad1c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ace6:	4b09      	ldr	r3, [pc, #36]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800ace8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acea:	4a08      	ldr	r2, [pc, #32]	@ (800ad0c <HAL_RCC_OscConfig+0x280>)
 800acec:	f023 0301 	bic.w	r3, r3, #1
 800acf0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800acf2:	f7fc feeb 	bl	8007acc <HAL_GetTick>
 800acf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800acf8:	e00a      	b.n	800ad10 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800acfa:	f7fc fee7 	bl	8007acc <HAL_GetTick>
 800acfe:	4602      	mov	r2, r0
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	1ad3      	subs	r3, r2, r3
 800ad04:	2b02      	cmp	r3, #2
 800ad06:	d903      	bls.n	800ad10 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800ad08:	2303      	movs	r3, #3
 800ad0a:	e15c      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
 800ad0c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ad10:	4b91      	ldr	r3, [pc, #580]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ad12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad14:	f003 0302 	and.w	r3, r3, #2
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d1ee      	bne.n	800acfa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f003 0304 	and.w	r3, r3, #4
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	f000 80a4 	beq.w	800ae72 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ad2a:	4b8b      	ldr	r3, [pc, #556]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ad2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d10d      	bne.n	800ad52 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800ad36:	4b88      	ldr	r3, [pc, #544]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ad38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad3a:	4a87      	ldr	r2, [pc, #540]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ad3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ad40:	6413      	str	r3, [r2, #64]	@ 0x40
 800ad42:	4b85      	ldr	r3, [pc, #532]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ad44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad4a:	60bb      	str	r3, [r7, #8]
 800ad4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ad4e:	2301      	movs	r3, #1
 800ad50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad52:	4b82      	ldr	r3, [pc, #520]	@ (800af5c <HAL_RCC_OscConfig+0x4d0>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d118      	bne.n	800ad90 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800ad5e:	4b7f      	ldr	r3, [pc, #508]	@ (800af5c <HAL_RCC_OscConfig+0x4d0>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4a7e      	ldr	r2, [pc, #504]	@ (800af5c <HAL_RCC_OscConfig+0x4d0>)
 800ad64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ad68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ad6a:	f7fc feaf 	bl	8007acc <HAL_GetTick>
 800ad6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad70:	e008      	b.n	800ad84 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ad72:	f7fc feab 	bl	8007acc <HAL_GetTick>
 800ad76:	4602      	mov	r2, r0
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	1ad3      	subs	r3, r2, r3
 800ad7c:	2b64      	cmp	r3, #100	@ 0x64
 800ad7e:	d901      	bls.n	800ad84 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800ad80:	2303      	movs	r3, #3
 800ad82:	e120      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad84:	4b75      	ldr	r3, [pc, #468]	@ (800af5c <HAL_RCC_OscConfig+0x4d0>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d0f0      	beq.n	800ad72 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d106      	bne.n	800ada6 <HAL_RCC_OscConfig+0x31a>
 800ad98:	4b6f      	ldr	r3, [pc, #444]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ad9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad9c:	4a6e      	ldr	r2, [pc, #440]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ad9e:	f043 0301 	orr.w	r3, r3, #1
 800ada2:	6713      	str	r3, [r2, #112]	@ 0x70
 800ada4:	e02d      	b.n	800ae02 <HAL_RCC_OscConfig+0x376>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d10c      	bne.n	800adc8 <HAL_RCC_OscConfig+0x33c>
 800adae:	4b6a      	ldr	r3, [pc, #424]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800adb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800adb2:	4a69      	ldr	r2, [pc, #420]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800adb4:	f023 0301 	bic.w	r3, r3, #1
 800adb8:	6713      	str	r3, [r2, #112]	@ 0x70
 800adba:	4b67      	ldr	r3, [pc, #412]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800adbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800adbe:	4a66      	ldr	r2, [pc, #408]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800adc0:	f023 0304 	bic.w	r3, r3, #4
 800adc4:	6713      	str	r3, [r2, #112]	@ 0x70
 800adc6:	e01c      	b.n	800ae02 <HAL_RCC_OscConfig+0x376>
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	689b      	ldr	r3, [r3, #8]
 800adcc:	2b05      	cmp	r3, #5
 800adce:	d10c      	bne.n	800adea <HAL_RCC_OscConfig+0x35e>
 800add0:	4b61      	ldr	r3, [pc, #388]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800add2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800add4:	4a60      	ldr	r2, [pc, #384]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800add6:	f043 0304 	orr.w	r3, r3, #4
 800adda:	6713      	str	r3, [r2, #112]	@ 0x70
 800addc:	4b5e      	ldr	r3, [pc, #376]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800adde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ade0:	4a5d      	ldr	r2, [pc, #372]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ade2:	f043 0301 	orr.w	r3, r3, #1
 800ade6:	6713      	str	r3, [r2, #112]	@ 0x70
 800ade8:	e00b      	b.n	800ae02 <HAL_RCC_OscConfig+0x376>
 800adea:	4b5b      	ldr	r3, [pc, #364]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800adec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800adee:	4a5a      	ldr	r2, [pc, #360]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800adf0:	f023 0301 	bic.w	r3, r3, #1
 800adf4:	6713      	str	r3, [r2, #112]	@ 0x70
 800adf6:	4b58      	ldr	r3, [pc, #352]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800adf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800adfa:	4a57      	ldr	r2, [pc, #348]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800adfc:	f023 0304 	bic.w	r3, r3, #4
 800ae00:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	689b      	ldr	r3, [r3, #8]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d015      	beq.n	800ae36 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae0a:	f7fc fe5f 	bl	8007acc <HAL_GetTick>
 800ae0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ae10:	e00a      	b.n	800ae28 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae12:	f7fc fe5b 	bl	8007acc <HAL_GetTick>
 800ae16:	4602      	mov	r2, r0
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	1ad3      	subs	r3, r2, r3
 800ae1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d901      	bls.n	800ae28 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800ae24:	2303      	movs	r3, #3
 800ae26:	e0ce      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ae28:	4b4b      	ldr	r3, [pc, #300]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ae2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae2c:	f003 0302 	and.w	r3, r3, #2
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d0ee      	beq.n	800ae12 <HAL_RCC_OscConfig+0x386>
 800ae34:	e014      	b.n	800ae60 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae36:	f7fc fe49 	bl	8007acc <HAL_GetTick>
 800ae3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ae3c:	e00a      	b.n	800ae54 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae3e:	f7fc fe45 	bl	8007acc <HAL_GetTick>
 800ae42:	4602      	mov	r2, r0
 800ae44:	693b      	ldr	r3, [r7, #16]
 800ae46:	1ad3      	subs	r3, r2, r3
 800ae48:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d901      	bls.n	800ae54 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800ae50:	2303      	movs	r3, #3
 800ae52:	e0b8      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ae54:	4b40      	ldr	r3, [pc, #256]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ae56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae58:	f003 0302 	and.w	r3, r3, #2
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d1ee      	bne.n	800ae3e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ae60:	7dfb      	ldrb	r3, [r7, #23]
 800ae62:	2b01      	cmp	r3, #1
 800ae64:	d105      	bne.n	800ae72 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ae66:	4b3c      	ldr	r3, [pc, #240]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ae68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae6a:	4a3b      	ldr	r2, [pc, #236]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ae6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae70:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	699b      	ldr	r3, [r3, #24]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	f000 80a4 	beq.w	800afc4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ae7c:	4b36      	ldr	r3, [pc, #216]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ae7e:	689b      	ldr	r3, [r3, #8]
 800ae80:	f003 030c 	and.w	r3, r3, #12
 800ae84:	2b08      	cmp	r3, #8
 800ae86:	d06b      	beq.n	800af60 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	699b      	ldr	r3, [r3, #24]
 800ae8c:	2b02      	cmp	r3, #2
 800ae8e:	d149      	bne.n	800af24 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ae90:	4b31      	ldr	r3, [pc, #196]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	4a30      	ldr	r2, [pc, #192]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800ae96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ae9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae9c:	f7fc fe16 	bl	8007acc <HAL_GetTick>
 800aea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aea2:	e008      	b.n	800aeb6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aea4:	f7fc fe12 	bl	8007acc <HAL_GetTick>
 800aea8:	4602      	mov	r2, r0
 800aeaa:	693b      	ldr	r3, [r7, #16]
 800aeac:	1ad3      	subs	r3, r2, r3
 800aeae:	2b02      	cmp	r3, #2
 800aeb0:	d901      	bls.n	800aeb6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800aeb2:	2303      	movs	r3, #3
 800aeb4:	e087      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aeb6:	4b28      	ldr	r3, [pc, #160]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d1f0      	bne.n	800aea4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	69da      	ldr	r2, [r3, #28]
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6a1b      	ldr	r3, [r3, #32]
 800aeca:	431a      	orrs	r2, r3
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aed0:	019b      	lsls	r3, r3, #6
 800aed2:	431a      	orrs	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aed8:	085b      	lsrs	r3, r3, #1
 800aeda:	3b01      	subs	r3, #1
 800aedc:	041b      	lsls	r3, r3, #16
 800aede:	431a      	orrs	r2, r3
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aee4:	061b      	lsls	r3, r3, #24
 800aee6:	4313      	orrs	r3, r2
 800aee8:	4a1b      	ldr	r2, [pc, #108]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800aeea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aeee:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aef0:	4b19      	ldr	r3, [pc, #100]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	4a18      	ldr	r2, [pc, #96]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800aef6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aefa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aefc:	f7fc fde6 	bl	8007acc <HAL_GetTick>
 800af00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800af02:	e008      	b.n	800af16 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af04:	f7fc fde2 	bl	8007acc <HAL_GetTick>
 800af08:	4602      	mov	r2, r0
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	1ad3      	subs	r3, r2, r3
 800af0e:	2b02      	cmp	r3, #2
 800af10:	d901      	bls.n	800af16 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800af12:	2303      	movs	r3, #3
 800af14:	e057      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800af16:	4b10      	ldr	r3, [pc, #64]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d0f0      	beq.n	800af04 <HAL_RCC_OscConfig+0x478>
 800af22:	e04f      	b.n	800afc4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800af24:	4b0c      	ldr	r3, [pc, #48]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4a0b      	ldr	r2, [pc, #44]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800af2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800af2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af30:	f7fc fdcc 	bl	8007acc <HAL_GetTick>
 800af34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800af36:	e008      	b.n	800af4a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af38:	f7fc fdc8 	bl	8007acc <HAL_GetTick>
 800af3c:	4602      	mov	r2, r0
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	1ad3      	subs	r3, r2, r3
 800af42:	2b02      	cmp	r3, #2
 800af44:	d901      	bls.n	800af4a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800af46:	2303      	movs	r3, #3
 800af48:	e03d      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800af4a:	4b03      	ldr	r3, [pc, #12]	@ (800af58 <HAL_RCC_OscConfig+0x4cc>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af52:	2b00      	cmp	r3, #0
 800af54:	d1f0      	bne.n	800af38 <HAL_RCC_OscConfig+0x4ac>
 800af56:	e035      	b.n	800afc4 <HAL_RCC_OscConfig+0x538>
 800af58:	40023800 	.word	0x40023800
 800af5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800af60:	4b1b      	ldr	r3, [pc, #108]	@ (800afd0 <HAL_RCC_OscConfig+0x544>)
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	699b      	ldr	r3, [r3, #24]
 800af6a:	2b01      	cmp	r3, #1
 800af6c:	d028      	beq.n	800afc0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800af78:	429a      	cmp	r2, r3
 800af7a:	d121      	bne.n	800afc0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800af86:	429a      	cmp	r2, r3
 800af88:	d11a      	bne.n	800afc0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800af8a:	68fa      	ldr	r2, [r7, #12]
 800af8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800af90:	4013      	ands	r3, r2
 800af92:	687a      	ldr	r2, [r7, #4]
 800af94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800af96:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800af98:	4293      	cmp	r3, r2
 800af9a:	d111      	bne.n	800afc0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afa6:	085b      	lsrs	r3, r3, #1
 800afa8:	3b01      	subs	r3, #1
 800afaa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800afac:	429a      	cmp	r2, r3
 800afae:	d107      	bne.n	800afc0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afba:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800afbc:	429a      	cmp	r2, r3
 800afbe:	d001      	beq.n	800afc4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800afc0:	2301      	movs	r3, #1
 800afc2:	e000      	b.n	800afc6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3718      	adds	r7, #24
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	bf00      	nop
 800afd0:	40023800 	.word	0x40023800

0800afd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b084      	sub	sp, #16
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
 800afdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800afde:	2300      	movs	r3, #0
 800afe0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d101      	bne.n	800afec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800afe8:	2301      	movs	r3, #1
 800afea:	e0d0      	b.n	800b18e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800afec:	4b6a      	ldr	r3, [pc, #424]	@ (800b198 <HAL_RCC_ClockConfig+0x1c4>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f003 030f 	and.w	r3, r3, #15
 800aff4:	683a      	ldr	r2, [r7, #0]
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d910      	bls.n	800b01c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800affa:	4b67      	ldr	r3, [pc, #412]	@ (800b198 <HAL_RCC_ClockConfig+0x1c4>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f023 020f 	bic.w	r2, r3, #15
 800b002:	4965      	ldr	r1, [pc, #404]	@ (800b198 <HAL_RCC_ClockConfig+0x1c4>)
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	4313      	orrs	r3, r2
 800b008:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b00a:	4b63      	ldr	r3, [pc, #396]	@ (800b198 <HAL_RCC_ClockConfig+0x1c4>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	f003 030f 	and.w	r3, r3, #15
 800b012:	683a      	ldr	r2, [r7, #0]
 800b014:	429a      	cmp	r2, r3
 800b016:	d001      	beq.n	800b01c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b018:	2301      	movs	r3, #1
 800b01a:	e0b8      	b.n	800b18e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f003 0302 	and.w	r3, r3, #2
 800b024:	2b00      	cmp	r3, #0
 800b026:	d020      	beq.n	800b06a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f003 0304 	and.w	r3, r3, #4
 800b030:	2b00      	cmp	r3, #0
 800b032:	d005      	beq.n	800b040 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b034:	4b59      	ldr	r3, [pc, #356]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b036:	689b      	ldr	r3, [r3, #8]
 800b038:	4a58      	ldr	r2, [pc, #352]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b03a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b03e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f003 0308 	and.w	r3, r3, #8
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d005      	beq.n	800b058 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b04c:	4b53      	ldr	r3, [pc, #332]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b04e:	689b      	ldr	r3, [r3, #8]
 800b050:	4a52      	ldr	r2, [pc, #328]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b052:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b056:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b058:	4b50      	ldr	r3, [pc, #320]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b05a:	689b      	ldr	r3, [r3, #8]
 800b05c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	689b      	ldr	r3, [r3, #8]
 800b064:	494d      	ldr	r1, [pc, #308]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b066:	4313      	orrs	r3, r2
 800b068:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	f003 0301 	and.w	r3, r3, #1
 800b072:	2b00      	cmp	r3, #0
 800b074:	d040      	beq.n	800b0f8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	d107      	bne.n	800b08e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b07e:	4b47      	ldr	r3, [pc, #284]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b086:	2b00      	cmp	r3, #0
 800b088:	d115      	bne.n	800b0b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b08a:	2301      	movs	r3, #1
 800b08c:	e07f      	b.n	800b18e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	685b      	ldr	r3, [r3, #4]
 800b092:	2b02      	cmp	r3, #2
 800b094:	d107      	bne.n	800b0a6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b096:	4b41      	ldr	r3, [pc, #260]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d109      	bne.n	800b0b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	e073      	b.n	800b18e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b0a6:	4b3d      	ldr	r3, [pc, #244]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f003 0302 	and.w	r3, r3, #2
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d101      	bne.n	800b0b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	e06b      	b.n	800b18e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b0b6:	4b39      	ldr	r3, [pc, #228]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b0b8:	689b      	ldr	r3, [r3, #8]
 800b0ba:	f023 0203 	bic.w	r2, r3, #3
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	685b      	ldr	r3, [r3, #4]
 800b0c2:	4936      	ldr	r1, [pc, #216]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b0c4:	4313      	orrs	r3, r2
 800b0c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0c8:	f7fc fd00 	bl	8007acc <HAL_GetTick>
 800b0cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b0ce:	e00a      	b.n	800b0e6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b0d0:	f7fc fcfc 	bl	8007acc <HAL_GetTick>
 800b0d4:	4602      	mov	r2, r0
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	1ad3      	subs	r3, r2, r3
 800b0da:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d901      	bls.n	800b0e6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b0e2:	2303      	movs	r3, #3
 800b0e4:	e053      	b.n	800b18e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b0e6:	4b2d      	ldr	r3, [pc, #180]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b0e8:	689b      	ldr	r3, [r3, #8]
 800b0ea:	f003 020c 	and.w	r2, r3, #12
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	685b      	ldr	r3, [r3, #4]
 800b0f2:	009b      	lsls	r3, r3, #2
 800b0f4:	429a      	cmp	r2, r3
 800b0f6:	d1eb      	bne.n	800b0d0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b0f8:	4b27      	ldr	r3, [pc, #156]	@ (800b198 <HAL_RCC_ClockConfig+0x1c4>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	f003 030f 	and.w	r3, r3, #15
 800b100:	683a      	ldr	r2, [r7, #0]
 800b102:	429a      	cmp	r2, r3
 800b104:	d210      	bcs.n	800b128 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b106:	4b24      	ldr	r3, [pc, #144]	@ (800b198 <HAL_RCC_ClockConfig+0x1c4>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f023 020f 	bic.w	r2, r3, #15
 800b10e:	4922      	ldr	r1, [pc, #136]	@ (800b198 <HAL_RCC_ClockConfig+0x1c4>)
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	4313      	orrs	r3, r2
 800b114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b116:	4b20      	ldr	r3, [pc, #128]	@ (800b198 <HAL_RCC_ClockConfig+0x1c4>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f003 030f 	and.w	r3, r3, #15
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	429a      	cmp	r2, r3
 800b122:	d001      	beq.n	800b128 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b124:	2301      	movs	r3, #1
 800b126:	e032      	b.n	800b18e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f003 0304 	and.w	r3, r3, #4
 800b130:	2b00      	cmp	r3, #0
 800b132:	d008      	beq.n	800b146 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b134:	4b19      	ldr	r3, [pc, #100]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b136:	689b      	ldr	r3, [r3, #8]
 800b138:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	68db      	ldr	r3, [r3, #12]
 800b140:	4916      	ldr	r1, [pc, #88]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b142:	4313      	orrs	r3, r2
 800b144:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f003 0308 	and.w	r3, r3, #8
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d009      	beq.n	800b166 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b152:	4b12      	ldr	r3, [pc, #72]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b154:	689b      	ldr	r3, [r3, #8]
 800b156:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	691b      	ldr	r3, [r3, #16]
 800b15e:	00db      	lsls	r3, r3, #3
 800b160:	490e      	ldr	r1, [pc, #56]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b162:	4313      	orrs	r3, r2
 800b164:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b166:	f000 f821 	bl	800b1ac <HAL_RCC_GetSysClockFreq>
 800b16a:	4602      	mov	r2, r0
 800b16c:	4b0b      	ldr	r3, [pc, #44]	@ (800b19c <HAL_RCC_ClockConfig+0x1c8>)
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	091b      	lsrs	r3, r3, #4
 800b172:	f003 030f 	and.w	r3, r3, #15
 800b176:	490a      	ldr	r1, [pc, #40]	@ (800b1a0 <HAL_RCC_ClockConfig+0x1cc>)
 800b178:	5ccb      	ldrb	r3, [r1, r3]
 800b17a:	fa22 f303 	lsr.w	r3, r2, r3
 800b17e:	4a09      	ldr	r2, [pc, #36]	@ (800b1a4 <HAL_RCC_ClockConfig+0x1d0>)
 800b180:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b182:	4b09      	ldr	r3, [pc, #36]	@ (800b1a8 <HAL_RCC_ClockConfig+0x1d4>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	4618      	mov	r0, r3
 800b188:	f7fc fc5c 	bl	8007a44 <HAL_InitTick>

  return HAL_OK;
 800b18c:	2300      	movs	r3, #0
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3710      	adds	r7, #16
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}
 800b196:	bf00      	nop
 800b198:	40023c00 	.word	0x40023c00
 800b19c:	40023800 	.word	0x40023800
 800b1a0:	08016ae0 	.word	0x08016ae0
 800b1a4:	20004ed0 	.word	0x20004ed0
 800b1a8:	20004f20 	.word	0x20004f20

0800b1ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b1ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b1b0:	b090      	sub	sp, #64	@ 0x40
 800b1b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1bc:	2300      	movs	r3, #0
 800b1be:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b1c4:	4b59      	ldr	r3, [pc, #356]	@ (800b32c <HAL_RCC_GetSysClockFreq+0x180>)
 800b1c6:	689b      	ldr	r3, [r3, #8]
 800b1c8:	f003 030c 	and.w	r3, r3, #12
 800b1cc:	2b08      	cmp	r3, #8
 800b1ce:	d00d      	beq.n	800b1ec <HAL_RCC_GetSysClockFreq+0x40>
 800b1d0:	2b08      	cmp	r3, #8
 800b1d2:	f200 80a1 	bhi.w	800b318 <HAL_RCC_GetSysClockFreq+0x16c>
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d002      	beq.n	800b1e0 <HAL_RCC_GetSysClockFreq+0x34>
 800b1da:	2b04      	cmp	r3, #4
 800b1dc:	d003      	beq.n	800b1e6 <HAL_RCC_GetSysClockFreq+0x3a>
 800b1de:	e09b      	b.n	800b318 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b1e0:	4b53      	ldr	r3, [pc, #332]	@ (800b330 <HAL_RCC_GetSysClockFreq+0x184>)
 800b1e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b1e4:	e09b      	b.n	800b31e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b1e6:	4b53      	ldr	r3, [pc, #332]	@ (800b334 <HAL_RCC_GetSysClockFreq+0x188>)
 800b1e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b1ea:	e098      	b.n	800b31e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b1ec:	4b4f      	ldr	r3, [pc, #316]	@ (800b32c <HAL_RCC_GetSysClockFreq+0x180>)
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b1f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b1f6:	4b4d      	ldr	r3, [pc, #308]	@ (800b32c <HAL_RCC_GetSysClockFreq+0x180>)
 800b1f8:	685b      	ldr	r3, [r3, #4]
 800b1fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d028      	beq.n	800b254 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b202:	4b4a      	ldr	r3, [pc, #296]	@ (800b32c <HAL_RCC_GetSysClockFreq+0x180>)
 800b204:	685b      	ldr	r3, [r3, #4]
 800b206:	099b      	lsrs	r3, r3, #6
 800b208:	2200      	movs	r2, #0
 800b20a:	623b      	str	r3, [r7, #32]
 800b20c:	627a      	str	r2, [r7, #36]	@ 0x24
 800b20e:	6a3b      	ldr	r3, [r7, #32]
 800b210:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b214:	2100      	movs	r1, #0
 800b216:	4b47      	ldr	r3, [pc, #284]	@ (800b334 <HAL_RCC_GetSysClockFreq+0x188>)
 800b218:	fb03 f201 	mul.w	r2, r3, r1
 800b21c:	2300      	movs	r3, #0
 800b21e:	fb00 f303 	mul.w	r3, r0, r3
 800b222:	4413      	add	r3, r2
 800b224:	4a43      	ldr	r2, [pc, #268]	@ (800b334 <HAL_RCC_GetSysClockFreq+0x188>)
 800b226:	fba0 1202 	umull	r1, r2, r0, r2
 800b22a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b22c:	460a      	mov	r2, r1
 800b22e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b230:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b232:	4413      	add	r3, r2
 800b234:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b238:	2200      	movs	r2, #0
 800b23a:	61bb      	str	r3, [r7, #24]
 800b23c:	61fa      	str	r2, [r7, #28]
 800b23e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b242:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b246:	f7f5 fd1f 	bl	8000c88 <__aeabi_uldivmod>
 800b24a:	4602      	mov	r2, r0
 800b24c:	460b      	mov	r3, r1
 800b24e:	4613      	mov	r3, r2
 800b250:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b252:	e053      	b.n	800b2fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b254:	4b35      	ldr	r3, [pc, #212]	@ (800b32c <HAL_RCC_GetSysClockFreq+0x180>)
 800b256:	685b      	ldr	r3, [r3, #4]
 800b258:	099b      	lsrs	r3, r3, #6
 800b25a:	2200      	movs	r2, #0
 800b25c:	613b      	str	r3, [r7, #16]
 800b25e:	617a      	str	r2, [r7, #20]
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b266:	f04f 0b00 	mov.w	fp, #0
 800b26a:	4652      	mov	r2, sl
 800b26c:	465b      	mov	r3, fp
 800b26e:	f04f 0000 	mov.w	r0, #0
 800b272:	f04f 0100 	mov.w	r1, #0
 800b276:	0159      	lsls	r1, r3, #5
 800b278:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b27c:	0150      	lsls	r0, r2, #5
 800b27e:	4602      	mov	r2, r0
 800b280:	460b      	mov	r3, r1
 800b282:	ebb2 080a 	subs.w	r8, r2, sl
 800b286:	eb63 090b 	sbc.w	r9, r3, fp
 800b28a:	f04f 0200 	mov.w	r2, #0
 800b28e:	f04f 0300 	mov.w	r3, #0
 800b292:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b296:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b29a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b29e:	ebb2 0408 	subs.w	r4, r2, r8
 800b2a2:	eb63 0509 	sbc.w	r5, r3, r9
 800b2a6:	f04f 0200 	mov.w	r2, #0
 800b2aa:	f04f 0300 	mov.w	r3, #0
 800b2ae:	00eb      	lsls	r3, r5, #3
 800b2b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b2b4:	00e2      	lsls	r2, r4, #3
 800b2b6:	4614      	mov	r4, r2
 800b2b8:	461d      	mov	r5, r3
 800b2ba:	eb14 030a 	adds.w	r3, r4, sl
 800b2be:	603b      	str	r3, [r7, #0]
 800b2c0:	eb45 030b 	adc.w	r3, r5, fp
 800b2c4:	607b      	str	r3, [r7, #4]
 800b2c6:	f04f 0200 	mov.w	r2, #0
 800b2ca:	f04f 0300 	mov.w	r3, #0
 800b2ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b2d2:	4629      	mov	r1, r5
 800b2d4:	028b      	lsls	r3, r1, #10
 800b2d6:	4621      	mov	r1, r4
 800b2d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b2dc:	4621      	mov	r1, r4
 800b2de:	028a      	lsls	r2, r1, #10
 800b2e0:	4610      	mov	r0, r2
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	60bb      	str	r3, [r7, #8]
 800b2ea:	60fa      	str	r2, [r7, #12]
 800b2ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b2f0:	f7f5 fcca 	bl	8000c88 <__aeabi_uldivmod>
 800b2f4:	4602      	mov	r2, r0
 800b2f6:	460b      	mov	r3, r1
 800b2f8:	4613      	mov	r3, r2
 800b2fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b2fc:	4b0b      	ldr	r3, [pc, #44]	@ (800b32c <HAL_RCC_GetSysClockFreq+0x180>)
 800b2fe:	685b      	ldr	r3, [r3, #4]
 800b300:	0c1b      	lsrs	r3, r3, #16
 800b302:	f003 0303 	and.w	r3, r3, #3
 800b306:	3301      	adds	r3, #1
 800b308:	005b      	lsls	r3, r3, #1
 800b30a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b30c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b30e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b310:	fbb2 f3f3 	udiv	r3, r2, r3
 800b314:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b316:	e002      	b.n	800b31e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b318:	4b05      	ldr	r3, [pc, #20]	@ (800b330 <HAL_RCC_GetSysClockFreq+0x184>)
 800b31a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b31c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b31e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b320:	4618      	mov	r0, r3
 800b322:	3740      	adds	r7, #64	@ 0x40
 800b324:	46bd      	mov	sp, r7
 800b326:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b32a:	bf00      	nop
 800b32c:	40023800 	.word	0x40023800
 800b330:	00f42400 	.word	0x00f42400
 800b334:	017d7840 	.word	0x017d7840

0800b338 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b338:	b480      	push	{r7}
 800b33a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b33c:	4b03      	ldr	r3, [pc, #12]	@ (800b34c <HAL_RCC_GetHCLKFreq+0x14>)
 800b33e:	681b      	ldr	r3, [r3, #0]
}
 800b340:	4618      	mov	r0, r3
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr
 800b34a:	bf00      	nop
 800b34c:	20004ed0 	.word	0x20004ed0

0800b350 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b354:	f7ff fff0 	bl	800b338 <HAL_RCC_GetHCLKFreq>
 800b358:	4602      	mov	r2, r0
 800b35a:	4b05      	ldr	r3, [pc, #20]	@ (800b370 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	0a9b      	lsrs	r3, r3, #10
 800b360:	f003 0307 	and.w	r3, r3, #7
 800b364:	4903      	ldr	r1, [pc, #12]	@ (800b374 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b366:	5ccb      	ldrb	r3, [r1, r3]
 800b368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	bd80      	pop	{r7, pc}
 800b370:	40023800 	.word	0x40023800
 800b374:	08016af0 	.word	0x08016af0

0800b378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b37c:	f7ff ffdc 	bl	800b338 <HAL_RCC_GetHCLKFreq>
 800b380:	4602      	mov	r2, r0
 800b382:	4b05      	ldr	r3, [pc, #20]	@ (800b398 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b384:	689b      	ldr	r3, [r3, #8]
 800b386:	0b5b      	lsrs	r3, r3, #13
 800b388:	f003 0307 	and.w	r3, r3, #7
 800b38c:	4903      	ldr	r1, [pc, #12]	@ (800b39c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b38e:	5ccb      	ldrb	r3, [r1, r3]
 800b390:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b394:	4618      	mov	r0, r3
 800b396:	bd80      	pop	{r7, pc}
 800b398:	40023800 	.word	0x40023800
 800b39c:	08016af0 	.word	0x08016af0

0800b3a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b088      	sub	sp, #32
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f003 0301 	and.w	r3, r3, #1
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d012      	beq.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b3c8:	4b69      	ldr	r3, [pc, #420]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b3ca:	689b      	ldr	r3, [r3, #8]
 800b3cc:	4a68      	ldr	r2, [pc, #416]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b3ce:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b3d2:	6093      	str	r3, [r2, #8]
 800b3d4:	4b66      	ldr	r3, [pc, #408]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b3d6:	689a      	ldr	r2, [r3, #8]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3dc:	4964      	ldr	r1, [pc, #400]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b3de:	4313      	orrs	r3, r2
 800b3e0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d101      	bne.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d017      	beq.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b3fa:	4b5d      	ldr	r3, [pc, #372]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b3fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b400:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b408:	4959      	ldr	r1, [pc, #356]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b40a:	4313      	orrs	r3, r2
 800b40c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b414:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b418:	d101      	bne.n	800b41e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800b41a:	2301      	movs	r3, #1
 800b41c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b422:	2b00      	cmp	r3, #0
 800b424:	d101      	bne.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800b426:	2301      	movs	r3, #1
 800b428:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b432:	2b00      	cmp	r3, #0
 800b434:	d017      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b436:	4b4e      	ldr	r3, [pc, #312]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b438:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b43c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b444:	494a      	ldr	r1, [pc, #296]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b446:	4313      	orrs	r3, r2
 800b448:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b450:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b454:	d101      	bne.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800b456:	2301      	movs	r3, #1
 800b458:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d101      	bne.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800b462:	2301      	movs	r3, #1
 800b464:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d001      	beq.n	800b476 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800b472:	2301      	movs	r3, #1
 800b474:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f003 0320 	and.w	r3, r3, #32
 800b47e:	2b00      	cmp	r3, #0
 800b480:	f000 808b 	beq.w	800b59a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b484:	4b3a      	ldr	r3, [pc, #232]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b488:	4a39      	ldr	r2, [pc, #228]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b48a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b48e:	6413      	str	r3, [r2, #64]	@ 0x40
 800b490:	4b37      	ldr	r3, [pc, #220]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b494:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b498:	60bb      	str	r3, [r7, #8]
 800b49a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b49c:	4b35      	ldr	r3, [pc, #212]	@ (800b574 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	4a34      	ldr	r2, [pc, #208]	@ (800b574 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b4a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b4a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4a8:	f7fc fb10 	bl	8007acc <HAL_GetTick>
 800b4ac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b4ae:	e008      	b.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b4b0:	f7fc fb0c 	bl	8007acc <HAL_GetTick>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	697b      	ldr	r3, [r7, #20]
 800b4b8:	1ad3      	subs	r3, r2, r3
 800b4ba:	2b64      	cmp	r3, #100	@ 0x64
 800b4bc:	d901      	bls.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800b4be:	2303      	movs	r3, #3
 800b4c0:	e357      	b.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b4c2:	4b2c      	ldr	r3, [pc, #176]	@ (800b574 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d0f0      	beq.n	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b4ce:	4b28      	ldr	r3, [pc, #160]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b4d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b4d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b4d6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b4d8:	693b      	ldr	r3, [r7, #16]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d035      	beq.n	800b54a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b4e6:	693a      	ldr	r2, [r7, #16]
 800b4e8:	429a      	cmp	r2, r3
 800b4ea:	d02e      	beq.n	800b54a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b4ec:	4b20      	ldr	r3, [pc, #128]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b4ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b4f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b4f4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b4f6:	4b1e      	ldr	r3, [pc, #120]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b4f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b4fa:	4a1d      	ldr	r2, [pc, #116]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b4fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b500:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b502:	4b1b      	ldr	r3, [pc, #108]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b506:	4a1a      	ldr	r2, [pc, #104]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b508:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b50c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800b50e:	4a18      	ldr	r2, [pc, #96]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b514:	4b16      	ldr	r3, [pc, #88]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b518:	f003 0301 	and.w	r3, r3, #1
 800b51c:	2b01      	cmp	r3, #1
 800b51e:	d114      	bne.n	800b54a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b520:	f7fc fad4 	bl	8007acc <HAL_GetTick>
 800b524:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b526:	e00a      	b.n	800b53e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b528:	f7fc fad0 	bl	8007acc <HAL_GetTick>
 800b52c:	4602      	mov	r2, r0
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	1ad3      	subs	r3, r2, r3
 800b532:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b536:	4293      	cmp	r3, r2
 800b538:	d901      	bls.n	800b53e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800b53a:	2303      	movs	r3, #3
 800b53c:	e319      	b.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b53e:	4b0c      	ldr	r3, [pc, #48]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b542:	f003 0302 	and.w	r3, r3, #2
 800b546:	2b00      	cmp	r3, #0
 800b548:	d0ee      	beq.n	800b528 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b54e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b552:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b556:	d111      	bne.n	800b57c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800b558:	4b05      	ldr	r3, [pc, #20]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b55a:	689b      	ldr	r3, [r3, #8]
 800b55c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b564:	4b04      	ldr	r3, [pc, #16]	@ (800b578 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800b566:	400b      	ands	r3, r1
 800b568:	4901      	ldr	r1, [pc, #4]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b56a:	4313      	orrs	r3, r2
 800b56c:	608b      	str	r3, [r1, #8]
 800b56e:	e00b      	b.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800b570:	40023800 	.word	0x40023800
 800b574:	40007000 	.word	0x40007000
 800b578:	0ffffcff 	.word	0x0ffffcff
 800b57c:	4baa      	ldr	r3, [pc, #680]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b57e:	689b      	ldr	r3, [r3, #8]
 800b580:	4aa9      	ldr	r2, [pc, #676]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b582:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b586:	6093      	str	r3, [r2, #8]
 800b588:	4ba7      	ldr	r3, [pc, #668]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b58a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b590:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b594:	49a4      	ldr	r1, [pc, #656]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b596:	4313      	orrs	r3, r2
 800b598:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f003 0310 	and.w	r3, r3, #16
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d010      	beq.n	800b5c8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b5a6:	4ba0      	ldr	r3, [pc, #640]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b5a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b5ac:	4a9e      	ldr	r2, [pc, #632]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b5ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b5b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b5b6:	4b9c      	ldr	r3, [pc, #624]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b5b8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5c0:	4999      	ldr	r1, [pc, #612]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b5c2:	4313      	orrs	r3, r2
 800b5c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d00a      	beq.n	800b5ea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b5d4:	4b94      	ldr	r3, [pc, #592]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b5d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5da:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b5e2:	4991      	ldr	r1, [pc, #580]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d00a      	beq.n	800b60c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b5f6:	4b8c      	ldr	r3, [pc, #560]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b5f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b604:	4988      	ldr	r1, [pc, #544]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b606:	4313      	orrs	r3, r2
 800b608:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b614:	2b00      	cmp	r3, #0
 800b616:	d00a      	beq.n	800b62e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b618:	4b83      	ldr	r3, [pc, #524]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b61a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b61e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b626:	4980      	ldr	r1, [pc, #512]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b628:	4313      	orrs	r3, r2
 800b62a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b636:	2b00      	cmp	r3, #0
 800b638:	d00a      	beq.n	800b650 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b63a:	4b7b      	ldr	r3, [pc, #492]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b63c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b640:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b648:	4977      	ldr	r1, [pc, #476]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b64a:	4313      	orrs	r3, r2
 800b64c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d00a      	beq.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b65c:	4b72      	ldr	r3, [pc, #456]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b65e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b662:	f023 0203 	bic.w	r2, r3, #3
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b66a:	496f      	ldr	r1, [pc, #444]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b66c:	4313      	orrs	r3, r2
 800b66e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00a      	beq.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b67e:	4b6a      	ldr	r3, [pc, #424]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b684:	f023 020c 	bic.w	r2, r3, #12
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b68c:	4966      	ldr	r1, [pc, #408]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b68e:	4313      	orrs	r3, r2
 800b690:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d00a      	beq.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b6a0:	4b61      	ldr	r3, [pc, #388]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6a6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6ae:	495e      	ldr	r1, [pc, #376]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d00a      	beq.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b6c2:	4b59      	ldr	r3, [pc, #356]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6c8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6d0:	4955      	ldr	r1, [pc, #340]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d00a      	beq.n	800b6fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b6e4:	4b50      	ldr	r3, [pc, #320]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6ea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6f2:	494d      	ldr	r1, [pc, #308]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b702:	2b00      	cmp	r3, #0
 800b704:	d00a      	beq.n	800b71c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800b706:	4b48      	ldr	r3, [pc, #288]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b70c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b714:	4944      	ldr	r1, [pc, #272]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b716:	4313      	orrs	r3, r2
 800b718:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b724:	2b00      	cmp	r3, #0
 800b726:	d00a      	beq.n	800b73e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800b728:	4b3f      	ldr	r3, [pc, #252]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b72a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b72e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b736:	493c      	ldr	r1, [pc, #240]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b738:	4313      	orrs	r3, r2
 800b73a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b746:	2b00      	cmp	r3, #0
 800b748:	d00a      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800b74a:	4b37      	ldr	r3, [pc, #220]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b74c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b750:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b758:	4933      	ldr	r1, [pc, #204]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b75a:	4313      	orrs	r3, r2
 800b75c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d00a      	beq.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b76c:	4b2e      	ldr	r3, [pc, #184]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b76e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b772:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b77a:	492b      	ldr	r1, [pc, #172]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b77c:	4313      	orrs	r3, r2
 800b77e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d011      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800b78e:	4b26      	ldr	r3, [pc, #152]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b794:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b79c:	4922      	ldr	r1, [pc, #136]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b7a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b7ac:	d101      	bne.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	f003 0308 	and.w	r3, r3, #8
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d001      	beq.n	800b7c2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d00a      	beq.n	800b7e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b7ce:	4b16      	ldr	r3, [pc, #88]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7d4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7dc:	4912      	ldr	r1, [pc, #72]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7de:	4313      	orrs	r3, r2
 800b7e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d00b      	beq.n	800b808 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b7f0:	4b0d      	ldr	r3, [pc, #52]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b7f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7f6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b800:	4909      	ldr	r1, [pc, #36]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b802:	4313      	orrs	r3, r2
 800b804:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b808:	69fb      	ldr	r3, [r7, #28]
 800b80a:	2b01      	cmp	r3, #1
 800b80c:	d006      	beq.n	800b81c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b816:	2b00      	cmp	r3, #0
 800b818:	f000 80d9 	beq.w	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b81c:	4b02      	ldr	r3, [pc, #8]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	4a01      	ldr	r2, [pc, #4]	@ (800b828 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b822:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b826:	e001      	b.n	800b82c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800b828:	40023800 	.word	0x40023800
 800b82c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b82e:	f7fc f94d 	bl	8007acc <HAL_GetTick>
 800b832:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b834:	e008      	b.n	800b848 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b836:	f7fc f949 	bl	8007acc <HAL_GetTick>
 800b83a:	4602      	mov	r2, r0
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	1ad3      	subs	r3, r2, r3
 800b840:	2b64      	cmp	r3, #100	@ 0x64
 800b842:	d901      	bls.n	800b848 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b844:	2303      	movs	r3, #3
 800b846:	e194      	b.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b848:	4b6c      	ldr	r3, [pc, #432]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b850:	2b00      	cmp	r3, #0
 800b852:	d1f0      	bne.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	f003 0301 	and.w	r3, r3, #1
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d021      	beq.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b864:	2b00      	cmp	r3, #0
 800b866:	d11d      	bne.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b868:	4b64      	ldr	r3, [pc, #400]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b86a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b86e:	0c1b      	lsrs	r3, r3, #16
 800b870:	f003 0303 	and.w	r3, r3, #3
 800b874:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800b876:	4b61      	ldr	r3, [pc, #388]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b878:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b87c:	0e1b      	lsrs	r3, r3, #24
 800b87e:	f003 030f 	and.w	r3, r3, #15
 800b882:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	685b      	ldr	r3, [r3, #4]
 800b888:	019a      	lsls	r2, r3, #6
 800b88a:	693b      	ldr	r3, [r7, #16]
 800b88c:	041b      	lsls	r3, r3, #16
 800b88e:	431a      	orrs	r2, r3
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	061b      	lsls	r3, r3, #24
 800b894:	431a      	orrs	r2, r3
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	689b      	ldr	r3, [r3, #8]
 800b89a:	071b      	lsls	r3, r3, #28
 800b89c:	4957      	ldr	r1, [pc, #348]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b89e:	4313      	orrs	r3, r2
 800b8a0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d004      	beq.n	800b8ba <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b8b8:	d00a      	beq.n	800b8d0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d02e      	beq.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b8ce:	d129      	bne.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b8d0:	4b4a      	ldr	r3, [pc, #296]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b8d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b8d6:	0c1b      	lsrs	r3, r3, #16
 800b8d8:	f003 0303 	and.w	r3, r3, #3
 800b8dc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800b8de:	4b47      	ldr	r3, [pc, #284]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b8e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b8e4:	0f1b      	lsrs	r3, r3, #28
 800b8e6:	f003 0307 	and.w	r3, r3, #7
 800b8ea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	685b      	ldr	r3, [r3, #4]
 800b8f0:	019a      	lsls	r2, r3, #6
 800b8f2:	693b      	ldr	r3, [r7, #16]
 800b8f4:	041b      	lsls	r3, r3, #16
 800b8f6:	431a      	orrs	r2, r3
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	061b      	lsls	r3, r3, #24
 800b8fe:	431a      	orrs	r2, r3
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	071b      	lsls	r3, r3, #28
 800b904:	493d      	ldr	r1, [pc, #244]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b906:	4313      	orrs	r3, r2
 800b908:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800b90c:	4b3b      	ldr	r3, [pc, #236]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b90e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b912:	f023 021f 	bic.w	r2, r3, #31
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b91a:	3b01      	subs	r3, #1
 800b91c:	4937      	ldr	r1, [pc, #220]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b91e:	4313      	orrs	r3, r2
 800b920:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d01d      	beq.n	800b96c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800b930:	4b32      	ldr	r3, [pc, #200]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b932:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b936:	0e1b      	lsrs	r3, r3, #24
 800b938:	f003 030f 	and.w	r3, r3, #15
 800b93c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800b93e:	4b2f      	ldr	r3, [pc, #188]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b940:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b944:	0f1b      	lsrs	r3, r3, #28
 800b946:	f003 0307 	and.w	r3, r3, #7
 800b94a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	685b      	ldr	r3, [r3, #4]
 800b950:	019a      	lsls	r2, r3, #6
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	691b      	ldr	r3, [r3, #16]
 800b956:	041b      	lsls	r3, r3, #16
 800b958:	431a      	orrs	r2, r3
 800b95a:	693b      	ldr	r3, [r7, #16]
 800b95c:	061b      	lsls	r3, r3, #24
 800b95e:	431a      	orrs	r2, r3
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	071b      	lsls	r3, r3, #28
 800b964:	4925      	ldr	r1, [pc, #148]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b966:	4313      	orrs	r3, r2
 800b968:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b974:	2b00      	cmp	r3, #0
 800b976:	d011      	beq.n	800b99c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	685b      	ldr	r3, [r3, #4]
 800b97c:	019a      	lsls	r2, r3, #6
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	691b      	ldr	r3, [r3, #16]
 800b982:	041b      	lsls	r3, r3, #16
 800b984:	431a      	orrs	r2, r3
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	68db      	ldr	r3, [r3, #12]
 800b98a:	061b      	lsls	r3, r3, #24
 800b98c:	431a      	orrs	r2, r3
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	689b      	ldr	r3, [r3, #8]
 800b992:	071b      	lsls	r3, r3, #28
 800b994:	4919      	ldr	r1, [pc, #100]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b996:	4313      	orrs	r3, r2
 800b998:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b99c:	4b17      	ldr	r3, [pc, #92]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	4a16      	ldr	r2, [pc, #88]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b9a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b9a8:	f7fc f890 	bl	8007acc <HAL_GetTick>
 800b9ac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b9ae:	e008      	b.n	800b9c2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b9b0:	f7fc f88c 	bl	8007acc <HAL_GetTick>
 800b9b4:	4602      	mov	r2, r0
 800b9b6:	697b      	ldr	r3, [r7, #20]
 800b9b8:	1ad3      	subs	r3, r2, r3
 800b9ba:	2b64      	cmp	r3, #100	@ 0x64
 800b9bc:	d901      	bls.n	800b9c2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b9be:	2303      	movs	r3, #3
 800b9c0:	e0d7      	b.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b9c2:	4b0e      	ldr	r3, [pc, #56]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d0f0      	beq.n	800b9b0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800b9ce:	69bb      	ldr	r3, [r7, #24]
 800b9d0:	2b01      	cmp	r3, #1
 800b9d2:	f040 80cd 	bne.w	800bb70 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800b9d6:	4b09      	ldr	r3, [pc, #36]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	4a08      	ldr	r2, [pc, #32]	@ (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b9dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b9e2:	f7fc f873 	bl	8007acc <HAL_GetTick>
 800b9e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800b9e8:	e00a      	b.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800b9ea:	f7fc f86f 	bl	8007acc <HAL_GetTick>
 800b9ee:	4602      	mov	r2, r0
 800b9f0:	697b      	ldr	r3, [r7, #20]
 800b9f2:	1ad3      	subs	r3, r2, r3
 800b9f4:	2b64      	cmp	r3, #100	@ 0x64
 800b9f6:	d903      	bls.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b9f8:	2303      	movs	r3, #3
 800b9fa:	e0ba      	b.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800b9fc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ba00:	4b5e      	ldr	r3, [pc, #376]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ba08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba0c:	d0ed      	beq.n	800b9ea <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d003      	beq.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d009      	beq.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d02e      	beq.n	800ba8c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d12a      	bne.n	800ba8c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800ba36:	4b51      	ldr	r3, [pc, #324]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ba38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba3c:	0c1b      	lsrs	r3, r3, #16
 800ba3e:	f003 0303 	and.w	r3, r3, #3
 800ba42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ba44:	4b4d      	ldr	r3, [pc, #308]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ba46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba4a:	0f1b      	lsrs	r3, r3, #28
 800ba4c:	f003 0307 	and.w	r3, r3, #7
 800ba50:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	695b      	ldr	r3, [r3, #20]
 800ba56:	019a      	lsls	r2, r3, #6
 800ba58:	693b      	ldr	r3, [r7, #16]
 800ba5a:	041b      	lsls	r3, r3, #16
 800ba5c:	431a      	orrs	r2, r3
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	699b      	ldr	r3, [r3, #24]
 800ba62:	061b      	lsls	r3, r3, #24
 800ba64:	431a      	orrs	r2, r3
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	071b      	lsls	r3, r3, #28
 800ba6a:	4944      	ldr	r1, [pc, #272]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ba6c:	4313      	orrs	r3, r2
 800ba6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800ba72:	4b42      	ldr	r3, [pc, #264]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ba74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba78:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba80:	3b01      	subs	r3, #1
 800ba82:	021b      	lsls	r3, r3, #8
 800ba84:	493d      	ldr	r1, [pc, #244]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ba86:	4313      	orrs	r3, r2
 800ba88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d022      	beq.n	800bade <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800baa0:	d11d      	bne.n	800bade <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800baa2:	4b36      	ldr	r3, [pc, #216]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800baa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baa8:	0e1b      	lsrs	r3, r3, #24
 800baaa:	f003 030f 	and.w	r3, r3, #15
 800baae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bab0:	4b32      	ldr	r3, [pc, #200]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bab6:	0f1b      	lsrs	r3, r3, #28
 800bab8:	f003 0307 	and.w	r3, r3, #7
 800babc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	695b      	ldr	r3, [r3, #20]
 800bac2:	019a      	lsls	r2, r3, #6
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6a1b      	ldr	r3, [r3, #32]
 800bac8:	041b      	lsls	r3, r3, #16
 800baca:	431a      	orrs	r2, r3
 800bacc:	693b      	ldr	r3, [r7, #16]
 800bace:	061b      	lsls	r3, r3, #24
 800bad0:	431a      	orrs	r2, r3
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	071b      	lsls	r3, r3, #28
 800bad6:	4929      	ldr	r1, [pc, #164]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bad8:	4313      	orrs	r3, r2
 800bada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	f003 0308 	and.w	r3, r3, #8
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d028      	beq.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800baea:	4b24      	ldr	r3, [pc, #144]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800baec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baf0:	0e1b      	lsrs	r3, r3, #24
 800baf2:	f003 030f 	and.w	r3, r3, #15
 800baf6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800baf8:	4b20      	ldr	r3, [pc, #128]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bafa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bafe:	0c1b      	lsrs	r3, r3, #16
 800bb00:	f003 0303 	and.w	r3, r3, #3
 800bb04:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	695b      	ldr	r3, [r3, #20]
 800bb0a:	019a      	lsls	r2, r3, #6
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	041b      	lsls	r3, r3, #16
 800bb10:	431a      	orrs	r2, r3
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	061b      	lsls	r3, r3, #24
 800bb16:	431a      	orrs	r2, r3
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	69db      	ldr	r3, [r3, #28]
 800bb1c:	071b      	lsls	r3, r3, #28
 800bb1e:	4917      	ldr	r1, [pc, #92]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb20:	4313      	orrs	r3, r2
 800bb22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800bb26:	4b15      	ldr	r3, [pc, #84]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bb2c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb34:	4911      	ldr	r1, [pc, #68]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb36:	4313      	orrs	r3, r2
 800bb38:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800bb3c:	4b0f      	ldr	r3, [pc, #60]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	4a0e      	ldr	r2, [pc, #56]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bb46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb48:	f7fb ffc0 	bl	8007acc <HAL_GetTick>
 800bb4c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bb4e:	e008      	b.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bb50:	f7fb ffbc 	bl	8007acc <HAL_GetTick>
 800bb54:	4602      	mov	r2, r0
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	1ad3      	subs	r3, r2, r3
 800bb5a:	2b64      	cmp	r3, #100	@ 0x64
 800bb5c:	d901      	bls.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bb5e:	2303      	movs	r3, #3
 800bb60:	e007      	b.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bb62:	4b06      	ldr	r3, [pc, #24]	@ (800bb7c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb6e:	d1ef      	bne.n	800bb50 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800bb70:	2300      	movs	r3, #0
}
 800bb72:	4618      	mov	r0, r3
 800bb74:	3720      	adds	r7, #32
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}
 800bb7a:	bf00      	nop
 800bb7c:	40023800 	.word	0x40023800

0800bb80 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b084      	sub	sp, #16
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800bb88:	2301      	movs	r3, #1
 800bb8a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d101      	bne.n	800bb96 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800bb92:	2301      	movs	r3, #1
 800bb94:	e071      	b.n	800bc7a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	7f5b      	ldrb	r3, [r3, #29]
 800bb9a:	b2db      	uxtb	r3, r3
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d105      	bne.n	800bbac <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2200      	movs	r2, #0
 800bba4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f7f8 ff64 	bl	8004a74 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2202      	movs	r2, #2
 800bbb0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	68db      	ldr	r3, [r3, #12]
 800bbb8:	f003 0310 	and.w	r3, r3, #16
 800bbbc:	2b10      	cmp	r3, #16
 800bbbe:	d053      	beq.n	800bc68 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	22ca      	movs	r2, #202	@ 0xca
 800bbc6:	625a      	str	r2, [r3, #36]	@ 0x24
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	2253      	movs	r2, #83	@ 0x53
 800bbce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f000 fbdf 	bl	800c394 <RTC_EnterInitMode>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800bbda:	7bfb      	ldrb	r3, [r7, #15]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d12a      	bne.n	800bc36 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	6899      	ldr	r1, [r3, #8]
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681a      	ldr	r2, [r3, #0]
 800bbea:	4b26      	ldr	r3, [pc, #152]	@ (800bc84 <HAL_RTC_Init+0x104>)
 800bbec:	400b      	ands	r3, r1
 800bbee:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	6899      	ldr	r1, [r3, #8]
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	685a      	ldr	r2, [r3, #4]
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	691b      	ldr	r3, [r3, #16]
 800bbfe:	431a      	orrs	r2, r3
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	695b      	ldr	r3, [r3, #20]
 800bc04:	431a      	orrs	r2, r3
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	430a      	orrs	r2, r1
 800bc0c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	687a      	ldr	r2, [r7, #4]
 800bc14:	68d2      	ldr	r2, [r2, #12]
 800bc16:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	6919      	ldr	r1, [r3, #16]
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	689b      	ldr	r3, [r3, #8]
 800bc22:	041a      	lsls	r2, r3, #16
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	430a      	orrs	r2, r1
 800bc2a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800bc2c:	6878      	ldr	r0, [r7, #4]
 800bc2e:	f000 fbe8 	bl	800c402 <RTC_ExitInitMode>
 800bc32:	4603      	mov	r3, r0
 800bc34:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800bc36:	7bfb      	ldrb	r3, [r7, #15]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d110      	bne.n	800bc5e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	f022 0208 	bic.w	r2, r2, #8
 800bc4a:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	699a      	ldr	r2, [r3, #24]
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	430a      	orrs	r2, r1
 800bc5c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	22ff      	movs	r2, #255	@ 0xff
 800bc64:	625a      	str	r2, [r3, #36]	@ 0x24
 800bc66:	e001      	b.n	800bc6c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800bc6c:	7bfb      	ldrb	r3, [r7, #15]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d102      	bne.n	800bc78 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	2201      	movs	r2, #1
 800bc76:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800bc78:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3710      	adds	r7, #16
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
 800bc82:	bf00      	nop
 800bc84:	ff8fffbf 	.word	0xff8fffbf

0800bc88 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bc88:	b590      	push	{r4, r7, lr}
 800bc8a:	b087      	sub	sp, #28
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	60f8      	str	r0, [r7, #12]
 800bc90:	60b9      	str	r1, [r7, #8]
 800bc92:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bc94:	2300      	movs	r3, #0
 800bc96:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	7f1b      	ldrb	r3, [r3, #28]
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	d101      	bne.n	800bca4 <HAL_RTC_SetTime+0x1c>
 800bca0:	2302      	movs	r3, #2
 800bca2:	e085      	b.n	800bdb0 <HAL_RTC_SetTime+0x128>
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	2201      	movs	r2, #1
 800bca8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	2202      	movs	r2, #2
 800bcae:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d126      	bne.n	800bd04 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	689b      	ldr	r3, [r3, #8]
 800bcbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d102      	bne.n	800bcca <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bcca:	68bb      	ldr	r3, [r7, #8]
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f000 fbbc 	bl	800c44c <RTC_ByteToBcd2>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	785b      	ldrb	r3, [r3, #1]
 800bcdc:	4618      	mov	r0, r3
 800bcde:	f000 fbb5 	bl	800c44c <RTC_ByteToBcd2>
 800bce2:	4603      	mov	r3, r0
 800bce4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bce6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	789b      	ldrb	r3, [r3, #2]
 800bcec:	4618      	mov	r0, r3
 800bcee:	f000 fbad 	bl	800c44c <RTC_ByteToBcd2>
 800bcf2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bcf4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	78db      	ldrb	r3, [r3, #3]
 800bcfc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bcfe:	4313      	orrs	r3, r2
 800bd00:	617b      	str	r3, [r7, #20]
 800bd02:	e018      	b.n	800bd36 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	689b      	ldr	r3, [r3, #8]
 800bd0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d102      	bne.n	800bd18 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	2200      	movs	r2, #0
 800bd16:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	785b      	ldrb	r3, [r3, #1]
 800bd22:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bd24:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800bd26:	68ba      	ldr	r2, [r7, #8]
 800bd28:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800bd2a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	78db      	ldrb	r3, [r3, #3]
 800bd30:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bd32:	4313      	orrs	r3, r2
 800bd34:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	22ca      	movs	r2, #202	@ 0xca
 800bd3c:	625a      	str	r2, [r3, #36]	@ 0x24
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	2253      	movs	r2, #83	@ 0x53
 800bd44:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bd46:	68f8      	ldr	r0, [r7, #12]
 800bd48:	f000 fb24 	bl	800c394 <RTC_EnterInitMode>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800bd50:	7cfb      	ldrb	r3, [r7, #19]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d11e      	bne.n	800bd94 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	681a      	ldr	r2, [r3, #0]
 800bd5a:	6979      	ldr	r1, [r7, #20]
 800bd5c:	4b16      	ldr	r3, [pc, #88]	@ (800bdb8 <HAL_RTC_SetTime+0x130>)
 800bd5e:	400b      	ands	r3, r1
 800bd60:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	689a      	ldr	r2, [r3, #8]
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800bd70:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	6899      	ldr	r1, [r3, #8]
 800bd78:	68bb      	ldr	r3, [r7, #8]
 800bd7a:	68da      	ldr	r2, [r3, #12]
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	691b      	ldr	r3, [r3, #16]
 800bd80:	431a      	orrs	r2, r3
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	430a      	orrs	r2, r1
 800bd88:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bd8a:	68f8      	ldr	r0, [r7, #12]
 800bd8c:	f000 fb39 	bl	800c402 <RTC_ExitInitMode>
 800bd90:	4603      	mov	r3, r0
 800bd92:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800bd94:	7cfb      	ldrb	r3, [r7, #19]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d102      	bne.n	800bda0 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	22ff      	movs	r2, #255	@ 0xff
 800bda6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	2200      	movs	r2, #0
 800bdac:	771a      	strb	r2, [r3, #28]

  return status;
 800bdae:	7cfb      	ldrb	r3, [r7, #19]
}
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	371c      	adds	r7, #28
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd90      	pop	{r4, r7, pc}
 800bdb8:	007f7f7f 	.word	0x007f7f7f

0800bdbc <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b086      	sub	sp, #24
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	60f8      	str	r0, [r7, #12]
 800bdc4:	60b9      	str	r1, [r7, #8]
 800bdc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bdc8:	2300      	movs	r3, #0
 800bdca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	691b      	ldr	r3, [r3, #16]
 800bddc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	681a      	ldr	r2, [r3, #0]
 800bdea:	4b22      	ldr	r3, [pc, #136]	@ (800be74 <HAL_RTC_GetTime+0xb8>)
 800bdec:	4013      	ands	r3, r2
 800bdee:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	0c1b      	lsrs	r3, r3, #16
 800bdf4:	b2db      	uxtb	r3, r3
 800bdf6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bdfa:	b2da      	uxtb	r2, r3
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	0a1b      	lsrs	r3, r3, #8
 800be04:	b2db      	uxtb	r3, r3
 800be06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800be0a:	b2da      	uxtb	r2, r3
 800be0c:	68bb      	ldr	r3, [r7, #8]
 800be0e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800be10:	697b      	ldr	r3, [r7, #20]
 800be12:	b2db      	uxtb	r3, r3
 800be14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800be18:	b2da      	uxtb	r2, r3
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800be1e:	697b      	ldr	r3, [r7, #20]
 800be20:	0d9b      	lsrs	r3, r3, #22
 800be22:	b2db      	uxtb	r3, r3
 800be24:	f003 0301 	and.w	r3, r3, #1
 800be28:	b2da      	uxtb	r2, r3
 800be2a:	68bb      	ldr	r3, [r7, #8]
 800be2c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d11a      	bne.n	800be6a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	781b      	ldrb	r3, [r3, #0]
 800be38:	4618      	mov	r0, r3
 800be3a:	f000 fb25 	bl	800c488 <RTC_Bcd2ToByte>
 800be3e:	4603      	mov	r3, r0
 800be40:	461a      	mov	r2, r3
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800be46:	68bb      	ldr	r3, [r7, #8]
 800be48:	785b      	ldrb	r3, [r3, #1]
 800be4a:	4618      	mov	r0, r3
 800be4c:	f000 fb1c 	bl	800c488 <RTC_Bcd2ToByte>
 800be50:	4603      	mov	r3, r0
 800be52:	461a      	mov	r2, r3
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800be58:	68bb      	ldr	r3, [r7, #8]
 800be5a:	789b      	ldrb	r3, [r3, #2]
 800be5c:	4618      	mov	r0, r3
 800be5e:	f000 fb13 	bl	800c488 <RTC_Bcd2ToByte>
 800be62:	4603      	mov	r3, r0
 800be64:	461a      	mov	r2, r3
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800be6a:	2300      	movs	r3, #0
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	3718      	adds	r7, #24
 800be70:	46bd      	mov	sp, r7
 800be72:	bd80      	pop	{r7, pc}
 800be74:	007f7f7f 	.word	0x007f7f7f

0800be78 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800be78:	b590      	push	{r4, r7, lr}
 800be7a:	b087      	sub	sp, #28
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	60f8      	str	r0, [r7, #12]
 800be80:	60b9      	str	r1, [r7, #8]
 800be82:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800be84:	2300      	movs	r3, #0
 800be86:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	7f1b      	ldrb	r3, [r3, #28]
 800be8c:	2b01      	cmp	r3, #1
 800be8e:	d101      	bne.n	800be94 <HAL_RTC_SetDate+0x1c>
 800be90:	2302      	movs	r3, #2
 800be92:	e06f      	b.n	800bf74 <HAL_RTC_SetDate+0xfc>
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2201      	movs	r2, #1
 800be98:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	2202      	movs	r2, #2
 800be9e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d10e      	bne.n	800bec4 <HAL_RTC_SetDate+0x4c>
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	785b      	ldrb	r3, [r3, #1]
 800beaa:	f003 0310 	and.w	r3, r3, #16
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d008      	beq.n	800bec4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	785b      	ldrb	r3, [r3, #1]
 800beb6:	f023 0310 	bic.w	r3, r3, #16
 800beba:	b2db      	uxtb	r3, r3
 800bebc:	330a      	adds	r3, #10
 800bebe:	b2da      	uxtb	r2, r3
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d11c      	bne.n	800bf04 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	78db      	ldrb	r3, [r3, #3]
 800bece:	4618      	mov	r0, r3
 800bed0:	f000 fabc 	bl	800c44c <RTC_ByteToBcd2>
 800bed4:	4603      	mov	r3, r0
 800bed6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	785b      	ldrb	r3, [r3, #1]
 800bedc:	4618      	mov	r0, r3
 800bede:	f000 fab5 	bl	800c44c <RTC_ByteToBcd2>
 800bee2:	4603      	mov	r3, r0
 800bee4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bee6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	789b      	ldrb	r3, [r3, #2]
 800beec:	4618      	mov	r0, r3
 800beee:	f000 faad 	bl	800c44c <RTC_ByteToBcd2>
 800bef2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bef4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800bef8:	68bb      	ldr	r3, [r7, #8]
 800befa:	781b      	ldrb	r3, [r3, #0]
 800befc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800befe:	4313      	orrs	r3, r2
 800bf00:	617b      	str	r3, [r7, #20]
 800bf02:	e00e      	b.n	800bf22 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	78db      	ldrb	r3, [r3, #3]
 800bf08:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	785b      	ldrb	r3, [r3, #1]
 800bf0e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bf10:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800bf12:	68ba      	ldr	r2, [r7, #8]
 800bf14:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bf16:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bf1e:	4313      	orrs	r3, r2
 800bf20:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	22ca      	movs	r2, #202	@ 0xca
 800bf28:	625a      	str	r2, [r3, #36]	@ 0x24
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	2253      	movs	r2, #83	@ 0x53
 800bf30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bf32:	68f8      	ldr	r0, [r7, #12]
 800bf34:	f000 fa2e 	bl	800c394 <RTC_EnterInitMode>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800bf3c:	7cfb      	ldrb	r3, [r7, #19]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d10a      	bne.n	800bf58 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	681a      	ldr	r2, [r3, #0]
 800bf46:	6979      	ldr	r1, [r7, #20]
 800bf48:	4b0c      	ldr	r3, [pc, #48]	@ (800bf7c <HAL_RTC_SetDate+0x104>)
 800bf4a:	400b      	ands	r3, r1
 800bf4c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bf4e:	68f8      	ldr	r0, [r7, #12]
 800bf50:	f000 fa57 	bl	800c402 <RTC_ExitInitMode>
 800bf54:	4603      	mov	r3, r0
 800bf56:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800bf58:	7cfb      	ldrb	r3, [r7, #19]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d102      	bne.n	800bf64 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	2201      	movs	r2, #1
 800bf62:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	22ff      	movs	r2, #255	@ 0xff
 800bf6a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2200      	movs	r2, #0
 800bf70:	771a      	strb	r2, [r3, #28]

  return status;
 800bf72:	7cfb      	ldrb	r3, [r7, #19]
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	371c      	adds	r7, #28
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd90      	pop	{r4, r7, pc}
 800bf7c:	00ffff3f 	.word	0x00ffff3f

0800bf80 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b086      	sub	sp, #24
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	60f8      	str	r0, [r7, #12]
 800bf88:	60b9      	str	r1, [r7, #8]
 800bf8a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	685a      	ldr	r2, [r3, #4]
 800bf96:	4b21      	ldr	r3, [pc, #132]	@ (800c01c <HAL_RTC_GetDate+0x9c>)
 800bf98:	4013      	ands	r3, r2
 800bf9a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800bf9c:	697b      	ldr	r3, [r7, #20]
 800bf9e:	0c1b      	lsrs	r3, r3, #16
 800bfa0:	b2da      	uxtb	r2, r3
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	0a1b      	lsrs	r3, r3, #8
 800bfaa:	b2db      	uxtb	r3, r3
 800bfac:	f003 031f 	and.w	r3, r3, #31
 800bfb0:	b2da      	uxtb	r2, r3
 800bfb2:	68bb      	ldr	r3, [r7, #8]
 800bfb4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	b2db      	uxtb	r3, r3
 800bfba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bfbe:	b2da      	uxtb	r2, r3
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800bfc4:	697b      	ldr	r3, [r7, #20]
 800bfc6:	0b5b      	lsrs	r3, r3, #13
 800bfc8:	b2db      	uxtb	r3, r3
 800bfca:	f003 0307 	and.w	r3, r3, #7
 800bfce:	b2da      	uxtb	r2, r3
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d11a      	bne.n	800c010 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	78db      	ldrb	r3, [r3, #3]
 800bfde:	4618      	mov	r0, r3
 800bfe0:	f000 fa52 	bl	800c488 <RTC_Bcd2ToByte>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	785b      	ldrb	r3, [r3, #1]
 800bff0:	4618      	mov	r0, r3
 800bff2:	f000 fa49 	bl	800c488 <RTC_Bcd2ToByte>
 800bff6:	4603      	mov	r3, r0
 800bff8:	461a      	mov	r2, r3
 800bffa:	68bb      	ldr	r3, [r7, #8]
 800bffc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	789b      	ldrb	r3, [r3, #2]
 800c002:	4618      	mov	r0, r3
 800c004:	f000 fa40 	bl	800c488 <RTC_Bcd2ToByte>
 800c008:	4603      	mov	r3, r0
 800c00a:	461a      	mov	r2, r3
 800c00c:	68bb      	ldr	r3, [r7, #8]
 800c00e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800c010:	2300      	movs	r3, #0
}
 800c012:	4618      	mov	r0, r3
 800c014:	3718      	adds	r7, #24
 800c016:	46bd      	mov	sp, r7
 800c018:	bd80      	pop	{r7, pc}
 800c01a:	bf00      	nop
 800c01c:	00ffff3f 	.word	0x00ffff3f

0800c020 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c020:	b590      	push	{r4, r7, lr}
 800c022:	b089      	sub	sp, #36	@ 0x24
 800c024:	af00      	add	r7, sp, #0
 800c026:	60f8      	str	r0, [r7, #12]
 800c028:	60b9      	str	r1, [r7, #8]
 800c02a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800c02c:	4b9b      	ldr	r3, [pc, #620]	@ (800c29c <HAL_RTC_SetAlarm_IT+0x27c>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	4a9b      	ldr	r2, [pc, #620]	@ (800c2a0 <HAL_RTC_SetAlarm_IT+0x280>)
 800c032:	fba2 2303 	umull	r2, r3, r2, r3
 800c036:	0adb      	lsrs	r3, r3, #11
 800c038:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c03c:	fb02 f303 	mul.w	r3, r2, r3
 800c040:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 800c042:	2300      	movs	r3, #0
 800c044:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 800c046:	2300      	movs	r3, #0
 800c048:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	7f1b      	ldrb	r3, [r3, #28]
 800c04e:	2b01      	cmp	r3, #1
 800c050:	d101      	bne.n	800c056 <HAL_RTC_SetAlarm_IT+0x36>
 800c052:	2302      	movs	r3, #2
 800c054:	e11e      	b.n	800c294 <HAL_RTC_SetAlarm_IT+0x274>
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	2201      	movs	r2, #1
 800c05a:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	2202      	movs	r2, #2
 800c060:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d137      	bne.n	800c0d8 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	689b      	ldr	r3, [r3, #8]
 800c06e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c072:	2b00      	cmp	r3, #0
 800c074:	d102      	bne.n	800c07c <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	2200      	movs	r2, #0
 800c07a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	781b      	ldrb	r3, [r3, #0]
 800c080:	4618      	mov	r0, r3
 800c082:	f000 f9e3 	bl	800c44c <RTC_ByteToBcd2>
 800c086:	4603      	mov	r3, r0
 800c088:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	785b      	ldrb	r3, [r3, #1]
 800c08e:	4618      	mov	r0, r3
 800c090:	f000 f9dc 	bl	800c44c <RTC_ByteToBcd2>
 800c094:	4603      	mov	r3, r0
 800c096:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c098:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	789b      	ldrb	r3, [r3, #2]
 800c09e:	4618      	mov	r0, r3
 800c0a0:	f000 f9d4 	bl	800c44c <RTC_ByteToBcd2>
 800c0a4:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c0a6:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	78db      	ldrb	r3, [r3, #3]
 800c0ae:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c0b0:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	f000 f9c6 	bl	800c44c <RTC_ByteToBcd2>
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800c0c4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c0cc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c0d2:	4313      	orrs	r3, r2
 800c0d4:	61fb      	str	r3, [r7, #28]
 800c0d6:	e023      	b.n	800c120 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	689b      	ldr	r3, [r3, #8]
 800c0de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d102      	bne.n	800c0ec <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	781b      	ldrb	r3, [r3, #0]
 800c0f0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	785b      	ldrb	r3, [r3, #1]
 800c0f6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c0f8:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c0fa:	68ba      	ldr	r2, [r7, #8]
 800c0fc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c0fe:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800c100:	68bb      	ldr	r3, [r7, #8]
 800c102:	78db      	ldrb	r3, [r3, #3]
 800c104:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800c106:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c10e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800c110:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800c116:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c11c:	4313      	orrs	r3, r2
 800c11e:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c120:	68bb      	ldr	r3, [r7, #8]
 800c122:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800c124:	68bb      	ldr	r3, [r7, #8]
 800c126:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800c128:	4313      	orrs	r3, r2
 800c12a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	22ca      	movs	r2, #202	@ 0xca
 800c132:	625a      	str	r2, [r3, #36]	@ 0x24
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	2253      	movs	r2, #83	@ 0x53
 800c13a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c140:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c144:	d142      	bne.n	800c1cc <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	689a      	ldr	r2, [r3, #8]
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c154:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	68db      	ldr	r3, [r3, #12]
 800c15c:	b2da      	uxtb	r2, r3
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800c166:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800c168:	697b      	ldr	r3, [r7, #20]
 800c16a:	3b01      	subs	r3, #1
 800c16c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800c16e:	697b      	ldr	r3, [r7, #20]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d10b      	bne.n	800c18c <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	22ff      	movs	r2, #255	@ 0xff
 800c17a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	2203      	movs	r2, #3
 800c180:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	2200      	movs	r2, #0
 800c186:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c188:	2303      	movs	r3, #3
 800c18a:	e083      	b.n	800c294 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	68db      	ldr	r3, [r3, #12]
 800c192:	f003 0301 	and.w	r3, r3, #1
 800c196:	2b00      	cmp	r3, #0
 800c198:	d0e6      	beq.n	800c168 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	69fa      	ldr	r2, [r7, #28]
 800c1a0:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	69ba      	ldr	r2, [r7, #24]
 800c1a8:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	689a      	ldr	r2, [r3, #8]
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c1b8:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	689a      	ldr	r2, [r3, #8]
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c1c8:	609a      	str	r2, [r3, #8]
 800c1ca:	e04c      	b.n	800c266 <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	689a      	ldr	r2, [r3, #8]
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c1da:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	68db      	ldr	r3, [r3, #12]
 800c1e2:	b2da      	uxtb	r2, r3
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800c1ec:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800c1ee:	4b2b      	ldr	r3, [pc, #172]	@ (800c29c <HAL_RTC_SetAlarm_IT+0x27c>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	4a2b      	ldr	r2, [pc, #172]	@ (800c2a0 <HAL_RTC_SetAlarm_IT+0x280>)
 800c1f4:	fba2 2303 	umull	r2, r3, r2, r3
 800c1f8:	0adb      	lsrs	r3, r3, #11
 800c1fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c1fe:	fb02 f303 	mul.w	r3, r2, r3
 800c202:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	3b01      	subs	r3, #1
 800c208:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d10b      	bne.n	800c228 <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	22ff      	movs	r2, #255	@ 0xff
 800c216:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	2203      	movs	r2, #3
 800c21c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2200      	movs	r2, #0
 800c222:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c224:	2303      	movs	r3, #3
 800c226:	e035      	b.n	800c294 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	68db      	ldr	r3, [r3, #12]
 800c22e:	f003 0302 	and.w	r3, r3, #2
 800c232:	2b00      	cmp	r3, #0
 800c234:	d0e6      	beq.n	800c204 <HAL_RTC_SetAlarm_IT+0x1e4>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	69fa      	ldr	r2, [r7, #28]
 800c23c:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	69ba      	ldr	r2, [r7, #24]
 800c244:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	689a      	ldr	r2, [r3, #8]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c254:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	689a      	ldr	r2, [r3, #8]
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c264:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800c266:	4b0f      	ldr	r3, [pc, #60]	@ (800c2a4 <HAL_RTC_SetAlarm_IT+0x284>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	4a0e      	ldr	r2, [pc, #56]	@ (800c2a4 <HAL_RTC_SetAlarm_IT+0x284>)
 800c26c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c270:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800c272:	4b0c      	ldr	r3, [pc, #48]	@ (800c2a4 <HAL_RTC_SetAlarm_IT+0x284>)
 800c274:	689b      	ldr	r3, [r3, #8]
 800c276:	4a0b      	ldr	r2, [pc, #44]	@ (800c2a4 <HAL_RTC_SetAlarm_IT+0x284>)
 800c278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c27c:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	22ff      	movs	r2, #255	@ 0xff
 800c284:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2201      	movs	r2, #1
 800c28a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2200      	movs	r2, #0
 800c290:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c292:	2300      	movs	r3, #0
}
 800c294:	4618      	mov	r0, r3
 800c296:	3724      	adds	r7, #36	@ 0x24
 800c298:	46bd      	mov	sp, r7
 800c29a:	bd90      	pop	{r4, r7, pc}
 800c29c:	20004ed0 	.word	0x20004ed0
 800c2a0:	10624dd3 	.word	0x10624dd3
 800c2a4:	40013c00 	.word	0x40013c00

0800c2a8 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b082      	sub	sp, #8
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800c2b0:	4b1f      	ldr	r3, [pc, #124]	@ (800c330 <HAL_RTC_AlarmIRQHandler+0x88>)
 800c2b2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800c2b6:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	689b      	ldr	r3, [r3, #8]
 800c2be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d012      	beq.n	800c2ec <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	68db      	ldr	r3, [r3, #12]
 800c2cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00b      	beq.n	800c2ec <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	68db      	ldr	r3, [r3, #12]
 800c2da:	b2da      	uxtb	r2, r3
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800c2e4:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 f824 	bl	800c334 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	689b      	ldr	r3, [r3, #8]
 800c2f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d012      	beq.n	800c320 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	68db      	ldr	r3, [r3, #12]
 800c300:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c304:	2b00      	cmp	r3, #0
 800c306:	d00b      	beq.n	800c320 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	68db      	ldr	r3, [r3, #12]
 800c30e:	b2da      	uxtb	r2, r3
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800c318:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f000 f9c2 	bl	800c6a4 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2201      	movs	r2, #1
 800c324:	775a      	strb	r2, [r3, #29]
}
 800c326:	bf00      	nop
 800c328:	3708      	adds	r7, #8
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}
 800c32e:	bf00      	nop
 800c330:	40013c00 	.word	0x40013c00

0800c334 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800c334:	b480      	push	{r7}
 800c336:	b083      	sub	sp, #12
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 800c33c:	bf00      	nop
 800c33e:	370c      	adds	r7, #12
 800c340:	46bd      	mov	sp, r7
 800c342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c346:	4770      	bx	lr

0800c348 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b084      	sub	sp, #16
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c350:	2300      	movs	r3, #0
 800c352:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	4a0d      	ldr	r2, [pc, #52]	@ (800c390 <HAL_RTC_WaitForSynchro+0x48>)
 800c35a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c35c:	f7fb fbb6 	bl	8007acc <HAL_GetTick>
 800c360:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c362:	e009      	b.n	800c378 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c364:	f7fb fbb2 	bl	8007acc <HAL_GetTick>
 800c368:	4602      	mov	r2, r0
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	1ad3      	subs	r3, r2, r3
 800c36e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c372:	d901      	bls.n	800c378 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800c374:	2303      	movs	r3, #3
 800c376:	e007      	b.n	800c388 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	68db      	ldr	r3, [r3, #12]
 800c37e:	f003 0320 	and.w	r3, r3, #32
 800c382:	2b00      	cmp	r3, #0
 800c384:	d0ee      	beq.n	800c364 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800c386:	2300      	movs	r3, #0
}
 800c388:	4618      	mov	r0, r3
 800c38a:	3710      	adds	r7, #16
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}
 800c390:	0001ff5f 	.word	0x0001ff5f

0800c394 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b084      	sub	sp, #16
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c39c:	2300      	movs	r3, #0
 800c39e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	68db      	ldr	r3, [r3, #12]
 800c3aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d122      	bne.n	800c3f8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	68da      	ldr	r2, [r3, #12]
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c3c0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c3c2:	f7fb fb83 	bl	8007acc <HAL_GetTick>
 800c3c6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c3c8:	e00c      	b.n	800c3e4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c3ca:	f7fb fb7f 	bl	8007acc <HAL_GetTick>
 800c3ce:	4602      	mov	r2, r0
 800c3d0:	68bb      	ldr	r3, [r7, #8]
 800c3d2:	1ad3      	subs	r3, r2, r3
 800c3d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c3d8:	d904      	bls.n	800c3e4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2204      	movs	r2, #4
 800c3de:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	68db      	ldr	r3, [r3, #12]
 800c3ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d102      	bne.n	800c3f8 <RTC_EnterInitMode+0x64>
 800c3f2:	7bfb      	ldrb	r3, [r7, #15]
 800c3f4:	2b01      	cmp	r3, #1
 800c3f6:	d1e8      	bne.n	800c3ca <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800c3f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3710      	adds	r7, #16
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}

0800c402 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c402:	b580      	push	{r7, lr}
 800c404:	b084      	sub	sp, #16
 800c406:	af00      	add	r7, sp, #0
 800c408:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c40a:	2300      	movs	r3, #0
 800c40c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	68da      	ldr	r2, [r3, #12]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c41c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	689b      	ldr	r3, [r3, #8]
 800c424:	f003 0320 	and.w	r3, r3, #32
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d10a      	bne.n	800c442 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f7ff ff8b 	bl	800c348 <HAL_RTC_WaitForSynchro>
 800c432:	4603      	mov	r3, r0
 800c434:	2b00      	cmp	r3, #0
 800c436:	d004      	beq.n	800c442 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2204      	movs	r2, #4
 800c43c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800c43e:	2301      	movs	r3, #1
 800c440:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800c442:	7bfb      	ldrb	r3, [r7, #15]
}
 800c444:	4618      	mov	r0, r3
 800c446:	3710      	adds	r7, #16
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}

0800c44c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800c44c:	b480      	push	{r7}
 800c44e:	b085      	sub	sp, #20
 800c450:	af00      	add	r7, sp, #0
 800c452:	4603      	mov	r3, r0
 800c454:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c456:	2300      	movs	r3, #0
 800c458:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800c45a:	e005      	b.n	800c468 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	3301      	adds	r3, #1
 800c460:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800c462:	79fb      	ldrb	r3, [r7, #7]
 800c464:	3b0a      	subs	r3, #10
 800c466:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800c468:	79fb      	ldrb	r3, [r7, #7]
 800c46a:	2b09      	cmp	r3, #9
 800c46c:	d8f6      	bhi.n	800c45c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	b2db      	uxtb	r3, r3
 800c472:	011b      	lsls	r3, r3, #4
 800c474:	b2da      	uxtb	r2, r3
 800c476:	79fb      	ldrb	r3, [r7, #7]
 800c478:	4313      	orrs	r3, r2
 800c47a:	b2db      	uxtb	r3, r3
}
 800c47c:	4618      	mov	r0, r3
 800c47e:	3714      	adds	r7, #20
 800c480:	46bd      	mov	sp, r7
 800c482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c486:	4770      	bx	lr

0800c488 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800c488:	b480      	push	{r7}
 800c48a:	b085      	sub	sp, #20
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	4603      	mov	r3, r0
 800c490:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800c492:	2300      	movs	r3, #0
 800c494:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800c496:	79fb      	ldrb	r3, [r7, #7]
 800c498:	091b      	lsrs	r3, r3, #4
 800c49a:	b2db      	uxtb	r3, r3
 800c49c:	461a      	mov	r2, r3
 800c49e:	4613      	mov	r3, r2
 800c4a0:	009b      	lsls	r3, r3, #2
 800c4a2:	4413      	add	r3, r2
 800c4a4:	005b      	lsls	r3, r3, #1
 800c4a6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	b2da      	uxtb	r2, r3
 800c4ac:	79fb      	ldrb	r3, [r7, #7]
 800c4ae:	f003 030f 	and.w	r3, r3, #15
 800c4b2:	b2db      	uxtb	r3, r3
 800c4b4:	4413      	add	r3, r2
 800c4b6:	b2db      	uxtb	r3, r3
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3714      	adds	r7, #20
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c2:	4770      	bx	lr

0800c4c4 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800c4c4:	b480      	push	{r7}
 800c4c6:	b087      	sub	sp, #28
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	60f8      	str	r0, [r7, #12]
 800c4cc:	60b9      	str	r1, [r7, #8]
 800c4ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800c4d0:	4b5a      	ldr	r3, [pc, #360]	@ (800c63c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	4a5a      	ldr	r2, [pc, #360]	@ (800c640 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800c4d6:	fba2 2303 	umull	r2, r3, r2, r3
 800c4da:	0adb      	lsrs	r3, r3, #11
 800c4dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c4e0:	fb02 f303 	mul.w	r3, r2, r3
 800c4e4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	7f1b      	ldrb	r3, [r3, #28]
 800c4ea:	2b01      	cmp	r3, #1
 800c4ec:	d101      	bne.n	800c4f2 <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 800c4ee:	2302      	movs	r3, #2
 800c4f0:	e09d      	b.n	800c62e <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	2201      	movs	r2, #1
 800c4f6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	2202      	movs	r2, #2
 800c4fc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	22ca      	movs	r2, #202	@ 0xca
 800c504:	625a      	str	r2, [r3, #36]	@ 0x24
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	2253      	movs	r2, #83	@ 0x53
 800c50c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	689b      	ldr	r3, [r3, #8]
 800c514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d018      	beq.n	800c54e <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	3b01      	subs	r3, #1
 800c520:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800c522:	697b      	ldr	r3, [r7, #20]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d10b      	bne.n	800c540 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	22ff      	movs	r2, #255	@ 0xff
 800c52e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	2203      	movs	r2, #3
 800c534:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	2200      	movs	r2, #0
 800c53a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c53c:	2303      	movs	r3, #3
 800c53e:	e076      	b.n	800c62e <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	68db      	ldr	r3, [r3, #12]
 800c546:	f003 0304 	and.w	r3, r3, #4
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d1e6      	bne.n	800c51c <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	689a      	ldr	r2, [r3, #8]
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c55c:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	68db      	ldr	r3, [r3, #12]
 800c564:	b2da      	uxtb	r2, r3
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800c56e:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800c570:	4b32      	ldr	r3, [pc, #200]	@ (800c63c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	4a32      	ldr	r2, [pc, #200]	@ (800c640 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800c576:	fba2 2303 	umull	r2, r3, r2, r3
 800c57a:	0adb      	lsrs	r3, r3, #11
 800c57c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c580:	fb02 f303 	mul.w	r3, r2, r3
 800c584:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	3b01      	subs	r3, #1
 800c58a:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d10b      	bne.n	800c5aa <HAL_RTCEx_SetWakeUpTimer_IT+0xe6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	22ff      	movs	r2, #255	@ 0xff
 800c598:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	2203      	movs	r2, #3
 800c59e:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800c5a6:	2303      	movs	r3, #3
 800c5a8:	e041      	b.n	800c62e <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	68db      	ldr	r3, [r3, #12]
 800c5b0:	f003 0304 	and.w	r3, r3, #4
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d0e6      	beq.n	800c586 <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	689a      	ldr	r2, [r3, #8]
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	f022 0207 	bic.w	r2, r2, #7
 800c5c6:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	6899      	ldr	r1, [r3, #8]
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	687a      	ldr	r2, [r7, #4]
 800c5d4:	430a      	orrs	r2, r1
 800c5d6:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	68ba      	ldr	r2, [r7, #8]
 800c5de:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800c5e0:	4b18      	ldr	r3, [pc, #96]	@ (800c644 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	4a17      	ldr	r2, [pc, #92]	@ (800c644 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800c5e6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c5ea:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800c5ec:	4b15      	ldr	r3, [pc, #84]	@ (800c644 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800c5ee:	689b      	ldr	r3, [r3, #8]
 800c5f0:	4a14      	ldr	r2, [pc, #80]	@ (800c644 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800c5f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c5f6:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	689a      	ldr	r2, [r3, #8]
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c606:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	689a      	ldr	r2, [r3, #8]
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c616:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	22ff      	movs	r2, #255	@ 0xff
 800c61e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	2201      	movs	r2, #1
 800c624:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	2200      	movs	r2, #0
 800c62a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c62c:	2300      	movs	r3, #0
}
 800c62e:	4618      	mov	r0, r3
 800c630:	371c      	adds	r7, #28
 800c632:	46bd      	mov	sp, r7
 800c634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c638:	4770      	bx	lr
 800c63a:	bf00      	nop
 800c63c:	20004ed0 	.word	0x20004ed0
 800c640:	10624dd3 	.word	0x10624dd3
 800c644:	40013c00 	.word	0x40013c00

0800c648 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b082      	sub	sp, #8
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800c650:	4b0e      	ldr	r3, [pc, #56]	@ (800c68c <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 800c652:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800c656:	615a      	str	r2, [r3, #20]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	68db      	ldr	r3, [r3, #12]
 800c65e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c662:	2b00      	cmp	r3, #0
 800c664:	d00b      	beq.n	800c67e <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	68db      	ldr	r3, [r3, #12]
 800c66c:	b2da      	uxtb	r2, r3
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800c676:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800c678:	6878      	ldr	r0, [r7, #4]
 800c67a:	f000 f809 	bl	800c690 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	2201      	movs	r2, #1
 800c682:	775a      	strb	r2, [r3, #29]
}
 800c684:	bf00      	nop
 800c686:	3708      	adds	r7, #8
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}
 800c68c:	40013c00 	.word	0x40013c00

0800c690 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800c690:	b480      	push	{r7}
 800c692:	b083      	sub	sp, #12
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 800c698:	bf00      	nop
 800c69a:	370c      	adds	r7, #12
 800c69c:	46bd      	mov	sp, r7
 800c69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a2:	4770      	bx	lr

0800c6a4 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800c6a4:	b480      	push	{r7}
 800c6a6:	b083      	sub	sp, #12
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800c6ac:	bf00      	nop
 800c6ae:	370c      	adds	r7, #12
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b6:	4770      	bx	lr

0800c6b8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b082      	sub	sp, #8
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d101      	bne.n	800c6ca <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800c6c6:	2301      	movs	r3, #1
 800c6c8:	e022      	b.n	800c710 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c6d0:	b2db      	uxtb	r3, r3
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d105      	bne.n	800c6e2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	2200      	movs	r2, #0
 800c6da:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f7f8 fa27 	bl	8004b30 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2203      	movs	r2, #3
 800c6e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800c6ea:	6878      	ldr	r0, [r7, #4]
 800c6ec:	f000 f814 	bl	800c718 <HAL_SD_InitCard>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d001      	beq.n	800c6fa <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	e00a      	b.n	800c710 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2200      	movs	r2, #0
 800c704:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2201      	movs	r2, #1
 800c70a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800c70e:	2300      	movs	r3, #0
}
 800c710:	4618      	mov	r0, r3
 800c712:	3708      	adds	r7, #8
 800c714:	46bd      	mov	sp, r7
 800c716:	bd80      	pop	{r7, pc}

0800c718 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800c718:	b5b0      	push	{r4, r5, r7, lr}
 800c71a:	b08e      	sub	sp, #56	@ 0x38
 800c71c:	af04      	add	r7, sp, #16
 800c71e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800c720:	2300      	movs	r3, #0
 800c722:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800c724:	2300      	movs	r3, #0
 800c726:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800c728:	2300      	movs	r3, #0
 800c72a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800c72c:	2300      	movs	r3, #0
 800c72e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800c730:	2300      	movs	r3, #0
 800c732:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800c734:	2376      	movs	r3, #118	@ 0x76
 800c736:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681d      	ldr	r5, [r3, #0]
 800c73c:	466c      	mov	r4, sp
 800c73e:	f107 0314 	add.w	r3, r7, #20
 800c742:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c746:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800c74a:	f107 0308 	add.w	r3, r7, #8
 800c74e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c750:	4628      	mov	r0, r5
 800c752:	f002 ff2d 	bl	800f5b0 <SDMMC_Init>
 800c756:	4603      	mov	r3, r0
 800c758:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 800c75c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c760:	2b00      	cmp	r3, #0
 800c762:	d001      	beq.n	800c768 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800c764:	2301      	movs	r3, #1
 800c766:	e059      	b.n	800c81c <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	685a      	ldr	r2, [r3, #4]
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c776:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	4618      	mov	r0, r3
 800c77e:	f002 ff61 	bl	800f644 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	685a      	ldr	r2, [r3, #4]
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c790:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800c792:	2002      	movs	r0, #2
 800c794:	f7fb f9a6 	bl	8007ae4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800c798:	6878      	ldr	r0, [r7, #4]
 800c79a:	f001 f855 	bl	800d848 <SD_PowerON>
 800c79e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c7a0:	6a3b      	ldr	r3, [r7, #32]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d00b      	beq.n	800c7be <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	2201      	movs	r2, #1
 800c7aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c7b2:	6a3b      	ldr	r3, [r7, #32]
 800c7b4:	431a      	orrs	r2, r3
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800c7ba:	2301      	movs	r3, #1
 800c7bc:	e02e      	b.n	800c81c <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	f000 ff74 	bl	800d6ac <SD_InitCard>
 800c7c4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c7c6:	6a3b      	ldr	r3, [r7, #32]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d00b      	beq.n	800c7e4 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2201      	movs	r2, #1
 800c7d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c7d8:	6a3b      	ldr	r3, [r7, #32]
 800c7da:	431a      	orrs	r2, r3
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	e01b      	b.n	800c81c <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f002 ffbb 	bl	800f768 <SDMMC_CmdBlockLength>
 800c7f2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c7f4:	6a3b      	ldr	r3, [r7, #32]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d00f      	beq.n	800c81a <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	4a09      	ldr	r2, [pc, #36]	@ (800c824 <HAL_SD_InitCard+0x10c>)
 800c800:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c806:	6a3b      	ldr	r3, [r7, #32]
 800c808:	431a      	orrs	r2, r3
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	2201      	movs	r2, #1
 800c812:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c816:	2301      	movs	r3, #1
 800c818:	e000      	b.n	800c81c <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 800c81a:	2300      	movs	r3, #0
}
 800c81c:	4618      	mov	r0, r3
 800c81e:	3728      	adds	r7, #40	@ 0x28
 800c820:	46bd      	mov	sp, r7
 800c822:	bdb0      	pop	{r4, r5, r7, pc}
 800c824:	004005ff 	.word	0x004005ff

0800c828 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b092      	sub	sp, #72	@ 0x48
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	60f8      	str	r0, [r7, #12]
 800c830:	60b9      	str	r1, [r7, #8]
 800c832:	607a      	str	r2, [r7, #4]
 800c834:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c836:	f7fb f949 	bl	8007acc <HAL_GetTick>
 800c83a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d107      	bne.n	800c85a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c84e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800c856:	2301      	movs	r3, #1
 800c858:	e1bd      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c860:	b2db      	uxtb	r3, r3
 800c862:	2b01      	cmp	r3, #1
 800c864:	f040 81b0 	bne.w	800cbc8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	2200      	movs	r2, #0
 800c86c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c86e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	441a      	add	r2, r3
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c878:	429a      	cmp	r2, r3
 800c87a:	d907      	bls.n	800c88c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c880:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800c888:	2301      	movs	r3, #1
 800c88a:	e1a4      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2203      	movs	r2, #3
 800c890:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	2200      	movs	r2, #0
 800c89a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8a0:	2b01      	cmp	r3, #1
 800c8a2:	d002      	beq.n	800c8aa <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800c8a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8a6:	025b      	lsls	r3, r3, #9
 800c8a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c8aa:	f04f 33ff 	mov.w	r3, #4294967295
 800c8ae:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	025b      	lsls	r3, r3, #9
 800c8b4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c8b6:	2390      	movs	r3, #144	@ 0x90
 800c8b8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c8ba:	2302      	movs	r3, #2
 800c8bc:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c8be:	2300      	movs	r3, #0
 800c8c0:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	f107 0214 	add.w	r2, r7, #20
 800c8ce:	4611      	mov	r1, r2
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	f002 ff1d 	bl	800f710 <SDMMC_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	2b01      	cmp	r3, #1
 800c8da:	d90a      	bls.n	800c8f2 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	2202      	movs	r2, #2
 800c8e0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	f002 ff81 	bl	800f7f0 <SDMMC_CmdReadMultiBlock>
 800c8ee:	6478      	str	r0, [r7, #68]	@ 0x44
 800c8f0:	e009      	b.n	800c906 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	2201      	movs	r2, #1
 800c8f6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c8fe:	4618      	mov	r0, r3
 800c900:	f002 ff54 	bl	800f7ac <SDMMC_CmdReadSingleBlock>
 800c904:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800c906:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d012      	beq.n	800c932 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	4a7a      	ldr	r2, [pc, #488]	@ (800cafc <HAL_SD_ReadBlocks+0x2d4>)
 800c912:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c918:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c91a:	431a      	orrs	r2, r3
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	2201      	movs	r2, #1
 800c924:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	2200      	movs	r2, #0
 800c92c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800c92e:	2301      	movs	r3, #1
 800c930:	e151      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800c932:	69bb      	ldr	r3, [r7, #24]
 800c934:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800c936:	e061      	b.n	800c9fc <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c93e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c942:	2b00      	cmp	r3, #0
 800c944:	d03c      	beq.n	800c9c0 <HAL_SD_ReadBlocks+0x198>
 800c946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d039      	beq.n	800c9c0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800c94c:	2300      	movs	r3, #0
 800c94e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c950:	e033      	b.n	800c9ba <HAL_SD_ReadBlocks+0x192>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	4618      	mov	r0, r3
 800c958:	f002 fe56 	bl	800f608 <SDMMC_ReadFIFO>
 800c95c:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800c95e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c960:	b2da      	uxtb	r2, r3
 800c962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c964:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800c966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c968:	3301      	adds	r3, #1
 800c96a:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800c96c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c96e:	3b01      	subs	r3, #1
 800c970:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800c972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c974:	0a1b      	lsrs	r3, r3, #8
 800c976:	b2da      	uxtb	r2, r3
 800c978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c97a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800c97c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c97e:	3301      	adds	r3, #1
 800c980:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800c982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c984:	3b01      	subs	r3, #1
 800c986:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800c988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c98a:	0c1b      	lsrs	r3, r3, #16
 800c98c:	b2da      	uxtb	r2, r3
 800c98e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c990:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800c992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c994:	3301      	adds	r3, #1
 800c996:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800c998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c99a:	3b01      	subs	r3, #1
 800c99c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800c99e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9a0:	0e1b      	lsrs	r3, r3, #24
 800c9a2:	b2da      	uxtb	r2, r3
 800c9a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9a6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800c9a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9aa:	3301      	adds	r3, #1
 800c9ac:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800c9ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9b0:	3b01      	subs	r3, #1
 800c9b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 800c9b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800c9ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9bc:	2b07      	cmp	r3, #7
 800c9be:	d9c8      	bls.n	800c952 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800c9c0:	f7fb f884 	bl	8007acc <HAL_GetTick>
 800c9c4:	4602      	mov	r2, r0
 800c9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9c8:	1ad3      	subs	r3, r2, r3
 800c9ca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	d902      	bls.n	800c9d6 <HAL_SD_ReadBlocks+0x1ae>
 800c9d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d112      	bne.n	800c9fc <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	4a48      	ldr	r2, [pc, #288]	@ (800cafc <HAL_SD_ReadBlocks+0x2d4>)
 800c9dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9e2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	2201      	movs	r2, #1
 800c9ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800c9f8:	2303      	movs	r3, #3
 800c9fa:	e0ec      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca02:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d096      	beq.n	800c938 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d022      	beq.n	800ca5e <HAL_SD_ReadBlocks+0x236>
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	2b01      	cmp	r3, #1
 800ca1c:	d91f      	bls.n	800ca5e <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca22:	2b03      	cmp	r3, #3
 800ca24:	d01b      	beq.n	800ca5e <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f002 ff46 	bl	800f8bc <SDMMC_CmdStopTransfer>
 800ca30:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800ca32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d012      	beq.n	800ca5e <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	4a2f      	ldr	r2, [pc, #188]	@ (800cafc <HAL_SD_ReadBlocks+0x2d4>)
 800ca3e:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ca44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca46:	431a      	orrs	r2, r3
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	2200      	movs	r2, #0
 800ca58:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800ca5a:	2301      	movs	r3, #1
 800ca5c:	e0bb      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca64:	f003 0308 	and.w	r3, r3, #8
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d012      	beq.n	800ca92 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	4a22      	ldr	r2, [pc, #136]	@ (800cafc <HAL_SD_ReadBlocks+0x2d4>)
 800ca72:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca78:	f043 0208 	orr.w	r2, r3, #8
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	2201      	movs	r2, #1
 800ca84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ca8e:	2301      	movs	r3, #1
 800ca90:	e0a1      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca98:	f003 0302 	and.w	r3, r3, #2
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d012      	beq.n	800cac6 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	4a15      	ldr	r2, [pc, #84]	@ (800cafc <HAL_SD_ReadBlocks+0x2d4>)
 800caa6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caac:	f043 0202 	orr.w	r2, r3, #2
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	2201      	movs	r2, #1
 800cab8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	2200      	movs	r2, #0
 800cac0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800cac2:	2301      	movs	r3, #1
 800cac4:	e087      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cacc:	f003 0320 	and.w	r3, r3, #32
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d064      	beq.n	800cb9e <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4a08      	ldr	r2, [pc, #32]	@ (800cafc <HAL_SD_ReadBlocks+0x2d4>)
 800cada:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cae0:	f043 0220 	orr.w	r2, r3, #32
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	2201      	movs	r2, #1
 800caec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	2200      	movs	r2, #0
 800caf4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800caf6:	2301      	movs	r3, #1
 800caf8:	e06d      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
 800cafa:	bf00      	nop
 800cafc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4618      	mov	r0, r3
 800cb06:	f002 fd7f 	bl	800f608 <SDMMC_ReadFIFO>
 800cb0a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800cb0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb0e:	b2da      	uxtb	r2, r3
 800cb10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb12:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800cb14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb16:	3301      	adds	r3, #1
 800cb18:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cb1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb1c:	3b01      	subs	r3, #1
 800cb1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800cb20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb22:	0a1b      	lsrs	r3, r3, #8
 800cb24:	b2da      	uxtb	r2, r3
 800cb26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb28:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800cb2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cb30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb32:	3b01      	subs	r3, #1
 800cb34:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800cb36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb38:	0c1b      	lsrs	r3, r3, #16
 800cb3a:	b2da      	uxtb	r2, r3
 800cb3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb3e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800cb40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb42:	3301      	adds	r3, #1
 800cb44:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cb46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb48:	3b01      	subs	r3, #1
 800cb4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800cb4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb4e:	0e1b      	lsrs	r3, r3, #24
 800cb50:	b2da      	uxtb	r2, r3
 800cb52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb54:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800cb56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb58:	3301      	adds	r3, #1
 800cb5a:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cb5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb5e:	3b01      	subs	r3, #1
 800cb60:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800cb62:	f7fa ffb3 	bl	8007acc <HAL_GetTick>
 800cb66:	4602      	mov	r2, r0
 800cb68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb6a:	1ad3      	subs	r3, r2, r3
 800cb6c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cb6e:	429a      	cmp	r2, r3
 800cb70:	d902      	bls.n	800cb78 <HAL_SD_ReadBlocks+0x350>
 800cb72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d112      	bne.n	800cb9e <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	4a18      	ldr	r2, [pc, #96]	@ (800cbe0 <HAL_SD_ReadBlocks+0x3b8>)
 800cb7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb84:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	2201      	movs	r2, #1
 800cb90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2200      	movs	r2, #0
 800cb98:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800cb9a:	2301      	movs	r3, #1
 800cb9c:	e01b      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cba4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d002      	beq.n	800cbb2 <HAL_SD_ReadBlocks+0x38a>
 800cbac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d1a6      	bne.n	800cb00 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f240 523a 	movw	r2, #1338	@ 0x53a
 800cbba:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	2201      	movs	r2, #1
 800cbc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	e006      	b.n	800cbd6 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbcc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cbd4:	2301      	movs	r3, #1
  }
}
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	3748      	adds	r7, #72	@ 0x48
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	bd80      	pop	{r7, pc}
 800cbde:	bf00      	nop
 800cbe0:	004005ff 	.word	0x004005ff

0800cbe4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b092      	sub	sp, #72	@ 0x48
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	60f8      	str	r0, [r7, #12]
 800cbec:	60b9      	str	r1, [r7, #8]
 800cbee:	607a      	str	r2, [r7, #4]
 800cbf0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cbf2:	f7fa ff6b 	bl	8007acc <HAL_GetTick>
 800cbf6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d107      	bne.n	800cc16 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc0a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cc12:	2301      	movs	r3, #1
 800cc14:	e165      	b.n	800cee2 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cc1c:	b2db      	uxtb	r3, r3
 800cc1e:	2b01      	cmp	r3, #1
 800cc20:	f040 8158 	bne.w	800ced4 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	2200      	movs	r2, #0
 800cc28:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cc2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	441a      	add	r2, r3
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d907      	bls.n	800cc48 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc3c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800cc44:	2301      	movs	r3, #1
 800cc46:	e14c      	b.n	800cee2 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	2203      	movs	r2, #3
 800cc4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	2200      	movs	r2, #0
 800cc56:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc5c:	2b01      	cmp	r3, #1
 800cc5e:	d002      	beq.n	800cc66 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800cc60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc62:	025b      	lsls	r3, r3, #9
 800cc64:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cc66:	f04f 33ff 	mov.w	r3, #4294967295
 800cc6a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	025b      	lsls	r3, r3, #9
 800cc70:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cc72:	2390      	movs	r3, #144	@ 0x90
 800cc74:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800cc76:	2300      	movs	r3, #0
 800cc78:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800cc7e:	2301      	movs	r3, #1
 800cc80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f107 0218 	add.w	r2, r7, #24
 800cc8a:	4611      	mov	r1, r2
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f002 fd3f 	bl	800f710 <SDMMC_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	2b01      	cmp	r3, #1
 800cc96:	d90a      	bls.n	800ccae <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	2220      	movs	r2, #32
 800cc9c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cca4:	4618      	mov	r0, r3
 800cca6:	f002 fde7 	bl	800f878 <SDMMC_CmdWriteMultiBlock>
 800ccaa:	6478      	str	r0, [r7, #68]	@ 0x44
 800ccac:	e009      	b.n	800ccc2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	2210      	movs	r2, #16
 800ccb2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ccba:	4618      	mov	r0, r3
 800ccbc:	f002 fdba 	bl	800f834 <SDMMC_CmdWriteSingleBlock>
 800ccc0:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800ccc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d012      	beq.n	800ccee <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4a87      	ldr	r2, [pc, #540]	@ (800ceec <HAL_SD_WriteBlocks+0x308>)
 800ccce:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ccd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccd6:	431a      	orrs	r2, r3
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	2201      	movs	r2, #1
 800cce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	2200      	movs	r2, #0
 800cce8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ccea:	2301      	movs	r3, #1
 800ccec:	e0f9      	b.n	800cee2 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800ccee:	69fb      	ldr	r3, [r7, #28]
 800ccf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800ccf2:	e065      	b.n	800cdc0 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d040      	beq.n	800cd84 <HAL_SD_WriteBlocks+0x1a0>
 800cd02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d03d      	beq.n	800cd84 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800cd08:	2300      	movs	r3, #0
 800cd0a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd0c:	e037      	b.n	800cd7e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800cd0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800cd14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd16:	3301      	adds	r3, #1
 800cd18:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd1c:	3b01      	subs	r3, #1
 800cd1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800cd20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd22:	781b      	ldrb	r3, [r3, #0]
 800cd24:	021a      	lsls	r2, r3, #8
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800cd2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd2e:	3301      	adds	r3, #1
 800cd30:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd34:	3b01      	subs	r3, #1
 800cd36:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800cd38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	041a      	lsls	r2, r3, #16
 800cd3e:	697b      	ldr	r3, [r7, #20]
 800cd40:	4313      	orrs	r3, r2
 800cd42:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800cd44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd46:	3301      	adds	r3, #1
 800cd48:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd4c:	3b01      	subs	r3, #1
 800cd4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800cd50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	061a      	lsls	r2, r3, #24
 800cd56:	697b      	ldr	r3, [r7, #20]
 800cd58:	4313      	orrs	r3, r2
 800cd5a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800cd5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd5e:	3301      	adds	r3, #1
 800cd60:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cd62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd64:	3b01      	subs	r3, #1
 800cd66:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f107 0214 	add.w	r2, r7, #20
 800cd70:	4611      	mov	r1, r2
 800cd72:	4618      	mov	r0, r3
 800cd74:	f002 fc55 	bl	800f622 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800cd78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd80:	2b07      	cmp	r3, #7
 800cd82:	d9c4      	bls.n	800cd0e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800cd84:	f7fa fea2 	bl	8007acc <HAL_GetTick>
 800cd88:	4602      	mov	r2, r0
 800cd8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd8c:	1ad3      	subs	r3, r2, r3
 800cd8e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d902      	bls.n	800cd9a <HAL_SD_WriteBlocks+0x1b6>
 800cd94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d112      	bne.n	800cdc0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	4a53      	ldr	r2, [pc, #332]	@ (800ceec <HAL_SD_WriteBlocks+0x308>)
 800cda0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cda6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cda8:	431a      	orrs	r2, r3
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	2201      	movs	r2, #1
 800cdb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	2200      	movs	r2, #0
 800cdba:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800cdbc:	2303      	movs	r3, #3
 800cdbe:	e090      	b.n	800cee2 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdc6:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d092      	beq.n	800ccf4 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d022      	beq.n	800ce22 <HAL_SD_WriteBlocks+0x23e>
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	2b01      	cmp	r3, #1
 800cde0:	d91f      	bls.n	800ce22 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cde6:	2b03      	cmp	r3, #3
 800cde8:	d01b      	beq.n	800ce22 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f002 fd64 	bl	800f8bc <SDMMC_CmdStopTransfer>
 800cdf4:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800cdf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d012      	beq.n	800ce22 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4a3a      	ldr	r2, [pc, #232]	@ (800ceec <HAL_SD_WriteBlocks+0x308>)
 800ce02:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ce08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce0a:	431a      	orrs	r2, r3
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	2201      	movs	r2, #1
 800ce14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800ce1e:	2301      	movs	r3, #1
 800ce20:	e05f      	b.n	800cee2 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce28:	f003 0308 	and.w	r3, r3, #8
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d012      	beq.n	800ce56 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4a2d      	ldr	r2, [pc, #180]	@ (800ceec <HAL_SD_WriteBlocks+0x308>)
 800ce36:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce3c:	f043 0208 	orr.w	r2, r3, #8
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	2201      	movs	r2, #1
 800ce48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	2200      	movs	r2, #0
 800ce50:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ce52:	2301      	movs	r3, #1
 800ce54:	e045      	b.n	800cee2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce5c:	f003 0302 	and.w	r3, r3, #2
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d012      	beq.n	800ce8a <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	4a20      	ldr	r2, [pc, #128]	@ (800ceec <HAL_SD_WriteBlocks+0x308>)
 800ce6a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce70:	f043 0202 	orr.w	r2, r3, #2
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	2201      	movs	r2, #1
 800ce7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	2200      	movs	r2, #0
 800ce84:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ce86:	2301      	movs	r3, #1
 800ce88:	e02b      	b.n	800cee2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce90:	f003 0310 	and.w	r3, r3, #16
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d012      	beq.n	800cebe <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	4a13      	ldr	r2, [pc, #76]	@ (800ceec <HAL_SD_WriteBlocks+0x308>)
 800ce9e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cea4:	f043 0210 	orr.w	r2, r3, #16
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	2201      	movs	r2, #1
 800ceb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ceba:	2301      	movs	r3, #1
 800cebc:	e011      	b.n	800cee2 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	f240 523a 	movw	r2, #1338	@ 0x53a
 800cec6:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	2201      	movs	r2, #1
 800cecc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800ced0:	2300      	movs	r3, #0
 800ced2:	e006      	b.n	800cee2 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ced8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cee0:	2301      	movs	r3, #1
  }
}
 800cee2:	4618      	mov	r0, r3
 800cee4:	3748      	adds	r7, #72	@ 0x48
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}
 800ceea:	bf00      	nop
 800ceec:	004005ff 	.word	0x004005ff

0800cef0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b084      	sub	sp, #16
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cefc:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d008      	beq.n	800cf1e <HAL_SD_IRQHandler+0x2e>
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	f003 0308 	and.w	r3, r3, #8
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d003      	beq.n	800cf1e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f000 fd4c 	bl	800d9b4 <SD_Read_IT>
 800cf1c:	e15a      	b.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	f000 808d 	beq.w	800d048 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cf36:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681a      	ldr	r2, [r3, #0]
 800cf42:	4b9a      	ldr	r3, [pc, #616]	@ (800d1ac <HAL_SD_IRQHandler+0x2bc>)
 800cf44:	400b      	ands	r3, r1
 800cf46:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	f022 0201 	bic.w	r2, r2, #1
 800cf56:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	f003 0308 	and.w	r3, r3, #8
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d039      	beq.n	800cfd6 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	f003 0302 	and.w	r3, r3, #2
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d104      	bne.n	800cf76 <HAL_SD_IRQHandler+0x86>
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	f003 0320 	and.w	r3, r3, #32
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d011      	beq.n	800cf9a <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f002 fc9e 	bl	800f8bc <SDMMC_CmdStopTransfer>
 800cf80:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800cf82:	68bb      	ldr	r3, [r7, #8]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d008      	beq.n	800cf9a <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cf8c:	68bb      	ldr	r3, [r7, #8]
 800cf8e:	431a      	orrs	r2, r3
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	f000 f921 	bl	800d1dc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	f240 523a 	movw	r2, #1338	@ 0x53a
 800cfa2:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	2201      	movs	r2, #1
 800cfa8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	2200      	movs	r2, #0
 800cfb0:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	f003 0301 	and.w	r3, r3, #1
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d104      	bne.n	800cfc6 <HAL_SD_IRQHandler+0xd6>
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	f003 0302 	and.w	r3, r3, #2
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d003      	beq.n	800cfce <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	f003 fc40 	bl	801084c <HAL_SD_RxCpltCallback>
 800cfcc:	e102      	b.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800cfce:	6878      	ldr	r0, [r7, #4]
 800cfd0:	f003 fc32 	bl	8010838 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800cfd4:	e0fe      	b.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	f000 80f9 	beq.w	800d1d4 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	f003 0320 	and.w	r3, r3, #32
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d011      	beq.n	800d010 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	4618      	mov	r0, r3
 800cff2:	f002 fc63 	bl	800f8bc <SDMMC_CmdStopTransfer>
 800cff6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800cff8:	68bb      	ldr	r3, [r7, #8]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d008      	beq.n	800d010 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d002:	68bb      	ldr	r3, [r7, #8]
 800d004:	431a      	orrs	r2, r3
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	f000 f8e6 	bl	800d1dc <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	f003 0301 	and.w	r3, r3, #1
 800d016:	2b00      	cmp	r3, #0
 800d018:	f040 80dc 	bne.w	800d1d4 <HAL_SD_IRQHandler+0x2e4>
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	f003 0302 	and.w	r3, r3, #2
 800d022:	2b00      	cmp	r3, #0
 800d024:	f040 80d6 	bne.w	800d1d4 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	f022 0208 	bic.w	r2, r2, #8
 800d036:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	2201      	movs	r2, #1
 800d03c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f003 fbf9 	bl	8010838 <HAL_SD_TxCpltCallback>
}
 800d046:	e0c5      	b.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d04e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d052:	2b00      	cmp	r3, #0
 800d054:	d008      	beq.n	800d068 <HAL_SD_IRQHandler+0x178>
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	f003 0308 	and.w	r3, r3, #8
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d003      	beq.n	800d068 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 800d060:	6878      	ldr	r0, [r7, #4]
 800d062:	f000 fcf8 	bl	800da56 <SD_Write_IT>
 800d066:	e0b5      	b.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d06e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800d072:	2b00      	cmp	r3, #0
 800d074:	f000 80ae 	beq.w	800d1d4 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d07e:	f003 0302 	and.w	r3, r3, #2
 800d082:	2b00      	cmp	r3, #0
 800d084:	d005      	beq.n	800d092 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d08a:	f043 0202 	orr.w	r2, r3, #2
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d098:	f003 0308 	and.w	r3, r3, #8
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d005      	beq.n	800d0ac <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0a4:	f043 0208 	orr.w	r2, r3, #8
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0b2:	f003 0320 	and.w	r3, r3, #32
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d005      	beq.n	800d0c6 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0be:	f043 0220 	orr.w	r2, r3, #32
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0cc:	f003 0310 	and.w	r3, r3, #16
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d005      	beq.n	800d0e0 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0d8:	f043 0210 	orr.w	r2, r3, #16
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800d0e8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800d0f8:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	4618      	mov	r0, r3
 800d100:	f002 fbdc 	bl	800f8bc <SDMMC_CmdStopTransfer>
 800d104:	4602      	mov	r2, r0
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d10a:	431a      	orrs	r2, r3
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	f003 0308 	and.w	r3, r3, #8
 800d116:	2b00      	cmp	r3, #0
 800d118:	d00a      	beq.n	800d130 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	2201      	movs	r2, #1
 800d11e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2200      	movs	r2, #0
 800d126:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 800d128:	6878      	ldr	r0, [r7, #4]
 800d12a:	f000 f857 	bl	800d1dc <HAL_SD_ErrorCallback>
}
 800d12e:	e051      	b.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d136:	2b00      	cmp	r3, #0
 800d138:	d04c      	beq.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	f003 0310 	and.w	r3, r3, #16
 800d140:	2b00      	cmp	r3, #0
 800d142:	d104      	bne.n	800d14e <HAL_SD_IRQHandler+0x25e>
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f003 0320 	and.w	r3, r3, #32
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d011      	beq.n	800d172 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d152:	4a17      	ldr	r2, [pc, #92]	@ (800d1b0 <HAL_SD_IRQHandler+0x2c0>)
 800d154:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d15a:	4618      	mov	r0, r3
 800d15c:	f7fb fb32 	bl	80087c4 <HAL_DMA_Abort_IT>
 800d160:	4603      	mov	r3, r0
 800d162:	2b00      	cmp	r3, #0
 800d164:	d036      	beq.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d16a:	4618      	mov	r0, r3
 800d16c:	f000 fa30 	bl	800d5d0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d170:	e030      	b.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	f003 0301 	and.w	r3, r3, #1
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d104      	bne.n	800d186 <HAL_SD_IRQHandler+0x296>
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	f003 0302 	and.w	r3, r3, #2
 800d182:	2b00      	cmp	r3, #0
 800d184:	d018      	beq.n	800d1b8 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d18a:	4a0a      	ldr	r2, [pc, #40]	@ (800d1b4 <HAL_SD_IRQHandler+0x2c4>)
 800d18c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d192:	4618      	mov	r0, r3
 800d194:	f7fb fb16 	bl	80087c4 <HAL_DMA_Abort_IT>
 800d198:	4603      	mov	r3, r0
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d01a      	beq.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	f000 fa4b 	bl	800d63e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d1a8:	e014      	b.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
 800d1aa:	bf00      	nop
 800d1ac:	ffff3ec5 	.word	0xffff3ec5
 800d1b0:	0800d5d1 	.word	0x0800d5d1
 800d1b4:	0800d63f 	.word	0x0800d63f
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2201      	movs	r2, #1
 800d1c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 800d1cc:	6878      	ldr	r0, [r7, #4]
 800d1ce:	f003 fb29 	bl	8010824 <HAL_SD_AbortCallback>
}
 800d1d2:	e7ff      	b.n	800d1d4 <HAL_SD_IRQHandler+0x2e4>
 800d1d4:	bf00      	nop
 800d1d6:	3710      	adds	r7, #16
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd80      	pop	{r7, pc}

0800d1dc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d1dc:	b480      	push	{r7}
 800d1de:	b083      	sub	sp, #12
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d1e4:	bf00      	nop
 800d1e6:	370c      	adds	r7, #12
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr

0800d1f0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b083      	sub	sp, #12
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
 800d1f8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d1fe:	0f9b      	lsrs	r3, r3, #30
 800d200:	b2da      	uxtb	r2, r3
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d20a:	0e9b      	lsrs	r3, r3, #26
 800d20c:	b2db      	uxtb	r3, r3
 800d20e:	f003 030f 	and.w	r3, r3, #15
 800d212:	b2da      	uxtb	r2, r3
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d21c:	0e1b      	lsrs	r3, r3, #24
 800d21e:	b2db      	uxtb	r3, r3
 800d220:	f003 0303 	and.w	r3, r3, #3
 800d224:	b2da      	uxtb	r2, r3
 800d226:	683b      	ldr	r3, [r7, #0]
 800d228:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d22e:	0c1b      	lsrs	r3, r3, #16
 800d230:	b2da      	uxtb	r2, r3
 800d232:	683b      	ldr	r3, [r7, #0]
 800d234:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d23a:	0a1b      	lsrs	r3, r3, #8
 800d23c:	b2da      	uxtb	r2, r3
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d246:	b2da      	uxtb	r2, r3
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d250:	0d1b      	lsrs	r3, r3, #20
 800d252:	b29a      	uxth	r2, r3
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d25c:	0c1b      	lsrs	r3, r3, #16
 800d25e:	b2db      	uxtb	r3, r3
 800d260:	f003 030f 	and.w	r3, r3, #15
 800d264:	b2da      	uxtb	r2, r3
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d26e:	0bdb      	lsrs	r3, r3, #15
 800d270:	b2db      	uxtb	r3, r3
 800d272:	f003 0301 	and.w	r3, r3, #1
 800d276:	b2da      	uxtb	r2, r3
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d280:	0b9b      	lsrs	r3, r3, #14
 800d282:	b2db      	uxtb	r3, r3
 800d284:	f003 0301 	and.w	r3, r3, #1
 800d288:	b2da      	uxtb	r2, r3
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d292:	0b5b      	lsrs	r3, r3, #13
 800d294:	b2db      	uxtb	r3, r3
 800d296:	f003 0301 	and.w	r3, r3, #1
 800d29a:	b2da      	uxtb	r2, r3
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d2a4:	0b1b      	lsrs	r3, r3, #12
 800d2a6:	b2db      	uxtb	r3, r3
 800d2a8:	f003 0301 	and.w	r3, r3, #1
 800d2ac:	b2da      	uxtb	r2, r3
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d163      	bne.n	800d388 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d2c4:	009a      	lsls	r2, r3, #2
 800d2c6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800d2ca:	4013      	ands	r3, r2
 800d2cc:	687a      	ldr	r2, [r7, #4]
 800d2ce:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800d2d0:	0f92      	lsrs	r2, r2, #30
 800d2d2:	431a      	orrs	r2, r3
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2dc:	0edb      	lsrs	r3, r3, #27
 800d2de:	b2db      	uxtb	r3, r3
 800d2e0:	f003 0307 	and.w	r3, r3, #7
 800d2e4:	b2da      	uxtb	r2, r3
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2ee:	0e1b      	lsrs	r3, r3, #24
 800d2f0:	b2db      	uxtb	r3, r3
 800d2f2:	f003 0307 	and.w	r3, r3, #7
 800d2f6:	b2da      	uxtb	r2, r3
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d300:	0d5b      	lsrs	r3, r3, #21
 800d302:	b2db      	uxtb	r3, r3
 800d304:	f003 0307 	and.w	r3, r3, #7
 800d308:	b2da      	uxtb	r2, r3
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d312:	0c9b      	lsrs	r3, r3, #18
 800d314:	b2db      	uxtb	r3, r3
 800d316:	f003 0307 	and.w	r3, r3, #7
 800d31a:	b2da      	uxtb	r2, r3
 800d31c:	683b      	ldr	r3, [r7, #0]
 800d31e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d324:	0bdb      	lsrs	r3, r3, #15
 800d326:	b2db      	uxtb	r3, r3
 800d328:	f003 0307 	and.w	r3, r3, #7
 800d32c:	b2da      	uxtb	r2, r3
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	691b      	ldr	r3, [r3, #16]
 800d336:	1c5a      	adds	r2, r3, #1
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	7e1b      	ldrb	r3, [r3, #24]
 800d340:	b2db      	uxtb	r3, r3
 800d342:	f003 0307 	and.w	r3, r3, #7
 800d346:	3302      	adds	r3, #2
 800d348:	2201      	movs	r2, #1
 800d34a:	fa02 f303 	lsl.w	r3, r2, r3
 800d34e:	687a      	ldr	r2, [r7, #4]
 800d350:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800d352:	fb03 f202 	mul.w	r2, r3, r2
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	7a1b      	ldrb	r3, [r3, #8]
 800d35e:	b2db      	uxtb	r3, r3
 800d360:	f003 030f 	and.w	r3, r3, #15
 800d364:	2201      	movs	r2, #1
 800d366:	409a      	lsls	r2, r3
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d370:	687a      	ldr	r2, [r7, #4]
 800d372:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800d374:	0a52      	lsrs	r2, r2, #9
 800d376:	fb03 f202 	mul.w	r2, r3, r2
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d384:	661a      	str	r2, [r3, #96]	@ 0x60
 800d386:	e031      	b.n	800d3ec <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d38c:	2b01      	cmp	r3, #1
 800d38e:	d11d      	bne.n	800d3cc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d394:	041b      	lsls	r3, r3, #16
 800d396:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d39e:	0c1b      	lsrs	r3, r3, #16
 800d3a0:	431a      	orrs	r2, r3
 800d3a2:	683b      	ldr	r3, [r7, #0]
 800d3a4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	691b      	ldr	r3, [r3, #16]
 800d3aa:	3301      	adds	r3, #1
 800d3ac:	029a      	lsls	r2, r3, #10
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d3c0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	661a      	str	r2, [r3, #96]	@ 0x60
 800d3ca:	e00f      	b.n	800d3ec <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4a58      	ldr	r2, [pc, #352]	@ (800d534 <HAL_SD_GetCardCSD+0x344>)
 800d3d2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3d8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	2201      	movs	r2, #1
 800d3e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	e09d      	b.n	800d528 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3f0:	0b9b      	lsrs	r3, r3, #14
 800d3f2:	b2db      	uxtb	r3, r3
 800d3f4:	f003 0301 	and.w	r3, r3, #1
 800d3f8:	b2da      	uxtb	r2, r3
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d402:	09db      	lsrs	r3, r3, #7
 800d404:	b2db      	uxtb	r3, r3
 800d406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d40a:	b2da      	uxtb	r2, r3
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d414:	b2db      	uxtb	r3, r3
 800d416:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d41a:	b2da      	uxtb	r2, r3
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d424:	0fdb      	lsrs	r3, r3, #31
 800d426:	b2da      	uxtb	r2, r3
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d430:	0f5b      	lsrs	r3, r3, #29
 800d432:	b2db      	uxtb	r3, r3
 800d434:	f003 0303 	and.w	r3, r3, #3
 800d438:	b2da      	uxtb	r2, r3
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d442:	0e9b      	lsrs	r3, r3, #26
 800d444:	b2db      	uxtb	r3, r3
 800d446:	f003 0307 	and.w	r3, r3, #7
 800d44a:	b2da      	uxtb	r2, r3
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d454:	0d9b      	lsrs	r3, r3, #22
 800d456:	b2db      	uxtb	r3, r3
 800d458:	f003 030f 	and.w	r3, r3, #15
 800d45c:	b2da      	uxtb	r2, r3
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d466:	0d5b      	lsrs	r3, r3, #21
 800d468:	b2db      	uxtb	r3, r3
 800d46a:	f003 0301 	and.w	r3, r3, #1
 800d46e:	b2da      	uxtb	r2, r3
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d476:	683b      	ldr	r3, [r7, #0]
 800d478:	2200      	movs	r2, #0
 800d47a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d482:	0c1b      	lsrs	r3, r3, #16
 800d484:	b2db      	uxtb	r3, r3
 800d486:	f003 0301 	and.w	r3, r3, #1
 800d48a:	b2da      	uxtb	r2, r3
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d496:	0bdb      	lsrs	r3, r3, #15
 800d498:	b2db      	uxtb	r3, r3
 800d49a:	f003 0301 	and.w	r3, r3, #1
 800d49e:	b2da      	uxtb	r2, r3
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4aa:	0b9b      	lsrs	r3, r3, #14
 800d4ac:	b2db      	uxtb	r3, r3
 800d4ae:	f003 0301 	and.w	r3, r3, #1
 800d4b2:	b2da      	uxtb	r2, r3
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4be:	0b5b      	lsrs	r3, r3, #13
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	f003 0301 	and.w	r3, r3, #1
 800d4c6:	b2da      	uxtb	r2, r3
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4d2:	0b1b      	lsrs	r3, r3, #12
 800d4d4:	b2db      	uxtb	r3, r3
 800d4d6:	f003 0301 	and.w	r3, r3, #1
 800d4da:	b2da      	uxtb	r2, r3
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4e6:	0a9b      	lsrs	r3, r3, #10
 800d4e8:	b2db      	uxtb	r3, r3
 800d4ea:	f003 0303 	and.w	r3, r3, #3
 800d4ee:	b2da      	uxtb	r2, r3
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4fa:	0a1b      	lsrs	r3, r3, #8
 800d4fc:	b2db      	uxtb	r3, r3
 800d4fe:	f003 0303 	and.w	r3, r3, #3
 800d502:	b2da      	uxtb	r2, r3
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d50e:	085b      	lsrs	r3, r3, #1
 800d510:	b2db      	uxtb	r3, r3
 800d512:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d516:	b2da      	uxtb	r2, r3
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	2201      	movs	r2, #1
 800d522:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800d526:	2300      	movs	r3, #0
}
 800d528:	4618      	mov	r0, r3
 800d52a:	370c      	adds	r7, #12
 800d52c:	46bd      	mov	sp, r7
 800d52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d532:	4770      	bx	lr
 800d534:	004005ff 	.word	0x004005ff

0800d538 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d538:	b480      	push	{r7}
 800d53a:	b083      	sub	sp, #12
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
 800d540:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d54e:	683b      	ldr	r3, [r7, #0]
 800d550:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d576:	683b      	ldr	r3, [r7, #0]
 800d578:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d582:	2300      	movs	r3, #0
}
 800d584:	4618      	mov	r0, r3
 800d586:	370c      	adds	r7, #12
 800d588:	46bd      	mov	sp, r7
 800d58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58e:	4770      	bx	lr

0800d590 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b086      	sub	sp, #24
 800d594:	af00      	add	r7, sp, #0
 800d596:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800d598:	2300      	movs	r3, #0
 800d59a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800d59c:	f107 030c 	add.w	r3, r7, #12
 800d5a0:	4619      	mov	r1, r3
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f000 f9de 	bl	800d964 <SD_SendStatus>
 800d5a8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d005      	beq.n	800d5bc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d5b4:	697b      	ldr	r3, [r7, #20]
 800d5b6:	431a      	orrs	r2, r3
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	0a5b      	lsrs	r3, r3, #9
 800d5c0:	f003 030f 	and.w	r3, r3, #15
 800d5c4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800d5c6:	693b      	ldr	r3, [r7, #16]
}
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	3718      	adds	r7, #24
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}

0800d5d0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b084      	sub	sp, #16
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5dc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	f240 523a 	movw	r2, #1338	@ 0x53a
 800d5e6:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800d5e8:	68f8      	ldr	r0, [r7, #12]
 800d5ea:	f7ff ffd1 	bl	800d590 <HAL_SD_GetCardState>
 800d5ee:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	2b06      	cmp	r3, #6
 800d602:	d002      	beq.n	800d60a <SD_DMATxAbort+0x3a>
 800d604:	68bb      	ldr	r3, [r7, #8]
 800d606:	2b05      	cmp	r3, #5
 800d608:	d10a      	bne.n	800d620 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	4618      	mov	r0, r3
 800d610:	f002 f954 	bl	800f8bc <SDMMC_CmdStopTransfer>
 800d614:	4602      	mov	r2, r0
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d61a:	431a      	orrs	r2, r3
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d624:	2b00      	cmp	r3, #0
 800d626:	d103      	bne.n	800d630 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800d628:	68f8      	ldr	r0, [r7, #12]
 800d62a:	f003 f8fb 	bl	8010824 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800d62e:	e002      	b.n	800d636 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800d630:	68f8      	ldr	r0, [r7, #12]
 800d632:	f7ff fdd3 	bl	800d1dc <HAL_SD_ErrorCallback>
}
 800d636:	bf00      	nop
 800d638:	3710      	adds	r7, #16
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}

0800d63e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800d63e:	b580      	push	{r7, lr}
 800d640:	b084      	sub	sp, #16
 800d642:	af00      	add	r7, sp, #0
 800d644:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d64a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	f240 523a 	movw	r2, #1338	@ 0x53a
 800d654:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800d656:	68f8      	ldr	r0, [r7, #12]
 800d658:	f7ff ff9a 	bl	800d590 <HAL_SD_GetCardState>
 800d65c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	2201      	movs	r2, #1
 800d662:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	2200      	movs	r2, #0
 800d66a:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	2b06      	cmp	r3, #6
 800d670:	d002      	beq.n	800d678 <SD_DMARxAbort+0x3a>
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	2b05      	cmp	r3, #5
 800d676:	d10a      	bne.n	800d68e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	4618      	mov	r0, r3
 800d67e:	f002 f91d 	bl	800f8bc <SDMMC_CmdStopTransfer>
 800d682:	4602      	mov	r2, r0
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d688:	431a      	orrs	r2, r3
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d692:	2b00      	cmp	r3, #0
 800d694:	d103      	bne.n	800d69e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800d696:	68f8      	ldr	r0, [r7, #12]
 800d698:	f003 f8c4 	bl	8010824 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800d69c:	e002      	b.n	800d6a4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800d69e:	68f8      	ldr	r0, [r7, #12]
 800d6a0:	f7ff fd9c 	bl	800d1dc <HAL_SD_ErrorCallback>
}
 800d6a4:	bf00      	nop
 800d6a6:	3710      	adds	r7, #16
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}

0800d6ac <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d6ac:	b5b0      	push	{r4, r5, r7, lr}
 800d6ae:	b094      	sub	sp, #80	@ 0x50
 800d6b0:	af04      	add	r7, sp, #16
 800d6b2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800d6b4:	2301      	movs	r3, #1
 800d6b6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	4618      	mov	r0, r3
 800d6be:	f001 ffcf 	bl	800f660 <SDMMC_GetPowerState>
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d102      	bne.n	800d6ce <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d6c8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800d6cc:	e0b8      	b.n	800d840 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d6d2:	2b03      	cmp	r3, #3
 800d6d4:	d02f      	beq.n	800d736 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	4618      	mov	r0, r3
 800d6dc:	f002 f9b6 	bl	800fa4c <SDMMC_CmdSendCID>
 800d6e0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d6e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d001      	beq.n	800d6ec <SD_InitCard+0x40>
    {
      return errorstate;
 800d6e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6ea:	e0a9      	b.n	800d840 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	2100      	movs	r1, #0
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	f001 fff9 	bl	800f6ea <SDMMC_GetResponse>
 800d6f8:	4602      	mov	r2, r0
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	2104      	movs	r1, #4
 800d704:	4618      	mov	r0, r3
 800d706:	f001 fff0 	bl	800f6ea <SDMMC_GetResponse>
 800d70a:	4602      	mov	r2, r0
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	2108      	movs	r1, #8
 800d716:	4618      	mov	r0, r3
 800d718:	f001 ffe7 	bl	800f6ea <SDMMC_GetResponse>
 800d71c:	4602      	mov	r2, r0
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	210c      	movs	r1, #12
 800d728:	4618      	mov	r0, r3
 800d72a:	f001 ffde 	bl	800f6ea <SDMMC_GetResponse>
 800d72e:	4602      	mov	r2, r0
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d73a:	2b03      	cmp	r3, #3
 800d73c:	d00d      	beq.n	800d75a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	f107 020e 	add.w	r2, r7, #14
 800d746:	4611      	mov	r1, r2
 800d748:	4618      	mov	r0, r3
 800d74a:	f002 f9bc 	bl	800fac6 <SDMMC_CmdSetRelAdd>
 800d74e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d752:	2b00      	cmp	r3, #0
 800d754:	d001      	beq.n	800d75a <SD_InitCard+0xae>
    {
      return errorstate;
 800d756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d758:	e072      	b.n	800d840 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d75e:	2b03      	cmp	r3, #3
 800d760:	d036      	beq.n	800d7d0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800d762:	89fb      	ldrh	r3, [r7, #14]
 800d764:	461a      	mov	r2, r3
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	681a      	ldr	r2, [r3, #0]
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d772:	041b      	lsls	r3, r3, #16
 800d774:	4619      	mov	r1, r3
 800d776:	4610      	mov	r0, r2
 800d778:	f002 f986 	bl	800fa88 <SDMMC_CmdSendCSD>
 800d77c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d77e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d780:	2b00      	cmp	r3, #0
 800d782:	d001      	beq.n	800d788 <SD_InitCard+0xdc>
    {
      return errorstate;
 800d784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d786:	e05b      	b.n	800d840 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	2100      	movs	r1, #0
 800d78e:	4618      	mov	r0, r3
 800d790:	f001 ffab 	bl	800f6ea <SDMMC_GetResponse>
 800d794:	4602      	mov	r2, r0
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	2104      	movs	r1, #4
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	f001 ffa2 	bl	800f6ea <SDMMC_GetResponse>
 800d7a6:	4602      	mov	r2, r0
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	2108      	movs	r1, #8
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	f001 ff99 	bl	800f6ea <SDMMC_GetResponse>
 800d7b8:	4602      	mov	r2, r0
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	210c      	movs	r1, #12
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	f001 ff90 	bl	800f6ea <SDMMC_GetResponse>
 800d7ca:	4602      	mov	r2, r0
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	2104      	movs	r1, #4
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	f001 ff87 	bl	800f6ea <SDMMC_GetResponse>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	0d1a      	lsrs	r2, r3, #20
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800d7e4:	f107 0310 	add.w	r3, r7, #16
 800d7e8:	4619      	mov	r1, r3
 800d7ea:	6878      	ldr	r0, [r7, #4]
 800d7ec:	f7ff fd00 	bl	800d1f0 <HAL_SD_GetCardCSD>
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d002      	beq.n	800d7fc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d7f6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d7fa:	e021      	b.n	800d840 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	6819      	ldr	r1, [r3, #0]
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d804:	041b      	lsls	r3, r3, #16
 800d806:	2200      	movs	r2, #0
 800d808:	461c      	mov	r4, r3
 800d80a:	4615      	mov	r5, r2
 800d80c:	4622      	mov	r2, r4
 800d80e:	462b      	mov	r3, r5
 800d810:	4608      	mov	r0, r1
 800d812:	f002 f875 	bl	800f900 <SDMMC_CmdSelDesel>
 800d816:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800d818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d001      	beq.n	800d822 <SD_InitCard+0x176>
  {
    return errorstate;
 800d81e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d820:	e00e      	b.n	800d840 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681d      	ldr	r5, [r3, #0]
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	466c      	mov	r4, sp
 800d82a:	f103 0210 	add.w	r2, r3, #16
 800d82e:	ca07      	ldmia	r2, {r0, r1, r2}
 800d830:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d834:	3304      	adds	r3, #4
 800d836:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d838:	4628      	mov	r0, r5
 800d83a:	f001 feb9 	bl	800f5b0 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800d83e:	2300      	movs	r3, #0
}
 800d840:	4618      	mov	r0, r3
 800d842:	3740      	adds	r7, #64	@ 0x40
 800d844:	46bd      	mov	sp, r7
 800d846:	bdb0      	pop	{r4, r5, r7, pc}

0800d848 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b086      	sub	sp, #24
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d850:	2300      	movs	r3, #0
 800d852:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800d854:	2300      	movs	r3, #0
 800d856:	617b      	str	r3, [r7, #20]
 800d858:	2300      	movs	r3, #0
 800d85a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	4618      	mov	r0, r3
 800d862:	f002 f870 	bl	800f946 <SDMMC_CmdGoIdleState>
 800d866:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d001      	beq.n	800d872 <SD_PowerON+0x2a>
  {
    return errorstate;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	e072      	b.n	800d958 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	4618      	mov	r0, r3
 800d878:	f002 f883 	bl	800f982 <SDMMC_CmdOperCond>
 800d87c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d00d      	beq.n	800d8a0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2200      	movs	r2, #0
 800d888:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	4618      	mov	r0, r3
 800d890:	f002 f859 	bl	800f946 <SDMMC_CmdGoIdleState>
 800d894:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d004      	beq.n	800d8a6 <SD_PowerON+0x5e>
    {
      return errorstate;
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	e05b      	b.n	800d958 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2201      	movs	r2, #1
 800d8a4:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d8aa:	2b01      	cmp	r3, #1
 800d8ac:	d137      	bne.n	800d91e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	2100      	movs	r1, #0
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f002 f883 	bl	800f9c0 <SDMMC_CmdAppCommand>
 800d8ba:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d02d      	beq.n	800d91e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d8c2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d8c6:	e047      	b.n	800d958 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	2100      	movs	r1, #0
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f002 f876 	bl	800f9c0 <SDMMC_CmdAppCommand>
 800d8d4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d001      	beq.n	800d8e0 <SD_PowerON+0x98>
    {
      return errorstate;
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	e03b      	b.n	800d958 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	491e      	ldr	r1, [pc, #120]	@ (800d960 <SD_PowerON+0x118>)
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	f002 f88c 	bl	800fa04 <SDMMC_CmdAppOperCommand>
 800d8ec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d002      	beq.n	800d8fa <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d8f4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d8f8:	e02e      	b.n	800d958 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	2100      	movs	r1, #0
 800d900:	4618      	mov	r0, r3
 800d902:	f001 fef2 	bl	800f6ea <SDMMC_GetResponse>
 800d906:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800d908:	697b      	ldr	r3, [r7, #20]
 800d90a:	0fdb      	lsrs	r3, r3, #31
 800d90c:	2b01      	cmp	r3, #1
 800d90e:	d101      	bne.n	800d914 <SD_PowerON+0xcc>
 800d910:	2301      	movs	r3, #1
 800d912:	e000      	b.n	800d916 <SD_PowerON+0xce>
 800d914:	2300      	movs	r3, #0
 800d916:	613b      	str	r3, [r7, #16]

    count++;
 800d918:	68bb      	ldr	r3, [r7, #8]
 800d91a:	3301      	adds	r3, #1
 800d91c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800d91e:	68bb      	ldr	r3, [r7, #8]
 800d920:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800d924:	4293      	cmp	r3, r2
 800d926:	d802      	bhi.n	800d92e <SD_PowerON+0xe6>
 800d928:	693b      	ldr	r3, [r7, #16]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d0cc      	beq.n	800d8c8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800d92e:	68bb      	ldr	r3, [r7, #8]
 800d930:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800d934:	4293      	cmp	r3, r2
 800d936:	d902      	bls.n	800d93e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800d938:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d93c:	e00c      	b.n	800d958 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800d93e:	697b      	ldr	r3, [r7, #20]
 800d940:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d944:	2b00      	cmp	r3, #0
 800d946:	d003      	beq.n	800d950 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2201      	movs	r2, #1
 800d94c:	645a      	str	r2, [r3, #68]	@ 0x44
 800d94e:	e002      	b.n	800d956 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	2200      	movs	r2, #0
 800d954:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800d956:	2300      	movs	r3, #0
}
 800d958:	4618      	mov	r0, r3
 800d95a:	3718      	adds	r7, #24
 800d95c:	46bd      	mov	sp, r7
 800d95e:	bd80      	pop	{r7, pc}
 800d960:	c1100000 	.word	0xc1100000

0800d964 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b084      	sub	sp, #16
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
 800d96c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d102      	bne.n	800d97a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800d974:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d978:	e018      	b.n	800d9ac <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681a      	ldr	r2, [r3, #0]
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d982:	041b      	lsls	r3, r3, #16
 800d984:	4619      	mov	r1, r3
 800d986:	4610      	mov	r0, r2
 800d988:	f002 f8be 	bl	800fb08 <SDMMC_CmdSendStatus>
 800d98c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d001      	beq.n	800d998 <SD_SendStatus+0x34>
  {
    return errorstate;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	e009      	b.n	800d9ac <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	2100      	movs	r1, #0
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f001 fea3 	bl	800f6ea <SDMMC_GetResponse>
 800d9a4:	4602      	mov	r2, r0
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800d9aa:	2300      	movs	r3, #0
}
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	3710      	adds	r7, #16
 800d9b0:	46bd      	mov	sp, r7
 800d9b2:	bd80      	pop	{r7, pc}

0800d9b4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b086      	sub	sp, #24
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9c0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9c6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800d9c8:	693b      	ldr	r3, [r7, #16]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d03f      	beq.n	800da4e <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	617b      	str	r3, [r7, #20]
 800d9d2:	e033      	b.n	800da3c <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f001 fe15 	bl	800f608 <SDMMC_ReadFIFO>
 800d9de:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800d9e0:	68bb      	ldr	r3, [r7, #8]
 800d9e2:	b2da      	uxtb	r2, r3
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	3301      	adds	r3, #1
 800d9ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800d9ee:	693b      	ldr	r3, [r7, #16]
 800d9f0:	3b01      	subs	r3, #1
 800d9f2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800d9f4:	68bb      	ldr	r3, [r7, #8]
 800d9f6:	0a1b      	lsrs	r3, r3, #8
 800d9f8:	b2da      	uxtb	r2, r3
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	3301      	adds	r3, #1
 800da02:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	3b01      	subs	r3, #1
 800da08:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800da0a:	68bb      	ldr	r3, [r7, #8]
 800da0c:	0c1b      	lsrs	r3, r3, #16
 800da0e:	b2da      	uxtb	r2, r3
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	701a      	strb	r2, [r3, #0]
      tmp++;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	3301      	adds	r3, #1
 800da18:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	3b01      	subs	r3, #1
 800da1e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	0e1b      	lsrs	r3, r3, #24
 800da24:	b2da      	uxtb	r2, r3
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	701a      	strb	r2, [r3, #0]
      tmp++;
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	3301      	adds	r3, #1
 800da2e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800da30:	693b      	ldr	r3, [r7, #16]
 800da32:	3b01      	subs	r3, #1
 800da34:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800da36:	697b      	ldr	r3, [r7, #20]
 800da38:	3301      	adds	r3, #1
 800da3a:	617b      	str	r3, [r7, #20]
 800da3c:	697b      	ldr	r3, [r7, #20]
 800da3e:	2b07      	cmp	r3, #7
 800da40:	d9c8      	bls.n	800d9d4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	68fa      	ldr	r2, [r7, #12]
 800da46:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	693a      	ldr	r2, [r7, #16]
 800da4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800da4e:	bf00      	nop
 800da50:	3718      	adds	r7, #24
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b086      	sub	sp, #24
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	6a1b      	ldr	r3, [r3, #32]
 800da62:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da68:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800da6a:	693b      	ldr	r3, [r7, #16]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d043      	beq.n	800daf8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800da70:	2300      	movs	r3, #0
 800da72:	617b      	str	r3, [r7, #20]
 800da74:	e037      	b.n	800dae6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	781b      	ldrb	r3, [r3, #0]
 800da7a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	3301      	adds	r3, #1
 800da80:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800da82:	693b      	ldr	r3, [r7, #16]
 800da84:	3b01      	subs	r3, #1
 800da86:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	781b      	ldrb	r3, [r3, #0]
 800da8c:	021a      	lsls	r2, r3, #8
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	4313      	orrs	r3, r2
 800da92:	60bb      	str	r3, [r7, #8]
      tmp++;
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	3301      	adds	r3, #1
 800da98:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800da9a:	693b      	ldr	r3, [r7, #16]
 800da9c:	3b01      	subs	r3, #1
 800da9e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	041a      	lsls	r2, r3, #16
 800daa6:	68bb      	ldr	r3, [r7, #8]
 800daa8:	4313      	orrs	r3, r2
 800daaa:	60bb      	str	r3, [r7, #8]
      tmp++;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	3301      	adds	r3, #1
 800dab0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	3b01      	subs	r3, #1
 800dab6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	781b      	ldrb	r3, [r3, #0]
 800dabc:	061a      	lsls	r2, r3, #24
 800dabe:	68bb      	ldr	r3, [r7, #8]
 800dac0:	4313      	orrs	r3, r2
 800dac2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	3301      	adds	r3, #1
 800dac8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800daca:	693b      	ldr	r3, [r7, #16]
 800dacc:	3b01      	subs	r3, #1
 800dace:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	f107 0208 	add.w	r2, r7, #8
 800dad8:	4611      	mov	r1, r2
 800dada:	4618      	mov	r0, r3
 800dadc:	f001 fda1 	bl	800f622 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800dae0:	697b      	ldr	r3, [r7, #20]
 800dae2:	3301      	adds	r3, #1
 800dae4:	617b      	str	r3, [r7, #20]
 800dae6:	697b      	ldr	r3, [r7, #20]
 800dae8:	2b07      	cmp	r3, #7
 800daea:	d9c4      	bls.n	800da76 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	68fa      	ldr	r2, [r7, #12]
 800daf0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	693a      	ldr	r2, [r7, #16]
 800daf6:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800daf8:	bf00      	nop
 800dafa:	3718      	adds	r7, #24
 800dafc:	46bd      	mov	sp, r7
 800dafe:	bd80      	pop	{r7, pc}

0800db00 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b082      	sub	sp, #8
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d101      	bne.n	800db14 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800db10:	2301      	movs	r3, #1
 800db12:	e025      	b.n	800db60 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800db1a:	b2db      	uxtb	r3, r3
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d106      	bne.n	800db2e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	2200      	movs	r2, #0
 800db24:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800db28:	6878      	ldr	r0, [r7, #4]
 800db2a:	f7f5 fc07 	bl	800333c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	2202      	movs	r2, #2
 800db32:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681a      	ldr	r2, [r3, #0]
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	3304      	adds	r3, #4
 800db3e:	4619      	mov	r1, r3
 800db40:	4610      	mov	r0, r2
 800db42:	f001 fc33 	bl	800f3ac <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	6818      	ldr	r0, [r3, #0]
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	685b      	ldr	r3, [r3, #4]
 800db4e:	461a      	mov	r2, r3
 800db50:	6839      	ldr	r1, [r7, #0]
 800db52:	f001 fc87 	bl	800f464 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	2201      	movs	r2, #1
 800db5a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800db5e:	2300      	movs	r3, #0
}
 800db60:	4618      	mov	r0, r3
 800db62:	3708      	adds	r7, #8
 800db64:	46bd      	mov	sp, r7
 800db66:	bd80      	pop	{r7, pc}

0800db68 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b086      	sub	sp, #24
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	60f8      	str	r0, [r7, #12]
 800db70:	60b9      	str	r1, [r7, #8]
 800db72:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800db7a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800db7c:	7dfb      	ldrb	r3, [r7, #23]
 800db7e:	2b02      	cmp	r3, #2
 800db80:	d101      	bne.n	800db86 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800db82:	2302      	movs	r3, #2
 800db84:	e021      	b.n	800dbca <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800db86:	7dfb      	ldrb	r3, [r7, #23]
 800db88:	2b01      	cmp	r3, #1
 800db8a:	d002      	beq.n	800db92 <HAL_SDRAM_SendCommand+0x2a>
 800db8c:	7dfb      	ldrb	r3, [r7, #23]
 800db8e:	2b05      	cmp	r3, #5
 800db90:	d118      	bne.n	800dbc4 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2202      	movs	r2, #2
 800db96:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	687a      	ldr	r2, [r7, #4]
 800dba0:	68b9      	ldr	r1, [r7, #8]
 800dba2:	4618      	mov	r0, r3
 800dba4:	f001 fcc8 	bl	800f538 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800dba8:	68bb      	ldr	r3, [r7, #8]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	2b02      	cmp	r3, #2
 800dbae:	d104      	bne.n	800dbba <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	2205      	movs	r2, #5
 800dbb4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800dbb8:	e006      	b.n	800dbc8 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	2201      	movs	r2, #1
 800dbbe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800dbc2:	e001      	b.n	800dbc8 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	e000      	b.n	800dbca <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800dbc8:	2300      	movs	r3, #0
}
 800dbca:	4618      	mov	r0, r3
 800dbcc:	3718      	adds	r7, #24
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd80      	pop	{r7, pc}

0800dbd2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800dbd2:	b580      	push	{r7, lr}
 800dbd4:	b082      	sub	sp, #8
 800dbd6:	af00      	add	r7, sp, #0
 800dbd8:	6078      	str	r0, [r7, #4]
 800dbda:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800dbe2:	b2db      	uxtb	r3, r3
 800dbe4:	2b02      	cmp	r3, #2
 800dbe6:	d101      	bne.n	800dbec <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800dbe8:	2302      	movs	r3, #2
 800dbea:	e016      	b.n	800dc1a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800dbf2:	b2db      	uxtb	r3, r3
 800dbf4:	2b01      	cmp	r3, #1
 800dbf6:	d10f      	bne.n	800dc18 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	2202      	movs	r2, #2
 800dbfc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	6839      	ldr	r1, [r7, #0]
 800dc06:	4618      	mov	r0, r3
 800dc08:	f001 fcba 	bl	800f580 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2201      	movs	r2, #1
 800dc10:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800dc14:	2300      	movs	r3, #0
 800dc16:	e000      	b.n	800dc1a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800dc18:	2301      	movs	r3, #1
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3708      	adds	r7, #8
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b082      	sub	sp, #8
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d101      	bne.n	800dc34 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dc30:	2301      	movs	r3, #1
 800dc32:	e049      	b.n	800dcc8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dc3a:	b2db      	uxtb	r3, r3
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d106      	bne.n	800dc4e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	2200      	movs	r2, #0
 800dc44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	f7f7 fb73 	bl	8005334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2202      	movs	r2, #2
 800dc52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681a      	ldr	r2, [r3, #0]
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	3304      	adds	r3, #4
 800dc5e:	4619      	mov	r1, r3
 800dc60:	4610      	mov	r0, r2
 800dc62:	f000 fb07 	bl	800e274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	2201      	movs	r2, #1
 800dc6a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	2201      	movs	r2, #1
 800dc72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	2201      	movs	r2, #1
 800dc7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2201      	movs	r2, #1
 800dc82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	2201      	movs	r2, #1
 800dc8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	2201      	movs	r2, #1
 800dc92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2201      	movs	r2, #1
 800dc9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2201      	movs	r2, #1
 800dca2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	2201      	movs	r2, #1
 800dcaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	2201      	movs	r2, #1
 800dcb2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	2201      	movs	r2, #1
 800dcba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2201      	movs	r2, #1
 800dcc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dcc6:	2300      	movs	r3, #0
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3708      	adds	r7, #8
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}

0800dcd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800dcd0:	b480      	push	{r7}
 800dcd2:	b085      	sub	sp, #20
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dcde:	b2db      	uxtb	r3, r3
 800dce0:	2b01      	cmp	r3, #1
 800dce2:	d001      	beq.n	800dce8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800dce4:	2301      	movs	r3, #1
 800dce6:	e054      	b.n	800dd92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2202      	movs	r2, #2
 800dcec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	68da      	ldr	r2, [r3, #12]
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	f042 0201 	orr.w	r2, r2, #1
 800dcfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	4a26      	ldr	r2, [pc, #152]	@ (800dda0 <HAL_TIM_Base_Start_IT+0xd0>)
 800dd06:	4293      	cmp	r3, r2
 800dd08:	d022      	beq.n	800dd50 <HAL_TIM_Base_Start_IT+0x80>
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd12:	d01d      	beq.n	800dd50 <HAL_TIM_Base_Start_IT+0x80>
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	4a22      	ldr	r2, [pc, #136]	@ (800dda4 <HAL_TIM_Base_Start_IT+0xd4>)
 800dd1a:	4293      	cmp	r3, r2
 800dd1c:	d018      	beq.n	800dd50 <HAL_TIM_Base_Start_IT+0x80>
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	4a21      	ldr	r2, [pc, #132]	@ (800dda8 <HAL_TIM_Base_Start_IT+0xd8>)
 800dd24:	4293      	cmp	r3, r2
 800dd26:	d013      	beq.n	800dd50 <HAL_TIM_Base_Start_IT+0x80>
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	4a1f      	ldr	r2, [pc, #124]	@ (800ddac <HAL_TIM_Base_Start_IT+0xdc>)
 800dd2e:	4293      	cmp	r3, r2
 800dd30:	d00e      	beq.n	800dd50 <HAL_TIM_Base_Start_IT+0x80>
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	4a1e      	ldr	r2, [pc, #120]	@ (800ddb0 <HAL_TIM_Base_Start_IT+0xe0>)
 800dd38:	4293      	cmp	r3, r2
 800dd3a:	d009      	beq.n	800dd50 <HAL_TIM_Base_Start_IT+0x80>
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	4a1c      	ldr	r2, [pc, #112]	@ (800ddb4 <HAL_TIM_Base_Start_IT+0xe4>)
 800dd42:	4293      	cmp	r3, r2
 800dd44:	d004      	beq.n	800dd50 <HAL_TIM_Base_Start_IT+0x80>
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	4a1b      	ldr	r2, [pc, #108]	@ (800ddb8 <HAL_TIM_Base_Start_IT+0xe8>)
 800dd4c:	4293      	cmp	r3, r2
 800dd4e:	d115      	bne.n	800dd7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	689a      	ldr	r2, [r3, #8]
 800dd56:	4b19      	ldr	r3, [pc, #100]	@ (800ddbc <HAL_TIM_Base_Start_IT+0xec>)
 800dd58:	4013      	ands	r3, r2
 800dd5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	2b06      	cmp	r3, #6
 800dd60:	d015      	beq.n	800dd8e <HAL_TIM_Base_Start_IT+0xbe>
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dd68:	d011      	beq.n	800dd8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	681a      	ldr	r2, [r3, #0]
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	f042 0201 	orr.w	r2, r2, #1
 800dd78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd7a:	e008      	b.n	800dd8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	681a      	ldr	r2, [r3, #0]
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f042 0201 	orr.w	r2, r2, #1
 800dd8a:	601a      	str	r2, [r3, #0]
 800dd8c:	e000      	b.n	800dd90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dd90:	2300      	movs	r3, #0
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	3714      	adds	r7, #20
 800dd96:	46bd      	mov	sp, r7
 800dd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9c:	4770      	bx	lr
 800dd9e:	bf00      	nop
 800dda0:	40010000 	.word	0x40010000
 800dda4:	40000400 	.word	0x40000400
 800dda8:	40000800 	.word	0x40000800
 800ddac:	40000c00 	.word	0x40000c00
 800ddb0:	40010400 	.word	0x40010400
 800ddb4:	40014000 	.word	0x40014000
 800ddb8:	40001800 	.word	0x40001800
 800ddbc:	00010007 	.word	0x00010007

0800ddc0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b082      	sub	sp, #8
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d101      	bne.n	800ddd2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800ddce:	2301      	movs	r3, #1
 800ddd0:	e049      	b.n	800de66 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ddd8:	b2db      	uxtb	r3, r3
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d106      	bne.n	800ddec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2200      	movs	r2, #0
 800dde2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f7f7 fa58 	bl	800529c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2202      	movs	r2, #2
 800ddf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681a      	ldr	r2, [r3, #0]
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	3304      	adds	r3, #4
 800ddfc:	4619      	mov	r1, r3
 800ddfe:	4610      	mov	r0, r2
 800de00:	f000 fa38 	bl	800e274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	2201      	movs	r2, #1
 800de08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	2201      	movs	r2, #1
 800de10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	2201      	movs	r2, #1
 800de18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	2201      	movs	r2, #1
 800de20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	2201      	movs	r2, #1
 800de28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2201      	movs	r2, #1
 800de30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	2201      	movs	r2, #1
 800de38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2201      	movs	r2, #1
 800de40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2201      	movs	r2, #1
 800de48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	2201      	movs	r2, #1
 800de50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	2201      	movs	r2, #1
 800de58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	2201      	movs	r2, #1
 800de60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800de64:	2300      	movs	r3, #0
}
 800de66:	4618      	mov	r0, r3
 800de68:	3708      	adds	r7, #8
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}

0800de6e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800de6e:	b580      	push	{r7, lr}
 800de70:	b084      	sub	sp, #16
 800de72:	af00      	add	r7, sp, #0
 800de74:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	68db      	ldr	r3, [r3, #12]
 800de7c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	691b      	ldr	r3, [r3, #16]
 800de84:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800de86:	68bb      	ldr	r3, [r7, #8]
 800de88:	f003 0302 	and.w	r3, r3, #2
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d020      	beq.n	800ded2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	f003 0302 	and.w	r3, r3, #2
 800de96:	2b00      	cmp	r3, #0
 800de98:	d01b      	beq.n	800ded2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	f06f 0202 	mvn.w	r2, #2
 800dea2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2201      	movs	r2, #1
 800dea8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	699b      	ldr	r3, [r3, #24]
 800deb0:	f003 0303 	and.w	r3, r3, #3
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d003      	beq.n	800dec0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f7f5 f84b 	bl	8002f54 <HAL_TIM_IC_CaptureCallback>
 800debe:	e005      	b.n	800decc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dec0:	6878      	ldr	r0, [r7, #4]
 800dec2:	f000 f9b9 	bl	800e238 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dec6:	6878      	ldr	r0, [r7, #4]
 800dec8:	f000 f9c0 	bl	800e24c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	2200      	movs	r2, #0
 800ded0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ded2:	68bb      	ldr	r3, [r7, #8]
 800ded4:	f003 0304 	and.w	r3, r3, #4
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d020      	beq.n	800df1e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	f003 0304 	and.w	r3, r3, #4
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d01b      	beq.n	800df1e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	f06f 0204 	mvn.w	r2, #4
 800deee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	2202      	movs	r2, #2
 800def4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	699b      	ldr	r3, [r3, #24]
 800defc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800df00:	2b00      	cmp	r3, #0
 800df02:	d003      	beq.n	800df0c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800df04:	6878      	ldr	r0, [r7, #4]
 800df06:	f7f5 f825 	bl	8002f54 <HAL_TIM_IC_CaptureCallback>
 800df0a:	e005      	b.n	800df18 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800df0c:	6878      	ldr	r0, [r7, #4]
 800df0e:	f000 f993 	bl	800e238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df12:	6878      	ldr	r0, [r7, #4]
 800df14:	f000 f99a 	bl	800e24c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	2200      	movs	r2, #0
 800df1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800df1e:	68bb      	ldr	r3, [r7, #8]
 800df20:	f003 0308 	and.w	r3, r3, #8
 800df24:	2b00      	cmp	r3, #0
 800df26:	d020      	beq.n	800df6a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	f003 0308 	and.w	r3, r3, #8
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d01b      	beq.n	800df6a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	f06f 0208 	mvn.w	r2, #8
 800df3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2204      	movs	r2, #4
 800df40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	69db      	ldr	r3, [r3, #28]
 800df48:	f003 0303 	and.w	r3, r3, #3
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d003      	beq.n	800df58 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800df50:	6878      	ldr	r0, [r7, #4]
 800df52:	f7f4 ffff 	bl	8002f54 <HAL_TIM_IC_CaptureCallback>
 800df56:	e005      	b.n	800df64 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800df58:	6878      	ldr	r0, [r7, #4]
 800df5a:	f000 f96d 	bl	800e238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df5e:	6878      	ldr	r0, [r7, #4]
 800df60:	f000 f974 	bl	800e24c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2200      	movs	r2, #0
 800df68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800df6a:	68bb      	ldr	r3, [r7, #8]
 800df6c:	f003 0310 	and.w	r3, r3, #16
 800df70:	2b00      	cmp	r3, #0
 800df72:	d020      	beq.n	800dfb6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	f003 0310 	and.w	r3, r3, #16
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d01b      	beq.n	800dfb6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	f06f 0210 	mvn.w	r2, #16
 800df86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2208      	movs	r2, #8
 800df8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	69db      	ldr	r3, [r3, #28]
 800df94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d003      	beq.n	800dfa4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800df9c:	6878      	ldr	r0, [r7, #4]
 800df9e:	f7f4 ffd9 	bl	8002f54 <HAL_TIM_IC_CaptureCallback>
 800dfa2:	e005      	b.n	800dfb0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dfa4:	6878      	ldr	r0, [r7, #4]
 800dfa6:	f000 f947 	bl	800e238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dfaa:	6878      	ldr	r0, [r7, #4]
 800dfac:	f000 f94e 	bl	800e24c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	f003 0301 	and.w	r3, r3, #1
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d00c      	beq.n	800dfda <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	f003 0301 	and.w	r3, r3, #1
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d007      	beq.n	800dfda <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	f06f 0201 	mvn.w	r2, #1
 800dfd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f7f6 fc51 	bl	800487c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dfda:	68bb      	ldr	r3, [r7, #8]
 800dfdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d104      	bne.n	800dfee <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dfe4:	68bb      	ldr	r3, [r7, #8]
 800dfe6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d00c      	beq.n	800e008 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d007      	beq.n	800e008 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e002:	6878      	ldr	r0, [r7, #4]
 800e004:	f000 fcb8 	bl	800e978 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e008:	68bb      	ldr	r3, [r7, #8]
 800e00a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d00c      	beq.n	800e02c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d007      	beq.n	800e02c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	f000 fcb0 	bl	800e98c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e02c:	68bb      	ldr	r3, [r7, #8]
 800e02e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e032:	2b00      	cmp	r3, #0
 800e034:	d00c      	beq.n	800e050 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d007      	beq.n	800e050 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e04a:	6878      	ldr	r0, [r7, #4]
 800e04c:	f000 f908 	bl	800e260 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e050:	68bb      	ldr	r3, [r7, #8]
 800e052:	f003 0320 	and.w	r3, r3, #32
 800e056:	2b00      	cmp	r3, #0
 800e058:	d00c      	beq.n	800e074 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	f003 0320 	and.w	r3, r3, #32
 800e060:	2b00      	cmp	r3, #0
 800e062:	d007      	beq.n	800e074 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	f06f 0220 	mvn.w	r2, #32
 800e06c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e06e:	6878      	ldr	r0, [r7, #4]
 800e070:	f000 fc78 	bl	800e964 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e074:	bf00      	nop
 800e076:	3710      	adds	r7, #16
 800e078:	46bd      	mov	sp, r7
 800e07a:	bd80      	pop	{r7, pc}

0800e07c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b086      	sub	sp, #24
 800e080:	af00      	add	r7, sp, #0
 800e082:	60f8      	str	r0, [r7, #12]
 800e084:	60b9      	str	r1, [r7, #8]
 800e086:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e088:	2300      	movs	r3, #0
 800e08a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e092:	2b01      	cmp	r3, #1
 800e094:	d101      	bne.n	800e09a <HAL_TIM_IC_ConfigChannel+0x1e>
 800e096:	2302      	movs	r3, #2
 800e098:	e088      	b.n	800e1ac <HAL_TIM_IC_ConfigChannel+0x130>
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	2201      	movs	r2, #1
 800e09e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d11b      	bne.n	800e0e0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800e0ac:	68bb      	ldr	r3, [r7, #8]
 800e0ae:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800e0b4:	68bb      	ldr	r3, [r7, #8]
 800e0b6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800e0b8:	f000 fa1c 	bl	800e4f4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	699a      	ldr	r2, [r3, #24]
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f022 020c 	bic.w	r2, r2, #12
 800e0ca:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	6999      	ldr	r1, [r3, #24]
 800e0d2:	68bb      	ldr	r3, [r7, #8]
 800e0d4:	689a      	ldr	r2, [r3, #8]
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	430a      	orrs	r2, r1
 800e0dc:	619a      	str	r2, [r3, #24]
 800e0de:	e060      	b.n	800e1a2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	2b04      	cmp	r3, #4
 800e0e4:	d11c      	bne.n	800e120 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800e0ea:	68bb      	ldr	r3, [r7, #8]
 800e0ec:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800e0ee:	68bb      	ldr	r3, [r7, #8]
 800e0f0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800e0f2:	68bb      	ldr	r3, [r7, #8]
 800e0f4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800e0f6:	f000 faa0 	bl	800e63a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	699a      	ldr	r2, [r3, #24]
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800e108:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	6999      	ldr	r1, [r3, #24]
 800e110:	68bb      	ldr	r3, [r7, #8]
 800e112:	689b      	ldr	r3, [r3, #8]
 800e114:	021a      	lsls	r2, r3, #8
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	430a      	orrs	r2, r1
 800e11c:	619a      	str	r2, [r3, #24]
 800e11e:	e040      	b.n	800e1a2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	2b08      	cmp	r3, #8
 800e124:	d11b      	bne.n	800e15e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800e12e:	68bb      	ldr	r3, [r7, #8]
 800e130:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800e132:	68bb      	ldr	r3, [r7, #8]
 800e134:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800e136:	f000 faed 	bl	800e714 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	69da      	ldr	r2, [r3, #28]
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	f022 020c 	bic.w	r2, r2, #12
 800e148:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	69d9      	ldr	r1, [r3, #28]
 800e150:	68bb      	ldr	r3, [r7, #8]
 800e152:	689a      	ldr	r2, [r3, #8]
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	430a      	orrs	r2, r1
 800e15a:	61da      	str	r2, [r3, #28]
 800e15c:	e021      	b.n	800e1a2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	2b0c      	cmp	r3, #12
 800e162:	d11c      	bne.n	800e19e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800e168:	68bb      	ldr	r3, [r7, #8]
 800e16a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800e16c:	68bb      	ldr	r3, [r7, #8]
 800e16e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800e170:	68bb      	ldr	r3, [r7, #8]
 800e172:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800e174:	f000 fb0a 	bl	800e78c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	69da      	ldr	r2, [r3, #28]
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800e186:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	69d9      	ldr	r1, [r3, #28]
 800e18e:	68bb      	ldr	r3, [r7, #8]
 800e190:	689b      	ldr	r3, [r3, #8]
 800e192:	021a      	lsls	r2, r3, #8
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	430a      	orrs	r2, r1
 800e19a:	61da      	str	r2, [r3, #28]
 800e19c:	e001      	b.n	800e1a2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800e19e:	2301      	movs	r3, #1
 800e1a0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e1aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	3718      	adds	r7, #24
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}

0800e1b4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b082      	sub	sp, #8
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
 800e1bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e1c4:	2b01      	cmp	r3, #1
 800e1c6:	d101      	bne.n	800e1cc <HAL_TIM_SlaveConfigSynchro+0x18>
 800e1c8:	2302      	movs	r3, #2
 800e1ca:	e031      	b.n	800e230 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	2201      	movs	r2, #1
 800e1d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	2202      	movs	r2, #2
 800e1d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800e1dc:	6839      	ldr	r1, [r7, #0]
 800e1de:	6878      	ldr	r0, [r7, #4]
 800e1e0:	f000 f8f4 	bl	800e3cc <TIM_SlaveTimer_SetConfig>
 800e1e4:	4603      	mov	r3, r0
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d009      	beq.n	800e1fe <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	2201      	movs	r2, #1
 800e1ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800e1fa:	2301      	movs	r3, #1
 800e1fc:	e018      	b.n	800e230 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	68da      	ldr	r2, [r3, #12]
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e20c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	68da      	ldr	r2, [r3, #12]
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e21c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	2201      	movs	r2, #1
 800e222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	2200      	movs	r2, #0
 800e22a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e22e:	2300      	movs	r3, #0
}
 800e230:	4618      	mov	r0, r3
 800e232:	3708      	adds	r7, #8
 800e234:	46bd      	mov	sp, r7
 800e236:	bd80      	pop	{r7, pc}

0800e238 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e238:	b480      	push	{r7}
 800e23a:	b083      	sub	sp, #12
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e240:	bf00      	nop
 800e242:	370c      	adds	r7, #12
 800e244:	46bd      	mov	sp, r7
 800e246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24a:	4770      	bx	lr

0800e24c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e24c:	b480      	push	{r7}
 800e24e:	b083      	sub	sp, #12
 800e250:	af00      	add	r7, sp, #0
 800e252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e254:	bf00      	nop
 800e256:	370c      	adds	r7, #12
 800e258:	46bd      	mov	sp, r7
 800e25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25e:	4770      	bx	lr

0800e260 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e260:	b480      	push	{r7}
 800e262:	b083      	sub	sp, #12
 800e264:	af00      	add	r7, sp, #0
 800e266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e268:	bf00      	nop
 800e26a:	370c      	adds	r7, #12
 800e26c:	46bd      	mov	sp, r7
 800e26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e272:	4770      	bx	lr

0800e274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e274:	b480      	push	{r7}
 800e276:	b085      	sub	sp, #20
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	4a46      	ldr	r2, [pc, #280]	@ (800e3a0 <TIM_Base_SetConfig+0x12c>)
 800e288:	4293      	cmp	r3, r2
 800e28a:	d013      	beq.n	800e2b4 <TIM_Base_SetConfig+0x40>
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e292:	d00f      	beq.n	800e2b4 <TIM_Base_SetConfig+0x40>
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	4a43      	ldr	r2, [pc, #268]	@ (800e3a4 <TIM_Base_SetConfig+0x130>)
 800e298:	4293      	cmp	r3, r2
 800e29a:	d00b      	beq.n	800e2b4 <TIM_Base_SetConfig+0x40>
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	4a42      	ldr	r2, [pc, #264]	@ (800e3a8 <TIM_Base_SetConfig+0x134>)
 800e2a0:	4293      	cmp	r3, r2
 800e2a2:	d007      	beq.n	800e2b4 <TIM_Base_SetConfig+0x40>
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	4a41      	ldr	r2, [pc, #260]	@ (800e3ac <TIM_Base_SetConfig+0x138>)
 800e2a8:	4293      	cmp	r3, r2
 800e2aa:	d003      	beq.n	800e2b4 <TIM_Base_SetConfig+0x40>
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	4a40      	ldr	r2, [pc, #256]	@ (800e3b0 <TIM_Base_SetConfig+0x13c>)
 800e2b0:	4293      	cmp	r3, r2
 800e2b2:	d108      	bne.n	800e2c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	685b      	ldr	r3, [r3, #4]
 800e2c0:	68fa      	ldr	r2, [r7, #12]
 800e2c2:	4313      	orrs	r3, r2
 800e2c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	4a35      	ldr	r2, [pc, #212]	@ (800e3a0 <TIM_Base_SetConfig+0x12c>)
 800e2ca:	4293      	cmp	r3, r2
 800e2cc:	d02b      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2d4:	d027      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	4a32      	ldr	r2, [pc, #200]	@ (800e3a4 <TIM_Base_SetConfig+0x130>)
 800e2da:	4293      	cmp	r3, r2
 800e2dc:	d023      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	4a31      	ldr	r2, [pc, #196]	@ (800e3a8 <TIM_Base_SetConfig+0x134>)
 800e2e2:	4293      	cmp	r3, r2
 800e2e4:	d01f      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	4a30      	ldr	r2, [pc, #192]	@ (800e3ac <TIM_Base_SetConfig+0x138>)
 800e2ea:	4293      	cmp	r3, r2
 800e2ec:	d01b      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	4a2f      	ldr	r2, [pc, #188]	@ (800e3b0 <TIM_Base_SetConfig+0x13c>)
 800e2f2:	4293      	cmp	r3, r2
 800e2f4:	d017      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	4a2e      	ldr	r2, [pc, #184]	@ (800e3b4 <TIM_Base_SetConfig+0x140>)
 800e2fa:	4293      	cmp	r3, r2
 800e2fc:	d013      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	4a2d      	ldr	r2, [pc, #180]	@ (800e3b8 <TIM_Base_SetConfig+0x144>)
 800e302:	4293      	cmp	r3, r2
 800e304:	d00f      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	4a2c      	ldr	r2, [pc, #176]	@ (800e3bc <TIM_Base_SetConfig+0x148>)
 800e30a:	4293      	cmp	r3, r2
 800e30c:	d00b      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	4a2b      	ldr	r2, [pc, #172]	@ (800e3c0 <TIM_Base_SetConfig+0x14c>)
 800e312:	4293      	cmp	r3, r2
 800e314:	d007      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	4a2a      	ldr	r2, [pc, #168]	@ (800e3c4 <TIM_Base_SetConfig+0x150>)
 800e31a:	4293      	cmp	r3, r2
 800e31c:	d003      	beq.n	800e326 <TIM_Base_SetConfig+0xb2>
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	4a29      	ldr	r2, [pc, #164]	@ (800e3c8 <TIM_Base_SetConfig+0x154>)
 800e322:	4293      	cmp	r3, r2
 800e324:	d108      	bne.n	800e338 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e32c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	68db      	ldr	r3, [r3, #12]
 800e332:	68fa      	ldr	r2, [r7, #12]
 800e334:	4313      	orrs	r3, r2
 800e336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e33e:	683b      	ldr	r3, [r7, #0]
 800e340:	695b      	ldr	r3, [r3, #20]
 800e342:	4313      	orrs	r3, r2
 800e344:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	68fa      	ldr	r2, [r7, #12]
 800e34a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	689a      	ldr	r2, [r3, #8]
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e354:	683b      	ldr	r3, [r7, #0]
 800e356:	681a      	ldr	r2, [r3, #0]
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	4a10      	ldr	r2, [pc, #64]	@ (800e3a0 <TIM_Base_SetConfig+0x12c>)
 800e360:	4293      	cmp	r3, r2
 800e362:	d003      	beq.n	800e36c <TIM_Base_SetConfig+0xf8>
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	4a12      	ldr	r2, [pc, #72]	@ (800e3b0 <TIM_Base_SetConfig+0x13c>)
 800e368:	4293      	cmp	r3, r2
 800e36a:	d103      	bne.n	800e374 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	691a      	ldr	r2, [r3, #16]
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	2201      	movs	r2, #1
 800e378:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	691b      	ldr	r3, [r3, #16]
 800e37e:	f003 0301 	and.w	r3, r3, #1
 800e382:	2b01      	cmp	r3, #1
 800e384:	d105      	bne.n	800e392 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	691b      	ldr	r3, [r3, #16]
 800e38a:	f023 0201 	bic.w	r2, r3, #1
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	611a      	str	r2, [r3, #16]
  }
}
 800e392:	bf00      	nop
 800e394:	3714      	adds	r7, #20
 800e396:	46bd      	mov	sp, r7
 800e398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39c:	4770      	bx	lr
 800e39e:	bf00      	nop
 800e3a0:	40010000 	.word	0x40010000
 800e3a4:	40000400 	.word	0x40000400
 800e3a8:	40000800 	.word	0x40000800
 800e3ac:	40000c00 	.word	0x40000c00
 800e3b0:	40010400 	.word	0x40010400
 800e3b4:	40014000 	.word	0x40014000
 800e3b8:	40014400 	.word	0x40014400
 800e3bc:	40014800 	.word	0x40014800
 800e3c0:	40001800 	.word	0x40001800
 800e3c4:	40001c00 	.word	0x40001c00
 800e3c8:	40002000 	.word	0x40002000

0800e3cc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b086      	sub	sp, #24
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
 800e3d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	689b      	ldr	r3, [r3, #8]
 800e3e0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e3e2:	693b      	ldr	r3, [r7, #16]
 800e3e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e3e8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800e3ea:	683b      	ldr	r3, [r7, #0]
 800e3ec:	685b      	ldr	r3, [r3, #4]
 800e3ee:	693a      	ldr	r2, [r7, #16]
 800e3f0:	4313      	orrs	r3, r2
 800e3f2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800e3f4:	693a      	ldr	r2, [r7, #16]
 800e3f6:	4b3e      	ldr	r3, [pc, #248]	@ (800e4f0 <TIM_SlaveTimer_SetConfig+0x124>)
 800e3f8:	4013      	ands	r3, r2
 800e3fa:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	693a      	ldr	r2, [r7, #16]
 800e402:	4313      	orrs	r3, r2
 800e404:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	693a      	ldr	r2, [r7, #16]
 800e40c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	685b      	ldr	r3, [r3, #4]
 800e412:	2b70      	cmp	r3, #112	@ 0x70
 800e414:	d01a      	beq.n	800e44c <TIM_SlaveTimer_SetConfig+0x80>
 800e416:	2b70      	cmp	r3, #112	@ 0x70
 800e418:	d860      	bhi.n	800e4dc <TIM_SlaveTimer_SetConfig+0x110>
 800e41a:	2b60      	cmp	r3, #96	@ 0x60
 800e41c:	d054      	beq.n	800e4c8 <TIM_SlaveTimer_SetConfig+0xfc>
 800e41e:	2b60      	cmp	r3, #96	@ 0x60
 800e420:	d85c      	bhi.n	800e4dc <TIM_SlaveTimer_SetConfig+0x110>
 800e422:	2b50      	cmp	r3, #80	@ 0x50
 800e424:	d046      	beq.n	800e4b4 <TIM_SlaveTimer_SetConfig+0xe8>
 800e426:	2b50      	cmp	r3, #80	@ 0x50
 800e428:	d858      	bhi.n	800e4dc <TIM_SlaveTimer_SetConfig+0x110>
 800e42a:	2b40      	cmp	r3, #64	@ 0x40
 800e42c:	d019      	beq.n	800e462 <TIM_SlaveTimer_SetConfig+0x96>
 800e42e:	2b40      	cmp	r3, #64	@ 0x40
 800e430:	d854      	bhi.n	800e4dc <TIM_SlaveTimer_SetConfig+0x110>
 800e432:	2b30      	cmp	r3, #48	@ 0x30
 800e434:	d055      	beq.n	800e4e2 <TIM_SlaveTimer_SetConfig+0x116>
 800e436:	2b30      	cmp	r3, #48	@ 0x30
 800e438:	d850      	bhi.n	800e4dc <TIM_SlaveTimer_SetConfig+0x110>
 800e43a:	2b20      	cmp	r3, #32
 800e43c:	d051      	beq.n	800e4e2 <TIM_SlaveTimer_SetConfig+0x116>
 800e43e:	2b20      	cmp	r3, #32
 800e440:	d84c      	bhi.n	800e4dc <TIM_SlaveTimer_SetConfig+0x110>
 800e442:	2b00      	cmp	r3, #0
 800e444:	d04d      	beq.n	800e4e2 <TIM_SlaveTimer_SetConfig+0x116>
 800e446:	2b10      	cmp	r3, #16
 800e448:	d04b      	beq.n	800e4e2 <TIM_SlaveTimer_SetConfig+0x116>
 800e44a:	e047      	b.n	800e4dc <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800e454:	683b      	ldr	r3, [r7, #0]
 800e456:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800e45c:	f000 f9d3 	bl	800e806 <TIM_ETR_SetConfig>
      break;
 800e460:	e040      	b.n	800e4e4 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	2b05      	cmp	r3, #5
 800e468:	d101      	bne.n	800e46e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800e46a:	2301      	movs	r3, #1
 800e46c:	e03b      	b.n	800e4e6 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	6a1b      	ldr	r3, [r3, #32]
 800e474:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	6a1a      	ldr	r2, [r3, #32]
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	f022 0201 	bic.w	r2, r2, #1
 800e484:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	699b      	ldr	r3, [r3, #24]
 800e48c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e48e:	68bb      	ldr	r3, [r7, #8]
 800e490:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e494:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800e496:	683b      	ldr	r3, [r7, #0]
 800e498:	691b      	ldr	r3, [r3, #16]
 800e49a:	011b      	lsls	r3, r3, #4
 800e49c:	68ba      	ldr	r2, [r7, #8]
 800e49e:	4313      	orrs	r3, r2
 800e4a0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	68ba      	ldr	r2, [r7, #8]
 800e4a8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	68fa      	ldr	r2, [r7, #12]
 800e4b0:	621a      	str	r2, [r3, #32]
      break;
 800e4b2:	e017      	b.n	800e4e4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800e4b8:	683b      	ldr	r3, [r7, #0]
 800e4ba:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800e4bc:	683b      	ldr	r3, [r7, #0]
 800e4be:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e4c0:	461a      	mov	r2, r3
 800e4c2:	f000 f88b 	bl	800e5dc <TIM_TI1_ConfigInputStage>
      break;
 800e4c6:	e00d      	b.n	800e4e4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800e4d0:	683b      	ldr	r3, [r7, #0]
 800e4d2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	f000 f8ed 	bl	800e6b4 <TIM_TI2_ConfigInputStage>
      break;
 800e4da:	e003      	b.n	800e4e4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800e4dc:	2301      	movs	r3, #1
 800e4de:	75fb      	strb	r3, [r7, #23]
      break;
 800e4e0:	e000      	b.n	800e4e4 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800e4e2:	bf00      	nop
  }

  return status;
 800e4e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	3718      	adds	r7, #24
 800e4ea:	46bd      	mov	sp, r7
 800e4ec:	bd80      	pop	{r7, pc}
 800e4ee:	bf00      	nop
 800e4f0:	fffefff8 	.word	0xfffefff8

0800e4f4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e4f4:	b480      	push	{r7}
 800e4f6:	b087      	sub	sp, #28
 800e4f8:	af00      	add	r7, sp, #0
 800e4fa:	60f8      	str	r0, [r7, #12]
 800e4fc:	60b9      	str	r1, [r7, #8]
 800e4fe:	607a      	str	r2, [r7, #4]
 800e500:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	6a1b      	ldr	r3, [r3, #32]
 800e506:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	6a1b      	ldr	r3, [r3, #32]
 800e50c:	f023 0201 	bic.w	r2, r3, #1
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	699b      	ldr	r3, [r3, #24]
 800e518:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	4a28      	ldr	r2, [pc, #160]	@ (800e5c0 <TIM_TI1_SetConfig+0xcc>)
 800e51e:	4293      	cmp	r3, r2
 800e520:	d01b      	beq.n	800e55a <TIM_TI1_SetConfig+0x66>
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e528:	d017      	beq.n	800e55a <TIM_TI1_SetConfig+0x66>
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	4a25      	ldr	r2, [pc, #148]	@ (800e5c4 <TIM_TI1_SetConfig+0xd0>)
 800e52e:	4293      	cmp	r3, r2
 800e530:	d013      	beq.n	800e55a <TIM_TI1_SetConfig+0x66>
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	4a24      	ldr	r2, [pc, #144]	@ (800e5c8 <TIM_TI1_SetConfig+0xd4>)
 800e536:	4293      	cmp	r3, r2
 800e538:	d00f      	beq.n	800e55a <TIM_TI1_SetConfig+0x66>
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	4a23      	ldr	r2, [pc, #140]	@ (800e5cc <TIM_TI1_SetConfig+0xd8>)
 800e53e:	4293      	cmp	r3, r2
 800e540:	d00b      	beq.n	800e55a <TIM_TI1_SetConfig+0x66>
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	4a22      	ldr	r2, [pc, #136]	@ (800e5d0 <TIM_TI1_SetConfig+0xdc>)
 800e546:	4293      	cmp	r3, r2
 800e548:	d007      	beq.n	800e55a <TIM_TI1_SetConfig+0x66>
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	4a21      	ldr	r2, [pc, #132]	@ (800e5d4 <TIM_TI1_SetConfig+0xe0>)
 800e54e:	4293      	cmp	r3, r2
 800e550:	d003      	beq.n	800e55a <TIM_TI1_SetConfig+0x66>
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	4a20      	ldr	r2, [pc, #128]	@ (800e5d8 <TIM_TI1_SetConfig+0xe4>)
 800e556:	4293      	cmp	r3, r2
 800e558:	d101      	bne.n	800e55e <TIM_TI1_SetConfig+0x6a>
 800e55a:	2301      	movs	r3, #1
 800e55c:	e000      	b.n	800e560 <TIM_TI1_SetConfig+0x6c>
 800e55e:	2300      	movs	r3, #0
 800e560:	2b00      	cmp	r3, #0
 800e562:	d008      	beq.n	800e576 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800e564:	697b      	ldr	r3, [r7, #20]
 800e566:	f023 0303 	bic.w	r3, r3, #3
 800e56a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800e56c:	697a      	ldr	r2, [r7, #20]
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	4313      	orrs	r3, r2
 800e572:	617b      	str	r3, [r7, #20]
 800e574:	e003      	b.n	800e57e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	f043 0301 	orr.w	r3, r3, #1
 800e57c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e57e:	697b      	ldr	r3, [r7, #20]
 800e580:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e584:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800e586:	683b      	ldr	r3, [r7, #0]
 800e588:	011b      	lsls	r3, r3, #4
 800e58a:	b2db      	uxtb	r3, r3
 800e58c:	697a      	ldr	r2, [r7, #20]
 800e58e:	4313      	orrs	r3, r2
 800e590:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e592:	693b      	ldr	r3, [r7, #16]
 800e594:	f023 030a 	bic.w	r3, r3, #10
 800e598:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800e59a:	68bb      	ldr	r3, [r7, #8]
 800e59c:	f003 030a 	and.w	r3, r3, #10
 800e5a0:	693a      	ldr	r2, [r7, #16]
 800e5a2:	4313      	orrs	r3, r2
 800e5a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	697a      	ldr	r2, [r7, #20]
 800e5aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	693a      	ldr	r2, [r7, #16]
 800e5b0:	621a      	str	r2, [r3, #32]
}
 800e5b2:	bf00      	nop
 800e5b4:	371c      	adds	r7, #28
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5bc:	4770      	bx	lr
 800e5be:	bf00      	nop
 800e5c0:	40010000 	.word	0x40010000
 800e5c4:	40000400 	.word	0x40000400
 800e5c8:	40000800 	.word	0x40000800
 800e5cc:	40000c00 	.word	0x40000c00
 800e5d0:	40010400 	.word	0x40010400
 800e5d4:	40014000 	.word	0x40014000
 800e5d8:	40001800 	.word	0x40001800

0800e5dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e5dc:	b480      	push	{r7}
 800e5de:	b087      	sub	sp, #28
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	60f8      	str	r0, [r7, #12]
 800e5e4:	60b9      	str	r1, [r7, #8]
 800e5e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	6a1b      	ldr	r3, [r3, #32]
 800e5ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	6a1b      	ldr	r3, [r3, #32]
 800e5f2:	f023 0201 	bic.w	r2, r3, #1
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	699b      	ldr	r3, [r3, #24]
 800e5fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e600:	693b      	ldr	r3, [r7, #16]
 800e602:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	011b      	lsls	r3, r3, #4
 800e60c:	693a      	ldr	r2, [r7, #16]
 800e60e:	4313      	orrs	r3, r2
 800e610:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e612:	697b      	ldr	r3, [r7, #20]
 800e614:	f023 030a 	bic.w	r3, r3, #10
 800e618:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e61a:	697a      	ldr	r2, [r7, #20]
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	4313      	orrs	r3, r2
 800e620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	693a      	ldr	r2, [r7, #16]
 800e626:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	697a      	ldr	r2, [r7, #20]
 800e62c:	621a      	str	r2, [r3, #32]
}
 800e62e:	bf00      	nop
 800e630:	371c      	adds	r7, #28
 800e632:	46bd      	mov	sp, r7
 800e634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e638:	4770      	bx	lr

0800e63a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e63a:	b480      	push	{r7}
 800e63c:	b087      	sub	sp, #28
 800e63e:	af00      	add	r7, sp, #0
 800e640:	60f8      	str	r0, [r7, #12]
 800e642:	60b9      	str	r1, [r7, #8]
 800e644:	607a      	str	r2, [r7, #4]
 800e646:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	6a1b      	ldr	r3, [r3, #32]
 800e64c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	6a1b      	ldr	r3, [r3, #32]
 800e652:	f023 0210 	bic.w	r2, r3, #16
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	699b      	ldr	r3, [r3, #24]
 800e65e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800e660:	693b      	ldr	r3, [r7, #16]
 800e662:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	021b      	lsls	r3, r3, #8
 800e66c:	693a      	ldr	r2, [r7, #16]
 800e66e:	4313      	orrs	r3, r2
 800e670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e672:	693b      	ldr	r3, [r7, #16]
 800e674:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e678:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	031b      	lsls	r3, r3, #12
 800e67e:	b29b      	uxth	r3, r3
 800e680:	693a      	ldr	r2, [r7, #16]
 800e682:	4313      	orrs	r3, r2
 800e684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e68c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800e68e:	68bb      	ldr	r3, [r7, #8]
 800e690:	011b      	lsls	r3, r3, #4
 800e692:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800e696:	697a      	ldr	r2, [r7, #20]
 800e698:	4313      	orrs	r3, r2
 800e69a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	693a      	ldr	r2, [r7, #16]
 800e6a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	697a      	ldr	r2, [r7, #20]
 800e6a6:	621a      	str	r2, [r3, #32]
}
 800e6a8:	bf00      	nop
 800e6aa:	371c      	adds	r7, #28
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b2:	4770      	bx	lr

0800e6b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	b087      	sub	sp, #28
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	60f8      	str	r0, [r7, #12]
 800e6bc:	60b9      	str	r1, [r7, #8]
 800e6be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	6a1b      	ldr	r3, [r3, #32]
 800e6c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	6a1b      	ldr	r3, [r3, #32]
 800e6ca:	f023 0210 	bic.w	r2, r3, #16
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	699b      	ldr	r3, [r3, #24]
 800e6d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e6d8:	693b      	ldr	r3, [r7, #16]
 800e6da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e6de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	031b      	lsls	r3, r3, #12
 800e6e4:	693a      	ldr	r2, [r7, #16]
 800e6e6:	4313      	orrs	r3, r2
 800e6e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e6ea:	697b      	ldr	r3, [r7, #20]
 800e6ec:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e6f0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	011b      	lsls	r3, r3, #4
 800e6f6:	697a      	ldr	r2, [r7, #20]
 800e6f8:	4313      	orrs	r3, r2
 800e6fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	693a      	ldr	r2, [r7, #16]
 800e700:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	697a      	ldr	r2, [r7, #20]
 800e706:	621a      	str	r2, [r3, #32]
}
 800e708:	bf00      	nop
 800e70a:	371c      	adds	r7, #28
 800e70c:	46bd      	mov	sp, r7
 800e70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e712:	4770      	bx	lr

0800e714 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e714:	b480      	push	{r7}
 800e716:	b087      	sub	sp, #28
 800e718:	af00      	add	r7, sp, #0
 800e71a:	60f8      	str	r0, [r7, #12]
 800e71c:	60b9      	str	r1, [r7, #8]
 800e71e:	607a      	str	r2, [r7, #4]
 800e720:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	6a1b      	ldr	r3, [r3, #32]
 800e726:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	6a1b      	ldr	r3, [r3, #32]
 800e72c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	69db      	ldr	r3, [r3, #28]
 800e738:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800e73a:	693b      	ldr	r3, [r7, #16]
 800e73c:	f023 0303 	bic.w	r3, r3, #3
 800e740:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800e742:	693a      	ldr	r2, [r7, #16]
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	4313      	orrs	r3, r2
 800e748:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800e74a:	693b      	ldr	r3, [r7, #16]
 800e74c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e750:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800e752:	683b      	ldr	r3, [r7, #0]
 800e754:	011b      	lsls	r3, r3, #4
 800e756:	b2db      	uxtb	r3, r3
 800e758:	693a      	ldr	r2, [r7, #16]
 800e75a:	4313      	orrs	r3, r2
 800e75c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800e75e:	697b      	ldr	r3, [r7, #20]
 800e760:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800e764:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800e766:	68bb      	ldr	r3, [r7, #8]
 800e768:	021b      	lsls	r3, r3, #8
 800e76a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800e76e:	697a      	ldr	r2, [r7, #20]
 800e770:	4313      	orrs	r3, r2
 800e772:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	693a      	ldr	r2, [r7, #16]
 800e778:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	697a      	ldr	r2, [r7, #20]
 800e77e:	621a      	str	r2, [r3, #32]
}
 800e780:	bf00      	nop
 800e782:	371c      	adds	r7, #28
 800e784:	46bd      	mov	sp, r7
 800e786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e78a:	4770      	bx	lr

0800e78c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800e78c:	b480      	push	{r7}
 800e78e:	b087      	sub	sp, #28
 800e790:	af00      	add	r7, sp, #0
 800e792:	60f8      	str	r0, [r7, #12]
 800e794:	60b9      	str	r1, [r7, #8]
 800e796:	607a      	str	r2, [r7, #4]
 800e798:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	6a1b      	ldr	r3, [r3, #32]
 800e79e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	6a1b      	ldr	r3, [r3, #32]
 800e7a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	69db      	ldr	r3, [r3, #28]
 800e7b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800e7b2:	693b      	ldr	r3, [r7, #16]
 800e7b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e7b8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	021b      	lsls	r3, r3, #8
 800e7be:	693a      	ldr	r2, [r7, #16]
 800e7c0:	4313      	orrs	r3, r2
 800e7c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800e7c4:	693b      	ldr	r3, [r7, #16]
 800e7c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e7ca:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800e7cc:	683b      	ldr	r3, [r7, #0]
 800e7ce:	031b      	lsls	r3, r3, #12
 800e7d0:	b29b      	uxth	r3, r3
 800e7d2:	693a      	ldr	r2, [r7, #16]
 800e7d4:	4313      	orrs	r3, r2
 800e7d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800e7d8:	697b      	ldr	r3, [r7, #20]
 800e7da:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800e7de:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800e7e0:	68bb      	ldr	r3, [r7, #8]
 800e7e2:	031b      	lsls	r3, r3, #12
 800e7e4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800e7e8:	697a      	ldr	r2, [r7, #20]
 800e7ea:	4313      	orrs	r3, r2
 800e7ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	693a      	ldr	r2, [r7, #16]
 800e7f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	697a      	ldr	r2, [r7, #20]
 800e7f8:	621a      	str	r2, [r3, #32]
}
 800e7fa:	bf00      	nop
 800e7fc:	371c      	adds	r7, #28
 800e7fe:	46bd      	mov	sp, r7
 800e800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e804:	4770      	bx	lr

0800e806 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e806:	b480      	push	{r7}
 800e808:	b087      	sub	sp, #28
 800e80a:	af00      	add	r7, sp, #0
 800e80c:	60f8      	str	r0, [r7, #12]
 800e80e:	60b9      	str	r1, [r7, #8]
 800e810:	607a      	str	r2, [r7, #4]
 800e812:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	689b      	ldr	r3, [r3, #8]
 800e818:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e81a:	697b      	ldr	r3, [r7, #20]
 800e81c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e820:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e822:	683b      	ldr	r3, [r7, #0]
 800e824:	021a      	lsls	r2, r3, #8
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	431a      	orrs	r2, r3
 800e82a:	68bb      	ldr	r3, [r7, #8]
 800e82c:	4313      	orrs	r3, r2
 800e82e:	697a      	ldr	r2, [r7, #20]
 800e830:	4313      	orrs	r3, r2
 800e832:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	697a      	ldr	r2, [r7, #20]
 800e838:	609a      	str	r2, [r3, #8]
}
 800e83a:	bf00      	nop
 800e83c:	371c      	adds	r7, #28
 800e83e:	46bd      	mov	sp, r7
 800e840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e844:	4770      	bx	lr
	...

0800e848 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e848:	b480      	push	{r7}
 800e84a:	b085      	sub	sp, #20
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
 800e850:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e858:	2b01      	cmp	r3, #1
 800e85a:	d101      	bne.n	800e860 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e85c:	2302      	movs	r3, #2
 800e85e:	e06d      	b.n	800e93c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	2201      	movs	r2, #1
 800e864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	2202      	movs	r2, #2
 800e86c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	685b      	ldr	r3, [r3, #4]
 800e876:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	689b      	ldr	r3, [r3, #8]
 800e87e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	4a30      	ldr	r2, [pc, #192]	@ (800e948 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e886:	4293      	cmp	r3, r2
 800e888:	d004      	beq.n	800e894 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	4a2f      	ldr	r2, [pc, #188]	@ (800e94c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e890:	4293      	cmp	r3, r2
 800e892:	d108      	bne.n	800e8a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e89a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e89c:	683b      	ldr	r3, [r7, #0]
 800e89e:	685b      	ldr	r3, [r3, #4]
 800e8a0:	68fa      	ldr	r2, [r7, #12]
 800e8a2:	4313      	orrs	r3, r2
 800e8a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	68fa      	ldr	r2, [r7, #12]
 800e8b4:	4313      	orrs	r3, r2
 800e8b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	68fa      	ldr	r2, [r7, #12]
 800e8be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	4a20      	ldr	r2, [pc, #128]	@ (800e948 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d022      	beq.n	800e910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8d2:	d01d      	beq.n	800e910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4a1d      	ldr	r2, [pc, #116]	@ (800e950 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e8da:	4293      	cmp	r3, r2
 800e8dc:	d018      	beq.n	800e910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	4a1c      	ldr	r2, [pc, #112]	@ (800e954 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e8e4:	4293      	cmp	r3, r2
 800e8e6:	d013      	beq.n	800e910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	4a1a      	ldr	r2, [pc, #104]	@ (800e958 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e8ee:	4293      	cmp	r3, r2
 800e8f0:	d00e      	beq.n	800e910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	4a15      	ldr	r2, [pc, #84]	@ (800e94c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e8f8:	4293      	cmp	r3, r2
 800e8fa:	d009      	beq.n	800e910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	4a16      	ldr	r2, [pc, #88]	@ (800e95c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e902:	4293      	cmp	r3, r2
 800e904:	d004      	beq.n	800e910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	4a15      	ldr	r2, [pc, #84]	@ (800e960 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e90c:	4293      	cmp	r3, r2
 800e90e:	d10c      	bne.n	800e92a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e910:	68bb      	ldr	r3, [r7, #8]
 800e912:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e916:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	689b      	ldr	r3, [r3, #8]
 800e91c:	68ba      	ldr	r2, [r7, #8]
 800e91e:	4313      	orrs	r3, r2
 800e920:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	68ba      	ldr	r2, [r7, #8]
 800e928:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	2201      	movs	r2, #1
 800e92e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2200      	movs	r2, #0
 800e936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e93a:	2300      	movs	r3, #0
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	3714      	adds	r7, #20
 800e940:	46bd      	mov	sp, r7
 800e942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e946:	4770      	bx	lr
 800e948:	40010000 	.word	0x40010000
 800e94c:	40010400 	.word	0x40010400
 800e950:	40000400 	.word	0x40000400
 800e954:	40000800 	.word	0x40000800
 800e958:	40000c00 	.word	0x40000c00
 800e95c:	40014000 	.word	0x40014000
 800e960:	40001800 	.word	0x40001800

0800e964 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e964:	b480      	push	{r7}
 800e966:	b083      	sub	sp, #12
 800e968:	af00      	add	r7, sp, #0
 800e96a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e96c:	bf00      	nop
 800e96e:	370c      	adds	r7, #12
 800e970:	46bd      	mov	sp, r7
 800e972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e976:	4770      	bx	lr

0800e978 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e978:	b480      	push	{r7}
 800e97a:	b083      	sub	sp, #12
 800e97c:	af00      	add	r7, sp, #0
 800e97e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e980:	bf00      	nop
 800e982:	370c      	adds	r7, #12
 800e984:	46bd      	mov	sp, r7
 800e986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98a:	4770      	bx	lr

0800e98c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e98c:	b480      	push	{r7}
 800e98e:	b083      	sub	sp, #12
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e994:	bf00      	nop
 800e996:	370c      	adds	r7, #12
 800e998:	46bd      	mov	sp, r7
 800e99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99e:	4770      	bx	lr

0800e9a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b082      	sub	sp, #8
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d101      	bne.n	800e9b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e9ae:	2301      	movs	r3, #1
 800e9b0:	e040      	b.n	800ea34 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d106      	bne.n	800e9c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	2200      	movs	r2, #0
 800e9be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	f7f6 fd44 	bl	8005450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2224      	movs	r2, #36	@ 0x24
 800e9cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	681a      	ldr	r2, [r3, #0]
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	f022 0201 	bic.w	r2, r2, #1
 800e9dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d002      	beq.n	800e9ec <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800e9e6:	6878      	ldr	r0, [r7, #4]
 800e9e8:	f000 fb16 	bl	800f018 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e9ec:	6878      	ldr	r0, [r7, #4]
 800e9ee:	f000 f8af 	bl	800eb50 <UART_SetConfig>
 800e9f2:	4603      	mov	r3, r0
 800e9f4:	2b01      	cmp	r3, #1
 800e9f6:	d101      	bne.n	800e9fc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	e01b      	b.n	800ea34 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	685a      	ldr	r2, [r3, #4]
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ea0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	689a      	ldr	r2, [r3, #8]
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ea1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	681a      	ldr	r2, [r3, #0]
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	f042 0201 	orr.w	r2, r2, #1
 800ea2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ea2c:	6878      	ldr	r0, [r7, #4]
 800ea2e:	f000 fb95 	bl	800f15c <UART_CheckIdleState>
 800ea32:	4603      	mov	r3, r0
}
 800ea34:	4618      	mov	r0, r3
 800ea36:	3708      	adds	r7, #8
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	bd80      	pop	{r7, pc}

0800ea3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ea3c:	b580      	push	{r7, lr}
 800ea3e:	b08a      	sub	sp, #40	@ 0x28
 800ea40:	af02      	add	r7, sp, #8
 800ea42:	60f8      	str	r0, [r7, #12]
 800ea44:	60b9      	str	r1, [r7, #8]
 800ea46:	603b      	str	r3, [r7, #0]
 800ea48:	4613      	mov	r3, r2
 800ea4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ea50:	2b20      	cmp	r3, #32
 800ea52:	d177      	bne.n	800eb44 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800ea54:	68bb      	ldr	r3, [r7, #8]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d002      	beq.n	800ea60 <HAL_UART_Transmit+0x24>
 800ea5a:	88fb      	ldrh	r3, [r7, #6]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d101      	bne.n	800ea64 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800ea60:	2301      	movs	r3, #1
 800ea62:	e070      	b.n	800eb46 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	2200      	movs	r2, #0
 800ea68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	2221      	movs	r2, #33	@ 0x21
 800ea70:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ea72:	f7f9 f82b 	bl	8007acc <HAL_GetTick>
 800ea76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	88fa      	ldrh	r2, [r7, #6]
 800ea7c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	88fa      	ldrh	r2, [r7, #6]
 800ea84:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	689b      	ldr	r3, [r3, #8]
 800ea8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea90:	d108      	bne.n	800eaa4 <HAL_UART_Transmit+0x68>
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	691b      	ldr	r3, [r3, #16]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d104      	bne.n	800eaa4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ea9e:	68bb      	ldr	r3, [r7, #8]
 800eaa0:	61bb      	str	r3, [r7, #24]
 800eaa2:	e003      	b.n	800eaac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800eaa4:	68bb      	ldr	r3, [r7, #8]
 800eaa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800eaac:	e02f      	b.n	800eb0e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	9300      	str	r3, [sp, #0]
 800eab2:	697b      	ldr	r3, [r7, #20]
 800eab4:	2200      	movs	r2, #0
 800eab6:	2180      	movs	r1, #128	@ 0x80
 800eab8:	68f8      	ldr	r0, [r7, #12]
 800eaba:	f000 fba6 	bl	800f20a <UART_WaitOnFlagUntilTimeout>
 800eabe:	4603      	mov	r3, r0
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d004      	beq.n	800eace <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	2220      	movs	r2, #32
 800eac8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800eaca:	2303      	movs	r3, #3
 800eacc:	e03b      	b.n	800eb46 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800eace:	69fb      	ldr	r3, [r7, #28]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d10b      	bne.n	800eaec <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ead4:	69bb      	ldr	r3, [r7, #24]
 800ead6:	881b      	ldrh	r3, [r3, #0]
 800ead8:	461a      	mov	r2, r3
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800eae2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800eae4:	69bb      	ldr	r3, [r7, #24]
 800eae6:	3302      	adds	r3, #2
 800eae8:	61bb      	str	r3, [r7, #24]
 800eaea:	e007      	b.n	800eafc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800eaec:	69fb      	ldr	r3, [r7, #28]
 800eaee:	781a      	ldrb	r2, [r3, #0]
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800eaf6:	69fb      	ldr	r3, [r7, #28]
 800eaf8:	3301      	adds	r3, #1
 800eafa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800eb02:	b29b      	uxth	r3, r3
 800eb04:	3b01      	subs	r3, #1
 800eb06:	b29a      	uxth	r2, r3
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800eb14:	b29b      	uxth	r3, r3
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d1c9      	bne.n	800eaae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	9300      	str	r3, [sp, #0]
 800eb1e:	697b      	ldr	r3, [r7, #20]
 800eb20:	2200      	movs	r2, #0
 800eb22:	2140      	movs	r1, #64	@ 0x40
 800eb24:	68f8      	ldr	r0, [r7, #12]
 800eb26:	f000 fb70 	bl	800f20a <UART_WaitOnFlagUntilTimeout>
 800eb2a:	4603      	mov	r3, r0
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d004      	beq.n	800eb3a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	2220      	movs	r2, #32
 800eb34:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800eb36:	2303      	movs	r3, #3
 800eb38:	e005      	b.n	800eb46 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	2220      	movs	r2, #32
 800eb3e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800eb40:	2300      	movs	r3, #0
 800eb42:	e000      	b.n	800eb46 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800eb44:	2302      	movs	r3, #2
  }
}
 800eb46:	4618      	mov	r0, r3
 800eb48:	3720      	adds	r7, #32
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}
	...

0800eb50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b088      	sub	sp, #32
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800eb58:	2300      	movs	r3, #0
 800eb5a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	689a      	ldr	r2, [r3, #8]
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	691b      	ldr	r3, [r3, #16]
 800eb64:	431a      	orrs	r2, r3
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	695b      	ldr	r3, [r3, #20]
 800eb6a:	431a      	orrs	r2, r3
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	69db      	ldr	r3, [r3, #28]
 800eb70:	4313      	orrs	r3, r2
 800eb72:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	681a      	ldr	r2, [r3, #0]
 800eb7a:	4ba6      	ldr	r3, [pc, #664]	@ (800ee14 <UART_SetConfig+0x2c4>)
 800eb7c:	4013      	ands	r3, r2
 800eb7e:	687a      	ldr	r2, [r7, #4]
 800eb80:	6812      	ldr	r2, [r2, #0]
 800eb82:	6979      	ldr	r1, [r7, #20]
 800eb84:	430b      	orrs	r3, r1
 800eb86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	685b      	ldr	r3, [r3, #4]
 800eb8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	68da      	ldr	r2, [r3, #12]
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	430a      	orrs	r2, r1
 800eb9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	699b      	ldr	r3, [r3, #24]
 800eba2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	6a1b      	ldr	r3, [r3, #32]
 800eba8:	697a      	ldr	r2, [r7, #20]
 800ebaa:	4313      	orrs	r3, r2
 800ebac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	689b      	ldr	r3, [r3, #8]
 800ebb4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	697a      	ldr	r2, [r7, #20]
 800ebbe:	430a      	orrs	r2, r1
 800ebc0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	4a94      	ldr	r2, [pc, #592]	@ (800ee18 <UART_SetConfig+0x2c8>)
 800ebc8:	4293      	cmp	r3, r2
 800ebca:	d120      	bne.n	800ec0e <UART_SetConfig+0xbe>
 800ebcc:	4b93      	ldr	r3, [pc, #588]	@ (800ee1c <UART_SetConfig+0x2cc>)
 800ebce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebd2:	f003 0303 	and.w	r3, r3, #3
 800ebd6:	2b03      	cmp	r3, #3
 800ebd8:	d816      	bhi.n	800ec08 <UART_SetConfig+0xb8>
 800ebda:	a201      	add	r2, pc, #4	@ (adr r2, 800ebe0 <UART_SetConfig+0x90>)
 800ebdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebe0:	0800ebf1 	.word	0x0800ebf1
 800ebe4:	0800ebfd 	.word	0x0800ebfd
 800ebe8:	0800ebf7 	.word	0x0800ebf7
 800ebec:	0800ec03 	.word	0x0800ec03
 800ebf0:	2301      	movs	r3, #1
 800ebf2:	77fb      	strb	r3, [r7, #31]
 800ebf4:	e150      	b.n	800ee98 <UART_SetConfig+0x348>
 800ebf6:	2302      	movs	r3, #2
 800ebf8:	77fb      	strb	r3, [r7, #31]
 800ebfa:	e14d      	b.n	800ee98 <UART_SetConfig+0x348>
 800ebfc:	2304      	movs	r3, #4
 800ebfe:	77fb      	strb	r3, [r7, #31]
 800ec00:	e14a      	b.n	800ee98 <UART_SetConfig+0x348>
 800ec02:	2308      	movs	r3, #8
 800ec04:	77fb      	strb	r3, [r7, #31]
 800ec06:	e147      	b.n	800ee98 <UART_SetConfig+0x348>
 800ec08:	2310      	movs	r3, #16
 800ec0a:	77fb      	strb	r3, [r7, #31]
 800ec0c:	e144      	b.n	800ee98 <UART_SetConfig+0x348>
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	4a83      	ldr	r2, [pc, #524]	@ (800ee20 <UART_SetConfig+0x2d0>)
 800ec14:	4293      	cmp	r3, r2
 800ec16:	d132      	bne.n	800ec7e <UART_SetConfig+0x12e>
 800ec18:	4b80      	ldr	r3, [pc, #512]	@ (800ee1c <UART_SetConfig+0x2cc>)
 800ec1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec1e:	f003 030c 	and.w	r3, r3, #12
 800ec22:	2b0c      	cmp	r3, #12
 800ec24:	d828      	bhi.n	800ec78 <UART_SetConfig+0x128>
 800ec26:	a201      	add	r2, pc, #4	@ (adr r2, 800ec2c <UART_SetConfig+0xdc>)
 800ec28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec2c:	0800ec61 	.word	0x0800ec61
 800ec30:	0800ec79 	.word	0x0800ec79
 800ec34:	0800ec79 	.word	0x0800ec79
 800ec38:	0800ec79 	.word	0x0800ec79
 800ec3c:	0800ec6d 	.word	0x0800ec6d
 800ec40:	0800ec79 	.word	0x0800ec79
 800ec44:	0800ec79 	.word	0x0800ec79
 800ec48:	0800ec79 	.word	0x0800ec79
 800ec4c:	0800ec67 	.word	0x0800ec67
 800ec50:	0800ec79 	.word	0x0800ec79
 800ec54:	0800ec79 	.word	0x0800ec79
 800ec58:	0800ec79 	.word	0x0800ec79
 800ec5c:	0800ec73 	.word	0x0800ec73
 800ec60:	2300      	movs	r3, #0
 800ec62:	77fb      	strb	r3, [r7, #31]
 800ec64:	e118      	b.n	800ee98 <UART_SetConfig+0x348>
 800ec66:	2302      	movs	r3, #2
 800ec68:	77fb      	strb	r3, [r7, #31]
 800ec6a:	e115      	b.n	800ee98 <UART_SetConfig+0x348>
 800ec6c:	2304      	movs	r3, #4
 800ec6e:	77fb      	strb	r3, [r7, #31]
 800ec70:	e112      	b.n	800ee98 <UART_SetConfig+0x348>
 800ec72:	2308      	movs	r3, #8
 800ec74:	77fb      	strb	r3, [r7, #31]
 800ec76:	e10f      	b.n	800ee98 <UART_SetConfig+0x348>
 800ec78:	2310      	movs	r3, #16
 800ec7a:	77fb      	strb	r3, [r7, #31]
 800ec7c:	e10c      	b.n	800ee98 <UART_SetConfig+0x348>
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	4a68      	ldr	r2, [pc, #416]	@ (800ee24 <UART_SetConfig+0x2d4>)
 800ec84:	4293      	cmp	r3, r2
 800ec86:	d120      	bne.n	800ecca <UART_SetConfig+0x17a>
 800ec88:	4b64      	ldr	r3, [pc, #400]	@ (800ee1c <UART_SetConfig+0x2cc>)
 800ec8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec8e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ec92:	2b30      	cmp	r3, #48	@ 0x30
 800ec94:	d013      	beq.n	800ecbe <UART_SetConfig+0x16e>
 800ec96:	2b30      	cmp	r3, #48	@ 0x30
 800ec98:	d814      	bhi.n	800ecc4 <UART_SetConfig+0x174>
 800ec9a:	2b20      	cmp	r3, #32
 800ec9c:	d009      	beq.n	800ecb2 <UART_SetConfig+0x162>
 800ec9e:	2b20      	cmp	r3, #32
 800eca0:	d810      	bhi.n	800ecc4 <UART_SetConfig+0x174>
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d002      	beq.n	800ecac <UART_SetConfig+0x15c>
 800eca6:	2b10      	cmp	r3, #16
 800eca8:	d006      	beq.n	800ecb8 <UART_SetConfig+0x168>
 800ecaa:	e00b      	b.n	800ecc4 <UART_SetConfig+0x174>
 800ecac:	2300      	movs	r3, #0
 800ecae:	77fb      	strb	r3, [r7, #31]
 800ecb0:	e0f2      	b.n	800ee98 <UART_SetConfig+0x348>
 800ecb2:	2302      	movs	r3, #2
 800ecb4:	77fb      	strb	r3, [r7, #31]
 800ecb6:	e0ef      	b.n	800ee98 <UART_SetConfig+0x348>
 800ecb8:	2304      	movs	r3, #4
 800ecba:	77fb      	strb	r3, [r7, #31]
 800ecbc:	e0ec      	b.n	800ee98 <UART_SetConfig+0x348>
 800ecbe:	2308      	movs	r3, #8
 800ecc0:	77fb      	strb	r3, [r7, #31]
 800ecc2:	e0e9      	b.n	800ee98 <UART_SetConfig+0x348>
 800ecc4:	2310      	movs	r3, #16
 800ecc6:	77fb      	strb	r3, [r7, #31]
 800ecc8:	e0e6      	b.n	800ee98 <UART_SetConfig+0x348>
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	4a56      	ldr	r2, [pc, #344]	@ (800ee28 <UART_SetConfig+0x2d8>)
 800ecd0:	4293      	cmp	r3, r2
 800ecd2:	d120      	bne.n	800ed16 <UART_SetConfig+0x1c6>
 800ecd4:	4b51      	ldr	r3, [pc, #324]	@ (800ee1c <UART_SetConfig+0x2cc>)
 800ecd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ecda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ecde:	2bc0      	cmp	r3, #192	@ 0xc0
 800ece0:	d013      	beq.n	800ed0a <UART_SetConfig+0x1ba>
 800ece2:	2bc0      	cmp	r3, #192	@ 0xc0
 800ece4:	d814      	bhi.n	800ed10 <UART_SetConfig+0x1c0>
 800ece6:	2b80      	cmp	r3, #128	@ 0x80
 800ece8:	d009      	beq.n	800ecfe <UART_SetConfig+0x1ae>
 800ecea:	2b80      	cmp	r3, #128	@ 0x80
 800ecec:	d810      	bhi.n	800ed10 <UART_SetConfig+0x1c0>
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d002      	beq.n	800ecf8 <UART_SetConfig+0x1a8>
 800ecf2:	2b40      	cmp	r3, #64	@ 0x40
 800ecf4:	d006      	beq.n	800ed04 <UART_SetConfig+0x1b4>
 800ecf6:	e00b      	b.n	800ed10 <UART_SetConfig+0x1c0>
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	77fb      	strb	r3, [r7, #31]
 800ecfc:	e0cc      	b.n	800ee98 <UART_SetConfig+0x348>
 800ecfe:	2302      	movs	r3, #2
 800ed00:	77fb      	strb	r3, [r7, #31]
 800ed02:	e0c9      	b.n	800ee98 <UART_SetConfig+0x348>
 800ed04:	2304      	movs	r3, #4
 800ed06:	77fb      	strb	r3, [r7, #31]
 800ed08:	e0c6      	b.n	800ee98 <UART_SetConfig+0x348>
 800ed0a:	2308      	movs	r3, #8
 800ed0c:	77fb      	strb	r3, [r7, #31]
 800ed0e:	e0c3      	b.n	800ee98 <UART_SetConfig+0x348>
 800ed10:	2310      	movs	r3, #16
 800ed12:	77fb      	strb	r3, [r7, #31]
 800ed14:	e0c0      	b.n	800ee98 <UART_SetConfig+0x348>
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	4a44      	ldr	r2, [pc, #272]	@ (800ee2c <UART_SetConfig+0x2dc>)
 800ed1c:	4293      	cmp	r3, r2
 800ed1e:	d125      	bne.n	800ed6c <UART_SetConfig+0x21c>
 800ed20:	4b3e      	ldr	r3, [pc, #248]	@ (800ee1c <UART_SetConfig+0x2cc>)
 800ed22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ed2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ed2e:	d017      	beq.n	800ed60 <UART_SetConfig+0x210>
 800ed30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ed34:	d817      	bhi.n	800ed66 <UART_SetConfig+0x216>
 800ed36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed3a:	d00b      	beq.n	800ed54 <UART_SetConfig+0x204>
 800ed3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed40:	d811      	bhi.n	800ed66 <UART_SetConfig+0x216>
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d003      	beq.n	800ed4e <UART_SetConfig+0x1fe>
 800ed46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ed4a:	d006      	beq.n	800ed5a <UART_SetConfig+0x20a>
 800ed4c:	e00b      	b.n	800ed66 <UART_SetConfig+0x216>
 800ed4e:	2300      	movs	r3, #0
 800ed50:	77fb      	strb	r3, [r7, #31]
 800ed52:	e0a1      	b.n	800ee98 <UART_SetConfig+0x348>
 800ed54:	2302      	movs	r3, #2
 800ed56:	77fb      	strb	r3, [r7, #31]
 800ed58:	e09e      	b.n	800ee98 <UART_SetConfig+0x348>
 800ed5a:	2304      	movs	r3, #4
 800ed5c:	77fb      	strb	r3, [r7, #31]
 800ed5e:	e09b      	b.n	800ee98 <UART_SetConfig+0x348>
 800ed60:	2308      	movs	r3, #8
 800ed62:	77fb      	strb	r3, [r7, #31]
 800ed64:	e098      	b.n	800ee98 <UART_SetConfig+0x348>
 800ed66:	2310      	movs	r3, #16
 800ed68:	77fb      	strb	r3, [r7, #31]
 800ed6a:	e095      	b.n	800ee98 <UART_SetConfig+0x348>
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	4a2f      	ldr	r2, [pc, #188]	@ (800ee30 <UART_SetConfig+0x2e0>)
 800ed72:	4293      	cmp	r3, r2
 800ed74:	d125      	bne.n	800edc2 <UART_SetConfig+0x272>
 800ed76:	4b29      	ldr	r3, [pc, #164]	@ (800ee1c <UART_SetConfig+0x2cc>)
 800ed78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed7c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ed80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ed84:	d017      	beq.n	800edb6 <UART_SetConfig+0x266>
 800ed86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ed8a:	d817      	bhi.n	800edbc <UART_SetConfig+0x26c>
 800ed8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ed90:	d00b      	beq.n	800edaa <UART_SetConfig+0x25a>
 800ed92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ed96:	d811      	bhi.n	800edbc <UART_SetConfig+0x26c>
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d003      	beq.n	800eda4 <UART_SetConfig+0x254>
 800ed9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eda0:	d006      	beq.n	800edb0 <UART_SetConfig+0x260>
 800eda2:	e00b      	b.n	800edbc <UART_SetConfig+0x26c>
 800eda4:	2301      	movs	r3, #1
 800eda6:	77fb      	strb	r3, [r7, #31]
 800eda8:	e076      	b.n	800ee98 <UART_SetConfig+0x348>
 800edaa:	2302      	movs	r3, #2
 800edac:	77fb      	strb	r3, [r7, #31]
 800edae:	e073      	b.n	800ee98 <UART_SetConfig+0x348>
 800edb0:	2304      	movs	r3, #4
 800edb2:	77fb      	strb	r3, [r7, #31]
 800edb4:	e070      	b.n	800ee98 <UART_SetConfig+0x348>
 800edb6:	2308      	movs	r3, #8
 800edb8:	77fb      	strb	r3, [r7, #31]
 800edba:	e06d      	b.n	800ee98 <UART_SetConfig+0x348>
 800edbc:	2310      	movs	r3, #16
 800edbe:	77fb      	strb	r3, [r7, #31]
 800edc0:	e06a      	b.n	800ee98 <UART_SetConfig+0x348>
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	4a1b      	ldr	r2, [pc, #108]	@ (800ee34 <UART_SetConfig+0x2e4>)
 800edc8:	4293      	cmp	r3, r2
 800edca:	d138      	bne.n	800ee3e <UART_SetConfig+0x2ee>
 800edcc:	4b13      	ldr	r3, [pc, #76]	@ (800ee1c <UART_SetConfig+0x2cc>)
 800edce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800edd2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800edd6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800edda:	d017      	beq.n	800ee0c <UART_SetConfig+0x2bc>
 800eddc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ede0:	d82a      	bhi.n	800ee38 <UART_SetConfig+0x2e8>
 800ede2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ede6:	d00b      	beq.n	800ee00 <UART_SetConfig+0x2b0>
 800ede8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800edec:	d824      	bhi.n	800ee38 <UART_SetConfig+0x2e8>
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d003      	beq.n	800edfa <UART_SetConfig+0x2aa>
 800edf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800edf6:	d006      	beq.n	800ee06 <UART_SetConfig+0x2b6>
 800edf8:	e01e      	b.n	800ee38 <UART_SetConfig+0x2e8>
 800edfa:	2300      	movs	r3, #0
 800edfc:	77fb      	strb	r3, [r7, #31]
 800edfe:	e04b      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee00:	2302      	movs	r3, #2
 800ee02:	77fb      	strb	r3, [r7, #31]
 800ee04:	e048      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee06:	2304      	movs	r3, #4
 800ee08:	77fb      	strb	r3, [r7, #31]
 800ee0a:	e045      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee0c:	2308      	movs	r3, #8
 800ee0e:	77fb      	strb	r3, [r7, #31]
 800ee10:	e042      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee12:	bf00      	nop
 800ee14:	efff69f3 	.word	0xefff69f3
 800ee18:	40011000 	.word	0x40011000
 800ee1c:	40023800 	.word	0x40023800
 800ee20:	40004400 	.word	0x40004400
 800ee24:	40004800 	.word	0x40004800
 800ee28:	40004c00 	.word	0x40004c00
 800ee2c:	40005000 	.word	0x40005000
 800ee30:	40011400 	.word	0x40011400
 800ee34:	40007800 	.word	0x40007800
 800ee38:	2310      	movs	r3, #16
 800ee3a:	77fb      	strb	r3, [r7, #31]
 800ee3c:	e02c      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	4a72      	ldr	r2, [pc, #456]	@ (800f00c <UART_SetConfig+0x4bc>)
 800ee44:	4293      	cmp	r3, r2
 800ee46:	d125      	bne.n	800ee94 <UART_SetConfig+0x344>
 800ee48:	4b71      	ldr	r3, [pc, #452]	@ (800f010 <UART_SetConfig+0x4c0>)
 800ee4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ee4e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800ee52:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ee56:	d017      	beq.n	800ee88 <UART_SetConfig+0x338>
 800ee58:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ee5c:	d817      	bhi.n	800ee8e <UART_SetConfig+0x33e>
 800ee5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee62:	d00b      	beq.n	800ee7c <UART_SetConfig+0x32c>
 800ee64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee68:	d811      	bhi.n	800ee8e <UART_SetConfig+0x33e>
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d003      	beq.n	800ee76 <UART_SetConfig+0x326>
 800ee6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ee72:	d006      	beq.n	800ee82 <UART_SetConfig+0x332>
 800ee74:	e00b      	b.n	800ee8e <UART_SetConfig+0x33e>
 800ee76:	2300      	movs	r3, #0
 800ee78:	77fb      	strb	r3, [r7, #31]
 800ee7a:	e00d      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee7c:	2302      	movs	r3, #2
 800ee7e:	77fb      	strb	r3, [r7, #31]
 800ee80:	e00a      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee82:	2304      	movs	r3, #4
 800ee84:	77fb      	strb	r3, [r7, #31]
 800ee86:	e007      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee88:	2308      	movs	r3, #8
 800ee8a:	77fb      	strb	r3, [r7, #31]
 800ee8c:	e004      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee8e:	2310      	movs	r3, #16
 800ee90:	77fb      	strb	r3, [r7, #31]
 800ee92:	e001      	b.n	800ee98 <UART_SetConfig+0x348>
 800ee94:	2310      	movs	r3, #16
 800ee96:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	69db      	ldr	r3, [r3, #28]
 800ee9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eea0:	d15b      	bne.n	800ef5a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800eea2:	7ffb      	ldrb	r3, [r7, #31]
 800eea4:	2b08      	cmp	r3, #8
 800eea6:	d828      	bhi.n	800eefa <UART_SetConfig+0x3aa>
 800eea8:	a201      	add	r2, pc, #4	@ (adr r2, 800eeb0 <UART_SetConfig+0x360>)
 800eeaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeae:	bf00      	nop
 800eeb0:	0800eed5 	.word	0x0800eed5
 800eeb4:	0800eedd 	.word	0x0800eedd
 800eeb8:	0800eee5 	.word	0x0800eee5
 800eebc:	0800eefb 	.word	0x0800eefb
 800eec0:	0800eeeb 	.word	0x0800eeeb
 800eec4:	0800eefb 	.word	0x0800eefb
 800eec8:	0800eefb 	.word	0x0800eefb
 800eecc:	0800eefb 	.word	0x0800eefb
 800eed0:	0800eef3 	.word	0x0800eef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eed4:	f7fc fa3c 	bl	800b350 <HAL_RCC_GetPCLK1Freq>
 800eed8:	61b8      	str	r0, [r7, #24]
        break;
 800eeda:	e013      	b.n	800ef04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eedc:	f7fc fa4c 	bl	800b378 <HAL_RCC_GetPCLK2Freq>
 800eee0:	61b8      	str	r0, [r7, #24]
        break;
 800eee2:	e00f      	b.n	800ef04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eee4:	4b4b      	ldr	r3, [pc, #300]	@ (800f014 <UART_SetConfig+0x4c4>)
 800eee6:	61bb      	str	r3, [r7, #24]
        break;
 800eee8:	e00c      	b.n	800ef04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eeea:	f7fc f95f 	bl	800b1ac <HAL_RCC_GetSysClockFreq>
 800eeee:	61b8      	str	r0, [r7, #24]
        break;
 800eef0:	e008      	b.n	800ef04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eef6:	61bb      	str	r3, [r7, #24]
        break;
 800eef8:	e004      	b.n	800ef04 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800eefa:	2300      	movs	r3, #0
 800eefc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800eefe:	2301      	movs	r3, #1
 800ef00:	77bb      	strb	r3, [r7, #30]
        break;
 800ef02:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ef04:	69bb      	ldr	r3, [r7, #24]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d074      	beq.n	800eff4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ef0a:	69bb      	ldr	r3, [r7, #24]
 800ef0c:	005a      	lsls	r2, r3, #1
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	685b      	ldr	r3, [r3, #4]
 800ef12:	085b      	lsrs	r3, r3, #1
 800ef14:	441a      	add	r2, r3
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	685b      	ldr	r3, [r3, #4]
 800ef1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ef20:	693b      	ldr	r3, [r7, #16]
 800ef22:	2b0f      	cmp	r3, #15
 800ef24:	d916      	bls.n	800ef54 <UART_SetConfig+0x404>
 800ef26:	693b      	ldr	r3, [r7, #16]
 800ef28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ef2c:	d212      	bcs.n	800ef54 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ef2e:	693b      	ldr	r3, [r7, #16]
 800ef30:	b29b      	uxth	r3, r3
 800ef32:	f023 030f 	bic.w	r3, r3, #15
 800ef36:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ef38:	693b      	ldr	r3, [r7, #16]
 800ef3a:	085b      	lsrs	r3, r3, #1
 800ef3c:	b29b      	uxth	r3, r3
 800ef3e:	f003 0307 	and.w	r3, r3, #7
 800ef42:	b29a      	uxth	r2, r3
 800ef44:	89fb      	ldrh	r3, [r7, #14]
 800ef46:	4313      	orrs	r3, r2
 800ef48:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	89fa      	ldrh	r2, [r7, #14]
 800ef50:	60da      	str	r2, [r3, #12]
 800ef52:	e04f      	b.n	800eff4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ef54:	2301      	movs	r3, #1
 800ef56:	77bb      	strb	r3, [r7, #30]
 800ef58:	e04c      	b.n	800eff4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ef5a:	7ffb      	ldrb	r3, [r7, #31]
 800ef5c:	2b08      	cmp	r3, #8
 800ef5e:	d828      	bhi.n	800efb2 <UART_SetConfig+0x462>
 800ef60:	a201      	add	r2, pc, #4	@ (adr r2, 800ef68 <UART_SetConfig+0x418>)
 800ef62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef66:	bf00      	nop
 800ef68:	0800ef8d 	.word	0x0800ef8d
 800ef6c:	0800ef95 	.word	0x0800ef95
 800ef70:	0800ef9d 	.word	0x0800ef9d
 800ef74:	0800efb3 	.word	0x0800efb3
 800ef78:	0800efa3 	.word	0x0800efa3
 800ef7c:	0800efb3 	.word	0x0800efb3
 800ef80:	0800efb3 	.word	0x0800efb3
 800ef84:	0800efb3 	.word	0x0800efb3
 800ef88:	0800efab 	.word	0x0800efab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ef8c:	f7fc f9e0 	bl	800b350 <HAL_RCC_GetPCLK1Freq>
 800ef90:	61b8      	str	r0, [r7, #24]
        break;
 800ef92:	e013      	b.n	800efbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ef94:	f7fc f9f0 	bl	800b378 <HAL_RCC_GetPCLK2Freq>
 800ef98:	61b8      	str	r0, [r7, #24]
        break;
 800ef9a:	e00f      	b.n	800efbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ef9c:	4b1d      	ldr	r3, [pc, #116]	@ (800f014 <UART_SetConfig+0x4c4>)
 800ef9e:	61bb      	str	r3, [r7, #24]
        break;
 800efa0:	e00c      	b.n	800efbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800efa2:	f7fc f903 	bl	800b1ac <HAL_RCC_GetSysClockFreq>
 800efa6:	61b8      	str	r0, [r7, #24]
        break;
 800efa8:	e008      	b.n	800efbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800efaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800efae:	61bb      	str	r3, [r7, #24]
        break;
 800efb0:	e004      	b.n	800efbc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800efb2:	2300      	movs	r3, #0
 800efb4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800efb6:	2301      	movs	r3, #1
 800efb8:	77bb      	strb	r3, [r7, #30]
        break;
 800efba:	bf00      	nop
    }

    if (pclk != 0U)
 800efbc:	69bb      	ldr	r3, [r7, #24]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d018      	beq.n	800eff4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	685b      	ldr	r3, [r3, #4]
 800efc6:	085a      	lsrs	r2, r3, #1
 800efc8:	69bb      	ldr	r3, [r7, #24]
 800efca:	441a      	add	r2, r3
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	685b      	ldr	r3, [r3, #4]
 800efd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800efd4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800efd6:	693b      	ldr	r3, [r7, #16]
 800efd8:	2b0f      	cmp	r3, #15
 800efda:	d909      	bls.n	800eff0 <UART_SetConfig+0x4a0>
 800efdc:	693b      	ldr	r3, [r7, #16]
 800efde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800efe2:	d205      	bcs.n	800eff0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800efe4:	693b      	ldr	r3, [r7, #16]
 800efe6:	b29a      	uxth	r2, r3
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	60da      	str	r2, [r3, #12]
 800efee:	e001      	b.n	800eff4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800eff0:	2301      	movs	r3, #1
 800eff2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	2200      	movs	r2, #0
 800eff8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	2200      	movs	r2, #0
 800effe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800f000:	7fbb      	ldrb	r3, [r7, #30]
}
 800f002:	4618      	mov	r0, r3
 800f004:	3720      	adds	r7, #32
 800f006:	46bd      	mov	sp, r7
 800f008:	bd80      	pop	{r7, pc}
 800f00a:	bf00      	nop
 800f00c:	40007c00 	.word	0x40007c00
 800f010:	40023800 	.word	0x40023800
 800f014:	00f42400 	.word	0x00f42400

0800f018 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f018:	b480      	push	{r7}
 800f01a:	b083      	sub	sp, #12
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f024:	f003 0308 	and.w	r3, r3, #8
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d00a      	beq.n	800f042 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	685b      	ldr	r3, [r3, #4]
 800f032:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	430a      	orrs	r2, r1
 800f040:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f046:	f003 0301 	and.w	r3, r3, #1
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d00a      	beq.n	800f064 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	685b      	ldr	r3, [r3, #4]
 800f054:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	430a      	orrs	r2, r1
 800f062:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f068:	f003 0302 	and.w	r3, r3, #2
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d00a      	beq.n	800f086 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	685b      	ldr	r3, [r3, #4]
 800f076:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	430a      	orrs	r2, r1
 800f084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f08a:	f003 0304 	and.w	r3, r3, #4
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d00a      	beq.n	800f0a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	685b      	ldr	r3, [r3, #4]
 800f098:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	430a      	orrs	r2, r1
 800f0a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0ac:	f003 0310 	and.w	r3, r3, #16
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d00a      	beq.n	800f0ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	689b      	ldr	r3, [r3, #8]
 800f0ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	430a      	orrs	r2, r1
 800f0c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0ce:	f003 0320 	and.w	r3, r3, #32
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d00a      	beq.n	800f0ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	689b      	ldr	r3, [r3, #8]
 800f0dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	430a      	orrs	r2, r1
 800f0ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d01a      	beq.n	800f12e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	685b      	ldr	r3, [r3, #4]
 800f0fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	430a      	orrs	r2, r1
 800f10c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f112:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f116:	d10a      	bne.n	800f12e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	685b      	ldr	r3, [r3, #4]
 800f11e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	430a      	orrs	r2, r1
 800f12c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f136:	2b00      	cmp	r3, #0
 800f138:	d00a      	beq.n	800f150 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	685b      	ldr	r3, [r3, #4]
 800f140:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	430a      	orrs	r2, r1
 800f14e:	605a      	str	r2, [r3, #4]
  }
}
 800f150:	bf00      	nop
 800f152:	370c      	adds	r7, #12
 800f154:	46bd      	mov	sp, r7
 800f156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f15a:	4770      	bx	lr

0800f15c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f15c:	b580      	push	{r7, lr}
 800f15e:	b08c      	sub	sp, #48	@ 0x30
 800f160:	af02      	add	r7, sp, #8
 800f162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	2200      	movs	r2, #0
 800f168:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f16c:	f7f8 fcae 	bl	8007acc <HAL_GetTick>
 800f170:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	f003 0308 	and.w	r3, r3, #8
 800f17c:	2b08      	cmp	r3, #8
 800f17e:	d12e      	bne.n	800f1de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f180:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f184:	9300      	str	r3, [sp, #0]
 800f186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f188:	2200      	movs	r2, #0
 800f18a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f18e:	6878      	ldr	r0, [r7, #4]
 800f190:	f000 f83b 	bl	800f20a <UART_WaitOnFlagUntilTimeout>
 800f194:	4603      	mov	r3, r0
 800f196:	2b00      	cmp	r3, #0
 800f198:	d021      	beq.n	800f1de <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1a0:	693b      	ldr	r3, [r7, #16]
 800f1a2:	e853 3f00 	ldrex	r3, [r3]
 800f1a6:	60fb      	str	r3, [r7, #12]
   return(result);
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f1ae:	623b      	str	r3, [r7, #32]
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	461a      	mov	r2, r3
 800f1b6:	6a3b      	ldr	r3, [r7, #32]
 800f1b8:	61fb      	str	r3, [r7, #28]
 800f1ba:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1bc:	69b9      	ldr	r1, [r7, #24]
 800f1be:	69fa      	ldr	r2, [r7, #28]
 800f1c0:	e841 2300 	strex	r3, r2, [r1]
 800f1c4:	617b      	str	r3, [r7, #20]
   return(result);
 800f1c6:	697b      	ldr	r3, [r7, #20]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d1e6      	bne.n	800f19a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	2220      	movs	r2, #32
 800f1d0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	2200      	movs	r2, #0
 800f1d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f1da:	2303      	movs	r3, #3
 800f1dc:	e011      	b.n	800f202 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	2220      	movs	r2, #32
 800f1e2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	2220      	movs	r2, #32
 800f1e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	2200      	movs	r2, #0
 800f1f0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2200      	movs	r2, #0
 800f1fc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800f200:	2300      	movs	r3, #0
}
 800f202:	4618      	mov	r0, r3
 800f204:	3728      	adds	r7, #40	@ 0x28
 800f206:	46bd      	mov	sp, r7
 800f208:	bd80      	pop	{r7, pc}

0800f20a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f20a:	b580      	push	{r7, lr}
 800f20c:	b084      	sub	sp, #16
 800f20e:	af00      	add	r7, sp, #0
 800f210:	60f8      	str	r0, [r7, #12]
 800f212:	60b9      	str	r1, [r7, #8]
 800f214:	603b      	str	r3, [r7, #0]
 800f216:	4613      	mov	r3, r2
 800f218:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f21a:	e04f      	b.n	800f2bc <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f21c:	69bb      	ldr	r3, [r7, #24]
 800f21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f222:	d04b      	beq.n	800f2bc <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f224:	f7f8 fc52 	bl	8007acc <HAL_GetTick>
 800f228:	4602      	mov	r2, r0
 800f22a:	683b      	ldr	r3, [r7, #0]
 800f22c:	1ad3      	subs	r3, r2, r3
 800f22e:	69ba      	ldr	r2, [r7, #24]
 800f230:	429a      	cmp	r2, r3
 800f232:	d302      	bcc.n	800f23a <UART_WaitOnFlagUntilTimeout+0x30>
 800f234:	69bb      	ldr	r3, [r7, #24]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d101      	bne.n	800f23e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f23a:	2303      	movs	r3, #3
 800f23c:	e04e      	b.n	800f2dc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	f003 0304 	and.w	r3, r3, #4
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d037      	beq.n	800f2bc <UART_WaitOnFlagUntilTimeout+0xb2>
 800f24c:	68bb      	ldr	r3, [r7, #8]
 800f24e:	2b80      	cmp	r3, #128	@ 0x80
 800f250:	d034      	beq.n	800f2bc <UART_WaitOnFlagUntilTimeout+0xb2>
 800f252:	68bb      	ldr	r3, [r7, #8]
 800f254:	2b40      	cmp	r3, #64	@ 0x40
 800f256:	d031      	beq.n	800f2bc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	69db      	ldr	r3, [r3, #28]
 800f25e:	f003 0308 	and.w	r3, r3, #8
 800f262:	2b08      	cmp	r3, #8
 800f264:	d110      	bne.n	800f288 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	2208      	movs	r2, #8
 800f26c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f26e:	68f8      	ldr	r0, [r7, #12]
 800f270:	f000 f838 	bl	800f2e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	2208      	movs	r2, #8
 800f278:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	2200      	movs	r2, #0
 800f280:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800f284:	2301      	movs	r3, #1
 800f286:	e029      	b.n	800f2dc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	69db      	ldr	r3, [r3, #28]
 800f28e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f292:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f296:	d111      	bne.n	800f2bc <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f2a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f2a2:	68f8      	ldr	r0, [r7, #12]
 800f2a4:	f000 f81e 	bl	800f2e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	2220      	movs	r2, #32
 800f2ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800f2b8:	2303      	movs	r3, #3
 800f2ba:	e00f      	b.n	800f2dc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	69da      	ldr	r2, [r3, #28]
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	4013      	ands	r3, r2
 800f2c6:	68ba      	ldr	r2, [r7, #8]
 800f2c8:	429a      	cmp	r2, r3
 800f2ca:	bf0c      	ite	eq
 800f2cc:	2301      	moveq	r3, #1
 800f2ce:	2300      	movne	r3, #0
 800f2d0:	b2db      	uxtb	r3, r3
 800f2d2:	461a      	mov	r2, r3
 800f2d4:	79fb      	ldrb	r3, [r7, #7]
 800f2d6:	429a      	cmp	r2, r3
 800f2d8:	d0a0      	beq.n	800f21c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f2da:	2300      	movs	r3, #0
}
 800f2dc:	4618      	mov	r0, r3
 800f2de:	3710      	adds	r7, #16
 800f2e0:	46bd      	mov	sp, r7
 800f2e2:	bd80      	pop	{r7, pc}

0800f2e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f2e4:	b480      	push	{r7}
 800f2e6:	b095      	sub	sp, #84	@ 0x54
 800f2e8:	af00      	add	r7, sp, #0
 800f2ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2f4:	e853 3f00 	ldrex	r3, [r3]
 800f2f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f2fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f300:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	461a      	mov	r2, r3
 800f308:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f30a:	643b      	str	r3, [r7, #64]	@ 0x40
 800f30c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f30e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f310:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f312:	e841 2300 	strex	r3, r2, [r1]
 800f316:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d1e6      	bne.n	800f2ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	3308      	adds	r3, #8
 800f324:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f326:	6a3b      	ldr	r3, [r7, #32]
 800f328:	e853 3f00 	ldrex	r3, [r3]
 800f32c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f32e:	69fb      	ldr	r3, [r7, #28]
 800f330:	f023 0301 	bic.w	r3, r3, #1
 800f334:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	3308      	adds	r3, #8
 800f33c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f33e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f340:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f342:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f344:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f346:	e841 2300 	strex	r3, r2, [r1]
 800f34a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d1e5      	bne.n	800f31e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f356:	2b01      	cmp	r3, #1
 800f358:	d118      	bne.n	800f38c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	e853 3f00 	ldrex	r3, [r3]
 800f366:	60bb      	str	r3, [r7, #8]
   return(result);
 800f368:	68bb      	ldr	r3, [r7, #8]
 800f36a:	f023 0310 	bic.w	r3, r3, #16
 800f36e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	461a      	mov	r2, r3
 800f376:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f378:	61bb      	str	r3, [r7, #24]
 800f37a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f37c:	6979      	ldr	r1, [r7, #20]
 800f37e:	69ba      	ldr	r2, [r7, #24]
 800f380:	e841 2300 	strex	r3, r2, [r1]
 800f384:	613b      	str	r3, [r7, #16]
   return(result);
 800f386:	693b      	ldr	r3, [r7, #16]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d1e6      	bne.n	800f35a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	2220      	movs	r2, #32
 800f390:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2200      	movs	r2, #0
 800f398:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	2200      	movs	r2, #0
 800f39e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800f3a0:	bf00      	nop
 800f3a2:	3754      	adds	r7, #84	@ 0x54
 800f3a4:	46bd      	mov	sp, r7
 800f3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3aa:	4770      	bx	lr

0800f3ac <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800f3ac:	b480      	push	{r7}
 800f3ae:	b083      	sub	sp, #12
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d121      	bne.n	800f402 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681a      	ldr	r2, [r3, #0]
 800f3c2:	4b27      	ldr	r3, [pc, #156]	@ (800f460 <FMC_SDRAM_Init+0xb4>)
 800f3c4:	4013      	ands	r3, r2
 800f3c6:	683a      	ldr	r2, [r7, #0]
 800f3c8:	6851      	ldr	r1, [r2, #4]
 800f3ca:	683a      	ldr	r2, [r7, #0]
 800f3cc:	6892      	ldr	r2, [r2, #8]
 800f3ce:	4311      	orrs	r1, r2
 800f3d0:	683a      	ldr	r2, [r7, #0]
 800f3d2:	68d2      	ldr	r2, [r2, #12]
 800f3d4:	4311      	orrs	r1, r2
 800f3d6:	683a      	ldr	r2, [r7, #0]
 800f3d8:	6912      	ldr	r2, [r2, #16]
 800f3da:	4311      	orrs	r1, r2
 800f3dc:	683a      	ldr	r2, [r7, #0]
 800f3de:	6952      	ldr	r2, [r2, #20]
 800f3e0:	4311      	orrs	r1, r2
 800f3e2:	683a      	ldr	r2, [r7, #0]
 800f3e4:	6992      	ldr	r2, [r2, #24]
 800f3e6:	4311      	orrs	r1, r2
 800f3e8:	683a      	ldr	r2, [r7, #0]
 800f3ea:	69d2      	ldr	r2, [r2, #28]
 800f3ec:	4311      	orrs	r1, r2
 800f3ee:	683a      	ldr	r2, [r7, #0]
 800f3f0:	6a12      	ldr	r2, [r2, #32]
 800f3f2:	4311      	orrs	r1, r2
 800f3f4:	683a      	ldr	r2, [r7, #0]
 800f3f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800f3f8:	430a      	orrs	r2, r1
 800f3fa:	431a      	orrs	r2, r3
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	601a      	str	r2, [r3, #0]
 800f400:	e026      	b.n	800f450 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	69d9      	ldr	r1, [r3, #28]
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	6a1b      	ldr	r3, [r3, #32]
 800f412:	4319      	orrs	r1, r3
 800f414:	683b      	ldr	r3, [r7, #0]
 800f416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f418:	430b      	orrs	r3, r1
 800f41a:	431a      	orrs	r2, r3
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	685a      	ldr	r2, [r3, #4]
 800f424:	4b0e      	ldr	r3, [pc, #56]	@ (800f460 <FMC_SDRAM_Init+0xb4>)
 800f426:	4013      	ands	r3, r2
 800f428:	683a      	ldr	r2, [r7, #0]
 800f42a:	6851      	ldr	r1, [r2, #4]
 800f42c:	683a      	ldr	r2, [r7, #0]
 800f42e:	6892      	ldr	r2, [r2, #8]
 800f430:	4311      	orrs	r1, r2
 800f432:	683a      	ldr	r2, [r7, #0]
 800f434:	68d2      	ldr	r2, [r2, #12]
 800f436:	4311      	orrs	r1, r2
 800f438:	683a      	ldr	r2, [r7, #0]
 800f43a:	6912      	ldr	r2, [r2, #16]
 800f43c:	4311      	orrs	r1, r2
 800f43e:	683a      	ldr	r2, [r7, #0]
 800f440:	6952      	ldr	r2, [r2, #20]
 800f442:	4311      	orrs	r1, r2
 800f444:	683a      	ldr	r2, [r7, #0]
 800f446:	6992      	ldr	r2, [r2, #24]
 800f448:	430a      	orrs	r2, r1
 800f44a:	431a      	orrs	r2, r3
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800f450:	2300      	movs	r3, #0
}
 800f452:	4618      	mov	r0, r3
 800f454:	370c      	adds	r7, #12
 800f456:	46bd      	mov	sp, r7
 800f458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f45c:	4770      	bx	lr
 800f45e:	bf00      	nop
 800f460:	ffff8000 	.word	0xffff8000

0800f464 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800f464:	b480      	push	{r7}
 800f466:	b085      	sub	sp, #20
 800f468:	af00      	add	r7, sp, #0
 800f46a:	60f8      	str	r0, [r7, #12]
 800f46c:	60b9      	str	r1, [r7, #8]
 800f46e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d128      	bne.n	800f4c8 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	689b      	ldr	r3, [r3, #8]
 800f47a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	1e59      	subs	r1, r3, #1
 800f484:	68bb      	ldr	r3, [r7, #8]
 800f486:	685b      	ldr	r3, [r3, #4]
 800f488:	3b01      	subs	r3, #1
 800f48a:	011b      	lsls	r3, r3, #4
 800f48c:	4319      	orrs	r1, r3
 800f48e:	68bb      	ldr	r3, [r7, #8]
 800f490:	689b      	ldr	r3, [r3, #8]
 800f492:	3b01      	subs	r3, #1
 800f494:	021b      	lsls	r3, r3, #8
 800f496:	4319      	orrs	r1, r3
 800f498:	68bb      	ldr	r3, [r7, #8]
 800f49a:	68db      	ldr	r3, [r3, #12]
 800f49c:	3b01      	subs	r3, #1
 800f49e:	031b      	lsls	r3, r3, #12
 800f4a0:	4319      	orrs	r1, r3
 800f4a2:	68bb      	ldr	r3, [r7, #8]
 800f4a4:	691b      	ldr	r3, [r3, #16]
 800f4a6:	3b01      	subs	r3, #1
 800f4a8:	041b      	lsls	r3, r3, #16
 800f4aa:	4319      	orrs	r1, r3
 800f4ac:	68bb      	ldr	r3, [r7, #8]
 800f4ae:	695b      	ldr	r3, [r3, #20]
 800f4b0:	3b01      	subs	r3, #1
 800f4b2:	051b      	lsls	r3, r3, #20
 800f4b4:	4319      	orrs	r1, r3
 800f4b6:	68bb      	ldr	r3, [r7, #8]
 800f4b8:	699b      	ldr	r3, [r3, #24]
 800f4ba:	3b01      	subs	r3, #1
 800f4bc:	061b      	lsls	r3, r3, #24
 800f4be:	430b      	orrs	r3, r1
 800f4c0:	431a      	orrs	r2, r3
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	609a      	str	r2, [r3, #8]
 800f4c6:	e02d      	b.n	800f524 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	689a      	ldr	r2, [r3, #8]
 800f4cc:	4b19      	ldr	r3, [pc, #100]	@ (800f534 <FMC_SDRAM_Timing_Init+0xd0>)
 800f4ce:	4013      	ands	r3, r2
 800f4d0:	68ba      	ldr	r2, [r7, #8]
 800f4d2:	68d2      	ldr	r2, [r2, #12]
 800f4d4:	3a01      	subs	r2, #1
 800f4d6:	0311      	lsls	r1, r2, #12
 800f4d8:	68ba      	ldr	r2, [r7, #8]
 800f4da:	6952      	ldr	r2, [r2, #20]
 800f4dc:	3a01      	subs	r2, #1
 800f4de:	0512      	lsls	r2, r2, #20
 800f4e0:	430a      	orrs	r2, r1
 800f4e2:	431a      	orrs	r2, r3
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	68db      	ldr	r3, [r3, #12]
 800f4ec:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800f4f0:	68bb      	ldr	r3, [r7, #8]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	1e59      	subs	r1, r3, #1
 800f4f6:	68bb      	ldr	r3, [r7, #8]
 800f4f8:	685b      	ldr	r3, [r3, #4]
 800f4fa:	3b01      	subs	r3, #1
 800f4fc:	011b      	lsls	r3, r3, #4
 800f4fe:	4319      	orrs	r1, r3
 800f500:	68bb      	ldr	r3, [r7, #8]
 800f502:	689b      	ldr	r3, [r3, #8]
 800f504:	3b01      	subs	r3, #1
 800f506:	021b      	lsls	r3, r3, #8
 800f508:	4319      	orrs	r1, r3
 800f50a:	68bb      	ldr	r3, [r7, #8]
 800f50c:	691b      	ldr	r3, [r3, #16]
 800f50e:	3b01      	subs	r3, #1
 800f510:	041b      	lsls	r3, r3, #16
 800f512:	4319      	orrs	r1, r3
 800f514:	68bb      	ldr	r3, [r7, #8]
 800f516:	699b      	ldr	r3, [r3, #24]
 800f518:	3b01      	subs	r3, #1
 800f51a:	061b      	lsls	r3, r3, #24
 800f51c:	430b      	orrs	r3, r1
 800f51e:	431a      	orrs	r2, r3
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800f524:	2300      	movs	r3, #0
}
 800f526:	4618      	mov	r0, r3
 800f528:	3714      	adds	r7, #20
 800f52a:	46bd      	mov	sp, r7
 800f52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f530:	4770      	bx	lr
 800f532:	bf00      	nop
 800f534:	ff0f0fff 	.word	0xff0f0fff

0800f538 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800f538:	b480      	push	{r7}
 800f53a:	b085      	sub	sp, #20
 800f53c:	af00      	add	r7, sp, #0
 800f53e:	60f8      	str	r0, [r7, #12]
 800f540:	60b9      	str	r1, [r7, #8]
 800f542:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	691a      	ldr	r2, [r3, #16]
 800f548:	4b0c      	ldr	r3, [pc, #48]	@ (800f57c <FMC_SDRAM_SendCommand+0x44>)
 800f54a:	4013      	ands	r3, r2
 800f54c:	68ba      	ldr	r2, [r7, #8]
 800f54e:	6811      	ldr	r1, [r2, #0]
 800f550:	68ba      	ldr	r2, [r7, #8]
 800f552:	6852      	ldr	r2, [r2, #4]
 800f554:	4311      	orrs	r1, r2
 800f556:	68ba      	ldr	r2, [r7, #8]
 800f558:	6892      	ldr	r2, [r2, #8]
 800f55a:	3a01      	subs	r2, #1
 800f55c:	0152      	lsls	r2, r2, #5
 800f55e:	4311      	orrs	r1, r2
 800f560:	68ba      	ldr	r2, [r7, #8]
 800f562:	68d2      	ldr	r2, [r2, #12]
 800f564:	0252      	lsls	r2, r2, #9
 800f566:	430a      	orrs	r2, r1
 800f568:	431a      	orrs	r2, r3
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800f56e:	2300      	movs	r3, #0
}
 800f570:	4618      	mov	r0, r3
 800f572:	3714      	adds	r7, #20
 800f574:	46bd      	mov	sp, r7
 800f576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57a:	4770      	bx	lr
 800f57c:	ffc00000 	.word	0xffc00000

0800f580 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800f580:	b480      	push	{r7}
 800f582:	b083      	sub	sp, #12
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
 800f588:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	695a      	ldr	r2, [r3, #20]
 800f58e:	4b07      	ldr	r3, [pc, #28]	@ (800f5ac <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800f590:	4013      	ands	r3, r2
 800f592:	683a      	ldr	r2, [r7, #0]
 800f594:	0052      	lsls	r2, r2, #1
 800f596:	431a      	orrs	r2, r3
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800f59c:	2300      	movs	r3, #0
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	370c      	adds	r7, #12
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a8:	4770      	bx	lr
 800f5aa:	bf00      	nop
 800f5ac:	ffffc001 	.word	0xffffc001

0800f5b0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800f5b0:	b084      	sub	sp, #16
 800f5b2:	b480      	push	{r7}
 800f5b4:	b085      	sub	sp, #20
 800f5b6:	af00      	add	r7, sp, #0
 800f5b8:	6078      	str	r0, [r7, #4]
 800f5ba:	f107 001c 	add.w	r0, r7, #28
 800f5be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800f5c6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800f5c8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800f5ca:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800f5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800f5ce:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800f5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800f5d2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800f5d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800f5d6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800f5d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800f5da:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800f5dc:	68fa      	ldr	r2, [r7, #12]
 800f5de:	4313      	orrs	r3, r2
 800f5e0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	685a      	ldr	r2, [r3, #4]
 800f5e6:	4b07      	ldr	r3, [pc, #28]	@ (800f604 <SDMMC_Init+0x54>)
 800f5e8:	4013      	ands	r3, r2
 800f5ea:	68fa      	ldr	r2, [r7, #12]
 800f5ec:	431a      	orrs	r2, r3
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800f5f2:	2300      	movs	r3, #0
}
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	3714      	adds	r7, #20
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5fe:	b004      	add	sp, #16
 800f600:	4770      	bx	lr
 800f602:	bf00      	nop
 800f604:	ffff8100 	.word	0xffff8100

0800f608 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800f608:	b480      	push	{r7}
 800f60a:	b083      	sub	sp, #12
 800f60c:	af00      	add	r7, sp, #0
 800f60e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800f616:	4618      	mov	r0, r3
 800f618:	370c      	adds	r7, #12
 800f61a:	46bd      	mov	sp, r7
 800f61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f620:	4770      	bx	lr

0800f622 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800f622:	b480      	push	{r7}
 800f624:	b083      	sub	sp, #12
 800f626:	af00      	add	r7, sp, #0
 800f628:	6078      	str	r0, [r7, #4]
 800f62a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	681a      	ldr	r2, [r3, #0]
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800f636:	2300      	movs	r3, #0
}
 800f638:	4618      	mov	r0, r3
 800f63a:	370c      	adds	r7, #12
 800f63c:	46bd      	mov	sp, r7
 800f63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f642:	4770      	bx	lr

0800f644 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800f644:	b480      	push	{r7}
 800f646:	b083      	sub	sp, #12
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	2203      	movs	r2, #3
 800f650:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800f652:	2300      	movs	r3, #0
}
 800f654:	4618      	mov	r0, r3
 800f656:	370c      	adds	r7, #12
 800f658:	46bd      	mov	sp, r7
 800f65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65e:	4770      	bx	lr

0800f660 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800f660:	b480      	push	{r7}
 800f662:	b083      	sub	sp, #12
 800f664:	af00      	add	r7, sp, #0
 800f666:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	f003 0303 	and.w	r3, r3, #3
}
 800f670:	4618      	mov	r0, r3
 800f672:	370c      	adds	r7, #12
 800f674:	46bd      	mov	sp, r7
 800f676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f67a:	4770      	bx	lr

0800f67c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800f67c:	b480      	push	{r7}
 800f67e:	b085      	sub	sp, #20
 800f680:	af00      	add	r7, sp, #0
 800f682:	6078      	str	r0, [r7, #4]
 800f684:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800f686:	2300      	movs	r3, #0
 800f688:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800f68a:	683b      	ldr	r3, [r7, #0]
 800f68c:	681a      	ldr	r2, [r3, #0]
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800f692:	683b      	ldr	r3, [r7, #0]
 800f694:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800f696:	683b      	ldr	r3, [r7, #0]
 800f698:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800f69a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800f69c:	683b      	ldr	r3, [r7, #0]
 800f69e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800f6a0:	431a      	orrs	r2, r3
                       Command->CPSM);
 800f6a2:	683b      	ldr	r3, [r7, #0]
 800f6a4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800f6a6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800f6a8:	68fa      	ldr	r2, [r7, #12]
 800f6aa:	4313      	orrs	r3, r2
 800f6ac:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	68da      	ldr	r2, [r3, #12]
 800f6b2:	4b06      	ldr	r3, [pc, #24]	@ (800f6cc <SDMMC_SendCommand+0x50>)
 800f6b4:	4013      	ands	r3, r2
 800f6b6:	68fa      	ldr	r2, [r7, #12]
 800f6b8:	431a      	orrs	r2, r3
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800f6be:	2300      	movs	r3, #0
}
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	3714      	adds	r7, #20
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ca:	4770      	bx	lr
 800f6cc:	fffff000 	.word	0xfffff000

0800f6d0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800f6d0:	b480      	push	{r7}
 800f6d2:	b083      	sub	sp, #12
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	691b      	ldr	r3, [r3, #16]
 800f6dc:	b2db      	uxtb	r3, r3
}
 800f6de:	4618      	mov	r0, r3
 800f6e0:	370c      	adds	r7, #12
 800f6e2:	46bd      	mov	sp, r7
 800f6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e8:	4770      	bx	lr

0800f6ea <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800f6ea:	b480      	push	{r7}
 800f6ec:	b085      	sub	sp, #20
 800f6ee:	af00      	add	r7, sp, #0
 800f6f0:	6078      	str	r0, [r7, #4]
 800f6f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	3314      	adds	r3, #20
 800f6f8:	461a      	mov	r2, r3
 800f6fa:	683b      	ldr	r3, [r7, #0]
 800f6fc:	4413      	add	r3, r2
 800f6fe:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	681b      	ldr	r3, [r3, #0]
}  
 800f704:	4618      	mov	r0, r3
 800f706:	3714      	adds	r7, #20
 800f708:	46bd      	mov	sp, r7
 800f70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70e:	4770      	bx	lr

0800f710 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800f710:	b480      	push	{r7}
 800f712:	b085      	sub	sp, #20
 800f714:	af00      	add	r7, sp, #0
 800f716:	6078      	str	r0, [r7, #4]
 800f718:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800f71a:	2300      	movs	r3, #0
 800f71c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800f71e:	683b      	ldr	r3, [r7, #0]
 800f720:	681a      	ldr	r2, [r3, #0]
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800f726:	683b      	ldr	r3, [r7, #0]
 800f728:	685a      	ldr	r2, [r3, #4]
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800f72e:	683b      	ldr	r3, [r7, #0]
 800f730:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800f736:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800f738:	683b      	ldr	r3, [r7, #0]
 800f73a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800f73c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800f73e:	683b      	ldr	r3, [r7, #0]
 800f740:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800f742:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800f744:	68fa      	ldr	r2, [r7, #12]
 800f746:	4313      	orrs	r3, r2
 800f748:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f74e:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	431a      	orrs	r2, r3
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800f75a:	2300      	movs	r3, #0

}
 800f75c:	4618      	mov	r0, r3
 800f75e:	3714      	adds	r7, #20
 800f760:	46bd      	mov	sp, r7
 800f762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f766:	4770      	bx	lr

0800f768 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800f768:	b580      	push	{r7, lr}
 800f76a:	b088      	sub	sp, #32
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
 800f770:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800f772:	683b      	ldr	r3, [r7, #0]
 800f774:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800f776:	2310      	movs	r3, #16
 800f778:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f77a:	2340      	movs	r3, #64	@ 0x40
 800f77c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f77e:	2300      	movs	r3, #0
 800f780:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f782:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f786:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f788:	f107 0308 	add.w	r3, r7, #8
 800f78c:	4619      	mov	r1, r3
 800f78e:	6878      	ldr	r0, [r7, #4]
 800f790:	f7ff ff74 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800f794:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f798:	2110      	movs	r1, #16
 800f79a:	6878      	ldr	r0, [r7, #4]
 800f79c:	f000 f9d6 	bl	800fb4c <SDMMC_GetCmdResp1>
 800f7a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f7a2:	69fb      	ldr	r3, [r7, #28]
}
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	3720      	adds	r7, #32
 800f7a8:	46bd      	mov	sp, r7
 800f7aa:	bd80      	pop	{r7, pc}

0800f7ac <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800f7ac:	b580      	push	{r7, lr}
 800f7ae:	b088      	sub	sp, #32
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
 800f7b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800f7b6:	683b      	ldr	r3, [r7, #0]
 800f7b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800f7ba:	2311      	movs	r3, #17
 800f7bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f7be:	2340      	movs	r3, #64	@ 0x40
 800f7c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f7c2:	2300      	movs	r3, #0
 800f7c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f7c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f7ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f7cc:	f107 0308 	add.w	r3, r7, #8
 800f7d0:	4619      	mov	r1, r3
 800f7d2:	6878      	ldr	r0, [r7, #4]
 800f7d4:	f7ff ff52 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800f7d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f7dc:	2111      	movs	r1, #17
 800f7de:	6878      	ldr	r0, [r7, #4]
 800f7e0:	f000 f9b4 	bl	800fb4c <SDMMC_GetCmdResp1>
 800f7e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f7e6:	69fb      	ldr	r3, [r7, #28]
}
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	3720      	adds	r7, #32
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	bd80      	pop	{r7, pc}

0800f7f0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800f7f0:	b580      	push	{r7, lr}
 800f7f2:	b088      	sub	sp, #32
 800f7f4:	af00      	add	r7, sp, #0
 800f7f6:	6078      	str	r0, [r7, #4]
 800f7f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800f7fa:	683b      	ldr	r3, [r7, #0]
 800f7fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800f7fe:	2312      	movs	r3, #18
 800f800:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f802:	2340      	movs	r3, #64	@ 0x40
 800f804:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f806:	2300      	movs	r3, #0
 800f808:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f80a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f80e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f810:	f107 0308 	add.w	r3, r7, #8
 800f814:	4619      	mov	r1, r3
 800f816:	6878      	ldr	r0, [r7, #4]
 800f818:	f7ff ff30 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800f81c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f820:	2112      	movs	r1, #18
 800f822:	6878      	ldr	r0, [r7, #4]
 800f824:	f000 f992 	bl	800fb4c <SDMMC_GetCmdResp1>
 800f828:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f82a:	69fb      	ldr	r3, [r7, #28]
}
 800f82c:	4618      	mov	r0, r3
 800f82e:	3720      	adds	r7, #32
 800f830:	46bd      	mov	sp, r7
 800f832:	bd80      	pop	{r7, pc}

0800f834 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b088      	sub	sp, #32
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
 800f83c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800f842:	2318      	movs	r3, #24
 800f844:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f846:	2340      	movs	r3, #64	@ 0x40
 800f848:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f84a:	2300      	movs	r3, #0
 800f84c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f84e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f852:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f854:	f107 0308 	add.w	r3, r7, #8
 800f858:	4619      	mov	r1, r3
 800f85a:	6878      	ldr	r0, [r7, #4]
 800f85c:	f7ff ff0e 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800f860:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f864:	2118      	movs	r1, #24
 800f866:	6878      	ldr	r0, [r7, #4]
 800f868:	f000 f970 	bl	800fb4c <SDMMC_GetCmdResp1>
 800f86c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f86e:	69fb      	ldr	r3, [r7, #28]
}
 800f870:	4618      	mov	r0, r3
 800f872:	3720      	adds	r7, #32
 800f874:	46bd      	mov	sp, r7
 800f876:	bd80      	pop	{r7, pc}

0800f878 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b088      	sub	sp, #32
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
 800f880:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800f882:	683b      	ldr	r3, [r7, #0]
 800f884:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800f886:	2319      	movs	r3, #25
 800f888:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f88a:	2340      	movs	r3, #64	@ 0x40
 800f88c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f88e:	2300      	movs	r3, #0
 800f890:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f892:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f896:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f898:	f107 0308 	add.w	r3, r7, #8
 800f89c:	4619      	mov	r1, r3
 800f89e:	6878      	ldr	r0, [r7, #4]
 800f8a0:	f7ff feec 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800f8a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f8a8:	2119      	movs	r1, #25
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f000 f94e 	bl	800fb4c <SDMMC_GetCmdResp1>
 800f8b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f8b2:	69fb      	ldr	r3, [r7, #28]
}
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	3720      	adds	r7, #32
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	bd80      	pop	{r7, pc}

0800f8bc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	b088      	sub	sp, #32
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800f8c8:	230c      	movs	r3, #12
 800f8ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f8cc:	2340      	movs	r3, #64	@ 0x40
 800f8ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f8d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f8d8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f8da:	f107 0308 	add.w	r3, r7, #8
 800f8de:	4619      	mov	r1, r3
 800f8e0:	6878      	ldr	r0, [r7, #4]
 800f8e2:	f7ff fecb 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800f8e6:	4a05      	ldr	r2, [pc, #20]	@ (800f8fc <SDMMC_CmdStopTransfer+0x40>)
 800f8e8:	210c      	movs	r1, #12
 800f8ea:	6878      	ldr	r0, [r7, #4]
 800f8ec:	f000 f92e 	bl	800fb4c <SDMMC_GetCmdResp1>
 800f8f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f8f2:	69fb      	ldr	r3, [r7, #28]
}
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	3720      	adds	r7, #32
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	bd80      	pop	{r7, pc}
 800f8fc:	05f5e100 	.word	0x05f5e100

0800f900 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b08a      	sub	sp, #40	@ 0x28
 800f904:	af00      	add	r7, sp, #0
 800f906:	60f8      	str	r0, [r7, #12]
 800f908:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800f90c:	683b      	ldr	r3, [r7, #0]
 800f90e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800f910:	2307      	movs	r3, #7
 800f912:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f914:	2340      	movs	r3, #64	@ 0x40
 800f916:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f918:	2300      	movs	r3, #0
 800f91a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f91c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f920:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f922:	f107 0310 	add.w	r3, r7, #16
 800f926:	4619      	mov	r1, r3
 800f928:	68f8      	ldr	r0, [r7, #12]
 800f92a:	f7ff fea7 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800f92e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f932:	2107      	movs	r1, #7
 800f934:	68f8      	ldr	r0, [r7, #12]
 800f936:	f000 f909 	bl	800fb4c <SDMMC_GetCmdResp1>
 800f93a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800f93c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f93e:	4618      	mov	r0, r3
 800f940:	3728      	adds	r7, #40	@ 0x28
 800f942:	46bd      	mov	sp, r7
 800f944:	bd80      	pop	{r7, pc}

0800f946 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800f946:	b580      	push	{r7, lr}
 800f948:	b088      	sub	sp, #32
 800f94a:	af00      	add	r7, sp, #0
 800f94c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800f94e:	2300      	movs	r3, #0
 800f950:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800f952:	2300      	movs	r3, #0
 800f954:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800f956:	2300      	movs	r3, #0
 800f958:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f95a:	2300      	movs	r3, #0
 800f95c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f95e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f962:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f964:	f107 0308 	add.w	r3, r7, #8
 800f968:	4619      	mov	r1, r3
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f7ff fe86 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800f970:	6878      	ldr	r0, [r7, #4]
 800f972:	f000 fb23 	bl	800ffbc <SDMMC_GetCmdError>
 800f976:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f978:	69fb      	ldr	r3, [r7, #28]
}
 800f97a:	4618      	mov	r0, r3
 800f97c:	3720      	adds	r7, #32
 800f97e:	46bd      	mov	sp, r7
 800f980:	bd80      	pop	{r7, pc}

0800f982 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800f982:	b580      	push	{r7, lr}
 800f984:	b088      	sub	sp, #32
 800f986:	af00      	add	r7, sp, #0
 800f988:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800f98a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800f98e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800f990:	2308      	movs	r3, #8
 800f992:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f994:	2340      	movs	r3, #64	@ 0x40
 800f996:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f998:	2300      	movs	r3, #0
 800f99a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f99c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f9a0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f9a2:	f107 0308 	add.w	r3, r7, #8
 800f9a6:	4619      	mov	r1, r3
 800f9a8:	6878      	ldr	r0, [r7, #4]
 800f9aa:	f7ff fe67 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800f9ae:	6878      	ldr	r0, [r7, #4]
 800f9b0:	f000 fab6 	bl	800ff20 <SDMMC_GetCmdResp7>
 800f9b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f9b6:	69fb      	ldr	r3, [r7, #28]
}
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	3720      	adds	r7, #32
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	bd80      	pop	{r7, pc}

0800f9c0 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b088      	sub	sp, #32
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	6078      	str	r0, [r7, #4]
 800f9c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800f9ce:	2337      	movs	r3, #55	@ 0x37
 800f9d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800f9d2:	2340      	movs	r3, #64	@ 0x40
 800f9d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800f9da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f9de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800f9e0:	f107 0308 	add.w	r3, r7, #8
 800f9e4:	4619      	mov	r1, r3
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f7ff fe48 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800f9ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f9f0:	2137      	movs	r1, #55	@ 0x37
 800f9f2:	6878      	ldr	r0, [r7, #4]
 800f9f4:	f000 f8aa 	bl	800fb4c <SDMMC_GetCmdResp1>
 800f9f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800f9fa:	69fb      	ldr	r3, [r7, #28]
}
 800f9fc:	4618      	mov	r0, r3
 800f9fe:	3720      	adds	r7, #32
 800fa00:	46bd      	mov	sp, r7
 800fa02:	bd80      	pop	{r7, pc}

0800fa04 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	b088      	sub	sp, #32
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	6078      	str	r0, [r7, #4]
 800fa0c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800fa0e:	683a      	ldr	r2, [r7, #0]
 800fa10:	4b0d      	ldr	r3, [pc, #52]	@ (800fa48 <SDMMC_CmdAppOperCommand+0x44>)
 800fa12:	4313      	orrs	r3, r2
 800fa14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800fa16:	2329      	movs	r3, #41	@ 0x29
 800fa18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fa1a:	2340      	movs	r3, #64	@ 0x40
 800fa1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fa22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fa26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fa28:	f107 0308 	add.w	r3, r7, #8
 800fa2c:	4619      	mov	r1, r3
 800fa2e:	6878      	ldr	r0, [r7, #4]
 800fa30:	f7ff fe24 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800fa34:	6878      	ldr	r0, [r7, #4]
 800fa36:	f000 f9bf 	bl	800fdb8 <SDMMC_GetCmdResp3>
 800fa3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fa3c:	69fb      	ldr	r3, [r7, #28]
}
 800fa3e:	4618      	mov	r0, r3
 800fa40:	3720      	adds	r7, #32
 800fa42:	46bd      	mov	sp, r7
 800fa44:	bd80      	pop	{r7, pc}
 800fa46:	bf00      	nop
 800fa48:	80100000 	.word	0x80100000

0800fa4c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b088      	sub	sp, #32
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800fa54:	2300      	movs	r3, #0
 800fa56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800fa58:	2302      	movs	r3, #2
 800fa5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800fa5c:	23c0      	movs	r3, #192	@ 0xc0
 800fa5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fa60:	2300      	movs	r3, #0
 800fa62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fa64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fa68:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fa6a:	f107 0308 	add.w	r3, r7, #8
 800fa6e:	4619      	mov	r1, r3
 800fa70:	6878      	ldr	r0, [r7, #4]
 800fa72:	f7ff fe03 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800fa76:	6878      	ldr	r0, [r7, #4]
 800fa78:	f000 f956 	bl	800fd28 <SDMMC_GetCmdResp2>
 800fa7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fa7e:	69fb      	ldr	r3, [r7, #28]
}
 800fa80:	4618      	mov	r0, r3
 800fa82:	3720      	adds	r7, #32
 800fa84:	46bd      	mov	sp, r7
 800fa86:	bd80      	pop	{r7, pc}

0800fa88 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800fa88:	b580      	push	{r7, lr}
 800fa8a:	b088      	sub	sp, #32
 800fa8c:	af00      	add	r7, sp, #0
 800fa8e:	6078      	str	r0, [r7, #4]
 800fa90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800fa92:	683b      	ldr	r3, [r7, #0]
 800fa94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800fa96:	2309      	movs	r3, #9
 800fa98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800fa9a:	23c0      	movs	r3, #192	@ 0xc0
 800fa9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fa9e:	2300      	movs	r3, #0
 800faa0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800faa2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800faa6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800faa8:	f107 0308 	add.w	r3, r7, #8
 800faac:	4619      	mov	r1, r3
 800faae:	6878      	ldr	r0, [r7, #4]
 800fab0:	f7ff fde4 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800fab4:	6878      	ldr	r0, [r7, #4]
 800fab6:	f000 f937 	bl	800fd28 <SDMMC_GetCmdResp2>
 800faba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fabc:	69fb      	ldr	r3, [r7, #28]
}
 800fabe:	4618      	mov	r0, r3
 800fac0:	3720      	adds	r7, #32
 800fac2:	46bd      	mov	sp, r7
 800fac4:	bd80      	pop	{r7, pc}

0800fac6 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800fac6:	b580      	push	{r7, lr}
 800fac8:	b088      	sub	sp, #32
 800faca:	af00      	add	r7, sp, #0
 800facc:	6078      	str	r0, [r7, #4]
 800face:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800fad0:	2300      	movs	r3, #0
 800fad2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800fad4:	2303      	movs	r3, #3
 800fad6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fad8:	2340      	movs	r3, #64	@ 0x40
 800fada:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fadc:	2300      	movs	r3, #0
 800fade:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fae0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fae4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fae6:	f107 0308 	add.w	r3, r7, #8
 800faea:	4619      	mov	r1, r3
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f7ff fdc5 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800faf2:	683a      	ldr	r2, [r7, #0]
 800faf4:	2103      	movs	r1, #3
 800faf6:	6878      	ldr	r0, [r7, #4]
 800faf8:	f000 f99c 	bl	800fe34 <SDMMC_GetCmdResp6>
 800fafc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fafe:	69fb      	ldr	r3, [r7, #28]
}
 800fb00:	4618      	mov	r0, r3
 800fb02:	3720      	adds	r7, #32
 800fb04:	46bd      	mov	sp, r7
 800fb06:	bd80      	pop	{r7, pc}

0800fb08 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b088      	sub	sp, #32
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
 800fb10:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800fb12:	683b      	ldr	r3, [r7, #0]
 800fb14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800fb16:	230d      	movs	r3, #13
 800fb18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fb1a:	2340      	movs	r3, #64	@ 0x40
 800fb1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fb1e:	2300      	movs	r3, #0
 800fb20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fb22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fb26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fb28:	f107 0308 	add.w	r3, r7, #8
 800fb2c:	4619      	mov	r1, r3
 800fb2e:	6878      	ldr	r0, [r7, #4]
 800fb30:	f7ff fda4 	bl	800f67c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800fb34:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fb38:	210d      	movs	r1, #13
 800fb3a:	6878      	ldr	r0, [r7, #4]
 800fb3c:	f000 f806 	bl	800fb4c <SDMMC_GetCmdResp1>
 800fb40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fb42:	69fb      	ldr	r3, [r7, #28]
}
 800fb44:	4618      	mov	r0, r3
 800fb46:	3720      	adds	r7, #32
 800fb48:	46bd      	mov	sp, r7
 800fb4a:	bd80      	pop	{r7, pc}

0800fb4c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800fb4c:	b580      	push	{r7, lr}
 800fb4e:	b088      	sub	sp, #32
 800fb50:	af00      	add	r7, sp, #0
 800fb52:	60f8      	str	r0, [r7, #12]
 800fb54:	460b      	mov	r3, r1
 800fb56:	607a      	str	r2, [r7, #4]
 800fb58:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800fb5a:	4b70      	ldr	r3, [pc, #448]	@ (800fd1c <SDMMC_GetCmdResp1+0x1d0>)
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	4a70      	ldr	r2, [pc, #448]	@ (800fd20 <SDMMC_GetCmdResp1+0x1d4>)
 800fb60:	fba2 2303 	umull	r2, r3, r2, r3
 800fb64:	0a5a      	lsrs	r2, r3, #9
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	fb02 f303 	mul.w	r3, r2, r3
 800fb6c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800fb6e:	69fb      	ldr	r3, [r7, #28]
 800fb70:	1e5a      	subs	r2, r3, #1
 800fb72:	61fa      	str	r2, [r7, #28]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d102      	bne.n	800fb7e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800fb78:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800fb7c:	e0c9      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fb82:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800fb84:	69bb      	ldr	r3, [r7, #24]
 800fb86:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d0ef      	beq.n	800fb6e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800fb8e:	69bb      	ldr	r3, [r7, #24]
 800fb90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d1ea      	bne.n	800fb6e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fb9c:	f003 0304 	and.w	r3, r3, #4
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d004      	beq.n	800fbae <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	2204      	movs	r2, #4
 800fba8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800fbaa:	2304      	movs	r3, #4
 800fbac:	e0b1      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fbb2:	f003 0301 	and.w	r3, r3, #1
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d004      	beq.n	800fbc4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	2201      	movs	r2, #1
 800fbbe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800fbc0:	2301      	movs	r3, #1
 800fbc2:	e0a6      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	22c5      	movs	r2, #197	@ 0xc5
 800fbc8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800fbca:	68f8      	ldr	r0, [r7, #12]
 800fbcc:	f7ff fd80 	bl	800f6d0 <SDMMC_GetCommandResponse>
 800fbd0:	4603      	mov	r3, r0
 800fbd2:	461a      	mov	r2, r3
 800fbd4:	7afb      	ldrb	r3, [r7, #11]
 800fbd6:	4293      	cmp	r3, r2
 800fbd8:	d001      	beq.n	800fbde <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800fbda:	2301      	movs	r3, #1
 800fbdc:	e099      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800fbde:	2100      	movs	r1, #0
 800fbe0:	68f8      	ldr	r0, [r7, #12]
 800fbe2:	f7ff fd82 	bl	800f6ea <SDMMC_GetResponse>
 800fbe6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800fbe8:	697a      	ldr	r2, [r7, #20]
 800fbea:	4b4e      	ldr	r3, [pc, #312]	@ (800fd24 <SDMMC_GetCmdResp1+0x1d8>)
 800fbec:	4013      	ands	r3, r2
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d101      	bne.n	800fbf6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	e08d      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800fbf6:	697b      	ldr	r3, [r7, #20]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	da02      	bge.n	800fc02 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800fbfc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800fc00:	e087      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800fc02:	697b      	ldr	r3, [r7, #20]
 800fc04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d001      	beq.n	800fc10 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800fc0c:	2340      	movs	r3, #64	@ 0x40
 800fc0e:	e080      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800fc10:	697b      	ldr	r3, [r7, #20]
 800fc12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d001      	beq.n	800fc1e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800fc1a:	2380      	movs	r3, #128	@ 0x80
 800fc1c:	e079      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800fc1e:	697b      	ldr	r3, [r7, #20]
 800fc20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d002      	beq.n	800fc2e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800fc28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fc2c:	e071      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800fc2e:	697b      	ldr	r3, [r7, #20]
 800fc30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d002      	beq.n	800fc3e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800fc38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fc3c:	e069      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800fc3e:	697b      	ldr	r3, [r7, #20]
 800fc40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d002      	beq.n	800fc4e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800fc48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc4c:	e061      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800fc4e:	697b      	ldr	r3, [r7, #20]
 800fc50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d002      	beq.n	800fc5e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800fc58:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800fc5c:	e059      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800fc5e:	697b      	ldr	r3, [r7, #20]
 800fc60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d002      	beq.n	800fc6e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800fc68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fc6c:	e051      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800fc6e:	697b      	ldr	r3, [r7, #20]
 800fc70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d002      	beq.n	800fc7e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800fc78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800fc7c:	e049      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800fc7e:	697b      	ldr	r3, [r7, #20]
 800fc80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d002      	beq.n	800fc8e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800fc88:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800fc8c:	e041      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800fc8e:	697b      	ldr	r3, [r7, #20]
 800fc90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d002      	beq.n	800fc9e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800fc98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc9c:	e039      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800fc9e:	697b      	ldr	r3, [r7, #20]
 800fca0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d002      	beq.n	800fcae <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800fca8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800fcac:	e031      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800fcae:	697b      	ldr	r3, [r7, #20]
 800fcb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d002      	beq.n	800fcbe <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800fcb8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800fcbc:	e029      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800fcbe:	697b      	ldr	r3, [r7, #20]
 800fcc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d002      	beq.n	800fcce <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800fcc8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800fccc:	e021      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800fcce:	697b      	ldr	r3, [r7, #20]
 800fcd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d002      	beq.n	800fcde <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800fcd8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800fcdc:	e019      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800fcde:	697b      	ldr	r3, [r7, #20]
 800fce0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d002      	beq.n	800fcee <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800fce8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800fcec:	e011      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800fcee:	697b      	ldr	r3, [r7, #20]
 800fcf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d002      	beq.n	800fcfe <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800fcf8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800fcfc:	e009      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800fcfe:	697b      	ldr	r3, [r7, #20]
 800fd00:	f003 0308 	and.w	r3, r3, #8
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d002      	beq.n	800fd0e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800fd08:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800fd0c:	e001      	b.n	800fd12 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800fd0e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800fd12:	4618      	mov	r0, r3
 800fd14:	3720      	adds	r7, #32
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}
 800fd1a:	bf00      	nop
 800fd1c:	20004ed0 	.word	0x20004ed0
 800fd20:	10624dd3 	.word	0x10624dd3
 800fd24:	fdffe008 	.word	0xfdffe008

0800fd28 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800fd28:	b480      	push	{r7}
 800fd2a:	b085      	sub	sp, #20
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800fd30:	4b1f      	ldr	r3, [pc, #124]	@ (800fdb0 <SDMMC_GetCmdResp2+0x88>)
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	4a1f      	ldr	r2, [pc, #124]	@ (800fdb4 <SDMMC_GetCmdResp2+0x8c>)
 800fd36:	fba2 2303 	umull	r2, r3, r2, r3
 800fd3a:	0a5b      	lsrs	r3, r3, #9
 800fd3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fd40:	fb02 f303 	mul.w	r3, r2, r3
 800fd44:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	1e5a      	subs	r2, r3, #1
 800fd4a:	60fa      	str	r2, [r7, #12]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d102      	bne.n	800fd56 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800fd50:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800fd54:	e026      	b.n	800fda4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fd5a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800fd5c:	68bb      	ldr	r3, [r7, #8]
 800fd5e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d0ef      	beq.n	800fd46 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800fd66:	68bb      	ldr	r3, [r7, #8]
 800fd68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d1ea      	bne.n	800fd46 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fd74:	f003 0304 	and.w	r3, r3, #4
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d004      	beq.n	800fd86 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	2204      	movs	r2, #4
 800fd80:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800fd82:	2304      	movs	r3, #4
 800fd84:	e00e      	b.n	800fda4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fd8a:	f003 0301 	and.w	r3, r3, #1
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d004      	beq.n	800fd9c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	2201      	movs	r2, #1
 800fd96:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800fd98:	2301      	movs	r3, #1
 800fd9a:	e003      	b.n	800fda4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	22c5      	movs	r2, #197	@ 0xc5
 800fda0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800fda2:	2300      	movs	r3, #0
}
 800fda4:	4618      	mov	r0, r3
 800fda6:	3714      	adds	r7, #20
 800fda8:	46bd      	mov	sp, r7
 800fdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdae:	4770      	bx	lr
 800fdb0:	20004ed0 	.word	0x20004ed0
 800fdb4:	10624dd3 	.word	0x10624dd3

0800fdb8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800fdb8:	b480      	push	{r7}
 800fdba:	b085      	sub	sp, #20
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800fdc0:	4b1a      	ldr	r3, [pc, #104]	@ (800fe2c <SDMMC_GetCmdResp3+0x74>)
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	4a1a      	ldr	r2, [pc, #104]	@ (800fe30 <SDMMC_GetCmdResp3+0x78>)
 800fdc6:	fba2 2303 	umull	r2, r3, r2, r3
 800fdca:	0a5b      	lsrs	r3, r3, #9
 800fdcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fdd0:	fb02 f303 	mul.w	r3, r2, r3
 800fdd4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	1e5a      	subs	r2, r3, #1
 800fdda:	60fa      	str	r2, [r7, #12]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d102      	bne.n	800fde6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800fde0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800fde4:	e01b      	b.n	800fe1e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fdea:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800fdec:	68bb      	ldr	r3, [r7, #8]
 800fdee:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d0ef      	beq.n	800fdd6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800fdf6:	68bb      	ldr	r3, [r7, #8]
 800fdf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d1ea      	bne.n	800fdd6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fe04:	f003 0304 	and.w	r3, r3, #4
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d004      	beq.n	800fe16 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	2204      	movs	r2, #4
 800fe10:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800fe12:	2304      	movs	r3, #4
 800fe14:	e003      	b.n	800fe1e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	22c5      	movs	r2, #197	@ 0xc5
 800fe1a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800fe1c:	2300      	movs	r3, #0
}
 800fe1e:	4618      	mov	r0, r3
 800fe20:	3714      	adds	r7, #20
 800fe22:	46bd      	mov	sp, r7
 800fe24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe28:	4770      	bx	lr
 800fe2a:	bf00      	nop
 800fe2c:	20004ed0 	.word	0x20004ed0
 800fe30:	10624dd3 	.word	0x10624dd3

0800fe34 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800fe34:	b580      	push	{r7, lr}
 800fe36:	b088      	sub	sp, #32
 800fe38:	af00      	add	r7, sp, #0
 800fe3a:	60f8      	str	r0, [r7, #12]
 800fe3c:	460b      	mov	r3, r1
 800fe3e:	607a      	str	r2, [r7, #4]
 800fe40:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800fe42:	4b35      	ldr	r3, [pc, #212]	@ (800ff18 <SDMMC_GetCmdResp6+0xe4>)
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	4a35      	ldr	r2, [pc, #212]	@ (800ff1c <SDMMC_GetCmdResp6+0xe8>)
 800fe48:	fba2 2303 	umull	r2, r3, r2, r3
 800fe4c:	0a5b      	lsrs	r3, r3, #9
 800fe4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fe52:	fb02 f303 	mul.w	r3, r2, r3
 800fe56:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800fe58:	69fb      	ldr	r3, [r7, #28]
 800fe5a:	1e5a      	subs	r2, r3, #1
 800fe5c:	61fa      	str	r2, [r7, #28]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d102      	bne.n	800fe68 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800fe62:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800fe66:	e052      	b.n	800ff0e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fe6c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800fe6e:	69bb      	ldr	r3, [r7, #24]
 800fe70:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d0ef      	beq.n	800fe58 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800fe78:	69bb      	ldr	r3, [r7, #24]
 800fe7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d1ea      	bne.n	800fe58 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fe86:	f003 0304 	and.w	r3, r3, #4
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d004      	beq.n	800fe98 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	2204      	movs	r2, #4
 800fe92:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800fe94:	2304      	movs	r3, #4
 800fe96:	e03a      	b.n	800ff0e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fe9c:	f003 0301 	and.w	r3, r3, #1
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d004      	beq.n	800feae <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	2201      	movs	r2, #1
 800fea8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800feaa:	2301      	movs	r3, #1
 800feac:	e02f      	b.n	800ff0e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800feae:	68f8      	ldr	r0, [r7, #12]
 800feb0:	f7ff fc0e 	bl	800f6d0 <SDMMC_GetCommandResponse>
 800feb4:	4603      	mov	r3, r0
 800feb6:	461a      	mov	r2, r3
 800feb8:	7afb      	ldrb	r3, [r7, #11]
 800feba:	4293      	cmp	r3, r2
 800febc:	d001      	beq.n	800fec2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800febe:	2301      	movs	r3, #1
 800fec0:	e025      	b.n	800ff0e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800fec2:	68fb      	ldr	r3, [r7, #12]
 800fec4:	22c5      	movs	r2, #197	@ 0xc5
 800fec6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800fec8:	2100      	movs	r1, #0
 800feca:	68f8      	ldr	r0, [r7, #12]
 800fecc:	f7ff fc0d 	bl	800f6ea <SDMMC_GetResponse>
 800fed0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800fed2:	697b      	ldr	r3, [r7, #20]
 800fed4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d106      	bne.n	800feea <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800fedc:	697b      	ldr	r3, [r7, #20]
 800fede:	0c1b      	lsrs	r3, r3, #16
 800fee0:	b29a      	uxth	r2, r3
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800fee6:	2300      	movs	r3, #0
 800fee8:	e011      	b.n	800ff0e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800feea:	697b      	ldr	r3, [r7, #20]
 800feec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d002      	beq.n	800fefa <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800fef4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800fef8:	e009      	b.n	800ff0e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800fefa:	697b      	ldr	r3, [r7, #20]
 800fefc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d002      	beq.n	800ff0a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ff04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ff08:	e001      	b.n	800ff0e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ff0a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ff0e:	4618      	mov	r0, r3
 800ff10:	3720      	adds	r7, #32
 800ff12:	46bd      	mov	sp, r7
 800ff14:	bd80      	pop	{r7, pc}
 800ff16:	bf00      	nop
 800ff18:	20004ed0 	.word	0x20004ed0
 800ff1c:	10624dd3 	.word	0x10624dd3

0800ff20 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800ff20:	b480      	push	{r7}
 800ff22:	b085      	sub	sp, #20
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ff28:	4b22      	ldr	r3, [pc, #136]	@ (800ffb4 <SDMMC_GetCmdResp7+0x94>)
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	4a22      	ldr	r2, [pc, #136]	@ (800ffb8 <SDMMC_GetCmdResp7+0x98>)
 800ff2e:	fba2 2303 	umull	r2, r3, r2, r3
 800ff32:	0a5b      	lsrs	r3, r3, #9
 800ff34:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff38:	fb02 f303 	mul.w	r3, r2, r3
 800ff3c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ff3e:	68fb      	ldr	r3, [r7, #12]
 800ff40:	1e5a      	subs	r2, r3, #1
 800ff42:	60fa      	str	r2, [r7, #12]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d102      	bne.n	800ff4e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ff48:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ff4c:	e02c      	b.n	800ffa8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff52:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ff54:	68bb      	ldr	r3, [r7, #8]
 800ff56:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d0ef      	beq.n	800ff3e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ff5e:	68bb      	ldr	r3, [r7, #8]
 800ff60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d1ea      	bne.n	800ff3e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff6c:	f003 0304 	and.w	r3, r3, #4
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d004      	beq.n	800ff7e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	2204      	movs	r2, #4
 800ff78:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ff7a:	2304      	movs	r3, #4
 800ff7c:	e014      	b.n	800ffa8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff82:	f003 0301 	and.w	r3, r3, #1
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d004      	beq.n	800ff94 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	2201      	movs	r2, #1
 800ff8e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ff90:	2301      	movs	r3, #1
 800ff92:	e009      	b.n	800ffa8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d002      	beq.n	800ffa6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	2240      	movs	r2, #64	@ 0x40
 800ffa4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ffa6:	2300      	movs	r3, #0
  
}
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	3714      	adds	r7, #20
 800ffac:	46bd      	mov	sp, r7
 800ffae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb2:	4770      	bx	lr
 800ffb4:	20004ed0 	.word	0x20004ed0
 800ffb8:	10624dd3 	.word	0x10624dd3

0800ffbc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800ffbc:	b480      	push	{r7}
 800ffbe:	b085      	sub	sp, #20
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ffc4:	4b11      	ldr	r3, [pc, #68]	@ (801000c <SDMMC_GetCmdError+0x50>)
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	4a11      	ldr	r2, [pc, #68]	@ (8010010 <SDMMC_GetCmdError+0x54>)
 800ffca:	fba2 2303 	umull	r2, r3, r2, r3
 800ffce:	0a5b      	lsrs	r3, r3, #9
 800ffd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ffd4:	fb02 f303 	mul.w	r3, r2, r3
 800ffd8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	1e5a      	subs	r2, r3, #1
 800ffde:	60fa      	str	r2, [r7, #12]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d102      	bne.n	800ffea <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ffe4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ffe8:	e009      	b.n	800fffe <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ffee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d0f1      	beq.n	800ffda <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	22c5      	movs	r2, #197	@ 0xc5
 800fffa:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800fffc:	2300      	movs	r3, #0
}
 800fffe:	4618      	mov	r0, r3
 8010000:	3714      	adds	r7, #20
 8010002:	46bd      	mov	sp, r7
 8010004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010008:	4770      	bx	lr
 801000a:	bf00      	nop
 801000c:	20004ed0 	.word	0x20004ed0
 8010010:	10624dd3 	.word	0x10624dd3

08010014 <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak hts221_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 8010014:	b590      	push	{r4, r7, lr}
 8010016:	b087      	sub	sp, #28
 8010018:	af00      	add	r7, sp, #0
 801001a:	60f8      	str	r0, [r7, #12]
 801001c:	607a      	str	r2, [r7, #4]
 801001e:	461a      	mov	r2, r3
 8010020:	460b      	mov	r3, r1
 8010022:	72fb      	strb	r3, [r7, #11]
 8010024:	4613      	mov	r3, r2
 8010026:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	2b00      	cmp	r3, #0
 801002c:	d102      	bne.n	8010034 <hts221_read_reg+0x20>
 801002e:	f04f 33ff 	mov.w	r3, #4294967295
 8010032:	e009      	b.n	8010048 <hts221_read_reg+0x34>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	685c      	ldr	r4, [r3, #4]
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	68d8      	ldr	r0, [r3, #12]
 801003c:	893b      	ldrh	r3, [r7, #8]
 801003e:	7af9      	ldrb	r1, [r7, #11]
 8010040:	687a      	ldr	r2, [r7, #4]
 8010042:	47a0      	blx	r4
 8010044:	6178      	str	r0, [r7, #20]

  return ret;
 8010046:	697b      	ldr	r3, [r7, #20]
}
 8010048:	4618      	mov	r0, r3
 801004a:	371c      	adds	r7, #28
 801004c:	46bd      	mov	sp, r7
 801004e:	bd90      	pop	{r4, r7, pc}

08010050 <hts221_write_reg>:
  *
  */
int32_t __weak hts221_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8010050:	b590      	push	{r4, r7, lr}
 8010052:	b087      	sub	sp, #28
 8010054:	af00      	add	r7, sp, #0
 8010056:	60f8      	str	r0, [r7, #12]
 8010058:	607a      	str	r2, [r7, #4]
 801005a:	461a      	mov	r2, r3
 801005c:	460b      	mov	r3, r1
 801005e:	72fb      	strb	r3, [r7, #11]
 8010060:	4613      	mov	r3, r2
 8010062:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d102      	bne.n	8010070 <hts221_write_reg+0x20>
 801006a:	f04f 33ff 	mov.w	r3, #4294967295
 801006e:	e009      	b.n	8010084 <hts221_write_reg+0x34>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	681c      	ldr	r4, [r3, #0]
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	68d8      	ldr	r0, [r3, #12]
 8010078:	893b      	ldrh	r3, [r7, #8]
 801007a:	7af9      	ldrb	r1, [r7, #11]
 801007c:	687a      	ldr	r2, [r7, #4]
 801007e:	47a0      	blx	r4
 8010080:	6178      	str	r0, [r7, #20]

  return ret;
 8010082:	697b      	ldr	r3, [r7, #20]
}
 8010084:	4618      	mov	r0, r3
 8010086:	371c      	adds	r7, #28
 8010088:	46bd      	mov	sp, r7
 801008a:	bd90      	pop	{r4, r7, pc}

0801008c <hts221_data_rate_set>:
  * @param  val     change the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_set(const stmdev_ctx_t *ctx, hts221_odr_t val)
{
 801008c:	b580      	push	{r7, lr}
 801008e:	b084      	sub	sp, #16
 8010090:	af00      	add	r7, sp, #0
 8010092:	6078      	str	r0, [r7, #4]
 8010094:	460b      	mov	r3, r1
 8010096:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8010098:	f107 0208 	add.w	r2, r7, #8
 801009c:	2301      	movs	r3, #1
 801009e:	2120      	movs	r1, #32
 80100a0:	6878      	ldr	r0, [r7, #4]
 80100a2:	f7ff ffb7 	bl	8010014 <hts221_read_reg>
 80100a6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d10f      	bne.n	80100ce <hts221_data_rate_set+0x42>
  {
    reg.odr = (uint8_t)val;
 80100ae:	78fb      	ldrb	r3, [r7, #3]
 80100b0:	f003 0303 	and.w	r3, r3, #3
 80100b4:	b2da      	uxtb	r2, r3
 80100b6:	7a3b      	ldrb	r3, [r7, #8]
 80100b8:	f362 0301 	bfi	r3, r2, #0, #2
 80100bc:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 80100be:	f107 0208 	add.w	r2, r7, #8
 80100c2:	2301      	movs	r3, #1
 80100c4:	2120      	movs	r1, #32
 80100c6:	6878      	ldr	r0, [r7, #4]
 80100c8:	f7ff ffc2 	bl	8010050 <hts221_write_reg>
 80100cc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80100ce:	68fb      	ldr	r3, [r7, #12]
}
 80100d0:	4618      	mov	r0, r3
 80100d2:	3710      	adds	r7, #16
 80100d4:	46bd      	mov	sp, r7
 80100d6:	bd80      	pop	{r7, pc}

080100d8 <hts221_block_data_update_set>:
  * @param  val     change the values of bdu in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80100d8:	b580      	push	{r7, lr}
 80100da:	b084      	sub	sp, #16
 80100dc:	af00      	add	r7, sp, #0
 80100de:	6078      	str	r0, [r7, #4]
 80100e0:	460b      	mov	r3, r1
 80100e2:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 80100e4:	f107 0208 	add.w	r2, r7, #8
 80100e8:	2301      	movs	r3, #1
 80100ea:	2120      	movs	r1, #32
 80100ec:	6878      	ldr	r0, [r7, #4]
 80100ee:	f7ff ff91 	bl	8010014 <hts221_read_reg>
 80100f2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d10f      	bne.n	801011a <hts221_block_data_update_set+0x42>
  {
    reg.bdu = val;
 80100fa:	78fb      	ldrb	r3, [r7, #3]
 80100fc:	f003 0301 	and.w	r3, r3, #1
 8010100:	b2da      	uxtb	r2, r3
 8010102:	7a3b      	ldrb	r3, [r7, #8]
 8010104:	f362 0382 	bfi	r3, r2, #2, #1
 8010108:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 801010a:	f107 0208 	add.w	r2, r7, #8
 801010e:	2301      	movs	r3, #1
 8010110:	2120      	movs	r1, #32
 8010112:	6878      	ldr	r0, [r7, #4]
 8010114:	f7ff ff9c 	bl	8010050 <hts221_write_reg>
 8010118:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 801011a:	68fb      	ldr	r3, [r7, #12]
}
 801011c:	4618      	mov	r0, r3
 801011e:	3710      	adds	r7, #16
 8010120:	46bd      	mov	sp, r7
 8010122:	bd80      	pop	{r7, pc}

08010124 <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8010124:	b580      	push	{r7, lr}
 8010126:	b084      	sub	sp, #16
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
 801012c:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 801012e:	f107 0208 	add.w	r2, r7, #8
 8010132:	2302      	movs	r3, #2
 8010134:	2128      	movs	r1, #40	@ 0x28
 8010136:	6878      	ldr	r0, [r7, #4]
 8010138:	f7ff ff6c 	bl	8010014 <hts221_read_reg>
 801013c:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 801013e:	7a7b      	ldrb	r3, [r7, #9]
 8010140:	b21a      	sxth	r2, r3
 8010142:	683b      	ldr	r3, [r7, #0]
 8010144:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8010146:	683b      	ldr	r3, [r7, #0]
 8010148:	f9b3 3000 	ldrsh.w	r3, [r3]
 801014c:	b29b      	uxth	r3, r3
 801014e:	021b      	lsls	r3, r3, #8
 8010150:	b29b      	uxth	r3, r3
 8010152:	7a3a      	ldrb	r2, [r7, #8]
 8010154:	4413      	add	r3, r2
 8010156:	b29b      	uxth	r3, r3
 8010158:	b21a      	sxth	r2, r3
 801015a:	683b      	ldr	r3, [r7, #0]
 801015c:	801a      	strh	r2, [r3, #0]

  return ret;
 801015e:	68fb      	ldr	r3, [r7, #12]
}
 8010160:	4618      	mov	r0, r3
 8010162:	3710      	adds	r7, #16
 8010164:	46bd      	mov	sp, r7
 8010166:	bd80      	pop	{r7, pc}

08010168 <hts221_temperature_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b084      	sub	sp, #16
 801016c:	af00      	add	r7, sp, #0
 801016e:	6078      	str	r0, [r7, #4]
 8010170:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_TEMP_OUT_L, buff, 2);
 8010172:	f107 0208 	add.w	r2, r7, #8
 8010176:	2302      	movs	r3, #2
 8010178:	212a      	movs	r1, #42	@ 0x2a
 801017a:	6878      	ldr	r0, [r7, #4]
 801017c:	f7ff ff4a 	bl	8010014 <hts221_read_reg>
 8010180:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 8010182:	7a7b      	ldrb	r3, [r7, #9]
 8010184:	b21a      	sxth	r2, r3
 8010186:	683b      	ldr	r3, [r7, #0]
 8010188:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 801018a:	683b      	ldr	r3, [r7, #0]
 801018c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010190:	b29b      	uxth	r3, r3
 8010192:	021b      	lsls	r3, r3, #8
 8010194:	b29b      	uxth	r3, r3
 8010196:	7a3a      	ldrb	r2, [r7, #8]
 8010198:	4413      	add	r3, r2
 801019a:	b29b      	uxth	r3, r3
 801019c:	b21a      	sxth	r2, r3
 801019e:	683b      	ldr	r3, [r7, #0]
 80101a0:	801a      	strh	r2, [r3, #0]

  return ret;
 80101a2:	68fb      	ldr	r3, [r7, #12]
}
 80101a4:	4618      	mov	r0, r3
 80101a6:	3710      	adds	r7, #16
 80101a8:	46bd      	mov	sp, r7
 80101aa:	bd80      	pop	{r7, pc}

080101ac <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 80101ac:	b580      	push	{r7, lr}
 80101ae:	b084      	sub	sp, #16
 80101b0:	af00      	add	r7, sp, #0
 80101b2:	6078      	str	r0, [r7, #4]
 80101b4:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 80101b6:	2301      	movs	r3, #1
 80101b8:	683a      	ldr	r2, [r7, #0]
 80101ba:	210f      	movs	r1, #15
 80101bc:	6878      	ldr	r0, [r7, #4]
 80101be:	f7ff ff29 	bl	8010014 <hts221_read_reg>
 80101c2:	60f8      	str	r0, [r7, #12]

  return ret;
 80101c4:	68fb      	ldr	r3, [r7, #12]
}
 80101c6:	4618      	mov	r0, r3
 80101c8:	3710      	adds	r7, #16
 80101ca:	46bd      	mov	sp, r7
 80101cc:	bd80      	pop	{r7, pc}

080101ce <hts221_power_on_set>:
  * @param  val     change the values of pd in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_power_on_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80101ce:	b580      	push	{r7, lr}
 80101d0:	b084      	sub	sp, #16
 80101d2:	af00      	add	r7, sp, #0
 80101d4:	6078      	str	r0, [r7, #4]
 80101d6:	460b      	mov	r3, r1
 80101d8:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 80101da:	f107 0208 	add.w	r2, r7, #8
 80101de:	2301      	movs	r3, #1
 80101e0:	2120      	movs	r1, #32
 80101e2:	6878      	ldr	r0, [r7, #4]
 80101e4:	f7ff ff16 	bl	8010014 <hts221_read_reg>
 80101e8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d10f      	bne.n	8010210 <hts221_power_on_set+0x42>
  {
    reg.pd = val;
 80101f0:	78fb      	ldrb	r3, [r7, #3]
 80101f2:	f003 0301 	and.w	r3, r3, #1
 80101f6:	b2da      	uxtb	r2, r3
 80101f8:	7a3b      	ldrb	r3, [r7, #8]
 80101fa:	f362 13c7 	bfi	r3, r2, #7, #1
 80101fe:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8010200:	f107 0208 	add.w	r2, r7, #8
 8010204:	2301      	movs	r3, #1
 8010206:	2120      	movs	r1, #32
 8010208:	6878      	ldr	r0, [r7, #4]
 801020a:	f7ff ff21 	bl	8010050 <hts221_write_reg>
 801020e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8010210:	68fb      	ldr	r3, [r7, #12]
}
 8010212:	4618      	mov	r0, r3
 8010214:	3710      	adds	r7, #16
 8010216:	46bd      	mov	sp, r7
 8010218:	bd80      	pop	{r7, pc}

0801021a <hts221_status_get>:
  * @param  val     Registers STATUS_REG
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_status_get(const stmdev_ctx_t *ctx, hts221_status_reg_t *val)
{
 801021a:	b580      	push	{r7, lr}
 801021c:	b084      	sub	sp, #16
 801021e:	af00      	add	r7, sp, #0
 8010220:	6078      	str	r0, [r7, #4]
 8010222:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_STATUS_REG, (uint8_t *) val, 1);
 8010224:	2301      	movs	r3, #1
 8010226:	683a      	ldr	r2, [r7, #0]
 8010228:	2127      	movs	r1, #39	@ 0x27
 801022a:	6878      	ldr	r0, [r7, #4]
 801022c:	f7ff fef2 	bl	8010014 <hts221_read_reg>
 8010230:	60f8      	str	r0, [r7, #12]

  return ret;
 8010232:	68fb      	ldr	r3, [r7, #12]
}
 8010234:	4618      	mov	r0, r3
 8010236:	3710      	adds	r7, #16
 8010238:	46bd      	mov	sp, r7
 801023a:	bd80      	pop	{r7, pc}

0801023c <hts221_hum_rh_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b084      	sub	sp, #16
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
 8010244:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, &coeff, 1);
 8010246:	f107 020b 	add.w	r2, r7, #11
 801024a:	2301      	movs	r3, #1
 801024c:	2130      	movs	r1, #48	@ 0x30
 801024e:	6878      	ldr	r0, [r7, #4]
 8010250:	f7ff fee0 	bl	8010014 <hts221_read_reg>
 8010254:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 8010256:	7afb      	ldrb	r3, [r7, #11]
 8010258:	ee07 3a90 	vmov	s15, r3
 801025c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8010260:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8010264:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010268:	683b      	ldr	r3, [r7, #0]
 801026a:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 801026e:	68fb      	ldr	r3, [r7, #12]
}
 8010270:	4618      	mov	r0, r3
 8010272:	3710      	adds	r7, #16
 8010274:	46bd      	mov	sp, r7
 8010276:	bd80      	pop	{r7, pc}

08010278 <hts221_hum_rh_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b084      	sub	sp, #16
 801027c:	af00      	add	r7, sp, #0
 801027e:	6078      	str	r0, [r7, #4]
 8010280:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, &coeff, 1);
 8010282:	f107 020b 	add.w	r2, r7, #11
 8010286:	2301      	movs	r3, #1
 8010288:	2131      	movs	r1, #49	@ 0x31
 801028a:	6878      	ldr	r0, [r7, #4]
 801028c:	f7ff fec2 	bl	8010014 <hts221_read_reg>
 8010290:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 8010292:	7afb      	ldrb	r3, [r7, #11]
 8010294:	ee07 3a90 	vmov	s15, r3
 8010298:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801029c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80102a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80102a4:	683b      	ldr	r3, [r7, #0]
 80102a6:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 80102aa:	68fb      	ldr	r3, [r7, #12]
}
 80102ac:	4618      	mov	r0, r3
 80102ae:	3710      	adds	r7, #16
 80102b0:	46bd      	mov	sp, r7
 80102b2:	bd80      	pop	{r7, pc}

080102b4 <hts221_temp_deg_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 80102b4:	b580      	push	{r7, lr}
 80102b6:	b086      	sub	sp, #24
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	6078      	str	r0, [r7, #4]
 80102bc:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h;
  uint8_t coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, &coeff_l, 1);
 80102be:	f107 020f 	add.w	r2, r7, #15
 80102c2:	2301      	movs	r3, #1
 80102c4:	2132      	movs	r1, #50	@ 0x32
 80102c6:	6878      	ldr	r0, [r7, #4]
 80102c8:	f7ff fea4 	bl	8010014 <hts221_read_reg>
 80102cc:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80102ce:	697b      	ldr	r3, [r7, #20]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d11b      	bne.n	801030c <hts221_temp_deg_point_0_get+0x58>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 80102d4:	f107 0210 	add.w	r2, r7, #16
 80102d8:	2301      	movs	r3, #1
 80102da:	2135      	movs	r1, #53	@ 0x35
 80102dc:	6878      	ldr	r0, [r7, #4]
 80102de:	f7ff fe99 	bl	8010014 <hts221_read_reg>
 80102e2:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t0_msb;
 80102e4:	7c3b      	ldrb	r3, [r7, #16]
 80102e6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80102ea:	b2db      	uxtb	r3, r3
 80102ec:	74fb      	strb	r3, [r7, #19]
    *val = ((coeff_h * 256) + coeff_l) / 8.0f;
 80102ee:	7cfb      	ldrb	r3, [r7, #19]
 80102f0:	021b      	lsls	r3, r3, #8
 80102f2:	7bfa      	ldrb	r2, [r7, #15]
 80102f4:	4413      	add	r3, r2
 80102f6:	ee07 3a90 	vmov	s15, r3
 80102fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80102fe:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8010302:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010306:	683b      	ldr	r3, [r7, #0]
 8010308:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 801030c:	697b      	ldr	r3, [r7, #20]
}
 801030e:	4618      	mov	r0, r3
 8010310:	3718      	adds	r7, #24
 8010312:	46bd      	mov	sp, r7
 8010314:	bd80      	pop	{r7, pc}

08010316 <hts221_temp_deg_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8010316:	b580      	push	{r7, lr}
 8010318:	b086      	sub	sp, #24
 801031a:	af00      	add	r7, sp, #0
 801031c:	6078      	str	r0, [r7, #4]
 801031e:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h;
  uint8_t coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, &coeff_l, 1);
 8010320:	f107 020f 	add.w	r2, r7, #15
 8010324:	2301      	movs	r3, #1
 8010326:	2133      	movs	r1, #51	@ 0x33
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f7ff fe73 	bl	8010014 <hts221_read_reg>
 801032e:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8010330:	697b      	ldr	r3, [r7, #20]
 8010332:	2b00      	cmp	r3, #0
 8010334:	d11b      	bne.n	801036e <hts221_temp_deg_point_1_get+0x58>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 8010336:	f107 0210 	add.w	r2, r7, #16
 801033a:	2301      	movs	r3, #1
 801033c:	2135      	movs	r1, #53	@ 0x35
 801033e:	6878      	ldr	r0, [r7, #4]
 8010340:	f7ff fe68 	bl	8010014 <hts221_read_reg>
 8010344:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t1_msb;
 8010346:	7c3b      	ldrb	r3, [r7, #16]
 8010348:	f3c3 0381 	ubfx	r3, r3, #2, #2
 801034c:	b2db      	uxtb	r3, r3
 801034e:	74fb      	strb	r3, [r7, #19]
    *val = ((coeff_h * 256) + coeff_l) / 8.0f;
 8010350:	7cfb      	ldrb	r3, [r7, #19]
 8010352:	021b      	lsls	r3, r3, #8
 8010354:	7bfa      	ldrb	r2, [r7, #15]
 8010356:	4413      	add	r3, r2
 8010358:	ee07 3a90 	vmov	s15, r3
 801035c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8010360:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8010364:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010368:	683b      	ldr	r3, [r7, #0]
 801036a:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 801036e:	697b      	ldr	r3, [r7, #20]
}
 8010370:	4618      	mov	r0, r3
 8010372:	3718      	adds	r7, #24
 8010374:	46bd      	mov	sp, r7
 8010376:	bd80      	pop	{r7, pc}

08010378 <hts221_hum_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8010378:	b580      	push	{r7, lr}
 801037a:	b084      	sub	sp, #16
 801037c:	af00      	add	r7, sp, #0
 801037e:	6078      	str	r0, [r7, #4]
 8010380:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, coeff_p, 2);
 8010382:	f107 0208 	add.w	r2, r7, #8
 8010386:	2302      	movs	r3, #2
 8010388:	2136      	movs	r1, #54	@ 0x36
 801038a:	6878      	ldr	r0, [r7, #4]
 801038c:	f7ff fe42 	bl	8010014 <hts221_read_reg>
 8010390:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8010392:	7a7b      	ldrb	r3, [r7, #9]
 8010394:	021b      	lsls	r3, r3, #8
 8010396:	b29b      	uxth	r3, r3
 8010398:	7a3a      	ldrb	r2, [r7, #8]
 801039a:	4413      	add	r3, r2
 801039c:	b29b      	uxth	r3, r3
 801039e:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 80103a0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80103a4:	ee07 3a90 	vmov	s15, r3
 80103a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80103ac:	683b      	ldr	r3, [r7, #0]
 80103ae:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 80103b2:	68fb      	ldr	r3, [r7, #12]
}
 80103b4:	4618      	mov	r0, r3
 80103b6:	3710      	adds	r7, #16
 80103b8:	46bd      	mov	sp, r7
 80103ba:	bd80      	pop	{r7, pc}

080103bc <hts221_hum_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b084      	sub	sp, #16
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
 80103c4:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, coeff_p, 2);
 80103c6:	f107 0208 	add.w	r2, r7, #8
 80103ca:	2302      	movs	r3, #2
 80103cc:	213a      	movs	r1, #58	@ 0x3a
 80103ce:	6878      	ldr	r0, [r7, #4]
 80103d0:	f7ff fe20 	bl	8010014 <hts221_read_reg>
 80103d4:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 80103d6:	7a7b      	ldrb	r3, [r7, #9]
 80103d8:	021b      	lsls	r3, r3, #8
 80103da:	b29b      	uxth	r3, r3
 80103dc:	7a3a      	ldrb	r2, [r7, #8]
 80103de:	4413      	add	r3, r2
 80103e0:	b29b      	uxth	r3, r3
 80103e2:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 80103e4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80103e8:	ee07 3a90 	vmov	s15, r3
 80103ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 80103f6:	68fb      	ldr	r3, [r7, #12]
}
 80103f8:	4618      	mov	r0, r3
 80103fa:	3710      	adds	r7, #16
 80103fc:	46bd      	mov	sp, r7
 80103fe:	bd80      	pop	{r7, pc}

08010400 <hts221_temp_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8010400:	b580      	push	{r7, lr}
 8010402:	b084      	sub	sp, #16
 8010404:	af00      	add	r7, sp, #0
 8010406:	6078      	str	r0, [r7, #4]
 8010408:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_OUT_L, coeff_p, 2);
 801040a:	f107 0208 	add.w	r2, r7, #8
 801040e:	2302      	movs	r3, #2
 8010410:	213c      	movs	r1, #60	@ 0x3c
 8010412:	6878      	ldr	r0, [r7, #4]
 8010414:	f7ff fdfe 	bl	8010014 <hts221_read_reg>
 8010418:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 801041a:	7a7b      	ldrb	r3, [r7, #9]
 801041c:	021b      	lsls	r3, r3, #8
 801041e:	b29b      	uxth	r3, r3
 8010420:	7a3a      	ldrb	r2, [r7, #8]
 8010422:	4413      	add	r3, r2
 8010424:	b29b      	uxth	r3, r3
 8010426:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8010428:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801042c:	ee07 3a90 	vmov	s15, r3
 8010430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010434:	683b      	ldr	r3, [r7, #0]
 8010436:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 801043a:	68fb      	ldr	r3, [r7, #12]
}
 801043c:	4618      	mov	r0, r3
 801043e:	3710      	adds	r7, #16
 8010440:	46bd      	mov	sp, r7
 8010442:	bd80      	pop	{r7, pc}

08010444 <hts221_temp_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8010444:	b580      	push	{r7, lr}
 8010446:	b084      	sub	sp, #16
 8010448:	af00      	add	r7, sp, #0
 801044a:	6078      	str	r0, [r7, #4]
 801044c:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_OUT_L, coeff_p, 2);
 801044e:	f107 0208 	add.w	r2, r7, #8
 8010452:	2302      	movs	r3, #2
 8010454:	213e      	movs	r1, #62	@ 0x3e
 8010456:	6878      	ldr	r0, [r7, #4]
 8010458:	f7ff fddc 	bl	8010014 <hts221_read_reg>
 801045c:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 801045e:	7a7b      	ldrb	r3, [r7, #9]
 8010460:	021b      	lsls	r3, r3, #8
 8010462:	b29b      	uxth	r3, r3
 8010464:	7a3a      	ldrb	r2, [r7, #8]
 8010466:	4413      	add	r3, r2
 8010468:	b29b      	uxth	r3, r3
 801046a:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 801046c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8010470:	ee07 3a90 	vmov	s15, r3
 8010474:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010478:	683b      	ldr	r3, [r7, #0]
 801047a:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 801047e:	68fb      	ldr	r3, [r7, #12]
}
 8010480:	4618      	mov	r0, r3
 8010482:	3710      	adds	r7, #16
 8010484:	46bd      	mov	sp, r7
 8010486:	bd80      	pop	{r7, pc}

08010488 <lps22hh_read_reg>:
  *
  */
int32_t __weak lps22hh_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8010488:	b590      	push	{r4, r7, lr}
 801048a:	b087      	sub	sp, #28
 801048c:	af00      	add	r7, sp, #0
 801048e:	60f8      	str	r0, [r7, #12]
 8010490:	607a      	str	r2, [r7, #4]
 8010492:	461a      	mov	r2, r3
 8010494:	460b      	mov	r3, r1
 8010496:	72fb      	strb	r3, [r7, #11]
 8010498:	4613      	mov	r3, r2
 801049a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d102      	bne.n	80104a8 <lps22hh_read_reg+0x20>
  {
    return -1;
 80104a2:	f04f 33ff 	mov.w	r3, #4294967295
 80104a6:	e009      	b.n	80104bc <lps22hh_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	685c      	ldr	r4, [r3, #4]
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	68d8      	ldr	r0, [r3, #12]
 80104b0:	893b      	ldrh	r3, [r7, #8]
 80104b2:	7af9      	ldrb	r1, [r7, #11]
 80104b4:	687a      	ldr	r2, [r7, #4]
 80104b6:	47a0      	blx	r4
 80104b8:	6178      	str	r0, [r7, #20]

  return ret;
 80104ba:	697b      	ldr	r3, [r7, #20]
}
 80104bc:	4618      	mov	r0, r3
 80104be:	371c      	adds	r7, #28
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd90      	pop	{r4, r7, pc}

080104c4 <lps22hh_write_reg>:
  *
  */
int32_t __weak lps22hh_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80104c4:	b590      	push	{r4, r7, lr}
 80104c6:	b087      	sub	sp, #28
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	60f8      	str	r0, [r7, #12]
 80104cc:	607a      	str	r2, [r7, #4]
 80104ce:	461a      	mov	r2, r3
 80104d0:	460b      	mov	r3, r1
 80104d2:	72fb      	strb	r3, [r7, #11]
 80104d4:	4613      	mov	r3, r2
 80104d6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d102      	bne.n	80104e4 <lps22hh_write_reg+0x20>
  {
    return -1;
 80104de:	f04f 33ff 	mov.w	r3, #4294967295
 80104e2:	e009      	b.n	80104f8 <lps22hh_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	681c      	ldr	r4, [r3, #0]
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	68d8      	ldr	r0, [r3, #12]
 80104ec:	893b      	ldrh	r3, [r7, #8]
 80104ee:	7af9      	ldrb	r1, [r7, #11]
 80104f0:	687a      	ldr	r2, [r7, #4]
 80104f2:	47a0      	blx	r4
 80104f4:	6178      	str	r0, [r7, #20]

  return ret;
 80104f6:	697b      	ldr	r3, [r7, #20]
}
 80104f8:	4618      	mov	r0, r3
 80104fa:	371c      	adds	r7, #28
 80104fc:	46bd      	mov	sp, r7
 80104fe:	bd90      	pop	{r4, r7, pc}

08010500 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 8010500:	b480      	push	{r7}
 8010502:	b083      	sub	sp, #12
 8010504:	af00      	add	r7, sp, #0
 8010506:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	ee07 3a90 	vmov	s15, r3
 801050e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010512:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 801052c <lps22hh_from_lsb_to_hpa+0x2c>
 8010516:	eec7 6a87 	vdiv.f32	s13, s15, s14
 801051a:	eef0 7a66 	vmov.f32	s15, s13
}
 801051e:	eeb0 0a67 	vmov.f32	s0, s15
 8010522:	370c      	adds	r7, #12
 8010524:	46bd      	mov	sp, r7
 8010526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052a:	4770      	bx	lr
 801052c:	49800000 	.word	0x49800000

08010530 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8010530:	b580      	push	{r7, lr}
 8010532:	b084      	sub	sp, #16
 8010534:	af00      	add	r7, sp, #0
 8010536:	6078      	str	r0, [r7, #4]
 8010538:	460b      	mov	r3, r1
 801053a:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 801053c:	f107 0208 	add.w	r2, r7, #8
 8010540:	2301      	movs	r3, #1
 8010542:	2110      	movs	r1, #16
 8010544:	6878      	ldr	r0, [r7, #4]
 8010546:	f7ff ff9f 	bl	8010488 <lps22hh_read_reg>
 801054a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d10f      	bne.n	8010572 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8010552:	78fb      	ldrb	r3, [r7, #3]
 8010554:	f003 0301 	and.w	r3, r3, #1
 8010558:	b2da      	uxtb	r2, r3
 801055a:	7a3b      	ldrb	r3, [r7, #8]
 801055c:	f362 0341 	bfi	r3, r2, #1, #1
 8010560:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8010562:	f107 0208 	add.w	r2, r7, #8
 8010566:	2301      	movs	r3, #1
 8010568:	2110      	movs	r1, #16
 801056a:	6878      	ldr	r0, [r7, #4]
 801056c:	f7ff ffaa 	bl	80104c4 <lps22hh_write_reg>
 8010570:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8010572:	68fb      	ldr	r3, [r7, #12]
}
 8010574:	4618      	mov	r0, r3
 8010576:	3710      	adds	r7, #16
 8010578:	46bd      	mov	sp, r7
 801057a:	bd80      	pop	{r7, pc}

0801057c <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(const stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b086      	sub	sp, #24
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
 8010584:	460b      	mov	r3, r1
 8010586:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8010588:	f107 0210 	add.w	r2, r7, #16
 801058c:	2301      	movs	r3, #1
 801058e:	2110      	movs	r1, #16
 8010590:	6878      	ldr	r0, [r7, #4]
 8010592:	f7ff ff79 	bl	8010488 <lps22hh_read_reg>
 8010596:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8010598:	697b      	ldr	r3, [r7, #20]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d107      	bne.n	80105ae <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 801059e:	f107 020c 	add.w	r2, r7, #12
 80105a2:	2301      	movs	r3, #1
 80105a4:	2111      	movs	r1, #17
 80105a6:	6878      	ldr	r0, [r7, #4]
 80105a8:	f7ff ff6e 	bl	8010488 <lps22hh_read_reg>
 80105ac:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80105ae:	697b      	ldr	r3, [r7, #20]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d10f      	bne.n	80105d4 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 80105b4:	78fb      	ldrb	r3, [r7, #3]
 80105b6:	f003 0307 	and.w	r3, r3, #7
 80105ba:	b2da      	uxtb	r2, r3
 80105bc:	7c3b      	ldrb	r3, [r7, #16]
 80105be:	f362 1306 	bfi	r3, r2, #4, #3
 80105c2:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80105c4:	f107 0210 	add.w	r2, r7, #16
 80105c8:	2301      	movs	r3, #1
 80105ca:	2110      	movs	r1, #16
 80105cc:	6878      	ldr	r0, [r7, #4]
 80105ce:	f7ff ff79 	bl	80104c4 <lps22hh_write_reg>
 80105d2:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80105d4:	697b      	ldr	r3, [r7, #20]
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d119      	bne.n	801060e <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 80105da:	78fb      	ldrb	r3, [r7, #3]
 80105dc:	091b      	lsrs	r3, r3, #4
 80105de:	f003 0301 	and.w	r3, r3, #1
 80105e2:	b2da      	uxtb	r2, r3
 80105e4:	7b3b      	ldrb	r3, [r7, #12]
 80105e6:	f362 0341 	bfi	r3, r2, #1, #1
 80105ea:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 80105ec:	78fb      	ldrb	r3, [r7, #3]
 80105ee:	08db      	lsrs	r3, r3, #3
 80105f0:	f003 0301 	and.w	r3, r3, #1
 80105f4:	b2da      	uxtb	r2, r3
 80105f6:	7b3b      	ldrb	r3, [r7, #12]
 80105f8:	f362 0300 	bfi	r3, r2, #0, #1
 80105fc:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80105fe:	f107 020c 	add.w	r2, r7, #12
 8010602:	2301      	movs	r3, #1
 8010604:	2111      	movs	r1, #17
 8010606:	6878      	ldr	r0, [r7, #4]
 8010608:	f7ff ff5c 	bl	80104c4 <lps22hh_write_reg>
 801060c:	6178      	str	r0, [r7, #20]
  }

  return ret;
 801060e:	697b      	ldr	r3, [r7, #20]
}
 8010610:	4618      	mov	r0, r3
 8010612:	3718      	adds	r7, #24
 8010614:	46bd      	mov	sp, r7
 8010616:	bd80      	pop	{r7, pc}

08010618 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(const stmdev_ctx_t *ctx, uint32_t *buff)
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b084      	sub	sp, #16
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
 8010620:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 8010622:	f107 0208 	add.w	r2, r7, #8
 8010626:	2303      	movs	r3, #3
 8010628:	2128      	movs	r1, #40	@ 0x28
 801062a:	6878      	ldr	r0, [r7, #4]
 801062c:	f7ff ff2c 	bl	8010488 <lps22hh_read_reg>
 8010630:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 8010632:	7abb      	ldrb	r3, [r7, #10]
 8010634:	461a      	mov	r2, r3
 8010636:	683b      	ldr	r3, [r7, #0]
 8010638:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[1];
 801063a:	683b      	ldr	r3, [r7, #0]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	021b      	lsls	r3, r3, #8
 8010640:	7a7a      	ldrb	r2, [r7, #9]
 8010642:	441a      	add	r2, r3
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[0];
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	021b      	lsls	r3, r3, #8
 801064e:	7a3a      	ldrb	r2, [r7, #8]
 8010650:	441a      	add	r2, r3
 8010652:	683b      	ldr	r3, [r7, #0]
 8010654:	601a      	str	r2, [r3, #0]
  *buff *= 256U;
 8010656:	683b      	ldr	r3, [r7, #0]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	021a      	lsls	r2, r3, #8
 801065c:	683b      	ldr	r3, [r7, #0]
 801065e:	601a      	str	r2, [r3, #0]

  return ret;
 8010660:	68fb      	ldr	r3, [r7, #12]
}
 8010662:	4618      	mov	r0, r3
 8010664:	3710      	adds	r7, #16
 8010666:	46bd      	mov	sp, r7
 8010668:	bd80      	pop	{r7, pc}

0801066a <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 801066a:	b580      	push	{r7, lr}
 801066c:	b084      	sub	sp, #16
 801066e:	af00      	add	r7, sp, #0
 8010670:	6078      	str	r0, [r7, #4]
 8010672:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 8010674:	2301      	movs	r3, #1
 8010676:	683a      	ldr	r2, [r7, #0]
 8010678:	210f      	movs	r1, #15
 801067a:	6878      	ldr	r0, [r7, #4]
 801067c:	f7ff ff04 	bl	8010488 <lps22hh_read_reg>
 8010680:	60f8      	str	r0, [r7, #12]

  return ret;
 8010682:	68fb      	ldr	r3, [r7, #12]
}
 8010684:	4618      	mov	r0, r3
 8010686:	3710      	adds	r7, #16
 8010688:	46bd      	mov	sp, r7
 801068a:	bd80      	pop	{r7, pc}

0801068c <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b084      	sub	sp, #16
 8010690:	af00      	add	r7, sp, #0
 8010692:	6078      	str	r0, [r7, #4]
 8010694:	460b      	mov	r3, r1
 8010696:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8010698:	f107 0208 	add.w	r2, r7, #8
 801069c:	2301      	movs	r3, #1
 801069e:	2111      	movs	r1, #17
 80106a0:	6878      	ldr	r0, [r7, #4]
 80106a2:	f7ff fef1 	bl	8010488 <lps22hh_read_reg>
 80106a6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d10f      	bne.n	80106ce <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 80106ae:	78fb      	ldrb	r3, [r7, #3]
 80106b0:	f003 0301 	and.w	r3, r3, #1
 80106b4:	b2da      	uxtb	r2, r3
 80106b6:	7a3b      	ldrb	r3, [r7, #8]
 80106b8:	f362 0382 	bfi	r3, r2, #2, #1
 80106bc:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80106be:	f107 0208 	add.w	r2, r7, #8
 80106c2:	2301      	movs	r3, #1
 80106c4:	2111      	movs	r1, #17
 80106c6:	6878      	ldr	r0, [r7, #4]
 80106c8:	f7ff fefc 	bl	80104c4 <lps22hh_write_reg>
 80106cc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80106ce:	68fb      	ldr	r3, [r7, #12]
}
 80106d0:	4618      	mov	r0, r3
 80106d2:	3710      	adds	r7, #16
 80106d4:	46bd      	mov	sp, r7
 80106d6:	bd80      	pop	{r7, pc}

080106d8 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 80106d8:	b580      	push	{r7, lr}
 80106da:	b084      	sub	sp, #16
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
 80106e0:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80106e2:	f107 0208 	add.w	r2, r7, #8
 80106e6:	2301      	movs	r3, #1
 80106e8:	2111      	movs	r1, #17
 80106ea:	6878      	ldr	r0, [r7, #4]
 80106ec:	f7ff fecc 	bl	8010488 <lps22hh_read_reg>
 80106f0:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 80106f2:	7a3b      	ldrb	r3, [r7, #8]
 80106f4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80106f8:	b2db      	uxtb	r3, r3
 80106fa:	461a      	mov	r2, r3
 80106fc:	683b      	ldr	r3, [r7, #0]
 80106fe:	701a      	strb	r2, [r3, #0]

  return ret;
 8010700:	68fb      	ldr	r3, [r7, #12]
}
 8010702:	4618      	mov	r0, r3
 8010704:	3710      	adds	r7, #16
 8010706:	46bd      	mov	sp, r7
 8010708:	bd80      	pop	{r7, pc}
	...

0801070c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 801070c:	b580      	push	{r7, lr}
 801070e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010710:	4904      	ldr	r1, [pc, #16]	@ (8010724 <MX_FATFS_Init+0x18>)
 8010712:	4805      	ldr	r0, [pc, #20]	@ (8010728 <MX_FATFS_Init+0x1c>)
 8010714:	f003 f808 	bl	8013728 <FATFS_LinkDriver>
 8010718:	4603      	mov	r3, r0
 801071a:	461a      	mov	r2, r3
 801071c:	4b03      	ldr	r3, [pc, #12]	@ (801072c <MX_FATFS_Init+0x20>)
 801071e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010720:	bf00      	nop
 8010722:	bd80      	pop	{r7, pc}
 8010724:	20006b58 	.word	0x20006b58
 8010728:	0801a4e4 	.word	0x0801a4e4
 801072c:	20006b54 	.word	0x20006b54

08010730 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8010730:	b480      	push	{r7}
 8010732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8010734:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8010736:	4618      	mov	r0, r3
 8010738:	46bd      	mov	sp, r7
 801073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073e:	4770      	bx	lr

08010740 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010740:	b580      	push	{r7, lr}
 8010742:	b082      	sub	sp, #8
 8010744:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010746:	2300      	movs	r3, #0
 8010748:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801074a:	f000 f89e 	bl	801088a <BSP_SD_IsDetected>
 801074e:	4603      	mov	r3, r0
 8010750:	2b01      	cmp	r3, #1
 8010752:	d001      	beq.n	8010758 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8010754:	2302      	movs	r3, #2
 8010756:	e005      	b.n	8010764 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8010758:	4804      	ldr	r0, [pc, #16]	@ (801076c <BSP_SD_Init+0x2c>)
 801075a:	f7fb ffad 	bl	800c6b8 <HAL_SD_Init>
 801075e:	4603      	mov	r3, r0
 8010760:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8010762:	79fb      	ldrb	r3, [r7, #7]
}
 8010764:	4618      	mov	r0, r3
 8010766:	3708      	adds	r7, #8
 8010768:	46bd      	mov	sp, r7
 801076a:	bd80      	pop	{r7, pc}
 801076c:	20006578 	.word	0x20006578

08010770 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b088      	sub	sp, #32
 8010774:	af02      	add	r7, sp, #8
 8010776:	60f8      	str	r0, [r7, #12]
 8010778:	60b9      	str	r1, [r7, #8]
 801077a:	607a      	str	r2, [r7, #4]
 801077c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 801077e:	2300      	movs	r3, #0
 8010780:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8010782:	683b      	ldr	r3, [r7, #0]
 8010784:	9300      	str	r3, [sp, #0]
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	68ba      	ldr	r2, [r7, #8]
 801078a:	68f9      	ldr	r1, [r7, #12]
 801078c:	4806      	ldr	r0, [pc, #24]	@ (80107a8 <BSP_SD_ReadBlocks+0x38>)
 801078e:	f7fc f84b 	bl	800c828 <HAL_SD_ReadBlocks>
 8010792:	4603      	mov	r3, r0
 8010794:	2b00      	cmp	r3, #0
 8010796:	d001      	beq.n	801079c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8010798:	2301      	movs	r3, #1
 801079a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801079c:	7dfb      	ldrb	r3, [r7, #23]
}
 801079e:	4618      	mov	r0, r3
 80107a0:	3718      	adds	r7, #24
 80107a2:	46bd      	mov	sp, r7
 80107a4:	bd80      	pop	{r7, pc}
 80107a6:	bf00      	nop
 80107a8:	20006578 	.word	0x20006578

080107ac <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80107ac:	b580      	push	{r7, lr}
 80107ae:	b088      	sub	sp, #32
 80107b0:	af02      	add	r7, sp, #8
 80107b2:	60f8      	str	r0, [r7, #12]
 80107b4:	60b9      	str	r1, [r7, #8]
 80107b6:	607a      	str	r2, [r7, #4]
 80107b8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80107ba:	2300      	movs	r3, #0
 80107bc:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 80107be:	683b      	ldr	r3, [r7, #0]
 80107c0:	9300      	str	r3, [sp, #0]
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	68ba      	ldr	r2, [r7, #8]
 80107c6:	68f9      	ldr	r1, [r7, #12]
 80107c8:	4806      	ldr	r0, [pc, #24]	@ (80107e4 <BSP_SD_WriteBlocks+0x38>)
 80107ca:	f7fc fa0b 	bl	800cbe4 <HAL_SD_WriteBlocks>
 80107ce:	4603      	mov	r3, r0
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d001      	beq.n	80107d8 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80107d4:	2301      	movs	r3, #1
 80107d6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80107d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80107da:	4618      	mov	r0, r3
 80107dc:	3718      	adds	r7, #24
 80107de:	46bd      	mov	sp, r7
 80107e0:	bd80      	pop	{r7, pc}
 80107e2:	bf00      	nop
 80107e4:	20006578 	.word	0x20006578

080107e8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80107ec:	4805      	ldr	r0, [pc, #20]	@ (8010804 <BSP_SD_GetCardState+0x1c>)
 80107ee:	f7fc fecf 	bl	800d590 <HAL_SD_GetCardState>
 80107f2:	4603      	mov	r3, r0
 80107f4:	2b04      	cmp	r3, #4
 80107f6:	bf14      	ite	ne
 80107f8:	2301      	movne	r3, #1
 80107fa:	2300      	moveq	r3, #0
 80107fc:	b2db      	uxtb	r3, r3
}
 80107fe:	4618      	mov	r0, r3
 8010800:	bd80      	pop	{r7, pc}
 8010802:	bf00      	nop
 8010804:	20006578 	.word	0x20006578

08010808 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b082      	sub	sp, #8
 801080c:	af00      	add	r7, sp, #0
 801080e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8010810:	6879      	ldr	r1, [r7, #4]
 8010812:	4803      	ldr	r0, [pc, #12]	@ (8010820 <BSP_SD_GetCardInfo+0x18>)
 8010814:	f7fc fe90 	bl	800d538 <HAL_SD_GetCardInfo>
}
 8010818:	bf00      	nop
 801081a:	3708      	adds	r7, #8
 801081c:	46bd      	mov	sp, r7
 801081e:	bd80      	pop	{r7, pc}
 8010820:	20006578 	.word	0x20006578

08010824 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8010824:	b580      	push	{r7, lr}
 8010826:	b082      	sub	sp, #8
 8010828:	af00      	add	r7, sp, #0
 801082a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 801082c:	f000 f818 	bl	8010860 <BSP_SD_AbortCallback>
}
 8010830:	bf00      	nop
 8010832:	3708      	adds	r7, #8
 8010834:	46bd      	mov	sp, r7
 8010836:	bd80      	pop	{r7, pc}

08010838 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b082      	sub	sp, #8
 801083c:	af00      	add	r7, sp, #0
 801083e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010840:	f000 f815 	bl	801086e <BSP_SD_WriteCpltCallback>
}
 8010844:	bf00      	nop
 8010846:	3708      	adds	r7, #8
 8010848:	46bd      	mov	sp, r7
 801084a:	bd80      	pop	{r7, pc}

0801084c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 801084c:	b580      	push	{r7, lr}
 801084e:	b082      	sub	sp, #8
 8010850:	af00      	add	r7, sp, #0
 8010852:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010854:	f000 f812 	bl	801087c <BSP_SD_ReadCpltCallback>
}
 8010858:	bf00      	nop
 801085a:	3708      	adds	r7, #8
 801085c:	46bd      	mov	sp, r7
 801085e:	bd80      	pop	{r7, pc}

08010860 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8010860:	b480      	push	{r7}
 8010862:	af00      	add	r7, sp, #0

}
 8010864:	bf00      	nop
 8010866:	46bd      	mov	sp, r7
 8010868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086c:	4770      	bx	lr

0801086e <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 801086e:	b480      	push	{r7}
 8010870:	af00      	add	r7, sp, #0

}
 8010872:	bf00      	nop
 8010874:	46bd      	mov	sp, r7
 8010876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801087a:	4770      	bx	lr

0801087c <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 801087c:	b480      	push	{r7}
 801087e:	af00      	add	r7, sp, #0

}
 8010880:	bf00      	nop
 8010882:	46bd      	mov	sp, r7
 8010884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010888:	4770      	bx	lr

0801088a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 801088a:	b580      	push	{r7, lr}
 801088c:	b082      	sub	sp, #8
 801088e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010890:	2301      	movs	r3, #1
 8010892:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010894:	f000 f80c 	bl	80108b0 <BSP_PlatformIsDetected>
 8010898:	4603      	mov	r3, r0
 801089a:	2b00      	cmp	r3, #0
 801089c:	d101      	bne.n	80108a2 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 801089e:	2300      	movs	r3, #0
 80108a0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80108a2:	79fb      	ldrb	r3, [r7, #7]
 80108a4:	b2db      	uxtb	r3, r3
}
 80108a6:	4618      	mov	r0, r3
 80108a8:	3708      	adds	r7, #8
 80108aa:	46bd      	mov	sp, r7
 80108ac:	bd80      	pop	{r7, pc}
	...

080108b0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b082      	sub	sp, #8
 80108b4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80108b6:	2301      	movs	r3, #1
 80108b8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80108ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80108be:	4806      	ldr	r0, [pc, #24]	@ (80108d8 <BSP_PlatformIsDetected+0x28>)
 80108c0:	f7f8 ff22 	bl	8009708 <HAL_GPIO_ReadPin>
 80108c4:	4603      	mov	r3, r0
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d001      	beq.n	80108ce <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 80108ca:	2300      	movs	r3, #0
 80108cc:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80108ce:	79fb      	ldrb	r3, [r7, #7]
}
 80108d0:	4618      	mov	r0, r3
 80108d2:	3708      	adds	r7, #8
 80108d4:	46bd      	mov	sp, r7
 80108d6:	bd80      	pop	{r7, pc}
 80108d8:	40020800 	.word	0x40020800

080108dc <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80108dc:	b580      	push	{r7, lr}
 80108de:	b082      	sub	sp, #8
 80108e0:	af00      	add	r7, sp, #0
 80108e2:	4603      	mov	r3, r0
 80108e4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80108e6:	4b0b      	ldr	r3, [pc, #44]	@ (8010914 <SD_CheckStatus+0x38>)
 80108e8:	2201      	movs	r2, #1
 80108ea:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80108ec:	f7ff ff7c 	bl	80107e8 <BSP_SD_GetCardState>
 80108f0:	4603      	mov	r3, r0
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d107      	bne.n	8010906 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80108f6:	4b07      	ldr	r3, [pc, #28]	@ (8010914 <SD_CheckStatus+0x38>)
 80108f8:	781b      	ldrb	r3, [r3, #0]
 80108fa:	b2db      	uxtb	r3, r3
 80108fc:	f023 0301 	bic.w	r3, r3, #1
 8010900:	b2da      	uxtb	r2, r3
 8010902:	4b04      	ldr	r3, [pc, #16]	@ (8010914 <SD_CheckStatus+0x38>)
 8010904:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010906:	4b03      	ldr	r3, [pc, #12]	@ (8010914 <SD_CheckStatus+0x38>)
 8010908:	781b      	ldrb	r3, [r3, #0]
 801090a:	b2db      	uxtb	r3, r3
}
 801090c:	4618      	mov	r0, r3
 801090e:	3708      	adds	r7, #8
 8010910:	46bd      	mov	sp, r7
 8010912:	bd80      	pop	{r7, pc}
 8010914:	20004f25 	.word	0x20004f25

08010918 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010918:	b580      	push	{r7, lr}
 801091a:	b082      	sub	sp, #8
 801091c:	af00      	add	r7, sp, #0
 801091e:	4603      	mov	r3, r0
 8010920:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8010922:	4b0b      	ldr	r3, [pc, #44]	@ (8010950 <SD_initialize+0x38>)
 8010924:	2201      	movs	r2, #1
 8010926:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8010928:	f7ff ff0a 	bl	8010740 <BSP_SD_Init>
 801092c:	4603      	mov	r3, r0
 801092e:	2b00      	cmp	r3, #0
 8010930:	d107      	bne.n	8010942 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8010932:	79fb      	ldrb	r3, [r7, #7]
 8010934:	4618      	mov	r0, r3
 8010936:	f7ff ffd1 	bl	80108dc <SD_CheckStatus>
 801093a:	4603      	mov	r3, r0
 801093c:	461a      	mov	r2, r3
 801093e:	4b04      	ldr	r3, [pc, #16]	@ (8010950 <SD_initialize+0x38>)
 8010940:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8010942:	4b03      	ldr	r3, [pc, #12]	@ (8010950 <SD_initialize+0x38>)
 8010944:	781b      	ldrb	r3, [r3, #0]
 8010946:	b2db      	uxtb	r3, r3
}
 8010948:	4618      	mov	r0, r3
 801094a:	3708      	adds	r7, #8
 801094c:	46bd      	mov	sp, r7
 801094e:	bd80      	pop	{r7, pc}
 8010950:	20004f25 	.word	0x20004f25

08010954 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010954:	b580      	push	{r7, lr}
 8010956:	b082      	sub	sp, #8
 8010958:	af00      	add	r7, sp, #0
 801095a:	4603      	mov	r3, r0
 801095c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801095e:	79fb      	ldrb	r3, [r7, #7]
 8010960:	4618      	mov	r0, r3
 8010962:	f7ff ffbb 	bl	80108dc <SD_CheckStatus>
 8010966:	4603      	mov	r3, r0
}
 8010968:	4618      	mov	r0, r3
 801096a:	3708      	adds	r7, #8
 801096c:	46bd      	mov	sp, r7
 801096e:	bd80      	pop	{r7, pc}

08010970 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010970:	b580      	push	{r7, lr}
 8010972:	b086      	sub	sp, #24
 8010974:	af00      	add	r7, sp, #0
 8010976:	60b9      	str	r1, [r7, #8]
 8010978:	607a      	str	r2, [r7, #4]
 801097a:	603b      	str	r3, [r7, #0]
 801097c:	4603      	mov	r3, r0
 801097e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010980:	2301      	movs	r3, #1
 8010982:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8010984:	f04f 33ff 	mov.w	r3, #4294967295
 8010988:	683a      	ldr	r2, [r7, #0]
 801098a:	6879      	ldr	r1, [r7, #4]
 801098c:	68b8      	ldr	r0, [r7, #8]
 801098e:	f7ff feef 	bl	8010770 <BSP_SD_ReadBlocks>
 8010992:	4603      	mov	r3, r0
 8010994:	2b00      	cmp	r3, #0
 8010996:	d107      	bne.n	80109a8 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8010998:	bf00      	nop
 801099a:	f7ff ff25 	bl	80107e8 <BSP_SD_GetCardState>
 801099e:	4603      	mov	r3, r0
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d1fa      	bne.n	801099a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 80109a4:	2300      	movs	r3, #0
 80109a6:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80109a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80109aa:	4618      	mov	r0, r3
 80109ac:	3718      	adds	r7, #24
 80109ae:	46bd      	mov	sp, r7
 80109b0:	bd80      	pop	{r7, pc}

080109b2 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80109b2:	b580      	push	{r7, lr}
 80109b4:	b086      	sub	sp, #24
 80109b6:	af00      	add	r7, sp, #0
 80109b8:	60b9      	str	r1, [r7, #8]
 80109ba:	607a      	str	r2, [r7, #4]
 80109bc:	603b      	str	r3, [r7, #0]
 80109be:	4603      	mov	r3, r0
 80109c0:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80109c2:	2301      	movs	r3, #1
 80109c4:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80109c6:	f04f 33ff 	mov.w	r3, #4294967295
 80109ca:	683a      	ldr	r2, [r7, #0]
 80109cc:	6879      	ldr	r1, [r7, #4]
 80109ce:	68b8      	ldr	r0, [r7, #8]
 80109d0:	f7ff feec 	bl	80107ac <BSP_SD_WriteBlocks>
 80109d4:	4603      	mov	r3, r0
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d107      	bne.n	80109ea <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 80109da:	bf00      	nop
 80109dc:	f7ff ff04 	bl	80107e8 <BSP_SD_GetCardState>
 80109e0:	4603      	mov	r3, r0
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d1fa      	bne.n	80109dc <SD_write+0x2a>
    {
    }
    res = RES_OK;
 80109e6:	2300      	movs	r3, #0
 80109e8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80109ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80109ec:	4618      	mov	r0, r3
 80109ee:	3718      	adds	r7, #24
 80109f0:	46bd      	mov	sp, r7
 80109f2:	bd80      	pop	{r7, pc}

080109f4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b08c      	sub	sp, #48	@ 0x30
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	4603      	mov	r3, r0
 80109fc:	603a      	str	r2, [r7, #0]
 80109fe:	71fb      	strb	r3, [r7, #7]
 8010a00:	460b      	mov	r3, r1
 8010a02:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8010a04:	2301      	movs	r3, #1
 8010a06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8010a0a:	4b25      	ldr	r3, [pc, #148]	@ (8010aa0 <SD_ioctl+0xac>)
 8010a0c:	781b      	ldrb	r3, [r3, #0]
 8010a0e:	b2db      	uxtb	r3, r3
 8010a10:	f003 0301 	and.w	r3, r3, #1
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d001      	beq.n	8010a1c <SD_ioctl+0x28>
 8010a18:	2303      	movs	r3, #3
 8010a1a:	e03c      	b.n	8010a96 <SD_ioctl+0xa2>

  switch (cmd)
 8010a1c:	79bb      	ldrb	r3, [r7, #6]
 8010a1e:	2b03      	cmp	r3, #3
 8010a20:	d834      	bhi.n	8010a8c <SD_ioctl+0x98>
 8010a22:	a201      	add	r2, pc, #4	@ (adr r2, 8010a28 <SD_ioctl+0x34>)
 8010a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a28:	08010a39 	.word	0x08010a39
 8010a2c:	08010a41 	.word	0x08010a41
 8010a30:	08010a59 	.word	0x08010a59
 8010a34:	08010a73 	.word	0x08010a73
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010a38:	2300      	movs	r3, #0
 8010a3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010a3e:	e028      	b.n	8010a92 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010a40:	f107 030c 	add.w	r3, r7, #12
 8010a44:	4618      	mov	r0, r3
 8010a46:	f7ff fedf 	bl	8010808 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010a4c:	683b      	ldr	r3, [r7, #0]
 8010a4e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010a50:	2300      	movs	r3, #0
 8010a52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010a56:	e01c      	b.n	8010a92 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010a58:	f107 030c 	add.w	r3, r7, #12
 8010a5c:	4618      	mov	r0, r3
 8010a5e:	f7ff fed3 	bl	8010808 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8010a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a64:	b29a      	uxth	r2, r3
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8010a6a:	2300      	movs	r3, #0
 8010a6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010a70:	e00f      	b.n	8010a92 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010a72:	f107 030c 	add.w	r3, r7, #12
 8010a76:	4618      	mov	r0, r3
 8010a78:	f7ff fec6 	bl	8010808 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a7e:	0a5a      	lsrs	r2, r3, #9
 8010a80:	683b      	ldr	r3, [r7, #0]
 8010a82:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010a84:	2300      	movs	r3, #0
 8010a86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8010a8a:	e002      	b.n	8010a92 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8010a8c:	2304      	movs	r3, #4
 8010a8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8010a92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010a96:	4618      	mov	r0, r3
 8010a98:	3730      	adds	r7, #48	@ 0x30
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	bd80      	pop	{r7, pc}
 8010a9e:	bf00      	nop
 8010aa0:	20004f25 	.word	0x20004f25

08010aa4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8010aa4:	b580      	push	{r7, lr}
 8010aa6:	b084      	sub	sp, #16
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	4603      	mov	r3, r0
 8010aac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8010aae:	79fb      	ldrb	r3, [r7, #7]
 8010ab0:	4a08      	ldr	r2, [pc, #32]	@ (8010ad4 <disk_status+0x30>)
 8010ab2:	009b      	lsls	r3, r3, #2
 8010ab4:	4413      	add	r3, r2
 8010ab6:	685b      	ldr	r3, [r3, #4]
 8010ab8:	685b      	ldr	r3, [r3, #4]
 8010aba:	79fa      	ldrb	r2, [r7, #7]
 8010abc:	4905      	ldr	r1, [pc, #20]	@ (8010ad4 <disk_status+0x30>)
 8010abe:	440a      	add	r2, r1
 8010ac0:	7a12      	ldrb	r2, [r2, #8]
 8010ac2:	4610      	mov	r0, r2
 8010ac4:	4798      	blx	r3
 8010ac6:	4603      	mov	r3, r0
 8010ac8:	73fb      	strb	r3, [r7, #15]
  return stat;
 8010aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8010acc:	4618      	mov	r0, r3
 8010ace:	3710      	adds	r7, #16
 8010ad0:	46bd      	mov	sp, r7
 8010ad2:	bd80      	pop	{r7, pc}
 8010ad4:	20006b84 	.word	0x20006b84

08010ad8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b084      	sub	sp, #16
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	4603      	mov	r3, r0
 8010ae0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8010ae2:	2300      	movs	r3, #0
 8010ae4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8010ae6:	79fb      	ldrb	r3, [r7, #7]
 8010ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8010b20 <disk_initialize+0x48>)
 8010aea:	5cd3      	ldrb	r3, [r2, r3]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d111      	bne.n	8010b14 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8010af0:	79fb      	ldrb	r3, [r7, #7]
 8010af2:	4a0b      	ldr	r2, [pc, #44]	@ (8010b20 <disk_initialize+0x48>)
 8010af4:	2101      	movs	r1, #1
 8010af6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8010af8:	79fb      	ldrb	r3, [r7, #7]
 8010afa:	4a09      	ldr	r2, [pc, #36]	@ (8010b20 <disk_initialize+0x48>)
 8010afc:	009b      	lsls	r3, r3, #2
 8010afe:	4413      	add	r3, r2
 8010b00:	685b      	ldr	r3, [r3, #4]
 8010b02:	681b      	ldr	r3, [r3, #0]
 8010b04:	79fa      	ldrb	r2, [r7, #7]
 8010b06:	4906      	ldr	r1, [pc, #24]	@ (8010b20 <disk_initialize+0x48>)
 8010b08:	440a      	add	r2, r1
 8010b0a:	7a12      	ldrb	r2, [r2, #8]
 8010b0c:	4610      	mov	r0, r2
 8010b0e:	4798      	blx	r3
 8010b10:	4603      	mov	r3, r0
 8010b12:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8010b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b16:	4618      	mov	r0, r3
 8010b18:	3710      	adds	r7, #16
 8010b1a:	46bd      	mov	sp, r7
 8010b1c:	bd80      	pop	{r7, pc}
 8010b1e:	bf00      	nop
 8010b20:	20006b84 	.word	0x20006b84

08010b24 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8010b24:	b590      	push	{r4, r7, lr}
 8010b26:	b087      	sub	sp, #28
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	60b9      	str	r1, [r7, #8]
 8010b2c:	607a      	str	r2, [r7, #4]
 8010b2e:	603b      	str	r3, [r7, #0]
 8010b30:	4603      	mov	r3, r0
 8010b32:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8010b34:	7bfb      	ldrb	r3, [r7, #15]
 8010b36:	4a0a      	ldr	r2, [pc, #40]	@ (8010b60 <disk_read+0x3c>)
 8010b38:	009b      	lsls	r3, r3, #2
 8010b3a:	4413      	add	r3, r2
 8010b3c:	685b      	ldr	r3, [r3, #4]
 8010b3e:	689c      	ldr	r4, [r3, #8]
 8010b40:	7bfb      	ldrb	r3, [r7, #15]
 8010b42:	4a07      	ldr	r2, [pc, #28]	@ (8010b60 <disk_read+0x3c>)
 8010b44:	4413      	add	r3, r2
 8010b46:	7a18      	ldrb	r0, [r3, #8]
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	687a      	ldr	r2, [r7, #4]
 8010b4c:	68b9      	ldr	r1, [r7, #8]
 8010b4e:	47a0      	blx	r4
 8010b50:	4603      	mov	r3, r0
 8010b52:	75fb      	strb	r3, [r7, #23]
  return res;
 8010b54:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b56:	4618      	mov	r0, r3
 8010b58:	371c      	adds	r7, #28
 8010b5a:	46bd      	mov	sp, r7
 8010b5c:	bd90      	pop	{r4, r7, pc}
 8010b5e:	bf00      	nop
 8010b60:	20006b84 	.word	0x20006b84

08010b64 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8010b64:	b590      	push	{r4, r7, lr}
 8010b66:	b087      	sub	sp, #28
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	60b9      	str	r1, [r7, #8]
 8010b6c:	607a      	str	r2, [r7, #4]
 8010b6e:	603b      	str	r3, [r7, #0]
 8010b70:	4603      	mov	r3, r0
 8010b72:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8010b74:	7bfb      	ldrb	r3, [r7, #15]
 8010b76:	4a0a      	ldr	r2, [pc, #40]	@ (8010ba0 <disk_write+0x3c>)
 8010b78:	009b      	lsls	r3, r3, #2
 8010b7a:	4413      	add	r3, r2
 8010b7c:	685b      	ldr	r3, [r3, #4]
 8010b7e:	68dc      	ldr	r4, [r3, #12]
 8010b80:	7bfb      	ldrb	r3, [r7, #15]
 8010b82:	4a07      	ldr	r2, [pc, #28]	@ (8010ba0 <disk_write+0x3c>)
 8010b84:	4413      	add	r3, r2
 8010b86:	7a18      	ldrb	r0, [r3, #8]
 8010b88:	683b      	ldr	r3, [r7, #0]
 8010b8a:	687a      	ldr	r2, [r7, #4]
 8010b8c:	68b9      	ldr	r1, [r7, #8]
 8010b8e:	47a0      	blx	r4
 8010b90:	4603      	mov	r3, r0
 8010b92:	75fb      	strb	r3, [r7, #23]
  return res;
 8010b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b96:	4618      	mov	r0, r3
 8010b98:	371c      	adds	r7, #28
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	bd90      	pop	{r4, r7, pc}
 8010b9e:	bf00      	nop
 8010ba0:	20006b84 	.word	0x20006b84

08010ba4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8010ba4:	b580      	push	{r7, lr}
 8010ba6:	b084      	sub	sp, #16
 8010ba8:	af00      	add	r7, sp, #0
 8010baa:	4603      	mov	r3, r0
 8010bac:	603a      	str	r2, [r7, #0]
 8010bae:	71fb      	strb	r3, [r7, #7]
 8010bb0:	460b      	mov	r3, r1
 8010bb2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8010bb4:	79fb      	ldrb	r3, [r7, #7]
 8010bb6:	4a09      	ldr	r2, [pc, #36]	@ (8010bdc <disk_ioctl+0x38>)
 8010bb8:	009b      	lsls	r3, r3, #2
 8010bba:	4413      	add	r3, r2
 8010bbc:	685b      	ldr	r3, [r3, #4]
 8010bbe:	691b      	ldr	r3, [r3, #16]
 8010bc0:	79fa      	ldrb	r2, [r7, #7]
 8010bc2:	4906      	ldr	r1, [pc, #24]	@ (8010bdc <disk_ioctl+0x38>)
 8010bc4:	440a      	add	r2, r1
 8010bc6:	7a10      	ldrb	r0, [r2, #8]
 8010bc8:	79b9      	ldrb	r1, [r7, #6]
 8010bca:	683a      	ldr	r2, [r7, #0]
 8010bcc:	4798      	blx	r3
 8010bce:	4603      	mov	r3, r0
 8010bd0:	73fb      	strb	r3, [r7, #15]
  return res;
 8010bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bd4:	4618      	mov	r0, r3
 8010bd6:	3710      	adds	r7, #16
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	bd80      	pop	{r7, pc}
 8010bdc:	20006b84 	.word	0x20006b84

08010be0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8010be0:	b480      	push	{r7}
 8010be2:	b085      	sub	sp, #20
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	3301      	adds	r3, #1
 8010bec:	781b      	ldrb	r3, [r3, #0]
 8010bee:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8010bf0:	89fb      	ldrh	r3, [r7, #14]
 8010bf2:	021b      	lsls	r3, r3, #8
 8010bf4:	b21a      	sxth	r2, r3
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	781b      	ldrb	r3, [r3, #0]
 8010bfa:	b21b      	sxth	r3, r3
 8010bfc:	4313      	orrs	r3, r2
 8010bfe:	b21b      	sxth	r3, r3
 8010c00:	81fb      	strh	r3, [r7, #14]
	return rv;
 8010c02:	89fb      	ldrh	r3, [r7, #14]
}
 8010c04:	4618      	mov	r0, r3
 8010c06:	3714      	adds	r7, #20
 8010c08:	46bd      	mov	sp, r7
 8010c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c0e:	4770      	bx	lr

08010c10 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8010c10:	b480      	push	{r7}
 8010c12:	b085      	sub	sp, #20
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	3303      	adds	r3, #3
 8010c1c:	781b      	ldrb	r3, [r3, #0]
 8010c1e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	021b      	lsls	r3, r3, #8
 8010c24:	687a      	ldr	r2, [r7, #4]
 8010c26:	3202      	adds	r2, #2
 8010c28:	7812      	ldrb	r2, [r2, #0]
 8010c2a:	4313      	orrs	r3, r2
 8010c2c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	021b      	lsls	r3, r3, #8
 8010c32:	687a      	ldr	r2, [r7, #4]
 8010c34:	3201      	adds	r2, #1
 8010c36:	7812      	ldrb	r2, [r2, #0]
 8010c38:	4313      	orrs	r3, r2
 8010c3a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	021b      	lsls	r3, r3, #8
 8010c40:	687a      	ldr	r2, [r7, #4]
 8010c42:	7812      	ldrb	r2, [r2, #0]
 8010c44:	4313      	orrs	r3, r2
 8010c46:	60fb      	str	r3, [r7, #12]
	return rv;
 8010c48:	68fb      	ldr	r3, [r7, #12]
}
 8010c4a:	4618      	mov	r0, r3
 8010c4c:	3714      	adds	r7, #20
 8010c4e:	46bd      	mov	sp, r7
 8010c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c54:	4770      	bx	lr

08010c56 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8010c56:	b480      	push	{r7}
 8010c58:	b083      	sub	sp, #12
 8010c5a:	af00      	add	r7, sp, #0
 8010c5c:	6078      	str	r0, [r7, #4]
 8010c5e:	460b      	mov	r3, r1
 8010c60:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	1c5a      	adds	r2, r3, #1
 8010c66:	607a      	str	r2, [r7, #4]
 8010c68:	887a      	ldrh	r2, [r7, #2]
 8010c6a:	b2d2      	uxtb	r2, r2
 8010c6c:	701a      	strb	r2, [r3, #0]
 8010c6e:	887b      	ldrh	r3, [r7, #2]
 8010c70:	0a1b      	lsrs	r3, r3, #8
 8010c72:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	1c5a      	adds	r2, r3, #1
 8010c78:	607a      	str	r2, [r7, #4]
 8010c7a:	887a      	ldrh	r2, [r7, #2]
 8010c7c:	b2d2      	uxtb	r2, r2
 8010c7e:	701a      	strb	r2, [r3, #0]
}
 8010c80:	bf00      	nop
 8010c82:	370c      	adds	r7, #12
 8010c84:	46bd      	mov	sp, r7
 8010c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8a:	4770      	bx	lr

08010c8c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8010c8c:	b480      	push	{r7}
 8010c8e:	b083      	sub	sp, #12
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	6078      	str	r0, [r7, #4]
 8010c94:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	1c5a      	adds	r2, r3, #1
 8010c9a:	607a      	str	r2, [r7, #4]
 8010c9c:	683a      	ldr	r2, [r7, #0]
 8010c9e:	b2d2      	uxtb	r2, r2
 8010ca0:	701a      	strb	r2, [r3, #0]
 8010ca2:	683b      	ldr	r3, [r7, #0]
 8010ca4:	0a1b      	lsrs	r3, r3, #8
 8010ca6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	1c5a      	adds	r2, r3, #1
 8010cac:	607a      	str	r2, [r7, #4]
 8010cae:	683a      	ldr	r2, [r7, #0]
 8010cb0:	b2d2      	uxtb	r2, r2
 8010cb2:	701a      	strb	r2, [r3, #0]
 8010cb4:	683b      	ldr	r3, [r7, #0]
 8010cb6:	0a1b      	lsrs	r3, r3, #8
 8010cb8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	1c5a      	adds	r2, r3, #1
 8010cbe:	607a      	str	r2, [r7, #4]
 8010cc0:	683a      	ldr	r2, [r7, #0]
 8010cc2:	b2d2      	uxtb	r2, r2
 8010cc4:	701a      	strb	r2, [r3, #0]
 8010cc6:	683b      	ldr	r3, [r7, #0]
 8010cc8:	0a1b      	lsrs	r3, r3, #8
 8010cca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	1c5a      	adds	r2, r3, #1
 8010cd0:	607a      	str	r2, [r7, #4]
 8010cd2:	683a      	ldr	r2, [r7, #0]
 8010cd4:	b2d2      	uxtb	r2, r2
 8010cd6:	701a      	strb	r2, [r3, #0]
}
 8010cd8:	bf00      	nop
 8010cda:	370c      	adds	r7, #12
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce2:	4770      	bx	lr

08010ce4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8010ce4:	b480      	push	{r7}
 8010ce6:	b087      	sub	sp, #28
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	60f8      	str	r0, [r7, #12]
 8010cec:	60b9      	str	r1, [r7, #8]
 8010cee:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8010cf4:	68bb      	ldr	r3, [r7, #8]
 8010cf6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d00d      	beq.n	8010d1a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8010cfe:	693a      	ldr	r2, [r7, #16]
 8010d00:	1c53      	adds	r3, r2, #1
 8010d02:	613b      	str	r3, [r7, #16]
 8010d04:	697b      	ldr	r3, [r7, #20]
 8010d06:	1c59      	adds	r1, r3, #1
 8010d08:	6179      	str	r1, [r7, #20]
 8010d0a:	7812      	ldrb	r2, [r2, #0]
 8010d0c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	3b01      	subs	r3, #1
 8010d12:	607b      	str	r3, [r7, #4]
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d1f1      	bne.n	8010cfe <mem_cpy+0x1a>
	}
}
 8010d1a:	bf00      	nop
 8010d1c:	371c      	adds	r7, #28
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d24:	4770      	bx	lr

08010d26 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8010d26:	b480      	push	{r7}
 8010d28:	b087      	sub	sp, #28
 8010d2a:	af00      	add	r7, sp, #0
 8010d2c:	60f8      	str	r0, [r7, #12]
 8010d2e:	60b9      	str	r1, [r7, #8]
 8010d30:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8010d36:	697b      	ldr	r3, [r7, #20]
 8010d38:	1c5a      	adds	r2, r3, #1
 8010d3a:	617a      	str	r2, [r7, #20]
 8010d3c:	68ba      	ldr	r2, [r7, #8]
 8010d3e:	b2d2      	uxtb	r2, r2
 8010d40:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	3b01      	subs	r3, #1
 8010d46:	607b      	str	r3, [r7, #4]
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d1f3      	bne.n	8010d36 <mem_set+0x10>
}
 8010d4e:	bf00      	nop
 8010d50:	bf00      	nop
 8010d52:	371c      	adds	r7, #28
 8010d54:	46bd      	mov	sp, r7
 8010d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d5a:	4770      	bx	lr

08010d5c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8010d5c:	b480      	push	{r7}
 8010d5e:	b089      	sub	sp, #36	@ 0x24
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	60f8      	str	r0, [r7, #12]
 8010d64:	60b9      	str	r1, [r7, #8]
 8010d66:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	61fb      	str	r3, [r7, #28]
 8010d6c:	68bb      	ldr	r3, [r7, #8]
 8010d6e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8010d70:	2300      	movs	r3, #0
 8010d72:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8010d74:	69fb      	ldr	r3, [r7, #28]
 8010d76:	1c5a      	adds	r2, r3, #1
 8010d78:	61fa      	str	r2, [r7, #28]
 8010d7a:	781b      	ldrb	r3, [r3, #0]
 8010d7c:	4619      	mov	r1, r3
 8010d7e:	69bb      	ldr	r3, [r7, #24]
 8010d80:	1c5a      	adds	r2, r3, #1
 8010d82:	61ba      	str	r2, [r7, #24]
 8010d84:	781b      	ldrb	r3, [r3, #0]
 8010d86:	1acb      	subs	r3, r1, r3
 8010d88:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	3b01      	subs	r3, #1
 8010d8e:	607b      	str	r3, [r7, #4]
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d002      	beq.n	8010d9c <mem_cmp+0x40>
 8010d96:	697b      	ldr	r3, [r7, #20]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d0eb      	beq.n	8010d74 <mem_cmp+0x18>

	return r;
 8010d9c:	697b      	ldr	r3, [r7, #20]
}
 8010d9e:	4618      	mov	r0, r3
 8010da0:	3724      	adds	r7, #36	@ 0x24
 8010da2:	46bd      	mov	sp, r7
 8010da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da8:	4770      	bx	lr

08010daa <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8010daa:	b480      	push	{r7}
 8010dac:	b083      	sub	sp, #12
 8010dae:	af00      	add	r7, sp, #0
 8010db0:	6078      	str	r0, [r7, #4]
 8010db2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8010db4:	e002      	b.n	8010dbc <chk_chr+0x12>
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	3301      	adds	r3, #1
 8010dba:	607b      	str	r3, [r7, #4]
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	781b      	ldrb	r3, [r3, #0]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d005      	beq.n	8010dd0 <chk_chr+0x26>
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	781b      	ldrb	r3, [r3, #0]
 8010dc8:	461a      	mov	r2, r3
 8010dca:	683b      	ldr	r3, [r7, #0]
 8010dcc:	4293      	cmp	r3, r2
 8010dce:	d1f2      	bne.n	8010db6 <chk_chr+0xc>
	return *str;
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	781b      	ldrb	r3, [r3, #0]
}
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	370c      	adds	r7, #12
 8010dd8:	46bd      	mov	sp, r7
 8010dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dde:	4770      	bx	lr

08010de0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8010de0:	b480      	push	{r7}
 8010de2:	b085      	sub	sp, #20
 8010de4:	af00      	add	r7, sp, #0
 8010de6:	6078      	str	r0, [r7, #4]
 8010de8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8010dea:	2300      	movs	r3, #0
 8010dec:	60bb      	str	r3, [r7, #8]
 8010dee:	68bb      	ldr	r3, [r7, #8]
 8010df0:	60fb      	str	r3, [r7, #12]
 8010df2:	e029      	b.n	8010e48 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8010df4:	4a27      	ldr	r2, [pc, #156]	@ (8010e94 <chk_lock+0xb4>)
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	011b      	lsls	r3, r3, #4
 8010dfa:	4413      	add	r3, r2
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d01d      	beq.n	8010e3e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8010e02:	4a24      	ldr	r2, [pc, #144]	@ (8010e94 <chk_lock+0xb4>)
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	011b      	lsls	r3, r3, #4
 8010e08:	4413      	add	r3, r2
 8010e0a:	681a      	ldr	r2, [r3, #0]
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	429a      	cmp	r2, r3
 8010e12:	d116      	bne.n	8010e42 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8010e14:	4a1f      	ldr	r2, [pc, #124]	@ (8010e94 <chk_lock+0xb4>)
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	011b      	lsls	r3, r3, #4
 8010e1a:	4413      	add	r3, r2
 8010e1c:	3304      	adds	r3, #4
 8010e1e:	681a      	ldr	r2, [r3, #0]
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8010e24:	429a      	cmp	r2, r3
 8010e26:	d10c      	bne.n	8010e42 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8010e28:	4a1a      	ldr	r2, [pc, #104]	@ (8010e94 <chk_lock+0xb4>)
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	011b      	lsls	r3, r3, #4
 8010e2e:	4413      	add	r3, r2
 8010e30:	3308      	adds	r3, #8
 8010e32:	681a      	ldr	r2, [r3, #0]
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8010e38:	429a      	cmp	r2, r3
 8010e3a:	d102      	bne.n	8010e42 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8010e3c:	e007      	b.n	8010e4e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8010e3e:	2301      	movs	r3, #1
 8010e40:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	3301      	adds	r3, #1
 8010e46:	60fb      	str	r3, [r7, #12]
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	2b01      	cmp	r3, #1
 8010e4c:	d9d2      	bls.n	8010df4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	2b02      	cmp	r3, #2
 8010e52:	d109      	bne.n	8010e68 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8010e54:	68bb      	ldr	r3, [r7, #8]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d102      	bne.n	8010e60 <chk_lock+0x80>
 8010e5a:	683b      	ldr	r3, [r7, #0]
 8010e5c:	2b02      	cmp	r3, #2
 8010e5e:	d101      	bne.n	8010e64 <chk_lock+0x84>
 8010e60:	2300      	movs	r3, #0
 8010e62:	e010      	b.n	8010e86 <chk_lock+0xa6>
 8010e64:	2312      	movs	r3, #18
 8010e66:	e00e      	b.n	8010e86 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8010e68:	683b      	ldr	r3, [r7, #0]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d108      	bne.n	8010e80 <chk_lock+0xa0>
 8010e6e:	4a09      	ldr	r2, [pc, #36]	@ (8010e94 <chk_lock+0xb4>)
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	011b      	lsls	r3, r3, #4
 8010e74:	4413      	add	r3, r2
 8010e76:	330c      	adds	r3, #12
 8010e78:	881b      	ldrh	r3, [r3, #0]
 8010e7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e7e:	d101      	bne.n	8010e84 <chk_lock+0xa4>
 8010e80:	2310      	movs	r3, #16
 8010e82:	e000      	b.n	8010e86 <chk_lock+0xa6>
 8010e84:	2300      	movs	r3, #0
}
 8010e86:	4618      	mov	r0, r3
 8010e88:	3714      	adds	r7, #20
 8010e8a:	46bd      	mov	sp, r7
 8010e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e90:	4770      	bx	lr
 8010e92:	bf00      	nop
 8010e94:	20006b64 	.word	0x20006b64

08010e98 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8010e98:	b480      	push	{r7}
 8010e9a:	b083      	sub	sp, #12
 8010e9c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	607b      	str	r3, [r7, #4]
 8010ea2:	e002      	b.n	8010eaa <enq_lock+0x12>
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	3301      	adds	r3, #1
 8010ea8:	607b      	str	r3, [r7, #4]
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	2b01      	cmp	r3, #1
 8010eae:	d806      	bhi.n	8010ebe <enq_lock+0x26>
 8010eb0:	4a09      	ldr	r2, [pc, #36]	@ (8010ed8 <enq_lock+0x40>)
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	011b      	lsls	r3, r3, #4
 8010eb6:	4413      	add	r3, r2
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d1f2      	bne.n	8010ea4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	2b02      	cmp	r3, #2
 8010ec2:	bf14      	ite	ne
 8010ec4:	2301      	movne	r3, #1
 8010ec6:	2300      	moveq	r3, #0
 8010ec8:	b2db      	uxtb	r3, r3
}
 8010eca:	4618      	mov	r0, r3
 8010ecc:	370c      	adds	r7, #12
 8010ece:	46bd      	mov	sp, r7
 8010ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ed4:	4770      	bx	lr
 8010ed6:	bf00      	nop
 8010ed8:	20006b64 	.word	0x20006b64

08010edc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8010edc:	b480      	push	{r7}
 8010ede:	b085      	sub	sp, #20
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
 8010ee4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	60fb      	str	r3, [r7, #12]
 8010eea:	e01f      	b.n	8010f2c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8010eec:	4a41      	ldr	r2, [pc, #260]	@ (8010ff4 <inc_lock+0x118>)
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	011b      	lsls	r3, r3, #4
 8010ef2:	4413      	add	r3, r2
 8010ef4:	681a      	ldr	r2, [r3, #0]
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	429a      	cmp	r2, r3
 8010efc:	d113      	bne.n	8010f26 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8010efe:	4a3d      	ldr	r2, [pc, #244]	@ (8010ff4 <inc_lock+0x118>)
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	011b      	lsls	r3, r3, #4
 8010f04:	4413      	add	r3, r2
 8010f06:	3304      	adds	r3, #4
 8010f08:	681a      	ldr	r2, [r3, #0]
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8010f0e:	429a      	cmp	r2, r3
 8010f10:	d109      	bne.n	8010f26 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8010f12:	4a38      	ldr	r2, [pc, #224]	@ (8010ff4 <inc_lock+0x118>)
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	011b      	lsls	r3, r3, #4
 8010f18:	4413      	add	r3, r2
 8010f1a:	3308      	adds	r3, #8
 8010f1c:	681a      	ldr	r2, [r3, #0]
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8010f22:	429a      	cmp	r2, r3
 8010f24:	d006      	beq.n	8010f34 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	3301      	adds	r3, #1
 8010f2a:	60fb      	str	r3, [r7, #12]
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	2b01      	cmp	r3, #1
 8010f30:	d9dc      	bls.n	8010eec <inc_lock+0x10>
 8010f32:	e000      	b.n	8010f36 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8010f34:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	2b02      	cmp	r3, #2
 8010f3a:	d132      	bne.n	8010fa2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8010f3c:	2300      	movs	r3, #0
 8010f3e:	60fb      	str	r3, [r7, #12]
 8010f40:	e002      	b.n	8010f48 <inc_lock+0x6c>
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	3301      	adds	r3, #1
 8010f46:	60fb      	str	r3, [r7, #12]
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	2b01      	cmp	r3, #1
 8010f4c:	d806      	bhi.n	8010f5c <inc_lock+0x80>
 8010f4e:	4a29      	ldr	r2, [pc, #164]	@ (8010ff4 <inc_lock+0x118>)
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	011b      	lsls	r3, r3, #4
 8010f54:	4413      	add	r3, r2
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d1f2      	bne.n	8010f42 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	2b02      	cmp	r3, #2
 8010f60:	d101      	bne.n	8010f66 <inc_lock+0x8a>
 8010f62:	2300      	movs	r3, #0
 8010f64:	e040      	b.n	8010fe8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	681a      	ldr	r2, [r3, #0]
 8010f6a:	4922      	ldr	r1, [pc, #136]	@ (8010ff4 <inc_lock+0x118>)
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	011b      	lsls	r3, r3, #4
 8010f70:	440b      	add	r3, r1
 8010f72:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	689a      	ldr	r2, [r3, #8]
 8010f78:	491e      	ldr	r1, [pc, #120]	@ (8010ff4 <inc_lock+0x118>)
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	011b      	lsls	r3, r3, #4
 8010f7e:	440b      	add	r3, r1
 8010f80:	3304      	adds	r3, #4
 8010f82:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	695a      	ldr	r2, [r3, #20]
 8010f88:	491a      	ldr	r1, [pc, #104]	@ (8010ff4 <inc_lock+0x118>)
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	011b      	lsls	r3, r3, #4
 8010f8e:	440b      	add	r3, r1
 8010f90:	3308      	adds	r3, #8
 8010f92:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8010f94:	4a17      	ldr	r2, [pc, #92]	@ (8010ff4 <inc_lock+0x118>)
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	011b      	lsls	r3, r3, #4
 8010f9a:	4413      	add	r3, r2
 8010f9c:	330c      	adds	r3, #12
 8010f9e:	2200      	movs	r2, #0
 8010fa0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8010fa2:	683b      	ldr	r3, [r7, #0]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d009      	beq.n	8010fbc <inc_lock+0xe0>
 8010fa8:	4a12      	ldr	r2, [pc, #72]	@ (8010ff4 <inc_lock+0x118>)
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	011b      	lsls	r3, r3, #4
 8010fae:	4413      	add	r3, r2
 8010fb0:	330c      	adds	r3, #12
 8010fb2:	881b      	ldrh	r3, [r3, #0]
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d001      	beq.n	8010fbc <inc_lock+0xe0>
 8010fb8:	2300      	movs	r3, #0
 8010fba:	e015      	b.n	8010fe8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8010fbc:	683b      	ldr	r3, [r7, #0]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d108      	bne.n	8010fd4 <inc_lock+0xf8>
 8010fc2:	4a0c      	ldr	r2, [pc, #48]	@ (8010ff4 <inc_lock+0x118>)
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	011b      	lsls	r3, r3, #4
 8010fc8:	4413      	add	r3, r2
 8010fca:	330c      	adds	r3, #12
 8010fcc:	881b      	ldrh	r3, [r3, #0]
 8010fce:	3301      	adds	r3, #1
 8010fd0:	b29a      	uxth	r2, r3
 8010fd2:	e001      	b.n	8010fd8 <inc_lock+0xfc>
 8010fd4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010fd8:	4906      	ldr	r1, [pc, #24]	@ (8010ff4 <inc_lock+0x118>)
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	011b      	lsls	r3, r3, #4
 8010fde:	440b      	add	r3, r1
 8010fe0:	330c      	adds	r3, #12
 8010fe2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	3301      	adds	r3, #1
}
 8010fe8:	4618      	mov	r0, r3
 8010fea:	3714      	adds	r7, #20
 8010fec:	46bd      	mov	sp, r7
 8010fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff2:	4770      	bx	lr
 8010ff4:	20006b64 	.word	0x20006b64

08010ff8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8010ff8:	b480      	push	{r7}
 8010ffa:	b085      	sub	sp, #20
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	3b01      	subs	r3, #1
 8011004:	607b      	str	r3, [r7, #4]
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	2b01      	cmp	r3, #1
 801100a:	d825      	bhi.n	8011058 <dec_lock+0x60>
		n = Files[i].ctr;
 801100c:	4a17      	ldr	r2, [pc, #92]	@ (801106c <dec_lock+0x74>)
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	011b      	lsls	r3, r3, #4
 8011012:	4413      	add	r3, r2
 8011014:	330c      	adds	r3, #12
 8011016:	881b      	ldrh	r3, [r3, #0]
 8011018:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801101a:	89fb      	ldrh	r3, [r7, #14]
 801101c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011020:	d101      	bne.n	8011026 <dec_lock+0x2e>
 8011022:	2300      	movs	r3, #0
 8011024:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8011026:	89fb      	ldrh	r3, [r7, #14]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d002      	beq.n	8011032 <dec_lock+0x3a>
 801102c:	89fb      	ldrh	r3, [r7, #14]
 801102e:	3b01      	subs	r3, #1
 8011030:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8011032:	4a0e      	ldr	r2, [pc, #56]	@ (801106c <dec_lock+0x74>)
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	011b      	lsls	r3, r3, #4
 8011038:	4413      	add	r3, r2
 801103a:	330c      	adds	r3, #12
 801103c:	89fa      	ldrh	r2, [r7, #14]
 801103e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8011040:	89fb      	ldrh	r3, [r7, #14]
 8011042:	2b00      	cmp	r3, #0
 8011044:	d105      	bne.n	8011052 <dec_lock+0x5a>
 8011046:	4a09      	ldr	r2, [pc, #36]	@ (801106c <dec_lock+0x74>)
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	011b      	lsls	r3, r3, #4
 801104c:	4413      	add	r3, r2
 801104e:	2200      	movs	r2, #0
 8011050:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8011052:	2300      	movs	r3, #0
 8011054:	737b      	strb	r3, [r7, #13]
 8011056:	e001      	b.n	801105c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8011058:	2302      	movs	r3, #2
 801105a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 801105c:	7b7b      	ldrb	r3, [r7, #13]
}
 801105e:	4618      	mov	r0, r3
 8011060:	3714      	adds	r7, #20
 8011062:	46bd      	mov	sp, r7
 8011064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011068:	4770      	bx	lr
 801106a:	bf00      	nop
 801106c:	20006b64 	.word	0x20006b64

08011070 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8011070:	b480      	push	{r7}
 8011072:	b085      	sub	sp, #20
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8011078:	2300      	movs	r3, #0
 801107a:	60fb      	str	r3, [r7, #12]
 801107c:	e010      	b.n	80110a0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801107e:	4a0d      	ldr	r2, [pc, #52]	@ (80110b4 <clear_lock+0x44>)
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	011b      	lsls	r3, r3, #4
 8011084:	4413      	add	r3, r2
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	687a      	ldr	r2, [r7, #4]
 801108a:	429a      	cmp	r2, r3
 801108c:	d105      	bne.n	801109a <clear_lock+0x2a>
 801108e:	4a09      	ldr	r2, [pc, #36]	@ (80110b4 <clear_lock+0x44>)
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	011b      	lsls	r3, r3, #4
 8011094:	4413      	add	r3, r2
 8011096:	2200      	movs	r2, #0
 8011098:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	3301      	adds	r3, #1
 801109e:	60fb      	str	r3, [r7, #12]
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	2b01      	cmp	r3, #1
 80110a4:	d9eb      	bls.n	801107e <clear_lock+0xe>
	}
}
 80110a6:	bf00      	nop
 80110a8:	bf00      	nop
 80110aa:	3714      	adds	r7, #20
 80110ac:	46bd      	mov	sp, r7
 80110ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110b2:	4770      	bx	lr
 80110b4:	20006b64 	.word	0x20006b64

080110b8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b086      	sub	sp, #24
 80110bc:	af00      	add	r7, sp, #0
 80110be:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80110c0:	2300      	movs	r3, #0
 80110c2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	78db      	ldrb	r3, [r3, #3]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d034      	beq.n	8011136 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110d0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	7858      	ldrb	r0, [r3, #1]
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80110dc:	2301      	movs	r3, #1
 80110de:	697a      	ldr	r2, [r7, #20]
 80110e0:	f7ff fd40 	bl	8010b64 <disk_write>
 80110e4:	4603      	mov	r3, r0
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d002      	beq.n	80110f0 <sync_window+0x38>
			res = FR_DISK_ERR;
 80110ea:	2301      	movs	r3, #1
 80110ec:	73fb      	strb	r3, [r7, #15]
 80110ee:	e022      	b.n	8011136 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	2200      	movs	r2, #0
 80110f4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	6a1b      	ldr	r3, [r3, #32]
 80110fa:	697a      	ldr	r2, [r7, #20]
 80110fc:	1ad2      	subs	r2, r2, r3
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	699b      	ldr	r3, [r3, #24]
 8011102:	429a      	cmp	r2, r3
 8011104:	d217      	bcs.n	8011136 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	789b      	ldrb	r3, [r3, #2]
 801110a:	613b      	str	r3, [r7, #16]
 801110c:	e010      	b.n	8011130 <sync_window+0x78>
					wsect += fs->fsize;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	699b      	ldr	r3, [r3, #24]
 8011112:	697a      	ldr	r2, [r7, #20]
 8011114:	4413      	add	r3, r2
 8011116:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	7858      	ldrb	r0, [r3, #1]
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011122:	2301      	movs	r3, #1
 8011124:	697a      	ldr	r2, [r7, #20]
 8011126:	f7ff fd1d 	bl	8010b64 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801112a:	693b      	ldr	r3, [r7, #16]
 801112c:	3b01      	subs	r3, #1
 801112e:	613b      	str	r3, [r7, #16]
 8011130:	693b      	ldr	r3, [r7, #16]
 8011132:	2b01      	cmp	r3, #1
 8011134:	d8eb      	bhi.n	801110e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8011136:	7bfb      	ldrb	r3, [r7, #15]
}
 8011138:	4618      	mov	r0, r3
 801113a:	3718      	adds	r7, #24
 801113c:	46bd      	mov	sp, r7
 801113e:	bd80      	pop	{r7, pc}

08011140 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8011140:	b580      	push	{r7, lr}
 8011142:	b084      	sub	sp, #16
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
 8011148:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801114a:	2300      	movs	r3, #0
 801114c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011152:	683a      	ldr	r2, [r7, #0]
 8011154:	429a      	cmp	r2, r3
 8011156:	d01b      	beq.n	8011190 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8011158:	6878      	ldr	r0, [r7, #4]
 801115a:	f7ff ffad 	bl	80110b8 <sync_window>
 801115e:	4603      	mov	r3, r0
 8011160:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8011162:	7bfb      	ldrb	r3, [r7, #15]
 8011164:	2b00      	cmp	r3, #0
 8011166:	d113      	bne.n	8011190 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	7858      	ldrb	r0, [r3, #1]
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011172:	2301      	movs	r3, #1
 8011174:	683a      	ldr	r2, [r7, #0]
 8011176:	f7ff fcd5 	bl	8010b24 <disk_read>
 801117a:	4603      	mov	r3, r0
 801117c:	2b00      	cmp	r3, #0
 801117e:	d004      	beq.n	801118a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8011180:	f04f 33ff 	mov.w	r3, #4294967295
 8011184:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8011186:	2301      	movs	r3, #1
 8011188:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	683a      	ldr	r2, [r7, #0]
 801118e:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8011190:	7bfb      	ldrb	r3, [r7, #15]
}
 8011192:	4618      	mov	r0, r3
 8011194:	3710      	adds	r7, #16
 8011196:	46bd      	mov	sp, r7
 8011198:	bd80      	pop	{r7, pc}
	...

0801119c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b084      	sub	sp, #16
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80111a4:	6878      	ldr	r0, [r7, #4]
 80111a6:	f7ff ff87 	bl	80110b8 <sync_window>
 80111aa:	4603      	mov	r3, r0
 80111ac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80111ae:	7bfb      	ldrb	r3, [r7, #15]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d158      	bne.n	8011266 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	781b      	ldrb	r3, [r3, #0]
 80111b8:	2b03      	cmp	r3, #3
 80111ba:	d148      	bne.n	801124e <sync_fs+0xb2>
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	791b      	ldrb	r3, [r3, #4]
 80111c0:	2b01      	cmp	r3, #1
 80111c2:	d144      	bne.n	801124e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	3330      	adds	r3, #48	@ 0x30
 80111c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80111cc:	2100      	movs	r1, #0
 80111ce:	4618      	mov	r0, r3
 80111d0:	f7ff fda9 	bl	8010d26 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	3330      	adds	r3, #48	@ 0x30
 80111d8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80111dc:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80111e0:	4618      	mov	r0, r3
 80111e2:	f7ff fd38 	bl	8010c56 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	3330      	adds	r3, #48	@ 0x30
 80111ea:	4921      	ldr	r1, [pc, #132]	@ (8011270 <sync_fs+0xd4>)
 80111ec:	4618      	mov	r0, r3
 80111ee:	f7ff fd4d 	bl	8010c8c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	3330      	adds	r3, #48	@ 0x30
 80111f6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80111fa:	491e      	ldr	r1, [pc, #120]	@ (8011274 <sync_fs+0xd8>)
 80111fc:	4618      	mov	r0, r3
 80111fe:	f7ff fd45 	bl	8010c8c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	3330      	adds	r3, #48	@ 0x30
 8011206:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	691b      	ldr	r3, [r3, #16]
 801120e:	4619      	mov	r1, r3
 8011210:	4610      	mov	r0, r2
 8011212:	f7ff fd3b 	bl	8010c8c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	3330      	adds	r3, #48	@ 0x30
 801121a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	68db      	ldr	r3, [r3, #12]
 8011222:	4619      	mov	r1, r3
 8011224:	4610      	mov	r0, r2
 8011226:	f7ff fd31 	bl	8010c8c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	69db      	ldr	r3, [r3, #28]
 801122e:	1c5a      	adds	r2, r3, #1
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	7858      	ldrb	r0, [r3, #1]
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011242:	2301      	movs	r3, #1
 8011244:	f7ff fc8e 	bl	8010b64 <disk_write>
			fs->fsi_flag = 0;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	2200      	movs	r2, #0
 801124c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	785b      	ldrb	r3, [r3, #1]
 8011252:	2200      	movs	r2, #0
 8011254:	2100      	movs	r1, #0
 8011256:	4618      	mov	r0, r3
 8011258:	f7ff fca4 	bl	8010ba4 <disk_ioctl>
 801125c:	4603      	mov	r3, r0
 801125e:	2b00      	cmp	r3, #0
 8011260:	d001      	beq.n	8011266 <sync_fs+0xca>
 8011262:	2301      	movs	r3, #1
 8011264:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011266:	7bfb      	ldrb	r3, [r7, #15]
}
 8011268:	4618      	mov	r0, r3
 801126a:	3710      	adds	r7, #16
 801126c:	46bd      	mov	sp, r7
 801126e:	bd80      	pop	{r7, pc}
 8011270:	41615252 	.word	0x41615252
 8011274:	61417272 	.word	0x61417272

08011278 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011278:	b480      	push	{r7}
 801127a:	b083      	sub	sp, #12
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
 8011280:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8011282:	683b      	ldr	r3, [r7, #0]
 8011284:	3b02      	subs	r3, #2
 8011286:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	695b      	ldr	r3, [r3, #20]
 801128c:	3b02      	subs	r3, #2
 801128e:	683a      	ldr	r2, [r7, #0]
 8011290:	429a      	cmp	r2, r3
 8011292:	d301      	bcc.n	8011298 <clust2sect+0x20>
 8011294:	2300      	movs	r3, #0
 8011296:	e008      	b.n	80112aa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	895b      	ldrh	r3, [r3, #10]
 801129c:	461a      	mov	r2, r3
 801129e:	683b      	ldr	r3, [r7, #0]
 80112a0:	fb03 f202 	mul.w	r2, r3, r2
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112a8:	4413      	add	r3, r2
}
 80112aa:	4618      	mov	r0, r3
 80112ac:	370c      	adds	r7, #12
 80112ae:	46bd      	mov	sp, r7
 80112b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112b4:	4770      	bx	lr

080112b6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80112b6:	b580      	push	{r7, lr}
 80112b8:	b086      	sub	sp, #24
 80112ba:	af00      	add	r7, sp, #0
 80112bc:	6078      	str	r0, [r7, #4]
 80112be:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80112c6:	683b      	ldr	r3, [r7, #0]
 80112c8:	2b01      	cmp	r3, #1
 80112ca:	d904      	bls.n	80112d6 <get_fat+0x20>
 80112cc:	693b      	ldr	r3, [r7, #16]
 80112ce:	695b      	ldr	r3, [r3, #20]
 80112d0:	683a      	ldr	r2, [r7, #0]
 80112d2:	429a      	cmp	r2, r3
 80112d4:	d302      	bcc.n	80112dc <get_fat+0x26>
		val = 1;	/* Internal error */
 80112d6:	2301      	movs	r3, #1
 80112d8:	617b      	str	r3, [r7, #20]
 80112da:	e08e      	b.n	80113fa <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80112dc:	f04f 33ff 	mov.w	r3, #4294967295
 80112e0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80112e2:	693b      	ldr	r3, [r7, #16]
 80112e4:	781b      	ldrb	r3, [r3, #0]
 80112e6:	2b03      	cmp	r3, #3
 80112e8:	d061      	beq.n	80113ae <get_fat+0xf8>
 80112ea:	2b03      	cmp	r3, #3
 80112ec:	dc7b      	bgt.n	80113e6 <get_fat+0x130>
 80112ee:	2b01      	cmp	r3, #1
 80112f0:	d002      	beq.n	80112f8 <get_fat+0x42>
 80112f2:	2b02      	cmp	r3, #2
 80112f4:	d041      	beq.n	801137a <get_fat+0xc4>
 80112f6:	e076      	b.n	80113e6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80112f8:	683b      	ldr	r3, [r7, #0]
 80112fa:	60fb      	str	r3, [r7, #12]
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	085b      	lsrs	r3, r3, #1
 8011300:	68fa      	ldr	r2, [r7, #12]
 8011302:	4413      	add	r3, r2
 8011304:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011306:	693b      	ldr	r3, [r7, #16]
 8011308:	6a1a      	ldr	r2, [r3, #32]
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	0a5b      	lsrs	r3, r3, #9
 801130e:	4413      	add	r3, r2
 8011310:	4619      	mov	r1, r3
 8011312:	6938      	ldr	r0, [r7, #16]
 8011314:	f7ff ff14 	bl	8011140 <move_window>
 8011318:	4603      	mov	r3, r0
 801131a:	2b00      	cmp	r3, #0
 801131c:	d166      	bne.n	80113ec <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	1c5a      	adds	r2, r3, #1
 8011322:	60fa      	str	r2, [r7, #12]
 8011324:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011328:	693a      	ldr	r2, [r7, #16]
 801132a:	4413      	add	r3, r2
 801132c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011330:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011332:	693b      	ldr	r3, [r7, #16]
 8011334:	6a1a      	ldr	r2, [r3, #32]
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	0a5b      	lsrs	r3, r3, #9
 801133a:	4413      	add	r3, r2
 801133c:	4619      	mov	r1, r3
 801133e:	6938      	ldr	r0, [r7, #16]
 8011340:	f7ff fefe 	bl	8011140 <move_window>
 8011344:	4603      	mov	r3, r0
 8011346:	2b00      	cmp	r3, #0
 8011348:	d152      	bne.n	80113f0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011350:	693a      	ldr	r2, [r7, #16]
 8011352:	4413      	add	r3, r2
 8011354:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011358:	021b      	lsls	r3, r3, #8
 801135a:	68ba      	ldr	r2, [r7, #8]
 801135c:	4313      	orrs	r3, r2
 801135e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011360:	683b      	ldr	r3, [r7, #0]
 8011362:	f003 0301 	and.w	r3, r3, #1
 8011366:	2b00      	cmp	r3, #0
 8011368:	d002      	beq.n	8011370 <get_fat+0xba>
 801136a:	68bb      	ldr	r3, [r7, #8]
 801136c:	091b      	lsrs	r3, r3, #4
 801136e:	e002      	b.n	8011376 <get_fat+0xc0>
 8011370:	68bb      	ldr	r3, [r7, #8]
 8011372:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011376:	617b      	str	r3, [r7, #20]
			break;
 8011378:	e03f      	b.n	80113fa <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801137a:	693b      	ldr	r3, [r7, #16]
 801137c:	6a1a      	ldr	r2, [r3, #32]
 801137e:	683b      	ldr	r3, [r7, #0]
 8011380:	0a1b      	lsrs	r3, r3, #8
 8011382:	4413      	add	r3, r2
 8011384:	4619      	mov	r1, r3
 8011386:	6938      	ldr	r0, [r7, #16]
 8011388:	f7ff feda 	bl	8011140 <move_window>
 801138c:	4603      	mov	r3, r0
 801138e:	2b00      	cmp	r3, #0
 8011390:	d130      	bne.n	80113f4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011392:	693b      	ldr	r3, [r7, #16]
 8011394:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011398:	683b      	ldr	r3, [r7, #0]
 801139a:	005b      	lsls	r3, r3, #1
 801139c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80113a0:	4413      	add	r3, r2
 80113a2:	4618      	mov	r0, r3
 80113a4:	f7ff fc1c 	bl	8010be0 <ld_word>
 80113a8:	4603      	mov	r3, r0
 80113aa:	617b      	str	r3, [r7, #20]
			break;
 80113ac:	e025      	b.n	80113fa <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80113ae:	693b      	ldr	r3, [r7, #16]
 80113b0:	6a1a      	ldr	r2, [r3, #32]
 80113b2:	683b      	ldr	r3, [r7, #0]
 80113b4:	09db      	lsrs	r3, r3, #7
 80113b6:	4413      	add	r3, r2
 80113b8:	4619      	mov	r1, r3
 80113ba:	6938      	ldr	r0, [r7, #16]
 80113bc:	f7ff fec0 	bl	8011140 <move_window>
 80113c0:	4603      	mov	r3, r0
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d118      	bne.n	80113f8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80113c6:	693b      	ldr	r3, [r7, #16]
 80113c8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80113cc:	683b      	ldr	r3, [r7, #0]
 80113ce:	009b      	lsls	r3, r3, #2
 80113d0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80113d4:	4413      	add	r3, r2
 80113d6:	4618      	mov	r0, r3
 80113d8:	f7ff fc1a 	bl	8010c10 <ld_dword>
 80113dc:	4603      	mov	r3, r0
 80113de:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80113e2:	617b      	str	r3, [r7, #20]
			break;
 80113e4:	e009      	b.n	80113fa <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80113e6:	2301      	movs	r3, #1
 80113e8:	617b      	str	r3, [r7, #20]
 80113ea:	e006      	b.n	80113fa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80113ec:	bf00      	nop
 80113ee:	e004      	b.n	80113fa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80113f0:	bf00      	nop
 80113f2:	e002      	b.n	80113fa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80113f4:	bf00      	nop
 80113f6:	e000      	b.n	80113fa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80113f8:	bf00      	nop
		}
	}

	return val;
 80113fa:	697b      	ldr	r3, [r7, #20]
}
 80113fc:	4618      	mov	r0, r3
 80113fe:	3718      	adds	r7, #24
 8011400:	46bd      	mov	sp, r7
 8011402:	bd80      	pop	{r7, pc}

08011404 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011404:	b590      	push	{r4, r7, lr}
 8011406:	b089      	sub	sp, #36	@ 0x24
 8011408:	af00      	add	r7, sp, #0
 801140a:	60f8      	str	r0, [r7, #12]
 801140c:	60b9      	str	r1, [r7, #8]
 801140e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011410:	2302      	movs	r3, #2
 8011412:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011414:	68bb      	ldr	r3, [r7, #8]
 8011416:	2b01      	cmp	r3, #1
 8011418:	f240 80d9 	bls.w	80115ce <put_fat+0x1ca>
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	695b      	ldr	r3, [r3, #20]
 8011420:	68ba      	ldr	r2, [r7, #8]
 8011422:	429a      	cmp	r2, r3
 8011424:	f080 80d3 	bcs.w	80115ce <put_fat+0x1ca>
		switch (fs->fs_type) {
 8011428:	68fb      	ldr	r3, [r7, #12]
 801142a:	781b      	ldrb	r3, [r3, #0]
 801142c:	2b03      	cmp	r3, #3
 801142e:	f000 8096 	beq.w	801155e <put_fat+0x15a>
 8011432:	2b03      	cmp	r3, #3
 8011434:	f300 80cb 	bgt.w	80115ce <put_fat+0x1ca>
 8011438:	2b01      	cmp	r3, #1
 801143a:	d002      	beq.n	8011442 <put_fat+0x3e>
 801143c:	2b02      	cmp	r3, #2
 801143e:	d06e      	beq.n	801151e <put_fat+0x11a>
 8011440:	e0c5      	b.n	80115ce <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011442:	68bb      	ldr	r3, [r7, #8]
 8011444:	61bb      	str	r3, [r7, #24]
 8011446:	69bb      	ldr	r3, [r7, #24]
 8011448:	085b      	lsrs	r3, r3, #1
 801144a:	69ba      	ldr	r2, [r7, #24]
 801144c:	4413      	add	r3, r2
 801144e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	6a1a      	ldr	r2, [r3, #32]
 8011454:	69bb      	ldr	r3, [r7, #24]
 8011456:	0a5b      	lsrs	r3, r3, #9
 8011458:	4413      	add	r3, r2
 801145a:	4619      	mov	r1, r3
 801145c:	68f8      	ldr	r0, [r7, #12]
 801145e:	f7ff fe6f 	bl	8011140 <move_window>
 8011462:	4603      	mov	r3, r0
 8011464:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011466:	7ffb      	ldrb	r3, [r7, #31]
 8011468:	2b00      	cmp	r3, #0
 801146a:	f040 80a9 	bne.w	80115c0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011474:	69bb      	ldr	r3, [r7, #24]
 8011476:	1c59      	adds	r1, r3, #1
 8011478:	61b9      	str	r1, [r7, #24]
 801147a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801147e:	4413      	add	r3, r2
 8011480:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011482:	68bb      	ldr	r3, [r7, #8]
 8011484:	f003 0301 	and.w	r3, r3, #1
 8011488:	2b00      	cmp	r3, #0
 801148a:	d00d      	beq.n	80114a8 <put_fat+0xa4>
 801148c:	697b      	ldr	r3, [r7, #20]
 801148e:	781b      	ldrb	r3, [r3, #0]
 8011490:	b25b      	sxtb	r3, r3
 8011492:	f003 030f 	and.w	r3, r3, #15
 8011496:	b25a      	sxtb	r2, r3
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	b2db      	uxtb	r3, r3
 801149c:	011b      	lsls	r3, r3, #4
 801149e:	b25b      	sxtb	r3, r3
 80114a0:	4313      	orrs	r3, r2
 80114a2:	b25b      	sxtb	r3, r3
 80114a4:	b2db      	uxtb	r3, r3
 80114a6:	e001      	b.n	80114ac <put_fat+0xa8>
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	b2db      	uxtb	r3, r3
 80114ac:	697a      	ldr	r2, [r7, #20]
 80114ae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	2201      	movs	r2, #1
 80114b4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	6a1a      	ldr	r2, [r3, #32]
 80114ba:	69bb      	ldr	r3, [r7, #24]
 80114bc:	0a5b      	lsrs	r3, r3, #9
 80114be:	4413      	add	r3, r2
 80114c0:	4619      	mov	r1, r3
 80114c2:	68f8      	ldr	r0, [r7, #12]
 80114c4:	f7ff fe3c 	bl	8011140 <move_window>
 80114c8:	4603      	mov	r3, r0
 80114ca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80114cc:	7ffb      	ldrb	r3, [r7, #31]
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d178      	bne.n	80115c4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80114d8:	69bb      	ldr	r3, [r7, #24]
 80114da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80114de:	4413      	add	r3, r2
 80114e0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80114e2:	68bb      	ldr	r3, [r7, #8]
 80114e4:	f003 0301 	and.w	r3, r3, #1
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d003      	beq.n	80114f4 <put_fat+0xf0>
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	091b      	lsrs	r3, r3, #4
 80114f0:	b2db      	uxtb	r3, r3
 80114f2:	e00e      	b.n	8011512 <put_fat+0x10e>
 80114f4:	697b      	ldr	r3, [r7, #20]
 80114f6:	781b      	ldrb	r3, [r3, #0]
 80114f8:	b25b      	sxtb	r3, r3
 80114fa:	f023 030f 	bic.w	r3, r3, #15
 80114fe:	b25a      	sxtb	r2, r3
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	0a1b      	lsrs	r3, r3, #8
 8011504:	b25b      	sxtb	r3, r3
 8011506:	f003 030f 	and.w	r3, r3, #15
 801150a:	b25b      	sxtb	r3, r3
 801150c:	4313      	orrs	r3, r2
 801150e:	b25b      	sxtb	r3, r3
 8011510:	b2db      	uxtb	r3, r3
 8011512:	697a      	ldr	r2, [r7, #20]
 8011514:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	2201      	movs	r2, #1
 801151a:	70da      	strb	r2, [r3, #3]
			break;
 801151c:	e057      	b.n	80115ce <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	6a1a      	ldr	r2, [r3, #32]
 8011522:	68bb      	ldr	r3, [r7, #8]
 8011524:	0a1b      	lsrs	r3, r3, #8
 8011526:	4413      	add	r3, r2
 8011528:	4619      	mov	r1, r3
 801152a:	68f8      	ldr	r0, [r7, #12]
 801152c:	f7ff fe08 	bl	8011140 <move_window>
 8011530:	4603      	mov	r3, r0
 8011532:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011534:	7ffb      	ldrb	r3, [r7, #31]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d146      	bne.n	80115c8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011540:	68bb      	ldr	r3, [r7, #8]
 8011542:	005b      	lsls	r3, r3, #1
 8011544:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8011548:	4413      	add	r3, r2
 801154a:	687a      	ldr	r2, [r7, #4]
 801154c:	b292      	uxth	r2, r2
 801154e:	4611      	mov	r1, r2
 8011550:	4618      	mov	r0, r3
 8011552:	f7ff fb80 	bl	8010c56 <st_word>
			fs->wflag = 1;
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	2201      	movs	r2, #1
 801155a:	70da      	strb	r2, [r3, #3]
			break;
 801155c:	e037      	b.n	80115ce <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	6a1a      	ldr	r2, [r3, #32]
 8011562:	68bb      	ldr	r3, [r7, #8]
 8011564:	09db      	lsrs	r3, r3, #7
 8011566:	4413      	add	r3, r2
 8011568:	4619      	mov	r1, r3
 801156a:	68f8      	ldr	r0, [r7, #12]
 801156c:	f7ff fde8 	bl	8011140 <move_window>
 8011570:	4603      	mov	r3, r0
 8011572:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011574:	7ffb      	ldrb	r3, [r7, #31]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d128      	bne.n	80115cc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011586:	68bb      	ldr	r3, [r7, #8]
 8011588:	009b      	lsls	r3, r3, #2
 801158a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801158e:	4413      	add	r3, r2
 8011590:	4618      	mov	r0, r3
 8011592:	f7ff fb3d 	bl	8010c10 <ld_dword>
 8011596:	4603      	mov	r3, r0
 8011598:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801159c:	4323      	orrs	r3, r4
 801159e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80115a6:	68bb      	ldr	r3, [r7, #8]
 80115a8:	009b      	lsls	r3, r3, #2
 80115aa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80115ae:	4413      	add	r3, r2
 80115b0:	6879      	ldr	r1, [r7, #4]
 80115b2:	4618      	mov	r0, r3
 80115b4:	f7ff fb6a 	bl	8010c8c <st_dword>
			fs->wflag = 1;
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	2201      	movs	r2, #1
 80115bc:	70da      	strb	r2, [r3, #3]
			break;
 80115be:	e006      	b.n	80115ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 80115c0:	bf00      	nop
 80115c2:	e004      	b.n	80115ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 80115c4:	bf00      	nop
 80115c6:	e002      	b.n	80115ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 80115c8:	bf00      	nop
 80115ca:	e000      	b.n	80115ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 80115cc:	bf00      	nop
		}
	}
	return res;
 80115ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80115d0:	4618      	mov	r0, r3
 80115d2:	3724      	adds	r7, #36	@ 0x24
 80115d4:	46bd      	mov	sp, r7
 80115d6:	bd90      	pop	{r4, r7, pc}

080115d8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b088      	sub	sp, #32
 80115dc:	af00      	add	r7, sp, #0
 80115de:	60f8      	str	r0, [r7, #12]
 80115e0:	60b9      	str	r1, [r7, #8]
 80115e2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80115e4:	2300      	movs	r3, #0
 80115e6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80115ee:	68bb      	ldr	r3, [r7, #8]
 80115f0:	2b01      	cmp	r3, #1
 80115f2:	d904      	bls.n	80115fe <remove_chain+0x26>
 80115f4:	69bb      	ldr	r3, [r7, #24]
 80115f6:	695b      	ldr	r3, [r3, #20]
 80115f8:	68ba      	ldr	r2, [r7, #8]
 80115fa:	429a      	cmp	r2, r3
 80115fc:	d301      	bcc.n	8011602 <remove_chain+0x2a>
 80115fe:	2302      	movs	r3, #2
 8011600:	e04b      	b.n	801169a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	2b00      	cmp	r3, #0
 8011606:	d00c      	beq.n	8011622 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011608:	f04f 32ff 	mov.w	r2, #4294967295
 801160c:	6879      	ldr	r1, [r7, #4]
 801160e:	69b8      	ldr	r0, [r7, #24]
 8011610:	f7ff fef8 	bl	8011404 <put_fat>
 8011614:	4603      	mov	r3, r0
 8011616:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011618:	7ffb      	ldrb	r3, [r7, #31]
 801161a:	2b00      	cmp	r3, #0
 801161c:	d001      	beq.n	8011622 <remove_chain+0x4a>
 801161e:	7ffb      	ldrb	r3, [r7, #31]
 8011620:	e03b      	b.n	801169a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011622:	68b9      	ldr	r1, [r7, #8]
 8011624:	68f8      	ldr	r0, [r7, #12]
 8011626:	f7ff fe46 	bl	80112b6 <get_fat>
 801162a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801162c:	697b      	ldr	r3, [r7, #20]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d031      	beq.n	8011696 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011632:	697b      	ldr	r3, [r7, #20]
 8011634:	2b01      	cmp	r3, #1
 8011636:	d101      	bne.n	801163c <remove_chain+0x64>
 8011638:	2302      	movs	r3, #2
 801163a:	e02e      	b.n	801169a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801163c:	697b      	ldr	r3, [r7, #20]
 801163e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011642:	d101      	bne.n	8011648 <remove_chain+0x70>
 8011644:	2301      	movs	r3, #1
 8011646:	e028      	b.n	801169a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011648:	2200      	movs	r2, #0
 801164a:	68b9      	ldr	r1, [r7, #8]
 801164c:	69b8      	ldr	r0, [r7, #24]
 801164e:	f7ff fed9 	bl	8011404 <put_fat>
 8011652:	4603      	mov	r3, r0
 8011654:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011656:	7ffb      	ldrb	r3, [r7, #31]
 8011658:	2b00      	cmp	r3, #0
 801165a:	d001      	beq.n	8011660 <remove_chain+0x88>
 801165c:	7ffb      	ldrb	r3, [r7, #31]
 801165e:	e01c      	b.n	801169a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011660:	69bb      	ldr	r3, [r7, #24]
 8011662:	691a      	ldr	r2, [r3, #16]
 8011664:	69bb      	ldr	r3, [r7, #24]
 8011666:	695b      	ldr	r3, [r3, #20]
 8011668:	3b02      	subs	r3, #2
 801166a:	429a      	cmp	r2, r3
 801166c:	d20b      	bcs.n	8011686 <remove_chain+0xae>
			fs->free_clst++;
 801166e:	69bb      	ldr	r3, [r7, #24]
 8011670:	691b      	ldr	r3, [r3, #16]
 8011672:	1c5a      	adds	r2, r3, #1
 8011674:	69bb      	ldr	r3, [r7, #24]
 8011676:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8011678:	69bb      	ldr	r3, [r7, #24]
 801167a:	791b      	ldrb	r3, [r3, #4]
 801167c:	f043 0301 	orr.w	r3, r3, #1
 8011680:	b2da      	uxtb	r2, r3
 8011682:	69bb      	ldr	r3, [r7, #24]
 8011684:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011686:	697b      	ldr	r3, [r7, #20]
 8011688:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801168a:	69bb      	ldr	r3, [r7, #24]
 801168c:	695b      	ldr	r3, [r3, #20]
 801168e:	68ba      	ldr	r2, [r7, #8]
 8011690:	429a      	cmp	r2, r3
 8011692:	d3c6      	bcc.n	8011622 <remove_chain+0x4a>
 8011694:	e000      	b.n	8011698 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8011696:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8011698:	2300      	movs	r3, #0
}
 801169a:	4618      	mov	r0, r3
 801169c:	3720      	adds	r7, #32
 801169e:	46bd      	mov	sp, r7
 80116a0:	bd80      	pop	{r7, pc}

080116a2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80116a2:	b580      	push	{r7, lr}
 80116a4:	b088      	sub	sp, #32
 80116a6:	af00      	add	r7, sp, #0
 80116a8:	6078      	str	r0, [r7, #4]
 80116aa:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	681b      	ldr	r3, [r3, #0]
 80116b0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80116b2:	683b      	ldr	r3, [r7, #0]
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d10d      	bne.n	80116d4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80116b8:	693b      	ldr	r3, [r7, #16]
 80116ba:	68db      	ldr	r3, [r3, #12]
 80116bc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80116be:	69bb      	ldr	r3, [r7, #24]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d004      	beq.n	80116ce <create_chain+0x2c>
 80116c4:	693b      	ldr	r3, [r7, #16]
 80116c6:	695b      	ldr	r3, [r3, #20]
 80116c8:	69ba      	ldr	r2, [r7, #24]
 80116ca:	429a      	cmp	r2, r3
 80116cc:	d31b      	bcc.n	8011706 <create_chain+0x64>
 80116ce:	2301      	movs	r3, #1
 80116d0:	61bb      	str	r3, [r7, #24]
 80116d2:	e018      	b.n	8011706 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80116d4:	6839      	ldr	r1, [r7, #0]
 80116d6:	6878      	ldr	r0, [r7, #4]
 80116d8:	f7ff fded 	bl	80112b6 <get_fat>
 80116dc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	2b01      	cmp	r3, #1
 80116e2:	d801      	bhi.n	80116e8 <create_chain+0x46>
 80116e4:	2301      	movs	r3, #1
 80116e6:	e070      	b.n	80117ca <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116ee:	d101      	bne.n	80116f4 <create_chain+0x52>
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	e06a      	b.n	80117ca <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80116f4:	693b      	ldr	r3, [r7, #16]
 80116f6:	695b      	ldr	r3, [r3, #20]
 80116f8:	68fa      	ldr	r2, [r7, #12]
 80116fa:	429a      	cmp	r2, r3
 80116fc:	d201      	bcs.n	8011702 <create_chain+0x60>
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	e063      	b.n	80117ca <create_chain+0x128>
		scl = clst;
 8011702:	683b      	ldr	r3, [r7, #0]
 8011704:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8011706:	69bb      	ldr	r3, [r7, #24]
 8011708:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801170a:	69fb      	ldr	r3, [r7, #28]
 801170c:	3301      	adds	r3, #1
 801170e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8011710:	693b      	ldr	r3, [r7, #16]
 8011712:	695b      	ldr	r3, [r3, #20]
 8011714:	69fa      	ldr	r2, [r7, #28]
 8011716:	429a      	cmp	r2, r3
 8011718:	d307      	bcc.n	801172a <create_chain+0x88>
				ncl = 2;
 801171a:	2302      	movs	r3, #2
 801171c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801171e:	69fa      	ldr	r2, [r7, #28]
 8011720:	69bb      	ldr	r3, [r7, #24]
 8011722:	429a      	cmp	r2, r3
 8011724:	d901      	bls.n	801172a <create_chain+0x88>
 8011726:	2300      	movs	r3, #0
 8011728:	e04f      	b.n	80117ca <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801172a:	69f9      	ldr	r1, [r7, #28]
 801172c:	6878      	ldr	r0, [r7, #4]
 801172e:	f7ff fdc2 	bl	80112b6 <get_fat>
 8011732:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	2b00      	cmp	r3, #0
 8011738:	d00e      	beq.n	8011758 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	2b01      	cmp	r3, #1
 801173e:	d003      	beq.n	8011748 <create_chain+0xa6>
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011746:	d101      	bne.n	801174c <create_chain+0xaa>
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	e03e      	b.n	80117ca <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801174c:	69fa      	ldr	r2, [r7, #28]
 801174e:	69bb      	ldr	r3, [r7, #24]
 8011750:	429a      	cmp	r2, r3
 8011752:	d1da      	bne.n	801170a <create_chain+0x68>
 8011754:	2300      	movs	r3, #0
 8011756:	e038      	b.n	80117ca <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8011758:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801175a:	f04f 32ff 	mov.w	r2, #4294967295
 801175e:	69f9      	ldr	r1, [r7, #28]
 8011760:	6938      	ldr	r0, [r7, #16]
 8011762:	f7ff fe4f 	bl	8011404 <put_fat>
 8011766:	4603      	mov	r3, r0
 8011768:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801176a:	7dfb      	ldrb	r3, [r7, #23]
 801176c:	2b00      	cmp	r3, #0
 801176e:	d109      	bne.n	8011784 <create_chain+0xe2>
 8011770:	683b      	ldr	r3, [r7, #0]
 8011772:	2b00      	cmp	r3, #0
 8011774:	d006      	beq.n	8011784 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8011776:	69fa      	ldr	r2, [r7, #28]
 8011778:	6839      	ldr	r1, [r7, #0]
 801177a:	6938      	ldr	r0, [r7, #16]
 801177c:	f7ff fe42 	bl	8011404 <put_fat>
 8011780:	4603      	mov	r3, r0
 8011782:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011784:	7dfb      	ldrb	r3, [r7, #23]
 8011786:	2b00      	cmp	r3, #0
 8011788:	d116      	bne.n	80117b8 <create_chain+0x116>
		fs->last_clst = ncl;
 801178a:	693b      	ldr	r3, [r7, #16]
 801178c:	69fa      	ldr	r2, [r7, #28]
 801178e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011790:	693b      	ldr	r3, [r7, #16]
 8011792:	691a      	ldr	r2, [r3, #16]
 8011794:	693b      	ldr	r3, [r7, #16]
 8011796:	695b      	ldr	r3, [r3, #20]
 8011798:	3b02      	subs	r3, #2
 801179a:	429a      	cmp	r2, r3
 801179c:	d804      	bhi.n	80117a8 <create_chain+0x106>
 801179e:	693b      	ldr	r3, [r7, #16]
 80117a0:	691b      	ldr	r3, [r3, #16]
 80117a2:	1e5a      	subs	r2, r3, #1
 80117a4:	693b      	ldr	r3, [r7, #16]
 80117a6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80117a8:	693b      	ldr	r3, [r7, #16]
 80117aa:	791b      	ldrb	r3, [r3, #4]
 80117ac:	f043 0301 	orr.w	r3, r3, #1
 80117b0:	b2da      	uxtb	r2, r3
 80117b2:	693b      	ldr	r3, [r7, #16]
 80117b4:	711a      	strb	r2, [r3, #4]
 80117b6:	e007      	b.n	80117c8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80117b8:	7dfb      	ldrb	r3, [r7, #23]
 80117ba:	2b01      	cmp	r3, #1
 80117bc:	d102      	bne.n	80117c4 <create_chain+0x122>
 80117be:	f04f 33ff 	mov.w	r3, #4294967295
 80117c2:	e000      	b.n	80117c6 <create_chain+0x124>
 80117c4:	2301      	movs	r3, #1
 80117c6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80117c8:	69fb      	ldr	r3, [r7, #28]
}
 80117ca:	4618      	mov	r0, r3
 80117cc:	3720      	adds	r7, #32
 80117ce:	46bd      	mov	sp, r7
 80117d0:	bd80      	pop	{r7, pc}

080117d2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80117d2:	b480      	push	{r7}
 80117d4:	b087      	sub	sp, #28
 80117d6:	af00      	add	r7, sp, #0
 80117d8:	6078      	str	r0, [r7, #4]
 80117da:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117e6:	3304      	adds	r3, #4
 80117e8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80117ea:	683b      	ldr	r3, [r7, #0]
 80117ec:	0a5b      	lsrs	r3, r3, #9
 80117ee:	68fa      	ldr	r2, [r7, #12]
 80117f0:	8952      	ldrh	r2, [r2, #10]
 80117f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80117f6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80117f8:	693b      	ldr	r3, [r7, #16]
 80117fa:	1d1a      	adds	r2, r3, #4
 80117fc:	613a      	str	r2, [r7, #16]
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8011802:	68bb      	ldr	r3, [r7, #8]
 8011804:	2b00      	cmp	r3, #0
 8011806:	d101      	bne.n	801180c <clmt_clust+0x3a>
 8011808:	2300      	movs	r3, #0
 801180a:	e010      	b.n	801182e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 801180c:	697a      	ldr	r2, [r7, #20]
 801180e:	68bb      	ldr	r3, [r7, #8]
 8011810:	429a      	cmp	r2, r3
 8011812:	d307      	bcc.n	8011824 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8011814:	697a      	ldr	r2, [r7, #20]
 8011816:	68bb      	ldr	r3, [r7, #8]
 8011818:	1ad3      	subs	r3, r2, r3
 801181a:	617b      	str	r3, [r7, #20]
 801181c:	693b      	ldr	r3, [r7, #16]
 801181e:	3304      	adds	r3, #4
 8011820:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011822:	e7e9      	b.n	80117f8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8011824:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8011826:	693b      	ldr	r3, [r7, #16]
 8011828:	681a      	ldr	r2, [r3, #0]
 801182a:	697b      	ldr	r3, [r7, #20]
 801182c:	4413      	add	r3, r2
}
 801182e:	4618      	mov	r0, r3
 8011830:	371c      	adds	r7, #28
 8011832:	46bd      	mov	sp, r7
 8011834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011838:	4770      	bx	lr

0801183a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801183a:	b580      	push	{r7, lr}
 801183c:	b086      	sub	sp, #24
 801183e:	af00      	add	r7, sp, #0
 8011840:	6078      	str	r0, [r7, #4]
 8011842:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801184a:	683b      	ldr	r3, [r7, #0]
 801184c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8011850:	d204      	bcs.n	801185c <dir_sdi+0x22>
 8011852:	683b      	ldr	r3, [r7, #0]
 8011854:	f003 031f 	and.w	r3, r3, #31
 8011858:	2b00      	cmp	r3, #0
 801185a:	d001      	beq.n	8011860 <dir_sdi+0x26>
		return FR_INT_ERR;
 801185c:	2302      	movs	r3, #2
 801185e:	e063      	b.n	8011928 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	683a      	ldr	r2, [r7, #0]
 8011864:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	689b      	ldr	r3, [r3, #8]
 801186a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801186c:	697b      	ldr	r3, [r7, #20]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d106      	bne.n	8011880 <dir_sdi+0x46>
 8011872:	693b      	ldr	r3, [r7, #16]
 8011874:	781b      	ldrb	r3, [r3, #0]
 8011876:	2b02      	cmp	r3, #2
 8011878:	d902      	bls.n	8011880 <dir_sdi+0x46>
		clst = fs->dirbase;
 801187a:	693b      	ldr	r3, [r7, #16]
 801187c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801187e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8011880:	697b      	ldr	r3, [r7, #20]
 8011882:	2b00      	cmp	r3, #0
 8011884:	d10c      	bne.n	80118a0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8011886:	683b      	ldr	r3, [r7, #0]
 8011888:	095b      	lsrs	r3, r3, #5
 801188a:	693a      	ldr	r2, [r7, #16]
 801188c:	8912      	ldrh	r2, [r2, #8]
 801188e:	4293      	cmp	r3, r2
 8011890:	d301      	bcc.n	8011896 <dir_sdi+0x5c>
 8011892:	2302      	movs	r3, #2
 8011894:	e048      	b.n	8011928 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8011896:	693b      	ldr	r3, [r7, #16]
 8011898:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	61da      	str	r2, [r3, #28]
 801189e:	e029      	b.n	80118f4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80118a0:	693b      	ldr	r3, [r7, #16]
 80118a2:	895b      	ldrh	r3, [r3, #10]
 80118a4:	025b      	lsls	r3, r3, #9
 80118a6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80118a8:	e019      	b.n	80118de <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	6979      	ldr	r1, [r7, #20]
 80118ae:	4618      	mov	r0, r3
 80118b0:	f7ff fd01 	bl	80112b6 <get_fat>
 80118b4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80118b6:	697b      	ldr	r3, [r7, #20]
 80118b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118bc:	d101      	bne.n	80118c2 <dir_sdi+0x88>
 80118be:	2301      	movs	r3, #1
 80118c0:	e032      	b.n	8011928 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80118c2:	697b      	ldr	r3, [r7, #20]
 80118c4:	2b01      	cmp	r3, #1
 80118c6:	d904      	bls.n	80118d2 <dir_sdi+0x98>
 80118c8:	693b      	ldr	r3, [r7, #16]
 80118ca:	695b      	ldr	r3, [r3, #20]
 80118cc:	697a      	ldr	r2, [r7, #20]
 80118ce:	429a      	cmp	r2, r3
 80118d0:	d301      	bcc.n	80118d6 <dir_sdi+0x9c>
 80118d2:	2302      	movs	r3, #2
 80118d4:	e028      	b.n	8011928 <dir_sdi+0xee>
			ofs -= csz;
 80118d6:	683a      	ldr	r2, [r7, #0]
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	1ad3      	subs	r3, r2, r3
 80118dc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80118de:	683a      	ldr	r2, [r7, #0]
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	429a      	cmp	r2, r3
 80118e4:	d2e1      	bcs.n	80118aa <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80118e6:	6979      	ldr	r1, [r7, #20]
 80118e8:	6938      	ldr	r0, [r7, #16]
 80118ea:	f7ff fcc5 	bl	8011278 <clust2sect>
 80118ee:	4602      	mov	r2, r0
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	697a      	ldr	r2, [r7, #20]
 80118f8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	69db      	ldr	r3, [r3, #28]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d101      	bne.n	8011906 <dir_sdi+0xcc>
 8011902:	2302      	movs	r3, #2
 8011904:	e010      	b.n	8011928 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	69da      	ldr	r2, [r3, #28]
 801190a:	683b      	ldr	r3, [r7, #0]
 801190c:	0a5b      	lsrs	r3, r3, #9
 801190e:	441a      	add	r2, r3
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8011914:	693b      	ldr	r3, [r7, #16]
 8011916:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801191a:	683b      	ldr	r3, [r7, #0]
 801191c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011920:	441a      	add	r2, r3
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011926:	2300      	movs	r3, #0
}
 8011928:	4618      	mov	r0, r3
 801192a:	3718      	adds	r7, #24
 801192c:	46bd      	mov	sp, r7
 801192e:	bd80      	pop	{r7, pc}

08011930 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8011930:	b580      	push	{r7, lr}
 8011932:	b086      	sub	sp, #24
 8011934:	af00      	add	r7, sp, #0
 8011936:	6078      	str	r0, [r7, #4]
 8011938:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	695b      	ldr	r3, [r3, #20]
 8011944:	3320      	adds	r3, #32
 8011946:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	69db      	ldr	r3, [r3, #28]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d003      	beq.n	8011958 <dir_next+0x28>
 8011950:	68bb      	ldr	r3, [r7, #8]
 8011952:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8011956:	d301      	bcc.n	801195c <dir_next+0x2c>
 8011958:	2304      	movs	r3, #4
 801195a:	e0aa      	b.n	8011ab2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801195c:	68bb      	ldr	r3, [r7, #8]
 801195e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011962:	2b00      	cmp	r3, #0
 8011964:	f040 8098 	bne.w	8011a98 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	69db      	ldr	r3, [r3, #28]
 801196c:	1c5a      	adds	r2, r3, #1
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	699b      	ldr	r3, [r3, #24]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d10b      	bne.n	8011992 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801197a:	68bb      	ldr	r3, [r7, #8]
 801197c:	095b      	lsrs	r3, r3, #5
 801197e:	68fa      	ldr	r2, [r7, #12]
 8011980:	8912      	ldrh	r2, [r2, #8]
 8011982:	4293      	cmp	r3, r2
 8011984:	f0c0 8088 	bcc.w	8011a98 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	2200      	movs	r2, #0
 801198c:	61da      	str	r2, [r3, #28]
 801198e:	2304      	movs	r3, #4
 8011990:	e08f      	b.n	8011ab2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8011992:	68bb      	ldr	r3, [r7, #8]
 8011994:	0a5b      	lsrs	r3, r3, #9
 8011996:	68fa      	ldr	r2, [r7, #12]
 8011998:	8952      	ldrh	r2, [r2, #10]
 801199a:	3a01      	subs	r2, #1
 801199c:	4013      	ands	r3, r2
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d17a      	bne.n	8011a98 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80119a2:	687a      	ldr	r2, [r7, #4]
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	699b      	ldr	r3, [r3, #24]
 80119a8:	4619      	mov	r1, r3
 80119aa:	4610      	mov	r0, r2
 80119ac:	f7ff fc83 	bl	80112b6 <get_fat>
 80119b0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80119b2:	697b      	ldr	r3, [r7, #20]
 80119b4:	2b01      	cmp	r3, #1
 80119b6:	d801      	bhi.n	80119bc <dir_next+0x8c>
 80119b8:	2302      	movs	r3, #2
 80119ba:	e07a      	b.n	8011ab2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80119bc:	697b      	ldr	r3, [r7, #20]
 80119be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119c2:	d101      	bne.n	80119c8 <dir_next+0x98>
 80119c4:	2301      	movs	r3, #1
 80119c6:	e074      	b.n	8011ab2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	695b      	ldr	r3, [r3, #20]
 80119cc:	697a      	ldr	r2, [r7, #20]
 80119ce:	429a      	cmp	r2, r3
 80119d0:	d358      	bcc.n	8011a84 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80119d2:	683b      	ldr	r3, [r7, #0]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d104      	bne.n	80119e2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	2200      	movs	r2, #0
 80119dc:	61da      	str	r2, [r3, #28]
 80119de:	2304      	movs	r3, #4
 80119e0:	e067      	b.n	8011ab2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80119e2:	687a      	ldr	r2, [r7, #4]
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	699b      	ldr	r3, [r3, #24]
 80119e8:	4619      	mov	r1, r3
 80119ea:	4610      	mov	r0, r2
 80119ec:	f7ff fe59 	bl	80116a2 <create_chain>
 80119f0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80119f2:	697b      	ldr	r3, [r7, #20]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d101      	bne.n	80119fc <dir_next+0xcc>
 80119f8:	2307      	movs	r3, #7
 80119fa:	e05a      	b.n	8011ab2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80119fc:	697b      	ldr	r3, [r7, #20]
 80119fe:	2b01      	cmp	r3, #1
 8011a00:	d101      	bne.n	8011a06 <dir_next+0xd6>
 8011a02:	2302      	movs	r3, #2
 8011a04:	e055      	b.n	8011ab2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8011a06:	697b      	ldr	r3, [r7, #20]
 8011a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a0c:	d101      	bne.n	8011a12 <dir_next+0xe2>
 8011a0e:	2301      	movs	r3, #1
 8011a10:	e04f      	b.n	8011ab2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8011a12:	68f8      	ldr	r0, [r7, #12]
 8011a14:	f7ff fb50 	bl	80110b8 <sync_window>
 8011a18:	4603      	mov	r3, r0
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d001      	beq.n	8011a22 <dir_next+0xf2>
 8011a1e:	2301      	movs	r3, #1
 8011a20:	e047      	b.n	8011ab2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	3330      	adds	r3, #48	@ 0x30
 8011a26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011a2a:	2100      	movs	r1, #0
 8011a2c:	4618      	mov	r0, r3
 8011a2e:	f7ff f97a 	bl	8010d26 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8011a32:	2300      	movs	r3, #0
 8011a34:	613b      	str	r3, [r7, #16]
 8011a36:	6979      	ldr	r1, [r7, #20]
 8011a38:	68f8      	ldr	r0, [r7, #12]
 8011a3a:	f7ff fc1d 	bl	8011278 <clust2sect>
 8011a3e:	4602      	mov	r2, r0
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011a44:	e012      	b.n	8011a6c <dir_next+0x13c>
						fs->wflag = 1;
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	2201      	movs	r2, #1
 8011a4a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8011a4c:	68f8      	ldr	r0, [r7, #12]
 8011a4e:	f7ff fb33 	bl	80110b8 <sync_window>
 8011a52:	4603      	mov	r3, r0
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d001      	beq.n	8011a5c <dir_next+0x12c>
 8011a58:	2301      	movs	r3, #1
 8011a5a:	e02a      	b.n	8011ab2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8011a5c:	693b      	ldr	r3, [r7, #16]
 8011a5e:	3301      	adds	r3, #1
 8011a60:	613b      	str	r3, [r7, #16]
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a66:	1c5a      	adds	r2, r3, #1
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	895b      	ldrh	r3, [r3, #10]
 8011a70:	461a      	mov	r2, r3
 8011a72:	693b      	ldr	r3, [r7, #16]
 8011a74:	4293      	cmp	r3, r2
 8011a76:	d3e6      	bcc.n	8011a46 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8011a78:	68fb      	ldr	r3, [r7, #12]
 8011a7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a7c:	693b      	ldr	r3, [r7, #16]
 8011a7e:	1ad2      	subs	r2, r2, r3
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	697a      	ldr	r2, [r7, #20]
 8011a88:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8011a8a:	6979      	ldr	r1, [r7, #20]
 8011a8c:	68f8      	ldr	r0, [r7, #12]
 8011a8e:	f7ff fbf3 	bl	8011278 <clust2sect>
 8011a92:	4602      	mov	r2, r0
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	68ba      	ldr	r2, [r7, #8]
 8011a9c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011aa4:	68bb      	ldr	r3, [r7, #8]
 8011aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011aaa:	441a      	add	r2, r3
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011ab0:	2300      	movs	r3, #0
}
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	3718      	adds	r7, #24
 8011ab6:	46bd      	mov	sp, r7
 8011ab8:	bd80      	pop	{r7, pc}

08011aba <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8011aba:	b580      	push	{r7, lr}
 8011abc:	b086      	sub	sp, #24
 8011abe:	af00      	add	r7, sp, #0
 8011ac0:	6078      	str	r0, [r7, #4]
 8011ac2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8011aca:	2100      	movs	r1, #0
 8011acc:	6878      	ldr	r0, [r7, #4]
 8011ace:	f7ff feb4 	bl	801183a <dir_sdi>
 8011ad2:	4603      	mov	r3, r0
 8011ad4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011ad6:	7dfb      	ldrb	r3, [r7, #23]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d12b      	bne.n	8011b34 <dir_alloc+0x7a>
		n = 0;
 8011adc:	2300      	movs	r3, #0
 8011ade:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	69db      	ldr	r3, [r3, #28]
 8011ae4:	4619      	mov	r1, r3
 8011ae6:	68f8      	ldr	r0, [r7, #12]
 8011ae8:	f7ff fb2a 	bl	8011140 <move_window>
 8011aec:	4603      	mov	r3, r0
 8011aee:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8011af0:	7dfb      	ldrb	r3, [r7, #23]
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d11d      	bne.n	8011b32 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	6a1b      	ldr	r3, [r3, #32]
 8011afa:	781b      	ldrb	r3, [r3, #0]
 8011afc:	2be5      	cmp	r3, #229	@ 0xe5
 8011afe:	d004      	beq.n	8011b0a <dir_alloc+0x50>
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	6a1b      	ldr	r3, [r3, #32]
 8011b04:	781b      	ldrb	r3, [r3, #0]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d107      	bne.n	8011b1a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8011b0a:	693b      	ldr	r3, [r7, #16]
 8011b0c:	3301      	adds	r3, #1
 8011b0e:	613b      	str	r3, [r7, #16]
 8011b10:	693a      	ldr	r2, [r7, #16]
 8011b12:	683b      	ldr	r3, [r7, #0]
 8011b14:	429a      	cmp	r2, r3
 8011b16:	d102      	bne.n	8011b1e <dir_alloc+0x64>
 8011b18:	e00c      	b.n	8011b34 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8011b1e:	2101      	movs	r1, #1
 8011b20:	6878      	ldr	r0, [r7, #4]
 8011b22:	f7ff ff05 	bl	8011930 <dir_next>
 8011b26:	4603      	mov	r3, r0
 8011b28:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8011b2a:	7dfb      	ldrb	r3, [r7, #23]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d0d7      	beq.n	8011ae0 <dir_alloc+0x26>
 8011b30:	e000      	b.n	8011b34 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8011b32:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8011b34:	7dfb      	ldrb	r3, [r7, #23]
 8011b36:	2b04      	cmp	r3, #4
 8011b38:	d101      	bne.n	8011b3e <dir_alloc+0x84>
 8011b3a:	2307      	movs	r3, #7
 8011b3c:	75fb      	strb	r3, [r7, #23]
	return res;
 8011b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b40:	4618      	mov	r0, r3
 8011b42:	3718      	adds	r7, #24
 8011b44:	46bd      	mov	sp, r7
 8011b46:	bd80      	pop	{r7, pc}

08011b48 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b084      	sub	sp, #16
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	6078      	str	r0, [r7, #4]
 8011b50:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8011b52:	683b      	ldr	r3, [r7, #0]
 8011b54:	331a      	adds	r3, #26
 8011b56:	4618      	mov	r0, r3
 8011b58:	f7ff f842 	bl	8010be0 <ld_word>
 8011b5c:	4603      	mov	r3, r0
 8011b5e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	781b      	ldrb	r3, [r3, #0]
 8011b64:	2b03      	cmp	r3, #3
 8011b66:	d109      	bne.n	8011b7c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8011b68:	683b      	ldr	r3, [r7, #0]
 8011b6a:	3314      	adds	r3, #20
 8011b6c:	4618      	mov	r0, r3
 8011b6e:	f7ff f837 	bl	8010be0 <ld_word>
 8011b72:	4603      	mov	r3, r0
 8011b74:	041b      	lsls	r3, r3, #16
 8011b76:	68fa      	ldr	r2, [r7, #12]
 8011b78:	4313      	orrs	r3, r2
 8011b7a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8011b7c:	68fb      	ldr	r3, [r7, #12]
}
 8011b7e:	4618      	mov	r0, r3
 8011b80:	3710      	adds	r7, #16
 8011b82:	46bd      	mov	sp, r7
 8011b84:	bd80      	pop	{r7, pc}

08011b86 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8011b86:	b580      	push	{r7, lr}
 8011b88:	b084      	sub	sp, #16
 8011b8a:	af00      	add	r7, sp, #0
 8011b8c:	60f8      	str	r0, [r7, #12]
 8011b8e:	60b9      	str	r1, [r7, #8]
 8011b90:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8011b92:	68bb      	ldr	r3, [r7, #8]
 8011b94:	331a      	adds	r3, #26
 8011b96:	687a      	ldr	r2, [r7, #4]
 8011b98:	b292      	uxth	r2, r2
 8011b9a:	4611      	mov	r1, r2
 8011b9c:	4618      	mov	r0, r3
 8011b9e:	f7ff f85a 	bl	8010c56 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	781b      	ldrb	r3, [r3, #0]
 8011ba6:	2b03      	cmp	r3, #3
 8011ba8:	d109      	bne.n	8011bbe <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8011baa:	68bb      	ldr	r3, [r7, #8]
 8011bac:	f103 0214 	add.w	r2, r3, #20
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	0c1b      	lsrs	r3, r3, #16
 8011bb4:	b29b      	uxth	r3, r3
 8011bb6:	4619      	mov	r1, r3
 8011bb8:	4610      	mov	r0, r2
 8011bba:	f7ff f84c 	bl	8010c56 <st_word>
	}
}
 8011bbe:	bf00      	nop
 8011bc0:	3710      	adds	r7, #16
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd80      	pop	{r7, pc}

08011bc6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8011bc6:	b580      	push	{r7, lr}
 8011bc8:	b086      	sub	sp, #24
 8011bca:	af00      	add	r7, sp, #0
 8011bcc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8011bd4:	2100      	movs	r1, #0
 8011bd6:	6878      	ldr	r0, [r7, #4]
 8011bd8:	f7ff fe2f 	bl	801183a <dir_sdi>
 8011bdc:	4603      	mov	r3, r0
 8011bde:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8011be0:	7dfb      	ldrb	r3, [r7, #23]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d001      	beq.n	8011bea <dir_find+0x24>
 8011be6:	7dfb      	ldrb	r3, [r7, #23]
 8011be8:	e03e      	b.n	8011c68 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	69db      	ldr	r3, [r3, #28]
 8011bee:	4619      	mov	r1, r3
 8011bf0:	6938      	ldr	r0, [r7, #16]
 8011bf2:	f7ff faa5 	bl	8011140 <move_window>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011bfa:	7dfb      	ldrb	r3, [r7, #23]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d12f      	bne.n	8011c60 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	6a1b      	ldr	r3, [r3, #32]
 8011c04:	781b      	ldrb	r3, [r3, #0]
 8011c06:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8011c08:	7bfb      	ldrb	r3, [r7, #15]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d102      	bne.n	8011c14 <dir_find+0x4e>
 8011c0e:	2304      	movs	r3, #4
 8011c10:	75fb      	strb	r3, [r7, #23]
 8011c12:	e028      	b.n	8011c66 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	6a1b      	ldr	r3, [r3, #32]
 8011c18:	330b      	adds	r3, #11
 8011c1a:	781b      	ldrb	r3, [r3, #0]
 8011c1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011c20:	b2da      	uxtb	r2, r3
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	6a1b      	ldr	r3, [r3, #32]
 8011c2a:	330b      	adds	r3, #11
 8011c2c:	781b      	ldrb	r3, [r3, #0]
 8011c2e:	f003 0308 	and.w	r3, r3, #8
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d10a      	bne.n	8011c4c <dir_find+0x86>
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	6a18      	ldr	r0, [r3, #32]
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	3324      	adds	r3, #36	@ 0x24
 8011c3e:	220b      	movs	r2, #11
 8011c40:	4619      	mov	r1, r3
 8011c42:	f7ff f88b 	bl	8010d5c <mem_cmp>
 8011c46:	4603      	mov	r3, r0
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d00b      	beq.n	8011c64 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8011c4c:	2100      	movs	r1, #0
 8011c4e:	6878      	ldr	r0, [r7, #4]
 8011c50:	f7ff fe6e 	bl	8011930 <dir_next>
 8011c54:	4603      	mov	r3, r0
 8011c56:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8011c58:	7dfb      	ldrb	r3, [r7, #23]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d0c5      	beq.n	8011bea <dir_find+0x24>
 8011c5e:	e002      	b.n	8011c66 <dir_find+0xa0>
		if (res != FR_OK) break;
 8011c60:	bf00      	nop
 8011c62:	e000      	b.n	8011c66 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8011c64:	bf00      	nop

	return res;
 8011c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8011c68:	4618      	mov	r0, r3
 8011c6a:	3718      	adds	r7, #24
 8011c6c:	46bd      	mov	sp, r7
 8011c6e:	bd80      	pop	{r7, pc}

08011c70 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	b084      	sub	sp, #16
 8011c74:	af00      	add	r7, sp, #0
 8011c76:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8011c7e:	2101      	movs	r1, #1
 8011c80:	6878      	ldr	r0, [r7, #4]
 8011c82:	f7ff ff1a 	bl	8011aba <dir_alloc>
 8011c86:	4603      	mov	r3, r0
 8011c88:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8011c8a:	7bfb      	ldrb	r3, [r7, #15]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d11c      	bne.n	8011cca <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	69db      	ldr	r3, [r3, #28]
 8011c94:	4619      	mov	r1, r3
 8011c96:	68b8      	ldr	r0, [r7, #8]
 8011c98:	f7ff fa52 	bl	8011140 <move_window>
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011ca0:	7bfb      	ldrb	r3, [r7, #15]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d111      	bne.n	8011cca <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	6a1b      	ldr	r3, [r3, #32]
 8011caa:	2220      	movs	r2, #32
 8011cac:	2100      	movs	r1, #0
 8011cae:	4618      	mov	r0, r3
 8011cb0:	f7ff f839 	bl	8010d26 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	6a18      	ldr	r0, [r3, #32]
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	3324      	adds	r3, #36	@ 0x24
 8011cbc:	220b      	movs	r2, #11
 8011cbe:	4619      	mov	r1, r3
 8011cc0:	f7ff f810 	bl	8010ce4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8011cc4:	68bb      	ldr	r3, [r7, #8]
 8011cc6:	2201      	movs	r2, #1
 8011cc8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8011cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ccc:	4618      	mov	r0, r3
 8011cce:	3710      	adds	r7, #16
 8011cd0:	46bd      	mov	sp, r7
 8011cd2:	bd80      	pop	{r7, pc}

08011cd4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b088      	sub	sp, #32
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	6078      	str	r0, [r7, #4]
 8011cdc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8011cde:	683b      	ldr	r3, [r7, #0]
 8011ce0:	681b      	ldr	r3, [r3, #0]
 8011ce2:	60fb      	str	r3, [r7, #12]
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	3324      	adds	r3, #36	@ 0x24
 8011ce8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8011cea:	220b      	movs	r2, #11
 8011cec:	2120      	movs	r1, #32
 8011cee:	68b8      	ldr	r0, [r7, #8]
 8011cf0:	f7ff f819 	bl	8010d26 <mem_set>
	si = i = 0; ni = 8;
 8011cf4:	2300      	movs	r3, #0
 8011cf6:	613b      	str	r3, [r7, #16]
 8011cf8:	693b      	ldr	r3, [r7, #16]
 8011cfa:	61fb      	str	r3, [r7, #28]
 8011cfc:	2308      	movs	r3, #8
 8011cfe:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8011d00:	69fb      	ldr	r3, [r7, #28]
 8011d02:	1c5a      	adds	r2, r3, #1
 8011d04:	61fa      	str	r2, [r7, #28]
 8011d06:	68fa      	ldr	r2, [r7, #12]
 8011d08:	4413      	add	r3, r2
 8011d0a:	781b      	ldrb	r3, [r3, #0]
 8011d0c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8011d0e:	7efb      	ldrb	r3, [r7, #27]
 8011d10:	2b20      	cmp	r3, #32
 8011d12:	d94e      	bls.n	8011db2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8011d14:	7efb      	ldrb	r3, [r7, #27]
 8011d16:	2b2f      	cmp	r3, #47	@ 0x2f
 8011d18:	d006      	beq.n	8011d28 <create_name+0x54>
 8011d1a:	7efb      	ldrb	r3, [r7, #27]
 8011d1c:	2b5c      	cmp	r3, #92	@ 0x5c
 8011d1e:	d110      	bne.n	8011d42 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8011d20:	e002      	b.n	8011d28 <create_name+0x54>
 8011d22:	69fb      	ldr	r3, [r7, #28]
 8011d24:	3301      	adds	r3, #1
 8011d26:	61fb      	str	r3, [r7, #28]
 8011d28:	68fa      	ldr	r2, [r7, #12]
 8011d2a:	69fb      	ldr	r3, [r7, #28]
 8011d2c:	4413      	add	r3, r2
 8011d2e:	781b      	ldrb	r3, [r3, #0]
 8011d30:	2b2f      	cmp	r3, #47	@ 0x2f
 8011d32:	d0f6      	beq.n	8011d22 <create_name+0x4e>
 8011d34:	68fa      	ldr	r2, [r7, #12]
 8011d36:	69fb      	ldr	r3, [r7, #28]
 8011d38:	4413      	add	r3, r2
 8011d3a:	781b      	ldrb	r3, [r3, #0]
 8011d3c:	2b5c      	cmp	r3, #92	@ 0x5c
 8011d3e:	d0f0      	beq.n	8011d22 <create_name+0x4e>
			break;
 8011d40:	e038      	b.n	8011db4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8011d42:	7efb      	ldrb	r3, [r7, #27]
 8011d44:	2b2e      	cmp	r3, #46	@ 0x2e
 8011d46:	d003      	beq.n	8011d50 <create_name+0x7c>
 8011d48:	693a      	ldr	r2, [r7, #16]
 8011d4a:	697b      	ldr	r3, [r7, #20]
 8011d4c:	429a      	cmp	r2, r3
 8011d4e:	d30c      	bcc.n	8011d6a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8011d50:	697b      	ldr	r3, [r7, #20]
 8011d52:	2b0b      	cmp	r3, #11
 8011d54:	d002      	beq.n	8011d5c <create_name+0x88>
 8011d56:	7efb      	ldrb	r3, [r7, #27]
 8011d58:	2b2e      	cmp	r3, #46	@ 0x2e
 8011d5a:	d001      	beq.n	8011d60 <create_name+0x8c>
 8011d5c:	2306      	movs	r3, #6
 8011d5e:	e044      	b.n	8011dea <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8011d60:	2308      	movs	r3, #8
 8011d62:	613b      	str	r3, [r7, #16]
 8011d64:	230b      	movs	r3, #11
 8011d66:	617b      	str	r3, [r7, #20]
			continue;
 8011d68:	e022      	b.n	8011db0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8011d6a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	da04      	bge.n	8011d7c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8011d72:	7efb      	ldrb	r3, [r7, #27]
 8011d74:	3b80      	subs	r3, #128	@ 0x80
 8011d76:	4a1f      	ldr	r2, [pc, #124]	@ (8011df4 <create_name+0x120>)
 8011d78:	5cd3      	ldrb	r3, [r2, r3]
 8011d7a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8011d7c:	7efb      	ldrb	r3, [r7, #27]
 8011d7e:	4619      	mov	r1, r3
 8011d80:	481d      	ldr	r0, [pc, #116]	@ (8011df8 <create_name+0x124>)
 8011d82:	f7ff f812 	bl	8010daa <chk_chr>
 8011d86:	4603      	mov	r3, r0
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d001      	beq.n	8011d90 <create_name+0xbc>
 8011d8c:	2306      	movs	r3, #6
 8011d8e:	e02c      	b.n	8011dea <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8011d90:	7efb      	ldrb	r3, [r7, #27]
 8011d92:	2b60      	cmp	r3, #96	@ 0x60
 8011d94:	d905      	bls.n	8011da2 <create_name+0xce>
 8011d96:	7efb      	ldrb	r3, [r7, #27]
 8011d98:	2b7a      	cmp	r3, #122	@ 0x7a
 8011d9a:	d802      	bhi.n	8011da2 <create_name+0xce>
 8011d9c:	7efb      	ldrb	r3, [r7, #27]
 8011d9e:	3b20      	subs	r3, #32
 8011da0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8011da2:	693b      	ldr	r3, [r7, #16]
 8011da4:	1c5a      	adds	r2, r3, #1
 8011da6:	613a      	str	r2, [r7, #16]
 8011da8:	68ba      	ldr	r2, [r7, #8]
 8011daa:	4413      	add	r3, r2
 8011dac:	7efa      	ldrb	r2, [r7, #27]
 8011dae:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8011db0:	e7a6      	b.n	8011d00 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8011db2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8011db4:	68fa      	ldr	r2, [r7, #12]
 8011db6:	69fb      	ldr	r3, [r7, #28]
 8011db8:	441a      	add	r2, r3
 8011dba:	683b      	ldr	r3, [r7, #0]
 8011dbc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8011dbe:	693b      	ldr	r3, [r7, #16]
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d101      	bne.n	8011dc8 <create_name+0xf4>
 8011dc4:	2306      	movs	r3, #6
 8011dc6:	e010      	b.n	8011dea <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8011dc8:	68bb      	ldr	r3, [r7, #8]
 8011dca:	781b      	ldrb	r3, [r3, #0]
 8011dcc:	2be5      	cmp	r3, #229	@ 0xe5
 8011dce:	d102      	bne.n	8011dd6 <create_name+0x102>
 8011dd0:	68bb      	ldr	r3, [r7, #8]
 8011dd2:	2205      	movs	r2, #5
 8011dd4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8011dd6:	7efb      	ldrb	r3, [r7, #27]
 8011dd8:	2b20      	cmp	r3, #32
 8011dda:	d801      	bhi.n	8011de0 <create_name+0x10c>
 8011ddc:	2204      	movs	r2, #4
 8011dde:	e000      	b.n	8011de2 <create_name+0x10e>
 8011de0:	2200      	movs	r2, #0
 8011de2:	68bb      	ldr	r3, [r7, #8]
 8011de4:	330b      	adds	r3, #11
 8011de6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8011de8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8011dea:	4618      	mov	r0, r3
 8011dec:	3720      	adds	r7, #32
 8011dee:	46bd      	mov	sp, r7
 8011df0:	bd80      	pop	{r7, pc}
 8011df2:	bf00      	nop
 8011df4:	0801a4f8 	.word	0x0801a4f8
 8011df8:	08016a5c 	.word	0x08016a5c

08011dfc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8011dfc:	b580      	push	{r7, lr}
 8011dfe:	b086      	sub	sp, #24
 8011e00:	af00      	add	r7, sp, #0
 8011e02:	6078      	str	r0, [r7, #4]
 8011e04:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8011e0a:	693b      	ldr	r3, [r7, #16]
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8011e10:	e002      	b.n	8011e18 <follow_path+0x1c>
 8011e12:	683b      	ldr	r3, [r7, #0]
 8011e14:	3301      	adds	r3, #1
 8011e16:	603b      	str	r3, [r7, #0]
 8011e18:	683b      	ldr	r3, [r7, #0]
 8011e1a:	781b      	ldrb	r3, [r3, #0]
 8011e1c:	2b2f      	cmp	r3, #47	@ 0x2f
 8011e1e:	d0f8      	beq.n	8011e12 <follow_path+0x16>
 8011e20:	683b      	ldr	r3, [r7, #0]
 8011e22:	781b      	ldrb	r3, [r3, #0]
 8011e24:	2b5c      	cmp	r3, #92	@ 0x5c
 8011e26:	d0f4      	beq.n	8011e12 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8011e28:	693b      	ldr	r3, [r7, #16]
 8011e2a:	2200      	movs	r2, #0
 8011e2c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8011e2e:	683b      	ldr	r3, [r7, #0]
 8011e30:	781b      	ldrb	r3, [r3, #0]
 8011e32:	2b1f      	cmp	r3, #31
 8011e34:	d80a      	bhi.n	8011e4c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	2280      	movs	r2, #128	@ 0x80
 8011e3a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8011e3e:	2100      	movs	r1, #0
 8011e40:	6878      	ldr	r0, [r7, #4]
 8011e42:	f7ff fcfa 	bl	801183a <dir_sdi>
 8011e46:	4603      	mov	r3, r0
 8011e48:	75fb      	strb	r3, [r7, #23]
 8011e4a:	e043      	b.n	8011ed4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011e4c:	463b      	mov	r3, r7
 8011e4e:	4619      	mov	r1, r3
 8011e50:	6878      	ldr	r0, [r7, #4]
 8011e52:	f7ff ff3f 	bl	8011cd4 <create_name>
 8011e56:	4603      	mov	r3, r0
 8011e58:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8011e5a:	7dfb      	ldrb	r3, [r7, #23]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d134      	bne.n	8011eca <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8011e60:	6878      	ldr	r0, [r7, #4]
 8011e62:	f7ff feb0 	bl	8011bc6 <dir_find>
 8011e66:	4603      	mov	r3, r0
 8011e68:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8011e70:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8011e72:	7dfb      	ldrb	r3, [r7, #23]
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d00a      	beq.n	8011e8e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8011e78:	7dfb      	ldrb	r3, [r7, #23]
 8011e7a:	2b04      	cmp	r3, #4
 8011e7c:	d127      	bne.n	8011ece <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8011e7e:	7afb      	ldrb	r3, [r7, #11]
 8011e80:	f003 0304 	and.w	r3, r3, #4
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d122      	bne.n	8011ece <follow_path+0xd2>
 8011e88:	2305      	movs	r3, #5
 8011e8a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8011e8c:	e01f      	b.n	8011ece <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011e8e:	7afb      	ldrb	r3, [r7, #11]
 8011e90:	f003 0304 	and.w	r3, r3, #4
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d11c      	bne.n	8011ed2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8011e98:	693b      	ldr	r3, [r7, #16]
 8011e9a:	799b      	ldrb	r3, [r3, #6]
 8011e9c:	f003 0310 	and.w	r3, r3, #16
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d102      	bne.n	8011eaa <follow_path+0xae>
				res = FR_NO_PATH; break;
 8011ea4:	2305      	movs	r3, #5
 8011ea6:	75fb      	strb	r3, [r7, #23]
 8011ea8:	e014      	b.n	8011ed4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	695b      	ldr	r3, [r3, #20]
 8011eb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011eb8:	4413      	add	r3, r2
 8011eba:	4619      	mov	r1, r3
 8011ebc:	68f8      	ldr	r0, [r7, #12]
 8011ebe:	f7ff fe43 	bl	8011b48 <ld_clust>
 8011ec2:	4602      	mov	r2, r0
 8011ec4:	693b      	ldr	r3, [r7, #16]
 8011ec6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011ec8:	e7c0      	b.n	8011e4c <follow_path+0x50>
			if (res != FR_OK) break;
 8011eca:	bf00      	nop
 8011ecc:	e002      	b.n	8011ed4 <follow_path+0xd8>
				break;
 8011ece:	bf00      	nop
 8011ed0:	e000      	b.n	8011ed4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011ed2:	bf00      	nop
			}
		}
	}

	return res;
 8011ed4:	7dfb      	ldrb	r3, [r7, #23]
}
 8011ed6:	4618      	mov	r0, r3
 8011ed8:	3718      	adds	r7, #24
 8011eda:	46bd      	mov	sp, r7
 8011edc:	bd80      	pop	{r7, pc}

08011ede <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011ede:	b480      	push	{r7}
 8011ee0:	b087      	sub	sp, #28
 8011ee2:	af00      	add	r7, sp, #0
 8011ee4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8011ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8011eea:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d031      	beq.n	8011f58 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	617b      	str	r3, [r7, #20]
 8011efa:	e002      	b.n	8011f02 <get_ldnumber+0x24>
 8011efc:	697b      	ldr	r3, [r7, #20]
 8011efe:	3301      	adds	r3, #1
 8011f00:	617b      	str	r3, [r7, #20]
 8011f02:	697b      	ldr	r3, [r7, #20]
 8011f04:	781b      	ldrb	r3, [r3, #0]
 8011f06:	2b20      	cmp	r3, #32
 8011f08:	d903      	bls.n	8011f12 <get_ldnumber+0x34>
 8011f0a:	697b      	ldr	r3, [r7, #20]
 8011f0c:	781b      	ldrb	r3, [r3, #0]
 8011f0e:	2b3a      	cmp	r3, #58	@ 0x3a
 8011f10:	d1f4      	bne.n	8011efc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8011f12:	697b      	ldr	r3, [r7, #20]
 8011f14:	781b      	ldrb	r3, [r3, #0]
 8011f16:	2b3a      	cmp	r3, #58	@ 0x3a
 8011f18:	d11c      	bne.n	8011f54 <get_ldnumber+0x76>
			tp = *path;
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	1c5a      	adds	r2, r3, #1
 8011f24:	60fa      	str	r2, [r7, #12]
 8011f26:	781b      	ldrb	r3, [r3, #0]
 8011f28:	3b30      	subs	r3, #48	@ 0x30
 8011f2a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8011f2c:	68bb      	ldr	r3, [r7, #8]
 8011f2e:	2b09      	cmp	r3, #9
 8011f30:	d80e      	bhi.n	8011f50 <get_ldnumber+0x72>
 8011f32:	68fa      	ldr	r2, [r7, #12]
 8011f34:	697b      	ldr	r3, [r7, #20]
 8011f36:	429a      	cmp	r2, r3
 8011f38:	d10a      	bne.n	8011f50 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8011f3a:	68bb      	ldr	r3, [r7, #8]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d107      	bne.n	8011f50 <get_ldnumber+0x72>
					vol = (int)i;
 8011f40:	68bb      	ldr	r3, [r7, #8]
 8011f42:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8011f44:	697b      	ldr	r3, [r7, #20]
 8011f46:	3301      	adds	r3, #1
 8011f48:	617b      	str	r3, [r7, #20]
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	697a      	ldr	r2, [r7, #20]
 8011f4e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011f50:	693b      	ldr	r3, [r7, #16]
 8011f52:	e002      	b.n	8011f5a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8011f54:	2300      	movs	r3, #0
 8011f56:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8011f58:	693b      	ldr	r3, [r7, #16]
}
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	371c      	adds	r7, #28
 8011f5e:	46bd      	mov	sp, r7
 8011f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f64:	4770      	bx	lr
	...

08011f68 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8011f68:	b580      	push	{r7, lr}
 8011f6a:	b082      	sub	sp, #8
 8011f6c:	af00      	add	r7, sp, #0
 8011f6e:	6078      	str	r0, [r7, #4]
 8011f70:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	2200      	movs	r2, #0
 8011f76:	70da      	strb	r2, [r3, #3]
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8011f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011f80:	6839      	ldr	r1, [r7, #0]
 8011f82:	6878      	ldr	r0, [r7, #4]
 8011f84:	f7ff f8dc 	bl	8011140 <move_window>
 8011f88:	4603      	mov	r3, r0
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d001      	beq.n	8011f92 <check_fs+0x2a>
 8011f8e:	2304      	movs	r3, #4
 8011f90:	e038      	b.n	8012004 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	3330      	adds	r3, #48	@ 0x30
 8011f96:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8011f9a:	4618      	mov	r0, r3
 8011f9c:	f7fe fe20 	bl	8010be0 <ld_word>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	461a      	mov	r2, r3
 8011fa4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8011fa8:	429a      	cmp	r2, r3
 8011faa:	d001      	beq.n	8011fb0 <check_fs+0x48>
 8011fac:	2303      	movs	r3, #3
 8011fae:	e029      	b.n	8012004 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011fb6:	2be9      	cmp	r3, #233	@ 0xe9
 8011fb8:	d009      	beq.n	8011fce <check_fs+0x66>
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011fc0:	2beb      	cmp	r3, #235	@ 0xeb
 8011fc2:	d11e      	bne.n	8012002 <check_fs+0x9a>
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8011fca:	2b90      	cmp	r3, #144	@ 0x90
 8011fcc:	d119      	bne.n	8012002 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	3330      	adds	r3, #48	@ 0x30
 8011fd2:	3336      	adds	r3, #54	@ 0x36
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	f7fe fe1b 	bl	8010c10 <ld_dword>
 8011fda:	4603      	mov	r3, r0
 8011fdc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011fe0:	4a0a      	ldr	r2, [pc, #40]	@ (801200c <check_fs+0xa4>)
 8011fe2:	4293      	cmp	r3, r2
 8011fe4:	d101      	bne.n	8011fea <check_fs+0x82>
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	e00c      	b.n	8012004 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	3330      	adds	r3, #48	@ 0x30
 8011fee:	3352      	adds	r3, #82	@ 0x52
 8011ff0:	4618      	mov	r0, r3
 8011ff2:	f7fe fe0d 	bl	8010c10 <ld_dword>
 8011ff6:	4603      	mov	r3, r0
 8011ff8:	4a05      	ldr	r2, [pc, #20]	@ (8012010 <check_fs+0xa8>)
 8011ffa:	4293      	cmp	r3, r2
 8011ffc:	d101      	bne.n	8012002 <check_fs+0x9a>
 8011ffe:	2300      	movs	r3, #0
 8012000:	e000      	b.n	8012004 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8012002:	2302      	movs	r3, #2
}
 8012004:	4618      	mov	r0, r3
 8012006:	3708      	adds	r7, #8
 8012008:	46bd      	mov	sp, r7
 801200a:	bd80      	pop	{r7, pc}
 801200c:	00544146 	.word	0x00544146
 8012010:	33544146 	.word	0x33544146

08012014 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8012014:	b580      	push	{r7, lr}
 8012016:	b096      	sub	sp, #88	@ 0x58
 8012018:	af00      	add	r7, sp, #0
 801201a:	60f8      	str	r0, [r7, #12]
 801201c:	60b9      	str	r1, [r7, #8]
 801201e:	4613      	mov	r3, r2
 8012020:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8012022:	68bb      	ldr	r3, [r7, #8]
 8012024:	2200      	movs	r2, #0
 8012026:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8012028:	68f8      	ldr	r0, [r7, #12]
 801202a:	f7ff ff58 	bl	8011ede <get_ldnumber>
 801202e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012030:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012032:	2b00      	cmp	r3, #0
 8012034:	da01      	bge.n	801203a <find_volume+0x26>
 8012036:	230b      	movs	r3, #11
 8012038:	e22d      	b.n	8012496 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801203a:	4aa1      	ldr	r2, [pc, #644]	@ (80122c0 <find_volume+0x2ac>)
 801203c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801203e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012042:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012046:	2b00      	cmp	r3, #0
 8012048:	d101      	bne.n	801204e <find_volume+0x3a>
 801204a:	230c      	movs	r3, #12
 801204c:	e223      	b.n	8012496 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801204e:	68bb      	ldr	r3, [r7, #8]
 8012050:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012052:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012054:	79fb      	ldrb	r3, [r7, #7]
 8012056:	f023 0301 	bic.w	r3, r3, #1
 801205a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801205c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801205e:	781b      	ldrb	r3, [r3, #0]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d01a      	beq.n	801209a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012066:	785b      	ldrb	r3, [r3, #1]
 8012068:	4618      	mov	r0, r3
 801206a:	f7fe fd1b 	bl	8010aa4 <disk_status>
 801206e:	4603      	mov	r3, r0
 8012070:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012074:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012078:	f003 0301 	and.w	r3, r3, #1
 801207c:	2b00      	cmp	r3, #0
 801207e:	d10c      	bne.n	801209a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012080:	79fb      	ldrb	r3, [r7, #7]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d007      	beq.n	8012096 <find_volume+0x82>
 8012086:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801208a:	f003 0304 	and.w	r3, r3, #4
 801208e:	2b00      	cmp	r3, #0
 8012090:	d001      	beq.n	8012096 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012092:	230a      	movs	r3, #10
 8012094:	e1ff      	b.n	8012496 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8012096:	2300      	movs	r3, #0
 8012098:	e1fd      	b.n	8012496 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801209a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801209c:	2200      	movs	r2, #0
 801209e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80120a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120a2:	b2da      	uxtb	r2, r3
 80120a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120a6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80120a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120aa:	785b      	ldrb	r3, [r3, #1]
 80120ac:	4618      	mov	r0, r3
 80120ae:	f7fe fd13 	bl	8010ad8 <disk_initialize>
 80120b2:	4603      	mov	r3, r0
 80120b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80120b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80120bc:	f003 0301 	and.w	r3, r3, #1
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d001      	beq.n	80120c8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80120c4:	2303      	movs	r3, #3
 80120c6:	e1e6      	b.n	8012496 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80120c8:	79fb      	ldrb	r3, [r7, #7]
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d007      	beq.n	80120de <find_volume+0xca>
 80120ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80120d2:	f003 0304 	and.w	r3, r3, #4
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d001      	beq.n	80120de <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80120da:	230a      	movs	r3, #10
 80120dc:	e1db      	b.n	8012496 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80120de:	2300      	movs	r3, #0
 80120e0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80120e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80120e4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80120e6:	f7ff ff3f 	bl	8011f68 <check_fs>
 80120ea:	4603      	mov	r3, r0
 80120ec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80120f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80120f4:	2b02      	cmp	r3, #2
 80120f6:	d149      	bne.n	801218c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80120f8:	2300      	movs	r3, #0
 80120fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80120fc:	e01e      	b.n	801213c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80120fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012100:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012106:	011b      	lsls	r3, r3, #4
 8012108:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 801210c:	4413      	add	r3, r2
 801210e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012112:	3304      	adds	r3, #4
 8012114:	781b      	ldrb	r3, [r3, #0]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d006      	beq.n	8012128 <find_volume+0x114>
 801211a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801211c:	3308      	adds	r3, #8
 801211e:	4618      	mov	r0, r3
 8012120:	f7fe fd76 	bl	8010c10 <ld_dword>
 8012124:	4602      	mov	r2, r0
 8012126:	e000      	b.n	801212a <find_volume+0x116>
 8012128:	2200      	movs	r2, #0
 801212a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801212c:	009b      	lsls	r3, r3, #2
 801212e:	3358      	adds	r3, #88	@ 0x58
 8012130:	443b      	add	r3, r7
 8012132:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012136:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012138:	3301      	adds	r3, #1
 801213a:	643b      	str	r3, [r7, #64]	@ 0x40
 801213c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801213e:	2b03      	cmp	r3, #3
 8012140:	d9dd      	bls.n	80120fe <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012142:	2300      	movs	r3, #0
 8012144:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8012146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012148:	2b00      	cmp	r3, #0
 801214a:	d002      	beq.n	8012152 <find_volume+0x13e>
 801214c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801214e:	3b01      	subs	r3, #1
 8012150:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012154:	009b      	lsls	r3, r3, #2
 8012156:	3358      	adds	r3, #88	@ 0x58
 8012158:	443b      	add	r3, r7
 801215a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801215e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012162:	2b00      	cmp	r3, #0
 8012164:	d005      	beq.n	8012172 <find_volume+0x15e>
 8012166:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012168:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801216a:	f7ff fefd 	bl	8011f68 <check_fs>
 801216e:	4603      	mov	r3, r0
 8012170:	e000      	b.n	8012174 <find_volume+0x160>
 8012172:	2303      	movs	r3, #3
 8012174:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8012178:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801217c:	2b01      	cmp	r3, #1
 801217e:	d905      	bls.n	801218c <find_volume+0x178>
 8012180:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012182:	3301      	adds	r3, #1
 8012184:	643b      	str	r3, [r7, #64]	@ 0x40
 8012186:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012188:	2b03      	cmp	r3, #3
 801218a:	d9e2      	bls.n	8012152 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801218c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8012190:	2b04      	cmp	r3, #4
 8012192:	d101      	bne.n	8012198 <find_volume+0x184>
 8012194:	2301      	movs	r3, #1
 8012196:	e17e      	b.n	8012496 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8012198:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801219c:	2b01      	cmp	r3, #1
 801219e:	d901      	bls.n	80121a4 <find_volume+0x190>
 80121a0:	230d      	movs	r3, #13
 80121a2:	e178      	b.n	8012496 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80121a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121a6:	3330      	adds	r3, #48	@ 0x30
 80121a8:	330b      	adds	r3, #11
 80121aa:	4618      	mov	r0, r3
 80121ac:	f7fe fd18 	bl	8010be0 <ld_word>
 80121b0:	4603      	mov	r3, r0
 80121b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80121b6:	d001      	beq.n	80121bc <find_volume+0x1a8>
 80121b8:	230d      	movs	r3, #13
 80121ba:	e16c      	b.n	8012496 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80121bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121be:	3330      	adds	r3, #48	@ 0x30
 80121c0:	3316      	adds	r3, #22
 80121c2:	4618      	mov	r0, r3
 80121c4:	f7fe fd0c 	bl	8010be0 <ld_word>
 80121c8:	4603      	mov	r3, r0
 80121ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80121cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d106      	bne.n	80121e0 <find_volume+0x1cc>
 80121d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121d4:	3330      	adds	r3, #48	@ 0x30
 80121d6:	3324      	adds	r3, #36	@ 0x24
 80121d8:	4618      	mov	r0, r3
 80121da:	f7fe fd19 	bl	8010c10 <ld_dword>
 80121de:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80121e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80121e4:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80121e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121e8:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80121ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121ee:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80121f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121f2:	789b      	ldrb	r3, [r3, #2]
 80121f4:	2b01      	cmp	r3, #1
 80121f6:	d005      	beq.n	8012204 <find_volume+0x1f0>
 80121f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121fa:	789b      	ldrb	r3, [r3, #2]
 80121fc:	2b02      	cmp	r3, #2
 80121fe:	d001      	beq.n	8012204 <find_volume+0x1f0>
 8012200:	230d      	movs	r3, #13
 8012202:	e148      	b.n	8012496 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8012204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012206:	789b      	ldrb	r3, [r3, #2]
 8012208:	461a      	mov	r2, r3
 801220a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801220c:	fb02 f303 	mul.w	r3, r2, r3
 8012210:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8012212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012214:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012218:	461a      	mov	r2, r3
 801221a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801221c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801221e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012220:	895b      	ldrh	r3, [r3, #10]
 8012222:	2b00      	cmp	r3, #0
 8012224:	d008      	beq.n	8012238 <find_volume+0x224>
 8012226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012228:	895b      	ldrh	r3, [r3, #10]
 801222a:	461a      	mov	r2, r3
 801222c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801222e:	895b      	ldrh	r3, [r3, #10]
 8012230:	3b01      	subs	r3, #1
 8012232:	4013      	ands	r3, r2
 8012234:	2b00      	cmp	r3, #0
 8012236:	d001      	beq.n	801223c <find_volume+0x228>
 8012238:	230d      	movs	r3, #13
 801223a:	e12c      	b.n	8012496 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801223c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801223e:	3330      	adds	r3, #48	@ 0x30
 8012240:	3311      	adds	r3, #17
 8012242:	4618      	mov	r0, r3
 8012244:	f7fe fccc 	bl	8010be0 <ld_word>
 8012248:	4603      	mov	r3, r0
 801224a:	461a      	mov	r2, r3
 801224c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801224e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012252:	891b      	ldrh	r3, [r3, #8]
 8012254:	f003 030f 	and.w	r3, r3, #15
 8012258:	b29b      	uxth	r3, r3
 801225a:	2b00      	cmp	r3, #0
 801225c:	d001      	beq.n	8012262 <find_volume+0x24e>
 801225e:	230d      	movs	r3, #13
 8012260:	e119      	b.n	8012496 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012264:	3330      	adds	r3, #48	@ 0x30
 8012266:	3313      	adds	r3, #19
 8012268:	4618      	mov	r0, r3
 801226a:	f7fe fcb9 	bl	8010be0 <ld_word>
 801226e:	4603      	mov	r3, r0
 8012270:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012274:	2b00      	cmp	r3, #0
 8012276:	d106      	bne.n	8012286 <find_volume+0x272>
 8012278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801227a:	3330      	adds	r3, #48	@ 0x30
 801227c:	3320      	adds	r3, #32
 801227e:	4618      	mov	r0, r3
 8012280:	f7fe fcc6 	bl	8010c10 <ld_dword>
 8012284:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8012286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012288:	3330      	adds	r3, #48	@ 0x30
 801228a:	330e      	adds	r3, #14
 801228c:	4618      	mov	r0, r3
 801228e:	f7fe fca7 	bl	8010be0 <ld_word>
 8012292:	4603      	mov	r3, r0
 8012294:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8012296:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012298:	2b00      	cmp	r3, #0
 801229a:	d101      	bne.n	80122a0 <find_volume+0x28c>
 801229c:	230d      	movs	r3, #13
 801229e:	e0fa      	b.n	8012496 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80122a0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80122a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80122a4:	4413      	add	r3, r2
 80122a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80122a8:	8912      	ldrh	r2, [r2, #8]
 80122aa:	0912      	lsrs	r2, r2, #4
 80122ac:	b292      	uxth	r2, r2
 80122ae:	4413      	add	r3, r2
 80122b0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80122b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80122b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122b6:	429a      	cmp	r2, r3
 80122b8:	d204      	bcs.n	80122c4 <find_volume+0x2b0>
 80122ba:	230d      	movs	r3, #13
 80122bc:	e0eb      	b.n	8012496 <find_volume+0x482>
 80122be:	bf00      	nop
 80122c0:	20006b5c 	.word	0x20006b5c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80122c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80122c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122c8:	1ad3      	subs	r3, r2, r3
 80122ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80122cc:	8952      	ldrh	r2, [r2, #10]
 80122ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80122d2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80122d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d101      	bne.n	80122de <find_volume+0x2ca>
 80122da:	230d      	movs	r3, #13
 80122dc:	e0db      	b.n	8012496 <find_volume+0x482>
		fmt = FS_FAT32;
 80122de:	2303      	movs	r3, #3
 80122e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80122e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122e6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80122ea:	4293      	cmp	r3, r2
 80122ec:	d802      	bhi.n	80122f4 <find_volume+0x2e0>
 80122ee:	2302      	movs	r3, #2
 80122f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80122f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122f6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80122fa:	4293      	cmp	r3, r2
 80122fc:	d802      	bhi.n	8012304 <find_volume+0x2f0>
 80122fe:	2301      	movs	r3, #1
 8012300:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8012304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012306:	1c9a      	adds	r2, r3, #2
 8012308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801230a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 801230c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801230e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012310:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8012312:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8012314:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012316:	441a      	add	r2, r3
 8012318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801231a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 801231c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801231e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012320:	441a      	add	r2, r3
 8012322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012324:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8012326:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801232a:	2b03      	cmp	r3, #3
 801232c:	d11e      	bne.n	801236c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801232e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012330:	3330      	adds	r3, #48	@ 0x30
 8012332:	332a      	adds	r3, #42	@ 0x2a
 8012334:	4618      	mov	r0, r3
 8012336:	f7fe fc53 	bl	8010be0 <ld_word>
 801233a:	4603      	mov	r3, r0
 801233c:	2b00      	cmp	r3, #0
 801233e:	d001      	beq.n	8012344 <find_volume+0x330>
 8012340:	230d      	movs	r3, #13
 8012342:	e0a8      	b.n	8012496 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012346:	891b      	ldrh	r3, [r3, #8]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d001      	beq.n	8012350 <find_volume+0x33c>
 801234c:	230d      	movs	r3, #13
 801234e:	e0a2      	b.n	8012496 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012352:	3330      	adds	r3, #48	@ 0x30
 8012354:	332c      	adds	r3, #44	@ 0x2c
 8012356:	4618      	mov	r0, r3
 8012358:	f7fe fc5a 	bl	8010c10 <ld_dword>
 801235c:	4602      	mov	r2, r0
 801235e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012360:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012364:	695b      	ldr	r3, [r3, #20]
 8012366:	009b      	lsls	r3, r3, #2
 8012368:	647b      	str	r3, [r7, #68]	@ 0x44
 801236a:	e01f      	b.n	80123ac <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801236c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801236e:	891b      	ldrh	r3, [r3, #8]
 8012370:	2b00      	cmp	r3, #0
 8012372:	d101      	bne.n	8012378 <find_volume+0x364>
 8012374:	230d      	movs	r3, #13
 8012376:	e08e      	b.n	8012496 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8012378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801237a:	6a1a      	ldr	r2, [r3, #32]
 801237c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801237e:	441a      	add	r2, r3
 8012380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012382:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012384:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8012388:	2b02      	cmp	r3, #2
 801238a:	d103      	bne.n	8012394 <find_volume+0x380>
 801238c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801238e:	695b      	ldr	r3, [r3, #20]
 8012390:	005b      	lsls	r3, r3, #1
 8012392:	e00a      	b.n	80123aa <find_volume+0x396>
 8012394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012396:	695a      	ldr	r2, [r3, #20]
 8012398:	4613      	mov	r3, r2
 801239a:	005b      	lsls	r3, r3, #1
 801239c:	4413      	add	r3, r2
 801239e:	085a      	lsrs	r2, r3, #1
 80123a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123a2:	695b      	ldr	r3, [r3, #20]
 80123a4:	f003 0301 	and.w	r3, r3, #1
 80123a8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80123aa:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80123ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123ae:	699a      	ldr	r2, [r3, #24]
 80123b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80123b2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80123b6:	0a5b      	lsrs	r3, r3, #9
 80123b8:	429a      	cmp	r2, r3
 80123ba:	d201      	bcs.n	80123c0 <find_volume+0x3ac>
 80123bc:	230d      	movs	r3, #13
 80123be:	e06a      	b.n	8012496 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80123c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123c2:	f04f 32ff 	mov.w	r2, #4294967295
 80123c6:	611a      	str	r2, [r3, #16]
 80123c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123ca:	691a      	ldr	r2, [r3, #16]
 80123cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123ce:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80123d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123d2:	2280      	movs	r2, #128	@ 0x80
 80123d4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80123d6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80123da:	2b03      	cmp	r3, #3
 80123dc:	d149      	bne.n	8012472 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80123de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123e0:	3330      	adds	r3, #48	@ 0x30
 80123e2:	3330      	adds	r3, #48	@ 0x30
 80123e4:	4618      	mov	r0, r3
 80123e6:	f7fe fbfb 	bl	8010be0 <ld_word>
 80123ea:	4603      	mov	r3, r0
 80123ec:	2b01      	cmp	r3, #1
 80123ee:	d140      	bne.n	8012472 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80123f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123f2:	3301      	adds	r3, #1
 80123f4:	4619      	mov	r1, r3
 80123f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80123f8:	f7fe fea2 	bl	8011140 <move_window>
 80123fc:	4603      	mov	r3, r0
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d137      	bne.n	8012472 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8012402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012404:	2200      	movs	r2, #0
 8012406:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8012408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801240a:	3330      	adds	r3, #48	@ 0x30
 801240c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8012410:	4618      	mov	r0, r3
 8012412:	f7fe fbe5 	bl	8010be0 <ld_word>
 8012416:	4603      	mov	r3, r0
 8012418:	461a      	mov	r2, r3
 801241a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801241e:	429a      	cmp	r2, r3
 8012420:	d127      	bne.n	8012472 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8012422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012424:	3330      	adds	r3, #48	@ 0x30
 8012426:	4618      	mov	r0, r3
 8012428:	f7fe fbf2 	bl	8010c10 <ld_dword>
 801242c:	4603      	mov	r3, r0
 801242e:	4a1c      	ldr	r2, [pc, #112]	@ (80124a0 <find_volume+0x48c>)
 8012430:	4293      	cmp	r3, r2
 8012432:	d11e      	bne.n	8012472 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012436:	3330      	adds	r3, #48	@ 0x30
 8012438:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801243c:	4618      	mov	r0, r3
 801243e:	f7fe fbe7 	bl	8010c10 <ld_dword>
 8012442:	4603      	mov	r3, r0
 8012444:	4a17      	ldr	r2, [pc, #92]	@ (80124a4 <find_volume+0x490>)
 8012446:	4293      	cmp	r3, r2
 8012448:	d113      	bne.n	8012472 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801244a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801244c:	3330      	adds	r3, #48	@ 0x30
 801244e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8012452:	4618      	mov	r0, r3
 8012454:	f7fe fbdc 	bl	8010c10 <ld_dword>
 8012458:	4602      	mov	r2, r0
 801245a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801245c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801245e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012460:	3330      	adds	r3, #48	@ 0x30
 8012462:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8012466:	4618      	mov	r0, r3
 8012468:	f7fe fbd2 	bl	8010c10 <ld_dword>
 801246c:	4602      	mov	r2, r0
 801246e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012470:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012474:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8012478:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801247a:	4b0b      	ldr	r3, [pc, #44]	@ (80124a8 <find_volume+0x494>)
 801247c:	881b      	ldrh	r3, [r3, #0]
 801247e:	3301      	adds	r3, #1
 8012480:	b29a      	uxth	r2, r3
 8012482:	4b09      	ldr	r3, [pc, #36]	@ (80124a8 <find_volume+0x494>)
 8012484:	801a      	strh	r2, [r3, #0]
 8012486:	4b08      	ldr	r3, [pc, #32]	@ (80124a8 <find_volume+0x494>)
 8012488:	881a      	ldrh	r2, [r3, #0]
 801248a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801248c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801248e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012490:	f7fe fdee 	bl	8011070 <clear_lock>
#endif
	return FR_OK;
 8012494:	2300      	movs	r3, #0
}
 8012496:	4618      	mov	r0, r3
 8012498:	3758      	adds	r7, #88	@ 0x58
 801249a:	46bd      	mov	sp, r7
 801249c:	bd80      	pop	{r7, pc}
 801249e:	bf00      	nop
 80124a0:	41615252 	.word	0x41615252
 80124a4:	61417272 	.word	0x61417272
 80124a8:	20006b60 	.word	0x20006b60

080124ac <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80124ac:	b580      	push	{r7, lr}
 80124ae:	b084      	sub	sp, #16
 80124b0:	af00      	add	r7, sp, #0
 80124b2:	6078      	str	r0, [r7, #4]
 80124b4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80124b6:	2309      	movs	r3, #9
 80124b8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d01c      	beq.n	80124fa <validate+0x4e>
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d018      	beq.n	80124fa <validate+0x4e>
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	781b      	ldrb	r3, [r3, #0]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d013      	beq.n	80124fa <validate+0x4e>
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	889a      	ldrh	r2, [r3, #4]
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	88db      	ldrh	r3, [r3, #6]
 80124dc:	429a      	cmp	r2, r3
 80124de:	d10c      	bne.n	80124fa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	785b      	ldrb	r3, [r3, #1]
 80124e6:	4618      	mov	r0, r3
 80124e8:	f7fe fadc 	bl	8010aa4 <disk_status>
 80124ec:	4603      	mov	r3, r0
 80124ee:	f003 0301 	and.w	r3, r3, #1
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d101      	bne.n	80124fa <validate+0x4e>
			res = FR_OK;
 80124f6:	2300      	movs	r3, #0
 80124f8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80124fa:	7bfb      	ldrb	r3, [r7, #15]
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d102      	bne.n	8012506 <validate+0x5a>
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	e000      	b.n	8012508 <validate+0x5c>
 8012506:	2300      	movs	r3, #0
 8012508:	683a      	ldr	r2, [r7, #0]
 801250a:	6013      	str	r3, [r2, #0]
	return res;
 801250c:	7bfb      	ldrb	r3, [r7, #15]
}
 801250e:	4618      	mov	r0, r3
 8012510:	3710      	adds	r7, #16
 8012512:	46bd      	mov	sp, r7
 8012514:	bd80      	pop	{r7, pc}
	...

08012518 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8012518:	b580      	push	{r7, lr}
 801251a:	b088      	sub	sp, #32
 801251c:	af00      	add	r7, sp, #0
 801251e:	60f8      	str	r0, [r7, #12]
 8012520:	60b9      	str	r1, [r7, #8]
 8012522:	4613      	mov	r3, r2
 8012524:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8012526:	68bb      	ldr	r3, [r7, #8]
 8012528:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801252a:	f107 0310 	add.w	r3, r7, #16
 801252e:	4618      	mov	r0, r3
 8012530:	f7ff fcd5 	bl	8011ede <get_ldnumber>
 8012534:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8012536:	69fb      	ldr	r3, [r7, #28]
 8012538:	2b00      	cmp	r3, #0
 801253a:	da01      	bge.n	8012540 <f_mount+0x28>
 801253c:	230b      	movs	r3, #11
 801253e:	e02b      	b.n	8012598 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012540:	4a17      	ldr	r2, [pc, #92]	@ (80125a0 <f_mount+0x88>)
 8012542:	69fb      	ldr	r3, [r7, #28]
 8012544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012548:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801254a:	69bb      	ldr	r3, [r7, #24]
 801254c:	2b00      	cmp	r3, #0
 801254e:	d005      	beq.n	801255c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012550:	69b8      	ldr	r0, [r7, #24]
 8012552:	f7fe fd8d 	bl	8011070 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8012556:	69bb      	ldr	r3, [r7, #24]
 8012558:	2200      	movs	r2, #0
 801255a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	2b00      	cmp	r3, #0
 8012560:	d002      	beq.n	8012568 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	2200      	movs	r2, #0
 8012566:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8012568:	68fa      	ldr	r2, [r7, #12]
 801256a:	490d      	ldr	r1, [pc, #52]	@ (80125a0 <f_mount+0x88>)
 801256c:	69fb      	ldr	r3, [r7, #28]
 801256e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	2b00      	cmp	r3, #0
 8012576:	d002      	beq.n	801257e <f_mount+0x66>
 8012578:	79fb      	ldrb	r3, [r7, #7]
 801257a:	2b01      	cmp	r3, #1
 801257c:	d001      	beq.n	8012582 <f_mount+0x6a>
 801257e:	2300      	movs	r3, #0
 8012580:	e00a      	b.n	8012598 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8012582:	f107 010c 	add.w	r1, r7, #12
 8012586:	f107 0308 	add.w	r3, r7, #8
 801258a:	2200      	movs	r2, #0
 801258c:	4618      	mov	r0, r3
 801258e:	f7ff fd41 	bl	8012014 <find_volume>
 8012592:	4603      	mov	r3, r0
 8012594:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8012596:	7dfb      	ldrb	r3, [r7, #23]
}
 8012598:	4618      	mov	r0, r3
 801259a:	3720      	adds	r7, #32
 801259c:	46bd      	mov	sp, r7
 801259e:	bd80      	pop	{r7, pc}
 80125a0:	20006b5c 	.word	0x20006b5c

080125a4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80125a4:	b580      	push	{r7, lr}
 80125a6:	b098      	sub	sp, #96	@ 0x60
 80125a8:	af00      	add	r7, sp, #0
 80125aa:	60f8      	str	r0, [r7, #12]
 80125ac:	60b9      	str	r1, [r7, #8]
 80125ae:	4613      	mov	r3, r2
 80125b0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d101      	bne.n	80125bc <f_open+0x18>
 80125b8:	2309      	movs	r3, #9
 80125ba:	e1a9      	b.n	8012910 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80125bc:	79fb      	ldrb	r3, [r7, #7]
 80125be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80125c2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80125c4:	79fa      	ldrb	r2, [r7, #7]
 80125c6:	f107 0110 	add.w	r1, r7, #16
 80125ca:	f107 0308 	add.w	r3, r7, #8
 80125ce:	4618      	mov	r0, r3
 80125d0:	f7ff fd20 	bl	8012014 <find_volume>
 80125d4:	4603      	mov	r3, r0
 80125d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 80125da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80125de:	2b00      	cmp	r3, #0
 80125e0:	f040 818d 	bne.w	80128fe <f_open+0x35a>
		dj.obj.fs = fs;
 80125e4:	693b      	ldr	r3, [r7, #16]
 80125e6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80125e8:	68ba      	ldr	r2, [r7, #8]
 80125ea:	f107 0314 	add.w	r3, r7, #20
 80125ee:	4611      	mov	r1, r2
 80125f0:	4618      	mov	r0, r3
 80125f2:	f7ff fc03 	bl	8011dfc <follow_path>
 80125f6:	4603      	mov	r3, r0
 80125f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80125fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012600:	2b00      	cmp	r3, #0
 8012602:	d118      	bne.n	8012636 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012604:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012608:	b25b      	sxtb	r3, r3
 801260a:	2b00      	cmp	r3, #0
 801260c:	da03      	bge.n	8012616 <f_open+0x72>
				res = FR_INVALID_NAME;
 801260e:	2306      	movs	r3, #6
 8012610:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8012614:	e00f      	b.n	8012636 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012616:	79fb      	ldrb	r3, [r7, #7]
 8012618:	2b01      	cmp	r3, #1
 801261a:	bf8c      	ite	hi
 801261c:	2301      	movhi	r3, #1
 801261e:	2300      	movls	r3, #0
 8012620:	b2db      	uxtb	r3, r3
 8012622:	461a      	mov	r2, r3
 8012624:	f107 0314 	add.w	r3, r7, #20
 8012628:	4611      	mov	r1, r2
 801262a:	4618      	mov	r0, r3
 801262c:	f7fe fbd8 	bl	8010de0 <chk_lock>
 8012630:	4603      	mov	r3, r0
 8012632:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8012636:	79fb      	ldrb	r3, [r7, #7]
 8012638:	f003 031c 	and.w	r3, r3, #28
 801263c:	2b00      	cmp	r3, #0
 801263e:	d07f      	beq.n	8012740 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8012640:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012644:	2b00      	cmp	r3, #0
 8012646:	d017      	beq.n	8012678 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8012648:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801264c:	2b04      	cmp	r3, #4
 801264e:	d10e      	bne.n	801266e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8012650:	f7fe fc22 	bl	8010e98 <enq_lock>
 8012654:	4603      	mov	r3, r0
 8012656:	2b00      	cmp	r3, #0
 8012658:	d006      	beq.n	8012668 <f_open+0xc4>
 801265a:	f107 0314 	add.w	r3, r7, #20
 801265e:	4618      	mov	r0, r3
 8012660:	f7ff fb06 	bl	8011c70 <dir_register>
 8012664:	4603      	mov	r3, r0
 8012666:	e000      	b.n	801266a <f_open+0xc6>
 8012668:	2312      	movs	r3, #18
 801266a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801266e:	79fb      	ldrb	r3, [r7, #7]
 8012670:	f043 0308 	orr.w	r3, r3, #8
 8012674:	71fb      	strb	r3, [r7, #7]
 8012676:	e010      	b.n	801269a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8012678:	7ebb      	ldrb	r3, [r7, #26]
 801267a:	f003 0311 	and.w	r3, r3, #17
 801267e:	2b00      	cmp	r3, #0
 8012680:	d003      	beq.n	801268a <f_open+0xe6>
					res = FR_DENIED;
 8012682:	2307      	movs	r3, #7
 8012684:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8012688:	e007      	b.n	801269a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801268a:	79fb      	ldrb	r3, [r7, #7]
 801268c:	f003 0304 	and.w	r3, r3, #4
 8012690:	2b00      	cmp	r3, #0
 8012692:	d002      	beq.n	801269a <f_open+0xf6>
 8012694:	2308      	movs	r3, #8
 8012696:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801269a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801269e:	2b00      	cmp	r3, #0
 80126a0:	d168      	bne.n	8012774 <f_open+0x1d0>
 80126a2:	79fb      	ldrb	r3, [r7, #7]
 80126a4:	f003 0308 	and.w	r3, r3, #8
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d063      	beq.n	8012774 <f_open+0x1d0>
				dw = GET_FATTIME();
 80126ac:	f7fe f840 	bl	8010730 <get_fattime>
 80126b0:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80126b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126b4:	330e      	adds	r3, #14
 80126b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80126b8:	4618      	mov	r0, r3
 80126ba:	f7fe fae7 	bl	8010c8c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80126be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126c0:	3316      	adds	r3, #22
 80126c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80126c4:	4618      	mov	r0, r3
 80126c6:	f7fe fae1 	bl	8010c8c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80126ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126cc:	330b      	adds	r3, #11
 80126ce:	2220      	movs	r2, #32
 80126d0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80126d2:	693b      	ldr	r3, [r7, #16]
 80126d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80126d6:	4611      	mov	r1, r2
 80126d8:	4618      	mov	r0, r3
 80126da:	f7ff fa35 	bl	8011b48 <ld_clust>
 80126de:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80126e0:	693b      	ldr	r3, [r7, #16]
 80126e2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80126e4:	2200      	movs	r2, #0
 80126e6:	4618      	mov	r0, r3
 80126e8:	f7ff fa4d 	bl	8011b86 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80126ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126ee:	331c      	adds	r3, #28
 80126f0:	2100      	movs	r1, #0
 80126f2:	4618      	mov	r0, r3
 80126f4:	f7fe faca 	bl	8010c8c <st_dword>
					fs->wflag = 1;
 80126f8:	693b      	ldr	r3, [r7, #16]
 80126fa:	2201      	movs	r2, #1
 80126fc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80126fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012700:	2b00      	cmp	r3, #0
 8012702:	d037      	beq.n	8012774 <f_open+0x1d0>
						dw = fs->winsect;
 8012704:	693b      	ldr	r3, [r7, #16]
 8012706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012708:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 801270a:	f107 0314 	add.w	r3, r7, #20
 801270e:	2200      	movs	r2, #0
 8012710:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8012712:	4618      	mov	r0, r3
 8012714:	f7fe ff60 	bl	80115d8 <remove_chain>
 8012718:	4603      	mov	r3, r0
 801271a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 801271e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012722:	2b00      	cmp	r3, #0
 8012724:	d126      	bne.n	8012774 <f_open+0x1d0>
							res = move_window(fs, dw);
 8012726:	693b      	ldr	r3, [r7, #16]
 8012728:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801272a:	4618      	mov	r0, r3
 801272c:	f7fe fd08 	bl	8011140 <move_window>
 8012730:	4603      	mov	r3, r0
 8012732:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8012736:	693b      	ldr	r3, [r7, #16]
 8012738:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801273a:	3a01      	subs	r2, #1
 801273c:	60da      	str	r2, [r3, #12]
 801273e:	e019      	b.n	8012774 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8012740:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012744:	2b00      	cmp	r3, #0
 8012746:	d115      	bne.n	8012774 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8012748:	7ebb      	ldrb	r3, [r7, #26]
 801274a:	f003 0310 	and.w	r3, r3, #16
 801274e:	2b00      	cmp	r3, #0
 8012750:	d003      	beq.n	801275a <f_open+0x1b6>
					res = FR_NO_FILE;
 8012752:	2304      	movs	r3, #4
 8012754:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8012758:	e00c      	b.n	8012774 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801275a:	79fb      	ldrb	r3, [r7, #7]
 801275c:	f003 0302 	and.w	r3, r3, #2
 8012760:	2b00      	cmp	r3, #0
 8012762:	d007      	beq.n	8012774 <f_open+0x1d0>
 8012764:	7ebb      	ldrb	r3, [r7, #26]
 8012766:	f003 0301 	and.w	r3, r3, #1
 801276a:	2b00      	cmp	r3, #0
 801276c:	d002      	beq.n	8012774 <f_open+0x1d0>
						res = FR_DENIED;
 801276e:	2307      	movs	r3, #7
 8012770:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8012774:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012778:	2b00      	cmp	r3, #0
 801277a:	d126      	bne.n	80127ca <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801277c:	79fb      	ldrb	r3, [r7, #7]
 801277e:	f003 0308 	and.w	r3, r3, #8
 8012782:	2b00      	cmp	r3, #0
 8012784:	d003      	beq.n	801278e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8012786:	79fb      	ldrb	r3, [r7, #7]
 8012788:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801278c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801278e:	693b      	ldr	r3, [r7, #16]
 8012790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8012796:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801279c:	79fb      	ldrb	r3, [r7, #7]
 801279e:	2b01      	cmp	r3, #1
 80127a0:	bf8c      	ite	hi
 80127a2:	2301      	movhi	r3, #1
 80127a4:	2300      	movls	r3, #0
 80127a6:	b2db      	uxtb	r3, r3
 80127a8:	461a      	mov	r2, r3
 80127aa:	f107 0314 	add.w	r3, r7, #20
 80127ae:	4611      	mov	r1, r2
 80127b0:	4618      	mov	r0, r3
 80127b2:	f7fe fb93 	bl	8010edc <inc_lock>
 80127b6:	4602      	mov	r2, r0
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	691b      	ldr	r3, [r3, #16]
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d102      	bne.n	80127ca <f_open+0x226>
 80127c4:	2302      	movs	r3, #2
 80127c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80127ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	f040 8095 	bne.w	80128fe <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80127d4:	693b      	ldr	r3, [r7, #16]
 80127d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80127d8:	4611      	mov	r1, r2
 80127da:	4618      	mov	r0, r3
 80127dc:	f7ff f9b4 	bl	8011b48 <ld_clust>
 80127e0:	4602      	mov	r2, r0
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80127e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127e8:	331c      	adds	r3, #28
 80127ea:	4618      	mov	r0, r3
 80127ec:	f7fe fa10 	bl	8010c10 <ld_dword>
 80127f0:	4602      	mov	r2, r0
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	2200      	movs	r2, #0
 80127fa:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80127fc:	693a      	ldr	r2, [r7, #16]
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8012802:	693b      	ldr	r3, [r7, #16]
 8012804:	88da      	ldrh	r2, [r3, #6]
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	79fa      	ldrb	r2, [r7, #7]
 801280e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8012810:	68fb      	ldr	r3, [r7, #12]
 8012812:	2200      	movs	r2, #0
 8012814:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8012816:	68fb      	ldr	r3, [r7, #12]
 8012818:	2200      	movs	r2, #0
 801281a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	2200      	movs	r2, #0
 8012820:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	3330      	adds	r3, #48	@ 0x30
 8012826:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801282a:	2100      	movs	r1, #0
 801282c:	4618      	mov	r0, r3
 801282e:	f7fe fa7a 	bl	8010d26 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8012832:	79fb      	ldrb	r3, [r7, #7]
 8012834:	f003 0320 	and.w	r3, r3, #32
 8012838:	2b00      	cmp	r3, #0
 801283a:	d060      	beq.n	80128fe <f_open+0x35a>
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	68db      	ldr	r3, [r3, #12]
 8012840:	2b00      	cmp	r3, #0
 8012842:	d05c      	beq.n	80128fe <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	68da      	ldr	r2, [r3, #12]
 8012848:	68fb      	ldr	r3, [r7, #12]
 801284a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801284c:	693b      	ldr	r3, [r7, #16]
 801284e:	895b      	ldrh	r3, [r3, #10]
 8012850:	025b      	lsls	r3, r3, #9
 8012852:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8012854:	68fb      	ldr	r3, [r7, #12]
 8012856:	689b      	ldr	r3, [r3, #8]
 8012858:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	68db      	ldr	r3, [r3, #12]
 801285e:	657b      	str	r3, [r7, #84]	@ 0x54
 8012860:	e016      	b.n	8012890 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8012866:	4618      	mov	r0, r3
 8012868:	f7fe fd25 	bl	80112b6 <get_fat>
 801286c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 801286e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012870:	2b01      	cmp	r3, #1
 8012872:	d802      	bhi.n	801287a <f_open+0x2d6>
 8012874:	2302      	movs	r3, #2
 8012876:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801287a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801287c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012880:	d102      	bne.n	8012888 <f_open+0x2e4>
 8012882:	2301      	movs	r3, #1
 8012884:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012888:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801288a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801288c:	1ad3      	subs	r3, r2, r3
 801288e:	657b      	str	r3, [r7, #84]	@ 0x54
 8012890:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012894:	2b00      	cmp	r3, #0
 8012896:	d103      	bne.n	80128a0 <f_open+0x2fc>
 8012898:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801289a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801289c:	429a      	cmp	r2, r3
 801289e:	d8e0      	bhi.n	8012862 <f_open+0x2be>
				}
				fp->clust = clst;
 80128a0:	68fb      	ldr	r3, [r7, #12]
 80128a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80128a4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80128a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d127      	bne.n	80128fe <f_open+0x35a>
 80128ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80128b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d022      	beq.n	80128fe <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80128b8:	693b      	ldr	r3, [r7, #16]
 80128ba:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80128bc:	4618      	mov	r0, r3
 80128be:	f7fe fcdb 	bl	8011278 <clust2sect>
 80128c2:	6478      	str	r0, [r7, #68]	@ 0x44
 80128c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d103      	bne.n	80128d2 <f_open+0x32e>
						res = FR_INT_ERR;
 80128ca:	2302      	movs	r3, #2
 80128cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80128d0:	e015      	b.n	80128fe <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80128d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80128d4:	0a5a      	lsrs	r2, r3, #9
 80128d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80128d8:	441a      	add	r2, r3
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80128de:	693b      	ldr	r3, [r7, #16]
 80128e0:	7858      	ldrb	r0, [r3, #1]
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	6a1a      	ldr	r2, [r3, #32]
 80128ec:	2301      	movs	r3, #1
 80128ee:	f7fe f919 	bl	8010b24 <disk_read>
 80128f2:	4603      	mov	r3, r0
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d002      	beq.n	80128fe <f_open+0x35a>
 80128f8:	2301      	movs	r3, #1
 80128fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80128fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012902:	2b00      	cmp	r3, #0
 8012904:	d002      	beq.n	801290c <f_open+0x368>
 8012906:	68fb      	ldr	r3, [r7, #12]
 8012908:	2200      	movs	r2, #0
 801290a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801290c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8012910:	4618      	mov	r0, r3
 8012912:	3760      	adds	r7, #96	@ 0x60
 8012914:	46bd      	mov	sp, r7
 8012916:	bd80      	pop	{r7, pc}

08012918 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b08c      	sub	sp, #48	@ 0x30
 801291c:	af00      	add	r7, sp, #0
 801291e:	60f8      	str	r0, [r7, #12]
 8012920:	60b9      	str	r1, [r7, #8]
 8012922:	607a      	str	r2, [r7, #4]
 8012924:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8012926:	68bb      	ldr	r3, [r7, #8]
 8012928:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801292a:	683b      	ldr	r3, [r7, #0]
 801292c:	2200      	movs	r2, #0
 801292e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	f107 0210 	add.w	r2, r7, #16
 8012936:	4611      	mov	r1, r2
 8012938:	4618      	mov	r0, r3
 801293a:	f7ff fdb7 	bl	80124ac <validate>
 801293e:	4603      	mov	r3, r0
 8012940:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012944:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012948:	2b00      	cmp	r3, #0
 801294a:	d107      	bne.n	801295c <f_write+0x44>
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	7d5b      	ldrb	r3, [r3, #21]
 8012950:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8012954:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012958:	2b00      	cmp	r3, #0
 801295a:	d002      	beq.n	8012962 <f_write+0x4a>
 801295c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012960:	e14b      	b.n	8012bfa <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	7d1b      	ldrb	r3, [r3, #20]
 8012966:	f003 0302 	and.w	r3, r3, #2
 801296a:	2b00      	cmp	r3, #0
 801296c:	d101      	bne.n	8012972 <f_write+0x5a>
 801296e:	2307      	movs	r3, #7
 8012970:	e143      	b.n	8012bfa <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	699a      	ldr	r2, [r3, #24]
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	441a      	add	r2, r3
 801297a:	68fb      	ldr	r3, [r7, #12]
 801297c:	699b      	ldr	r3, [r3, #24]
 801297e:	429a      	cmp	r2, r3
 8012980:	f080 812d 	bcs.w	8012bde <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	699b      	ldr	r3, [r3, #24]
 8012988:	43db      	mvns	r3, r3
 801298a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801298c:	e127      	b.n	8012bde <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	699b      	ldr	r3, [r3, #24]
 8012992:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012996:	2b00      	cmp	r3, #0
 8012998:	f040 80e3 	bne.w	8012b62 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	699b      	ldr	r3, [r3, #24]
 80129a0:	0a5b      	lsrs	r3, r3, #9
 80129a2:	693a      	ldr	r2, [r7, #16]
 80129a4:	8952      	ldrh	r2, [r2, #10]
 80129a6:	3a01      	subs	r2, #1
 80129a8:	4013      	ands	r3, r2
 80129aa:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80129ac:	69bb      	ldr	r3, [r7, #24]
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d143      	bne.n	8012a3a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	699b      	ldr	r3, [r3, #24]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d10c      	bne.n	80129d4 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	689b      	ldr	r3, [r3, #8]
 80129be:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80129c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d11a      	bne.n	80129fc <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80129c6:	68fb      	ldr	r3, [r7, #12]
 80129c8:	2100      	movs	r1, #0
 80129ca:	4618      	mov	r0, r3
 80129cc:	f7fe fe69 	bl	80116a2 <create_chain>
 80129d0:	62b8      	str	r0, [r7, #40]	@ 0x28
 80129d2:	e013      	b.n	80129fc <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d007      	beq.n	80129ec <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	699b      	ldr	r3, [r3, #24]
 80129e0:	4619      	mov	r1, r3
 80129e2:	68f8      	ldr	r0, [r7, #12]
 80129e4:	f7fe fef5 	bl	80117d2 <clmt_clust>
 80129e8:	62b8      	str	r0, [r7, #40]	@ 0x28
 80129ea:	e007      	b.n	80129fc <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80129ec:	68fa      	ldr	r2, [r7, #12]
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	69db      	ldr	r3, [r3, #28]
 80129f2:	4619      	mov	r1, r3
 80129f4:	4610      	mov	r0, r2
 80129f6:	f7fe fe54 	bl	80116a2 <create_chain>
 80129fa:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80129fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	f000 80f2 	beq.w	8012be8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a06:	2b01      	cmp	r3, #1
 8012a08:	d104      	bne.n	8012a14 <f_write+0xfc>
 8012a0a:	68fb      	ldr	r3, [r7, #12]
 8012a0c:	2202      	movs	r2, #2
 8012a0e:	755a      	strb	r2, [r3, #21]
 8012a10:	2302      	movs	r3, #2
 8012a12:	e0f2      	b.n	8012bfa <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a1a:	d104      	bne.n	8012a26 <f_write+0x10e>
 8012a1c:	68fb      	ldr	r3, [r7, #12]
 8012a1e:	2201      	movs	r2, #1
 8012a20:	755a      	strb	r2, [r3, #21]
 8012a22:	2301      	movs	r3, #1
 8012a24:	e0e9      	b.n	8012bfa <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8012a26:	68fb      	ldr	r3, [r7, #12]
 8012a28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012a2a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8012a2c:	68fb      	ldr	r3, [r7, #12]
 8012a2e:	689b      	ldr	r3, [r3, #8]
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d102      	bne.n	8012a3a <f_write+0x122>
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012a38:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	7d1b      	ldrb	r3, [r3, #20]
 8012a3e:	b25b      	sxtb	r3, r3
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	da18      	bge.n	8012a76 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012a44:	693b      	ldr	r3, [r7, #16]
 8012a46:	7858      	ldrb	r0, [r3, #1]
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012a4e:	68fb      	ldr	r3, [r7, #12]
 8012a50:	6a1a      	ldr	r2, [r3, #32]
 8012a52:	2301      	movs	r3, #1
 8012a54:	f7fe f886 	bl	8010b64 <disk_write>
 8012a58:	4603      	mov	r3, r0
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d004      	beq.n	8012a68 <f_write+0x150>
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	2201      	movs	r2, #1
 8012a62:	755a      	strb	r2, [r3, #21]
 8012a64:	2301      	movs	r3, #1
 8012a66:	e0c8      	b.n	8012bfa <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	7d1b      	ldrb	r3, [r3, #20]
 8012a6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012a70:	b2da      	uxtb	r2, r3
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8012a76:	693a      	ldr	r2, [r7, #16]
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	69db      	ldr	r3, [r3, #28]
 8012a7c:	4619      	mov	r1, r3
 8012a7e:	4610      	mov	r0, r2
 8012a80:	f7fe fbfa 	bl	8011278 <clust2sect>
 8012a84:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8012a86:	697b      	ldr	r3, [r7, #20]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d104      	bne.n	8012a96 <f_write+0x17e>
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	2202      	movs	r2, #2
 8012a90:	755a      	strb	r2, [r3, #21]
 8012a92:	2302      	movs	r3, #2
 8012a94:	e0b1      	b.n	8012bfa <f_write+0x2e2>
			sect += csect;
 8012a96:	697a      	ldr	r2, [r7, #20]
 8012a98:	69bb      	ldr	r3, [r7, #24]
 8012a9a:	4413      	add	r3, r2
 8012a9c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	0a5b      	lsrs	r3, r3, #9
 8012aa2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8012aa4:	6a3b      	ldr	r3, [r7, #32]
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d03c      	beq.n	8012b24 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8012aaa:	69ba      	ldr	r2, [r7, #24]
 8012aac:	6a3b      	ldr	r3, [r7, #32]
 8012aae:	4413      	add	r3, r2
 8012ab0:	693a      	ldr	r2, [r7, #16]
 8012ab2:	8952      	ldrh	r2, [r2, #10]
 8012ab4:	4293      	cmp	r3, r2
 8012ab6:	d905      	bls.n	8012ac4 <f_write+0x1ac>
					cc = fs->csize - csect;
 8012ab8:	693b      	ldr	r3, [r7, #16]
 8012aba:	895b      	ldrh	r3, [r3, #10]
 8012abc:	461a      	mov	r2, r3
 8012abe:	69bb      	ldr	r3, [r7, #24]
 8012ac0:	1ad3      	subs	r3, r2, r3
 8012ac2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012ac4:	693b      	ldr	r3, [r7, #16]
 8012ac6:	7858      	ldrb	r0, [r3, #1]
 8012ac8:	6a3b      	ldr	r3, [r7, #32]
 8012aca:	697a      	ldr	r2, [r7, #20]
 8012acc:	69f9      	ldr	r1, [r7, #28]
 8012ace:	f7fe f849 	bl	8010b64 <disk_write>
 8012ad2:	4603      	mov	r3, r0
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d004      	beq.n	8012ae2 <f_write+0x1ca>
 8012ad8:	68fb      	ldr	r3, [r7, #12]
 8012ada:	2201      	movs	r2, #1
 8012adc:	755a      	strb	r2, [r3, #21]
 8012ade:	2301      	movs	r3, #1
 8012ae0:	e08b      	b.n	8012bfa <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8012ae2:	68fb      	ldr	r3, [r7, #12]
 8012ae4:	6a1a      	ldr	r2, [r3, #32]
 8012ae6:	697b      	ldr	r3, [r7, #20]
 8012ae8:	1ad3      	subs	r3, r2, r3
 8012aea:	6a3a      	ldr	r2, [r7, #32]
 8012aec:	429a      	cmp	r2, r3
 8012aee:	d915      	bls.n	8012b1c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8012af0:	68fb      	ldr	r3, [r7, #12]
 8012af2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	6a1a      	ldr	r2, [r3, #32]
 8012afa:	697b      	ldr	r3, [r7, #20]
 8012afc:	1ad3      	subs	r3, r2, r3
 8012afe:	025b      	lsls	r3, r3, #9
 8012b00:	69fa      	ldr	r2, [r7, #28]
 8012b02:	4413      	add	r3, r2
 8012b04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012b08:	4619      	mov	r1, r3
 8012b0a:	f7fe f8eb 	bl	8010ce4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8012b0e:	68fb      	ldr	r3, [r7, #12]
 8012b10:	7d1b      	ldrb	r3, [r3, #20]
 8012b12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012b16:	b2da      	uxtb	r2, r3
 8012b18:	68fb      	ldr	r3, [r7, #12]
 8012b1a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8012b1c:	6a3b      	ldr	r3, [r7, #32]
 8012b1e:	025b      	lsls	r3, r3, #9
 8012b20:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8012b22:	e03f      	b.n	8012ba4 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8012b24:	68fb      	ldr	r3, [r7, #12]
 8012b26:	6a1b      	ldr	r3, [r3, #32]
 8012b28:	697a      	ldr	r2, [r7, #20]
 8012b2a:	429a      	cmp	r2, r3
 8012b2c:	d016      	beq.n	8012b5c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8012b2e:	68fb      	ldr	r3, [r7, #12]
 8012b30:	699a      	ldr	r2, [r3, #24]
 8012b32:	68fb      	ldr	r3, [r7, #12]
 8012b34:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8012b36:	429a      	cmp	r2, r3
 8012b38:	d210      	bcs.n	8012b5c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8012b3a:	693b      	ldr	r3, [r7, #16]
 8012b3c:	7858      	ldrb	r0, [r3, #1]
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012b44:	2301      	movs	r3, #1
 8012b46:	697a      	ldr	r2, [r7, #20]
 8012b48:	f7fd ffec 	bl	8010b24 <disk_read>
 8012b4c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d004      	beq.n	8012b5c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	2201      	movs	r2, #1
 8012b56:	755a      	strb	r2, [r3, #21]
 8012b58:	2301      	movs	r3, #1
 8012b5a:	e04e      	b.n	8012bfa <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	697a      	ldr	r2, [r7, #20]
 8012b60:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	699b      	ldr	r3, [r3, #24]
 8012b66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b6a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8012b6e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8012b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	429a      	cmp	r2, r3
 8012b76:	d901      	bls.n	8012b7c <f_write+0x264>
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8012b7c:	68fb      	ldr	r3, [r7, #12]
 8012b7e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012b82:	68fb      	ldr	r3, [r7, #12]
 8012b84:	699b      	ldr	r3, [r3, #24]
 8012b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b8a:	4413      	add	r3, r2
 8012b8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b8e:	69f9      	ldr	r1, [r7, #28]
 8012b90:	4618      	mov	r0, r3
 8012b92:	f7fe f8a7 	bl	8010ce4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8012b96:	68fb      	ldr	r3, [r7, #12]
 8012b98:	7d1b      	ldrb	r3, [r3, #20]
 8012b9a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012b9e:	b2da      	uxtb	r2, r3
 8012ba0:	68fb      	ldr	r3, [r7, #12]
 8012ba2:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8012ba4:	69fa      	ldr	r2, [r7, #28]
 8012ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ba8:	4413      	add	r3, r2
 8012baa:	61fb      	str	r3, [r7, #28]
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	699a      	ldr	r2, [r3, #24]
 8012bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bb2:	441a      	add	r2, r3
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	619a      	str	r2, [r3, #24]
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	68da      	ldr	r2, [r3, #12]
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	699b      	ldr	r3, [r3, #24]
 8012bc0:	429a      	cmp	r2, r3
 8012bc2:	bf38      	it	cc
 8012bc4:	461a      	movcc	r2, r3
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	60da      	str	r2, [r3, #12]
 8012bca:	683b      	ldr	r3, [r7, #0]
 8012bcc:	681a      	ldr	r2, [r3, #0]
 8012bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bd0:	441a      	add	r2, r3
 8012bd2:	683b      	ldr	r3, [r7, #0]
 8012bd4:	601a      	str	r2, [r3, #0]
 8012bd6:	687a      	ldr	r2, [r7, #4]
 8012bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bda:	1ad3      	subs	r3, r2, r3
 8012bdc:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	f47f aed4 	bne.w	801298e <f_write+0x76>
 8012be6:	e000      	b.n	8012bea <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8012be8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	7d1b      	ldrb	r3, [r3, #20]
 8012bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012bf2:	b2da      	uxtb	r2, r3
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8012bf8:	2300      	movs	r3, #0
}
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	3730      	adds	r7, #48	@ 0x30
 8012bfe:	46bd      	mov	sp, r7
 8012c00:	bd80      	pop	{r7, pc}

08012c02 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8012c02:	b580      	push	{r7, lr}
 8012c04:	b086      	sub	sp, #24
 8012c06:	af00      	add	r7, sp, #0
 8012c08:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	f107 0208 	add.w	r2, r7, #8
 8012c10:	4611      	mov	r1, r2
 8012c12:	4618      	mov	r0, r3
 8012c14:	f7ff fc4a 	bl	80124ac <validate>
 8012c18:	4603      	mov	r3, r0
 8012c1a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8012c1c:	7dfb      	ldrb	r3, [r7, #23]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d168      	bne.n	8012cf4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	7d1b      	ldrb	r3, [r3, #20]
 8012c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d062      	beq.n	8012cf4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	7d1b      	ldrb	r3, [r3, #20]
 8012c32:	b25b      	sxtb	r3, r3
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	da15      	bge.n	8012c64 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8012c38:	68bb      	ldr	r3, [r7, #8]
 8012c3a:	7858      	ldrb	r0, [r3, #1]
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	6a1a      	ldr	r2, [r3, #32]
 8012c46:	2301      	movs	r3, #1
 8012c48:	f7fd ff8c 	bl	8010b64 <disk_write>
 8012c4c:	4603      	mov	r3, r0
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d001      	beq.n	8012c56 <f_sync+0x54>
 8012c52:	2301      	movs	r3, #1
 8012c54:	e04f      	b.n	8012cf6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	7d1b      	ldrb	r3, [r3, #20]
 8012c5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012c5e:	b2da      	uxtb	r2, r3
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8012c64:	f7fd fd64 	bl	8010730 <get_fattime>
 8012c68:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8012c6a:	68ba      	ldr	r2, [r7, #8]
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c70:	4619      	mov	r1, r3
 8012c72:	4610      	mov	r0, r2
 8012c74:	f7fe fa64 	bl	8011140 <move_window>
 8012c78:	4603      	mov	r3, r0
 8012c7a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8012c7c:	7dfb      	ldrb	r3, [r7, #23]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d138      	bne.n	8012cf4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c86:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	330b      	adds	r3, #11
 8012c8c:	781a      	ldrb	r2, [r3, #0]
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	330b      	adds	r3, #11
 8012c92:	f042 0220 	orr.w	r2, r2, #32
 8012c96:	b2d2      	uxtb	r2, r2
 8012c98:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	6818      	ldr	r0, [r3, #0]
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	689b      	ldr	r3, [r3, #8]
 8012ca2:	461a      	mov	r2, r3
 8012ca4:	68f9      	ldr	r1, [r7, #12]
 8012ca6:	f7fe ff6e 	bl	8011b86 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	f103 021c 	add.w	r2, r3, #28
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	68db      	ldr	r3, [r3, #12]
 8012cb4:	4619      	mov	r1, r3
 8012cb6:	4610      	mov	r0, r2
 8012cb8:	f7fd ffe8 	bl	8010c8c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	3316      	adds	r3, #22
 8012cc0:	6939      	ldr	r1, [r7, #16]
 8012cc2:	4618      	mov	r0, r3
 8012cc4:	f7fd ffe2 	bl	8010c8c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	3312      	adds	r3, #18
 8012ccc:	2100      	movs	r1, #0
 8012cce:	4618      	mov	r0, r3
 8012cd0:	f7fd ffc1 	bl	8010c56 <st_word>
					fs->wflag = 1;
 8012cd4:	68bb      	ldr	r3, [r7, #8]
 8012cd6:	2201      	movs	r2, #1
 8012cd8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8012cda:	68bb      	ldr	r3, [r7, #8]
 8012cdc:	4618      	mov	r0, r3
 8012cde:	f7fe fa5d 	bl	801119c <sync_fs>
 8012ce2:	4603      	mov	r3, r0
 8012ce4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	7d1b      	ldrb	r3, [r3, #20]
 8012cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012cee:	b2da      	uxtb	r2, r3
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8012cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8012cf6:	4618      	mov	r0, r3
 8012cf8:	3718      	adds	r7, #24
 8012cfa:	46bd      	mov	sp, r7
 8012cfc:	bd80      	pop	{r7, pc}

08012cfe <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8012cfe:	b580      	push	{r7, lr}
 8012d00:	b084      	sub	sp, #16
 8012d02:	af00      	add	r7, sp, #0
 8012d04:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8012d06:	6878      	ldr	r0, [r7, #4]
 8012d08:	f7ff ff7b 	bl	8012c02 <f_sync>
 8012d0c:	4603      	mov	r3, r0
 8012d0e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8012d10:	7bfb      	ldrb	r3, [r7, #15]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d118      	bne.n	8012d48 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	f107 0208 	add.w	r2, r7, #8
 8012d1c:	4611      	mov	r1, r2
 8012d1e:	4618      	mov	r0, r3
 8012d20:	f7ff fbc4 	bl	80124ac <validate>
 8012d24:	4603      	mov	r3, r0
 8012d26:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012d28:	7bfb      	ldrb	r3, [r7, #15]
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d10c      	bne.n	8012d48 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	691b      	ldr	r3, [r3, #16]
 8012d32:	4618      	mov	r0, r3
 8012d34:	f7fe f960 	bl	8010ff8 <dec_lock>
 8012d38:	4603      	mov	r3, r0
 8012d3a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8012d3c:	7bfb      	ldrb	r3, [r7, #15]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d102      	bne.n	8012d48 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	2200      	movs	r2, #0
 8012d46:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8012d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d4a:	4618      	mov	r0, r3
 8012d4c:	3710      	adds	r7, #16
 8012d4e:	46bd      	mov	sp, r7
 8012d50:	bd80      	pop	{r7, pc}

08012d52 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8012d52:	b580      	push	{r7, lr}
 8012d54:	b090      	sub	sp, #64	@ 0x40
 8012d56:	af00      	add	r7, sp, #0
 8012d58:	6078      	str	r0, [r7, #4]
 8012d5a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	f107 0208 	add.w	r2, r7, #8
 8012d62:	4611      	mov	r1, r2
 8012d64:	4618      	mov	r0, r3
 8012d66:	f7ff fba1 	bl	80124ac <validate>
 8012d6a:	4603      	mov	r3, r0
 8012d6c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8012d70:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d103      	bne.n	8012d80 <f_lseek+0x2e>
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	7d5b      	ldrb	r3, [r3, #21]
 8012d7c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8012d80:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d002      	beq.n	8012d8e <f_lseek+0x3c>
 8012d88:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012d8c:	e1e6      	b.n	801315c <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	f000 80d1 	beq.w	8012f3a <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8012d98:	683b      	ldr	r3, [r7, #0]
 8012d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d9e:	d15a      	bne.n	8012e56 <f_lseek+0x104>
			tbl = fp->cltbl;
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012da4:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8012da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012da8:	1d1a      	adds	r2, r3, #4
 8012daa:	627a      	str	r2, [r7, #36]	@ 0x24
 8012dac:	681b      	ldr	r3, [r3, #0]
 8012dae:	617b      	str	r3, [r7, #20]
 8012db0:	2302      	movs	r3, #2
 8012db2:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	689b      	ldr	r3, [r3, #8]
 8012db8:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8012dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d03a      	beq.n	8012e36 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8012dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dc2:	613b      	str	r3, [r7, #16]
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dca:	3302      	adds	r3, #2
 8012dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8012dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dd0:	60fb      	str	r3, [r7, #12]
 8012dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012dd4:	3301      	adds	r3, #1
 8012dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012ddc:	4618      	mov	r0, r3
 8012dde:	f7fe fa6a 	bl	80112b6 <get_fat>
 8012de2:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8012de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012de6:	2b01      	cmp	r3, #1
 8012de8:	d804      	bhi.n	8012df4 <f_lseek+0xa2>
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	2202      	movs	r2, #2
 8012dee:	755a      	strb	r2, [r3, #21]
 8012df0:	2302      	movs	r3, #2
 8012df2:	e1b3      	b.n	801315c <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012dfa:	d104      	bne.n	8012e06 <f_lseek+0xb4>
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	2201      	movs	r2, #1
 8012e00:	755a      	strb	r2, [r3, #21]
 8012e02:	2301      	movs	r3, #1
 8012e04:	e1aa      	b.n	801315c <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	3301      	adds	r3, #1
 8012e0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e0c:	429a      	cmp	r2, r3
 8012e0e:	d0de      	beq.n	8012dce <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8012e10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012e12:	697b      	ldr	r3, [r7, #20]
 8012e14:	429a      	cmp	r2, r3
 8012e16:	d809      	bhi.n	8012e2c <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8012e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e1a:	1d1a      	adds	r2, r3, #4
 8012e1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8012e1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012e20:	601a      	str	r2, [r3, #0]
 8012e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e24:	1d1a      	adds	r2, r3, #4
 8012e26:	627a      	str	r2, [r7, #36]	@ 0x24
 8012e28:	693a      	ldr	r2, [r7, #16]
 8012e2a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8012e2c:	68bb      	ldr	r3, [r7, #8]
 8012e2e:	695b      	ldr	r3, [r3, #20]
 8012e30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e32:	429a      	cmp	r2, r3
 8012e34:	d3c4      	bcc.n	8012dc0 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012e3c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8012e3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012e40:	697b      	ldr	r3, [r7, #20]
 8012e42:	429a      	cmp	r2, r3
 8012e44:	d803      	bhi.n	8012e4e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8012e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e48:	2200      	movs	r2, #0
 8012e4a:	601a      	str	r2, [r3, #0]
 8012e4c:	e184      	b.n	8013158 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8012e4e:	2311      	movs	r3, #17
 8012e50:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8012e54:	e180      	b.n	8013158 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	68db      	ldr	r3, [r3, #12]
 8012e5a:	683a      	ldr	r2, [r7, #0]
 8012e5c:	429a      	cmp	r2, r3
 8012e5e:	d902      	bls.n	8012e66 <f_lseek+0x114>
 8012e60:	687b      	ldr	r3, [r7, #4]
 8012e62:	68db      	ldr	r3, [r3, #12]
 8012e64:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	683a      	ldr	r2, [r7, #0]
 8012e6a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8012e6c:	683b      	ldr	r3, [r7, #0]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	f000 8172 	beq.w	8013158 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8012e74:	683b      	ldr	r3, [r7, #0]
 8012e76:	3b01      	subs	r3, #1
 8012e78:	4619      	mov	r1, r3
 8012e7a:	6878      	ldr	r0, [r7, #4]
 8012e7c:	f7fe fca9 	bl	80117d2 <clmt_clust>
 8012e80:	4602      	mov	r2, r0
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8012e86:	68ba      	ldr	r2, [r7, #8]
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	69db      	ldr	r3, [r3, #28]
 8012e8c:	4619      	mov	r1, r3
 8012e8e:	4610      	mov	r0, r2
 8012e90:	f7fe f9f2 	bl	8011278 <clust2sect>
 8012e94:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8012e96:	69bb      	ldr	r3, [r7, #24]
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d104      	bne.n	8012ea6 <f_lseek+0x154>
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	2202      	movs	r2, #2
 8012ea0:	755a      	strb	r2, [r3, #21]
 8012ea2:	2302      	movs	r3, #2
 8012ea4:	e15a      	b.n	801315c <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8012ea6:	683b      	ldr	r3, [r7, #0]
 8012ea8:	3b01      	subs	r3, #1
 8012eaa:	0a5b      	lsrs	r3, r3, #9
 8012eac:	68ba      	ldr	r2, [r7, #8]
 8012eae:	8952      	ldrh	r2, [r2, #10]
 8012eb0:	3a01      	subs	r2, #1
 8012eb2:	4013      	ands	r3, r2
 8012eb4:	69ba      	ldr	r2, [r7, #24]
 8012eb6:	4413      	add	r3, r2
 8012eb8:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	699b      	ldr	r3, [r3, #24]
 8012ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	f000 8148 	beq.w	8013158 <f_lseek+0x406>
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	6a1b      	ldr	r3, [r3, #32]
 8012ecc:	69ba      	ldr	r2, [r7, #24]
 8012ece:	429a      	cmp	r2, r3
 8012ed0:	f000 8142 	beq.w	8013158 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	7d1b      	ldrb	r3, [r3, #20]
 8012ed8:	b25b      	sxtb	r3, r3
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	da18      	bge.n	8012f10 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012ede:	68bb      	ldr	r3, [r7, #8]
 8012ee0:	7858      	ldrb	r0, [r3, #1]
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	6a1a      	ldr	r2, [r3, #32]
 8012eec:	2301      	movs	r3, #1
 8012eee:	f7fd fe39 	bl	8010b64 <disk_write>
 8012ef2:	4603      	mov	r3, r0
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	d004      	beq.n	8012f02 <f_lseek+0x1b0>
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	2201      	movs	r2, #1
 8012efc:	755a      	strb	r2, [r3, #21]
 8012efe:	2301      	movs	r3, #1
 8012f00:	e12c      	b.n	801315c <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	7d1b      	ldrb	r3, [r3, #20]
 8012f06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012f0a:	b2da      	uxtb	r2, r3
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8012f10:	68bb      	ldr	r3, [r7, #8]
 8012f12:	7858      	ldrb	r0, [r3, #1]
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012f1a:	2301      	movs	r3, #1
 8012f1c:	69ba      	ldr	r2, [r7, #24]
 8012f1e:	f7fd fe01 	bl	8010b24 <disk_read>
 8012f22:	4603      	mov	r3, r0
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d004      	beq.n	8012f32 <f_lseek+0x1e0>
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	2201      	movs	r2, #1
 8012f2c:	755a      	strb	r2, [r3, #21]
 8012f2e:	2301      	movs	r3, #1
 8012f30:	e114      	b.n	801315c <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	69ba      	ldr	r2, [r7, #24]
 8012f36:	621a      	str	r2, [r3, #32]
 8012f38:	e10e      	b.n	8013158 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	68db      	ldr	r3, [r3, #12]
 8012f3e:	683a      	ldr	r2, [r7, #0]
 8012f40:	429a      	cmp	r2, r3
 8012f42:	d908      	bls.n	8012f56 <f_lseek+0x204>
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	7d1b      	ldrb	r3, [r3, #20]
 8012f48:	f003 0302 	and.w	r3, r3, #2
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	d102      	bne.n	8012f56 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	68db      	ldr	r3, [r3, #12]
 8012f54:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	699b      	ldr	r3, [r3, #24]
 8012f5a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8012f5c:	2300      	movs	r3, #0
 8012f5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012f64:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8012f66:	683b      	ldr	r3, [r7, #0]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	f000 80a7 	beq.w	80130bc <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8012f6e:	68bb      	ldr	r3, [r7, #8]
 8012f70:	895b      	ldrh	r3, [r3, #10]
 8012f72:	025b      	lsls	r3, r3, #9
 8012f74:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8012f76:	6a3b      	ldr	r3, [r7, #32]
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d01b      	beq.n	8012fb4 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8012f7c:	683b      	ldr	r3, [r7, #0]
 8012f7e:	1e5a      	subs	r2, r3, #1
 8012f80:	69fb      	ldr	r3, [r7, #28]
 8012f82:	fbb2 f2f3 	udiv	r2, r2, r3
 8012f86:	6a3b      	ldr	r3, [r7, #32]
 8012f88:	1e59      	subs	r1, r3, #1
 8012f8a:	69fb      	ldr	r3, [r7, #28]
 8012f8c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8012f90:	429a      	cmp	r2, r3
 8012f92:	d30f      	bcc.n	8012fb4 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8012f94:	6a3b      	ldr	r3, [r7, #32]
 8012f96:	1e5a      	subs	r2, r3, #1
 8012f98:	69fb      	ldr	r3, [r7, #28]
 8012f9a:	425b      	negs	r3, r3
 8012f9c:	401a      	ands	r2, r3
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	699b      	ldr	r3, [r3, #24]
 8012fa6:	683a      	ldr	r2, [r7, #0]
 8012fa8:	1ad3      	subs	r3, r2, r3
 8012faa:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	69db      	ldr	r3, [r3, #28]
 8012fb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012fb2:	e022      	b.n	8012ffa <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	689b      	ldr	r3, [r3, #8]
 8012fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8012fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d119      	bne.n	8012ff4 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	2100      	movs	r1, #0
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	f7fe fb6c 	bl	80116a2 <create_chain>
 8012fca:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012fce:	2b01      	cmp	r3, #1
 8012fd0:	d104      	bne.n	8012fdc <f_lseek+0x28a>
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	2202      	movs	r2, #2
 8012fd6:	755a      	strb	r2, [r3, #21]
 8012fd8:	2302      	movs	r3, #2
 8012fda:	e0bf      	b.n	801315c <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012fe2:	d104      	bne.n	8012fee <f_lseek+0x29c>
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	2201      	movs	r2, #1
 8012fe8:	755a      	strb	r2, [r3, #21]
 8012fea:	2301      	movs	r3, #1
 8012fec:	e0b6      	b.n	801315c <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012ff2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012ff8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8012ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d05d      	beq.n	80130bc <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8013000:	e03a      	b.n	8013078 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8013002:	683a      	ldr	r2, [r7, #0]
 8013004:	69fb      	ldr	r3, [r7, #28]
 8013006:	1ad3      	subs	r3, r2, r3
 8013008:	603b      	str	r3, [r7, #0]
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	699a      	ldr	r2, [r3, #24]
 801300e:	69fb      	ldr	r3, [r7, #28]
 8013010:	441a      	add	r2, r3
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	7d1b      	ldrb	r3, [r3, #20]
 801301a:	f003 0302 	and.w	r3, r3, #2
 801301e:	2b00      	cmp	r3, #0
 8013020:	d00b      	beq.n	801303a <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8013026:	4618      	mov	r0, r3
 8013028:	f7fe fb3b 	bl	80116a2 <create_chain>
 801302c:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801302e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013030:	2b00      	cmp	r3, #0
 8013032:	d108      	bne.n	8013046 <f_lseek+0x2f4>
							ofs = 0; break;
 8013034:	2300      	movs	r3, #0
 8013036:	603b      	str	r3, [r7, #0]
 8013038:	e022      	b.n	8013080 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801303e:	4618      	mov	r0, r3
 8013040:	f7fe f939 	bl	80112b6 <get_fat>
 8013044:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013048:	f1b3 3fff 	cmp.w	r3, #4294967295
 801304c:	d104      	bne.n	8013058 <f_lseek+0x306>
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	2201      	movs	r2, #1
 8013052:	755a      	strb	r2, [r3, #21]
 8013054:	2301      	movs	r3, #1
 8013056:	e081      	b.n	801315c <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8013058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801305a:	2b01      	cmp	r3, #1
 801305c:	d904      	bls.n	8013068 <f_lseek+0x316>
 801305e:	68bb      	ldr	r3, [r7, #8]
 8013060:	695b      	ldr	r3, [r3, #20]
 8013062:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013064:	429a      	cmp	r2, r3
 8013066:	d304      	bcc.n	8013072 <f_lseek+0x320>
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	2202      	movs	r2, #2
 801306c:	755a      	strb	r2, [r3, #21]
 801306e:	2302      	movs	r3, #2
 8013070:	e074      	b.n	801315c <f_lseek+0x40a>
					fp->clust = clst;
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013076:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8013078:	683a      	ldr	r2, [r7, #0]
 801307a:	69fb      	ldr	r3, [r7, #28]
 801307c:	429a      	cmp	r2, r3
 801307e:	d8c0      	bhi.n	8013002 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	699a      	ldr	r2, [r3, #24]
 8013084:	683b      	ldr	r3, [r7, #0]
 8013086:	441a      	add	r2, r3
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801308c:	683b      	ldr	r3, [r7, #0]
 801308e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013092:	2b00      	cmp	r3, #0
 8013094:	d012      	beq.n	80130bc <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8013096:	68bb      	ldr	r3, [r7, #8]
 8013098:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801309a:	4618      	mov	r0, r3
 801309c:	f7fe f8ec 	bl	8011278 <clust2sect>
 80130a0:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80130a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d104      	bne.n	80130b2 <f_lseek+0x360>
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	2202      	movs	r2, #2
 80130ac:	755a      	strb	r2, [r3, #21]
 80130ae:	2302      	movs	r3, #2
 80130b0:	e054      	b.n	801315c <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80130b2:	683b      	ldr	r3, [r7, #0]
 80130b4:	0a5b      	lsrs	r3, r3, #9
 80130b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80130b8:	4413      	add	r3, r2
 80130ba:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	699a      	ldr	r2, [r3, #24]
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	68db      	ldr	r3, [r3, #12]
 80130c4:	429a      	cmp	r2, r3
 80130c6:	d90a      	bls.n	80130de <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	699a      	ldr	r2, [r3, #24]
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	7d1b      	ldrb	r3, [r3, #20]
 80130d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80130d8:	b2da      	uxtb	r2, r3
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	699b      	ldr	r3, [r3, #24]
 80130e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d036      	beq.n	8013158 <f_lseek+0x406>
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	6a1b      	ldr	r3, [r3, #32]
 80130ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80130f0:	429a      	cmp	r2, r3
 80130f2:	d031      	beq.n	8013158 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	7d1b      	ldrb	r3, [r3, #20]
 80130f8:	b25b      	sxtb	r3, r3
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	da18      	bge.n	8013130 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80130fe:	68bb      	ldr	r3, [r7, #8]
 8013100:	7858      	ldrb	r0, [r3, #1]
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	6a1a      	ldr	r2, [r3, #32]
 801310c:	2301      	movs	r3, #1
 801310e:	f7fd fd29 	bl	8010b64 <disk_write>
 8013112:	4603      	mov	r3, r0
 8013114:	2b00      	cmp	r3, #0
 8013116:	d004      	beq.n	8013122 <f_lseek+0x3d0>
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	2201      	movs	r2, #1
 801311c:	755a      	strb	r2, [r3, #21]
 801311e:	2301      	movs	r3, #1
 8013120:	e01c      	b.n	801315c <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	7d1b      	ldrb	r3, [r3, #20]
 8013126:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801312a:	b2da      	uxtb	r2, r3
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013130:	68bb      	ldr	r3, [r7, #8]
 8013132:	7858      	ldrb	r0, [r3, #1]
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801313a:	2301      	movs	r3, #1
 801313c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801313e:	f7fd fcf1 	bl	8010b24 <disk_read>
 8013142:	4603      	mov	r3, r0
 8013144:	2b00      	cmp	r3, #0
 8013146:	d004      	beq.n	8013152 <f_lseek+0x400>
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	2201      	movs	r2, #1
 801314c:	755a      	strb	r2, [r3, #21]
 801314e:	2301      	movs	r3, #1
 8013150:	e004      	b.n	801315c <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013156:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8013158:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 801315c:	4618      	mov	r0, r3
 801315e:	3740      	adds	r7, #64	@ 0x40
 8013160:	46bd      	mov	sp, r7
 8013162:	bd80      	pop	{r7, pc}

08013164 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8013164:	b580      	push	{r7, lr}
 8013166:	b084      	sub	sp, #16
 8013168:	af00      	add	r7, sp, #0
 801316a:	6078      	str	r0, [r7, #4]
 801316c:	460b      	mov	r3, r1
 801316e:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8013170:	78fb      	ldrb	r3, [r7, #3]
 8013172:	2b0a      	cmp	r3, #10
 8013174:	d103      	bne.n	801317e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8013176:	210d      	movs	r1, #13
 8013178:	6878      	ldr	r0, [r7, #4]
 801317a:	f7ff fff3 	bl	8013164 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	685b      	ldr	r3, [r3, #4]
 8013182:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	2b00      	cmp	r3, #0
 8013188:	db25      	blt.n	80131d6 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	1c5a      	adds	r2, r3, #1
 801318e:	60fa      	str	r2, [r7, #12]
 8013190:	687a      	ldr	r2, [r7, #4]
 8013192:	4413      	add	r3, r2
 8013194:	78fa      	ldrb	r2, [r7, #3]
 8013196:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8013198:	68fb      	ldr	r3, [r7, #12]
 801319a:	2b3c      	cmp	r3, #60	@ 0x3c
 801319c:	dd12      	ble.n	80131c4 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	6818      	ldr	r0, [r3, #0]
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	f103 010c 	add.w	r1, r3, #12
 80131a8:	68fa      	ldr	r2, [r7, #12]
 80131aa:	f107 0308 	add.w	r3, r7, #8
 80131ae:	f7ff fbb3 	bl	8012918 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 80131b2:	68ba      	ldr	r2, [r7, #8]
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	429a      	cmp	r2, r3
 80131b8:	d101      	bne.n	80131be <putc_bfd+0x5a>
 80131ba:	2300      	movs	r3, #0
 80131bc:	e001      	b.n	80131c2 <putc_bfd+0x5e>
 80131be:	f04f 33ff 	mov.w	r3, #4294967295
 80131c2:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	68fa      	ldr	r2, [r7, #12]
 80131c8:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	689b      	ldr	r3, [r3, #8]
 80131ce:	1c5a      	adds	r2, r3, #1
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	609a      	str	r2, [r3, #8]
 80131d4:	e000      	b.n	80131d8 <putc_bfd+0x74>
	if (i < 0) return;
 80131d6:	bf00      	nop
}
 80131d8:	3710      	adds	r7, #16
 80131da:	46bd      	mov	sp, r7
 80131dc:	bd80      	pop	{r7, pc}

080131de <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 80131de:	b580      	push	{r7, lr}
 80131e0:	b084      	sub	sp, #16
 80131e2:	af00      	add	r7, sp, #0
 80131e4:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	685b      	ldr	r3, [r3, #4]
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	db16      	blt.n	801321c <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	6818      	ldr	r0, [r3, #0]
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	f103 010c 	add.w	r1, r3, #12
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	685b      	ldr	r3, [r3, #4]
 80131fc:	461a      	mov	r2, r3
 80131fe:	f107 030c 	add.w	r3, r7, #12
 8013202:	f7ff fb89 	bl	8012918 <f_write>
 8013206:	4603      	mov	r3, r0
 8013208:	2b00      	cmp	r3, #0
 801320a:	d107      	bne.n	801321c <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	685b      	ldr	r3, [r3, #4]
 8013210:	68fa      	ldr	r2, [r7, #12]
 8013212:	4293      	cmp	r3, r2
 8013214:	d102      	bne.n	801321c <putc_flush+0x3e>
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	689b      	ldr	r3, [r3, #8]
 801321a:	e001      	b.n	8013220 <putc_flush+0x42>
	return EOF;
 801321c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013220:	4618      	mov	r0, r3
 8013222:	3710      	adds	r7, #16
 8013224:	46bd      	mov	sp, r7
 8013226:	bd80      	pop	{r7, pc}

08013228 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8013228:	b480      	push	{r7}
 801322a:	b083      	sub	sp, #12
 801322c:	af00      	add	r7, sp, #0
 801322e:	6078      	str	r0, [r7, #4]
 8013230:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	683a      	ldr	r2, [r7, #0]
 8013236:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	2200      	movs	r2, #0
 801323c:	605a      	str	r2, [r3, #4]
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	685a      	ldr	r2, [r3, #4]
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	609a      	str	r2, [r3, #8]
}
 8013246:	bf00      	nop
 8013248:	370c      	adds	r7, #12
 801324a:	46bd      	mov	sp, r7
 801324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013250:	4770      	bx	lr
	...

08013254 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 8013254:	b40e      	push	{r1, r2, r3}
 8013256:	b580      	push	{r7, lr}
 8013258:	b0a7      	sub	sp, #156	@ 0x9c
 801325a:	af00      	add	r7, sp, #0
 801325c:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 801325e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8013262:	6879      	ldr	r1, [r7, #4]
 8013264:	4618      	mov	r0, r3
 8013266:	f7ff ffdf 	bl	8013228 <putc_init>

	va_start(arp, fmt);
 801326a:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 801326e:	67bb      	str	r3, [r7, #120]	@ 0x78

	for (;;) {
		c = *fmt++;
 8013270:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8013274:	1c5a      	adds	r2, r3, #1
 8013276:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 801327a:	781b      	ldrb	r3, [r3, #0]
 801327c:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		if (c == 0) break;			/* End of string */
 8013280:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8013284:	2b00      	cmp	r3, #0
 8013286:	f000 81f2 	beq.w	801366e <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 801328a:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 801328e:	2b25      	cmp	r3, #37	@ 0x25
 8013290:	d008      	beq.n	80132a4 <f_printf+0x50>
			putc_bfd(&pb, c);
 8013292:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 8013296:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801329a:	4611      	mov	r1, r2
 801329c:	4618      	mov	r0, r3
 801329e:	f7ff ff61 	bl	8013164 <putc_bfd>
			continue;
 80132a2:	e1e3      	b.n	801366c <f_printf+0x418>
		}
		w = f = 0;
 80132a4:	2300      	movs	r3, #0
 80132a6:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 80132aa:	2300      	movs	r3, #0
 80132ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		c = *fmt++;
 80132b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80132b4:	1c5a      	adds	r2, r3, #1
 80132b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80132ba:	781b      	ldrb	r3, [r3, #0]
 80132bc:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		if (c == '0') {				/* Flag: '0' padding */
 80132c0:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80132c4:	2b30      	cmp	r3, #48	@ 0x30
 80132c6:	d10b      	bne.n	80132e0 <f_printf+0x8c>
			f = 1; c = *fmt++;
 80132c8:	2301      	movs	r3, #1
 80132ca:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 80132ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80132d2:	1c5a      	adds	r2, r3, #1
 80132d4:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80132d8:	781b      	ldrb	r3, [r3, #0]
 80132da:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
 80132de:	e024      	b.n	801332a <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 80132e0:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80132e4:	2b2d      	cmp	r3, #45	@ 0x2d
 80132e6:	d120      	bne.n	801332a <f_printf+0xd6>
				f = 2; c = *fmt++;
 80132e8:	2302      	movs	r3, #2
 80132ea:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 80132ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80132f2:	1c5a      	adds	r2, r3, #1
 80132f4:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80132f8:	781b      	ldrb	r3, [r3, #0]
 80132fa:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 80132fe:	e014      	b.n	801332a <f_printf+0xd6>
			w = w * 10 + c - '0';
 8013300:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013304:	4613      	mov	r3, r2
 8013306:	009b      	lsls	r3, r3, #2
 8013308:	4413      	add	r3, r2
 801330a:	005b      	lsls	r3, r3, #1
 801330c:	461a      	mov	r2, r3
 801330e:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8013312:	4413      	add	r3, r2
 8013314:	3b30      	subs	r3, #48	@ 0x30
 8013316:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			c = *fmt++;
 801331a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801331e:	1c5a      	adds	r2, r3, #1
 8013320:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8013324:	781b      	ldrb	r3, [r3, #0]
 8013326:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		while (IsDigit(c)) {		/* Precision */
 801332a:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 801332e:	2b2f      	cmp	r3, #47	@ 0x2f
 8013330:	d903      	bls.n	801333a <f_printf+0xe6>
 8013332:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8013336:	2b39      	cmp	r3, #57	@ 0x39
 8013338:	d9e2      	bls.n	8013300 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 801333a:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 801333e:	2b6c      	cmp	r3, #108	@ 0x6c
 8013340:	d003      	beq.n	801334a <f_printf+0xf6>
 8013342:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8013346:	2b4c      	cmp	r3, #76	@ 0x4c
 8013348:	d10d      	bne.n	8013366 <f_printf+0x112>
			f |= 4; c = *fmt++;
 801334a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801334e:	f043 0304 	orr.w	r3, r3, #4
 8013352:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8013356:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801335a:	1c5a      	adds	r2, r3, #1
 801335c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8013360:	781b      	ldrb	r3, [r3, #0]
 8013362:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		}
		if (!c) break;
 8013366:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 801336a:	2b00      	cmp	r3, #0
 801336c:	f000 8181 	beq.w	8013672 <f_printf+0x41e>
		d = c;
 8013370:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8013374:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		if (IsLower(d)) d -= 0x20;
 8013378:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 801337c:	2b60      	cmp	r3, #96	@ 0x60
 801337e:	d908      	bls.n	8013392 <f_printf+0x13e>
 8013380:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8013384:	2b7a      	cmp	r3, #122	@ 0x7a
 8013386:	d804      	bhi.n	8013392 <f_printf+0x13e>
 8013388:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 801338c:	3b20      	subs	r3, #32
 801338e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		switch (d) {				/* Type is... */
 8013392:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8013396:	3b42      	subs	r3, #66	@ 0x42
 8013398:	2b16      	cmp	r3, #22
 801339a:	f200 8098 	bhi.w	80134ce <f_printf+0x27a>
 801339e:	a201      	add	r2, pc, #4	@ (adr r2, 80133a4 <f_printf+0x150>)
 80133a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133a4:	080134af 	.word	0x080134af
 80133a8:	08013497 	.word	0x08013497
 80133ac:	080134bf 	.word	0x080134bf
 80133b0:	080134cf 	.word	0x080134cf
 80133b4:	080134cf 	.word	0x080134cf
 80133b8:	080134cf 	.word	0x080134cf
 80133bc:	080134cf 	.word	0x080134cf
 80133c0:	080134cf 	.word	0x080134cf
 80133c4:	080134cf 	.word	0x080134cf
 80133c8:	080134cf 	.word	0x080134cf
 80133cc:	080134cf 	.word	0x080134cf
 80133d0:	080134cf 	.word	0x080134cf
 80133d4:	080134cf 	.word	0x080134cf
 80133d8:	080134b7 	.word	0x080134b7
 80133dc:	080134cf 	.word	0x080134cf
 80133e0:	080134cf 	.word	0x080134cf
 80133e4:	080134cf 	.word	0x080134cf
 80133e8:	08013401 	.word	0x08013401
 80133ec:	080134cf 	.word	0x080134cf
 80133f0:	080134bf 	.word	0x080134bf
 80133f4:	080134cf 	.word	0x080134cf
 80133f8:	080134cf 	.word	0x080134cf
 80133fc:	080134c7 	.word	0x080134c7
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 8013400:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013402:	1d1a      	adds	r2, r3, #4
 8013404:	67ba      	str	r2, [r7, #120]	@ 0x78
 8013406:	681b      	ldr	r3, [r3, #0]
 8013408:	67fb      	str	r3, [r7, #124]	@ 0x7c
			for (j = 0; p[j]; j++) ;
 801340a:	2300      	movs	r3, #0
 801340c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8013410:	e004      	b.n	801341c <f_printf+0x1c8>
 8013412:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013416:	3301      	adds	r3, #1
 8013418:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801341c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801341e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013422:	4413      	add	r3, r2
 8013424:	781b      	ldrb	r3, [r3, #0]
 8013426:	2b00      	cmp	r3, #0
 8013428:	d1f3      	bne.n	8013412 <f_printf+0x1be>
			if (!(f & 2)) {
 801342a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801342e:	f003 0302 	and.w	r3, r3, #2
 8013432:	2b00      	cmp	r3, #0
 8013434:	d11a      	bne.n	801346c <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 8013436:	e005      	b.n	8013444 <f_printf+0x1f0>
 8013438:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801343c:	2120      	movs	r1, #32
 801343e:	4618      	mov	r0, r3
 8013440:	f7ff fe90 	bl	8013164 <putc_bfd>
 8013444:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013448:	1c5a      	adds	r2, r3, #1
 801344a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 801344e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013452:	429a      	cmp	r2, r3
 8013454:	d8f0      	bhi.n	8013438 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 8013456:	e009      	b.n	801346c <f_printf+0x218>
 8013458:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801345a:	1c5a      	adds	r2, r3, #1
 801345c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 801345e:	781a      	ldrb	r2, [r3, #0]
 8013460:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8013464:	4611      	mov	r1, r2
 8013466:	4618      	mov	r0, r3
 8013468:	f7ff fe7c 	bl	8013164 <putc_bfd>
 801346c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801346e:	781b      	ldrb	r3, [r3, #0]
 8013470:	2b00      	cmp	r3, #0
 8013472:	d1f1      	bne.n	8013458 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 8013474:	e005      	b.n	8013482 <f_printf+0x22e>
 8013476:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801347a:	2120      	movs	r1, #32
 801347c:	4618      	mov	r0, r3
 801347e:	f7ff fe71 	bl	8013164 <putc_bfd>
 8013482:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013486:	1c5a      	adds	r2, r3, #1
 8013488:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 801348c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013490:	429a      	cmp	r2, r3
 8013492:	d8f0      	bhi.n	8013476 <f_printf+0x222>
			continue;
 8013494:	e0ea      	b.n	801366c <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 8013496:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013498:	1d1a      	adds	r2, r3, #4
 801349a:	67ba      	str	r2, [r7, #120]	@ 0x78
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	b2da      	uxtb	r2, r3
 80134a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80134a4:	4611      	mov	r1, r2
 80134a6:	4618      	mov	r0, r3
 80134a8:	f7ff fe5c 	bl	8013164 <putc_bfd>
 80134ac:	e0de      	b.n	801366c <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 80134ae:	2302      	movs	r3, #2
 80134b0:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 80134b4:	e014      	b.n	80134e0 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 80134b6:	2308      	movs	r3, #8
 80134b8:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 80134bc:	e010      	b.n	80134e0 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 80134be:	230a      	movs	r3, #10
 80134c0:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 80134c4:	e00c      	b.n	80134e0 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 80134c6:	2310      	movs	r3, #16
 80134c8:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 80134cc:	e008      	b.n	80134e0 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 80134ce:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 80134d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80134d6:	4611      	mov	r1, r2
 80134d8:	4618      	mov	r0, r3
 80134da:	f7ff fe43 	bl	8013164 <putc_bfd>
 80134de:	e0c5      	b.n	801366c <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 80134e0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80134e4:	f003 0304 	and.w	r3, r3, #4
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d004      	beq.n	80134f6 <f_printf+0x2a2>
 80134ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80134ee:	1d1a      	adds	r2, r3, #4
 80134f0:	67ba      	str	r2, [r7, #120]	@ 0x78
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	e00c      	b.n	8013510 <f_printf+0x2bc>
 80134f6:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 80134fa:	2b44      	cmp	r3, #68	@ 0x44
 80134fc:	d104      	bne.n	8013508 <f_printf+0x2b4>
 80134fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013500:	1d1a      	adds	r2, r3, #4
 8013502:	67ba      	str	r2, [r7, #120]	@ 0x78
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	e003      	b.n	8013510 <f_printf+0x2bc>
 8013508:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801350a:	1d1a      	adds	r2, r3, #4
 801350c:	67ba      	str	r2, [r7, #120]	@ 0x78
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		if (d == 'D' && (v & 0x80000000)) {
 8013514:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8013518:	2b44      	cmp	r3, #68	@ 0x44
 801351a:	d10e      	bne.n	801353a <f_printf+0x2e6>
 801351c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013520:	2b00      	cmp	r3, #0
 8013522:	da0a      	bge.n	801353a <f_printf+0x2e6>
			v = 0 - v;
 8013524:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013528:	425b      	negs	r3, r3
 801352a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			f |= 8;
 801352e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8013532:	f043 0308 	orr.w	r3, r3, #8
 8013536:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		}
		i = 0;
 801353a:	2300      	movs	r3, #0
 801353c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 8013540:	f897 2096 	ldrb.w	r2, [r7, #150]	@ 0x96
 8013544:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013548:	fbb3 f1f2 	udiv	r1, r3, r2
 801354c:	fb01 f202 	mul.w	r2, r1, r2
 8013550:	1a9b      	subs	r3, r3, r2
 8013552:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
 8013556:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 801355a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801355e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013562:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8013566:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 801356a:	2b09      	cmp	r3, #9
 801356c:	d90b      	bls.n	8013586 <f_printf+0x332>
 801356e:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8013572:	2b78      	cmp	r3, #120	@ 0x78
 8013574:	d101      	bne.n	801357a <f_printf+0x326>
 8013576:	2227      	movs	r2, #39	@ 0x27
 8013578:	e000      	b.n	801357c <f_printf+0x328>
 801357a:	2207      	movs	r2, #7
 801357c:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8013580:	4413      	add	r3, r2
 8013582:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
			str[i++] = d + '0';
 8013586:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801358a:	1c5a      	adds	r2, r3, #1
 801358c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8013590:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 8013594:	3230      	adds	r2, #48	@ 0x30
 8013596:	b2d2      	uxtb	r2, r2
 8013598:	3398      	adds	r3, #152	@ 0x98
 801359a:	443b      	add	r3, r7
 801359c:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 80135a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80135a4:	2b00      	cmp	r3, #0
 80135a6:	d003      	beq.n	80135b0 <f_printf+0x35c>
 80135a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80135ac:	2b1f      	cmp	r3, #31
 80135ae:	d9c7      	bls.n	8013540 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 80135b0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80135b4:	f003 0308 	and.w	r3, r3, #8
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d009      	beq.n	80135d0 <f_printf+0x37c>
 80135bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80135c0:	1c5a      	adds	r2, r3, #1
 80135c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80135c6:	3398      	adds	r3, #152	@ 0x98
 80135c8:	443b      	add	r3, r7
 80135ca:	222d      	movs	r2, #45	@ 0x2d
 80135cc:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 80135d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80135d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80135d8:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80135dc:	f003 0301 	and.w	r3, r3, #1
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d001      	beq.n	80135e8 <f_printf+0x394>
 80135e4:	2330      	movs	r3, #48	@ 0x30
 80135e6:	e000      	b.n	80135ea <f_printf+0x396>
 80135e8:	2320      	movs	r3, #32
 80135ea:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 80135ee:	e007      	b.n	8013600 <f_printf+0x3ac>
 80135f0:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 80135f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80135f8:	4611      	mov	r1, r2
 80135fa:	4618      	mov	r0, r3
 80135fc:	f7ff fdb2 	bl	8013164 <putc_bfd>
 8013600:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8013604:	f003 0302 	and.w	r3, r3, #2
 8013608:	2b00      	cmp	r3, #0
 801360a:	d108      	bne.n	801361e <f_printf+0x3ca>
 801360c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013610:	1c5a      	adds	r2, r3, #1
 8013612:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8013616:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801361a:	429a      	cmp	r2, r3
 801361c:	d8e8      	bhi.n	80135f0 <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 801361e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013622:	3b01      	subs	r3, #1
 8013624:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013628:	f107 020c 	add.w	r2, r7, #12
 801362c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013630:	4413      	add	r3, r2
 8013632:	781a      	ldrb	r2, [r3, #0]
 8013634:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8013638:	4611      	mov	r1, r2
 801363a:	4618      	mov	r0, r3
 801363c:	f7ff fd92 	bl	8013164 <putc_bfd>
		} while (i);
 8013640:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013644:	2b00      	cmp	r3, #0
 8013646:	d1ea      	bne.n	801361e <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 8013648:	e007      	b.n	801365a <f_printf+0x406>
 801364a:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 801364e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8013652:	4611      	mov	r1, r2
 8013654:	4618      	mov	r0, r3
 8013656:	f7ff fd85 	bl	8013164 <putc_bfd>
 801365a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801365e:	1c5a      	adds	r2, r3, #1
 8013660:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8013664:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013668:	429a      	cmp	r2, r3
 801366a:	d8ee      	bhi.n	801364a <f_printf+0x3f6>
		c = *fmt++;
 801366c:	e600      	b.n	8013270 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 801366e:	bf00      	nop
 8013670:	e000      	b.n	8013674 <f_printf+0x420>
		if (!c) break;
 8013672:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 8013674:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8013678:	4618      	mov	r0, r3
 801367a:	f7ff fdb0 	bl	80131de <putc_flush>
 801367e:	4603      	mov	r3, r0
}
 8013680:	4618      	mov	r0, r3
 8013682:	379c      	adds	r7, #156	@ 0x9c
 8013684:	46bd      	mov	sp, r7
 8013686:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801368a:	b003      	add	sp, #12
 801368c:	4770      	bx	lr
 801368e:	bf00      	nop

08013690 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8013690:	b480      	push	{r7}
 8013692:	b087      	sub	sp, #28
 8013694:	af00      	add	r7, sp, #0
 8013696:	60f8      	str	r0, [r7, #12]
 8013698:	60b9      	str	r1, [r7, #8]
 801369a:	4613      	mov	r3, r2
 801369c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801369e:	2301      	movs	r3, #1
 80136a0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80136a2:	2300      	movs	r3, #0
 80136a4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80136a6:	4b1f      	ldr	r3, [pc, #124]	@ (8013724 <FATFS_LinkDriverEx+0x94>)
 80136a8:	7a5b      	ldrb	r3, [r3, #9]
 80136aa:	b2db      	uxtb	r3, r3
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d131      	bne.n	8013714 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80136b0:	4b1c      	ldr	r3, [pc, #112]	@ (8013724 <FATFS_LinkDriverEx+0x94>)
 80136b2:	7a5b      	ldrb	r3, [r3, #9]
 80136b4:	b2db      	uxtb	r3, r3
 80136b6:	461a      	mov	r2, r3
 80136b8:	4b1a      	ldr	r3, [pc, #104]	@ (8013724 <FATFS_LinkDriverEx+0x94>)
 80136ba:	2100      	movs	r1, #0
 80136bc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80136be:	4b19      	ldr	r3, [pc, #100]	@ (8013724 <FATFS_LinkDriverEx+0x94>)
 80136c0:	7a5b      	ldrb	r3, [r3, #9]
 80136c2:	b2db      	uxtb	r3, r3
 80136c4:	4a17      	ldr	r2, [pc, #92]	@ (8013724 <FATFS_LinkDriverEx+0x94>)
 80136c6:	009b      	lsls	r3, r3, #2
 80136c8:	4413      	add	r3, r2
 80136ca:	68fa      	ldr	r2, [r7, #12]
 80136cc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80136ce:	4b15      	ldr	r3, [pc, #84]	@ (8013724 <FATFS_LinkDriverEx+0x94>)
 80136d0:	7a5b      	ldrb	r3, [r3, #9]
 80136d2:	b2db      	uxtb	r3, r3
 80136d4:	461a      	mov	r2, r3
 80136d6:	4b13      	ldr	r3, [pc, #76]	@ (8013724 <FATFS_LinkDriverEx+0x94>)
 80136d8:	4413      	add	r3, r2
 80136da:	79fa      	ldrb	r2, [r7, #7]
 80136dc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80136de:	4b11      	ldr	r3, [pc, #68]	@ (8013724 <FATFS_LinkDriverEx+0x94>)
 80136e0:	7a5b      	ldrb	r3, [r3, #9]
 80136e2:	b2db      	uxtb	r3, r3
 80136e4:	1c5a      	adds	r2, r3, #1
 80136e6:	b2d1      	uxtb	r1, r2
 80136e8:	4a0e      	ldr	r2, [pc, #56]	@ (8013724 <FATFS_LinkDriverEx+0x94>)
 80136ea:	7251      	strb	r1, [r2, #9]
 80136ec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80136ee:	7dbb      	ldrb	r3, [r7, #22]
 80136f0:	3330      	adds	r3, #48	@ 0x30
 80136f2:	b2da      	uxtb	r2, r3
 80136f4:	68bb      	ldr	r3, [r7, #8]
 80136f6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80136f8:	68bb      	ldr	r3, [r7, #8]
 80136fa:	3301      	adds	r3, #1
 80136fc:	223a      	movs	r2, #58	@ 0x3a
 80136fe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8013700:	68bb      	ldr	r3, [r7, #8]
 8013702:	3302      	adds	r3, #2
 8013704:	222f      	movs	r2, #47	@ 0x2f
 8013706:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8013708:	68bb      	ldr	r3, [r7, #8]
 801370a:	3303      	adds	r3, #3
 801370c:	2200      	movs	r2, #0
 801370e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8013710:	2300      	movs	r3, #0
 8013712:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8013714:	7dfb      	ldrb	r3, [r7, #23]
}
 8013716:	4618      	mov	r0, r3
 8013718:	371c      	adds	r7, #28
 801371a:	46bd      	mov	sp, r7
 801371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013720:	4770      	bx	lr
 8013722:	bf00      	nop
 8013724:	20006b84 	.word	0x20006b84

08013728 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b082      	sub	sp, #8
 801372c:	af00      	add	r7, sp, #0
 801372e:	6078      	str	r0, [r7, #4]
 8013730:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8013732:	2200      	movs	r2, #0
 8013734:	6839      	ldr	r1, [r7, #0]
 8013736:	6878      	ldr	r0, [r7, #4]
 8013738:	f7ff ffaa 	bl	8013690 <FATFS_LinkDriverEx>
 801373c:	4603      	mov	r3, r0
}
 801373e:	4618      	mov	r0, r3
 8013740:	3708      	adds	r7, #8
 8013742:	46bd      	mov	sp, r7
 8013744:	bd80      	pop	{r7, pc}

08013746 <__cvt>:
 8013746:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801374a:	ec57 6b10 	vmov	r6, r7, d0
 801374e:	2f00      	cmp	r7, #0
 8013750:	460c      	mov	r4, r1
 8013752:	4619      	mov	r1, r3
 8013754:	463b      	mov	r3, r7
 8013756:	bfbb      	ittet	lt
 8013758:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801375c:	461f      	movlt	r7, r3
 801375e:	2300      	movge	r3, #0
 8013760:	232d      	movlt	r3, #45	@ 0x2d
 8013762:	700b      	strb	r3, [r1, #0]
 8013764:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013766:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801376a:	4691      	mov	r9, r2
 801376c:	f023 0820 	bic.w	r8, r3, #32
 8013770:	bfbc      	itt	lt
 8013772:	4632      	movlt	r2, r6
 8013774:	4616      	movlt	r6, r2
 8013776:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801377a:	d005      	beq.n	8013788 <__cvt+0x42>
 801377c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013780:	d100      	bne.n	8013784 <__cvt+0x3e>
 8013782:	3401      	adds	r4, #1
 8013784:	2102      	movs	r1, #2
 8013786:	e000      	b.n	801378a <__cvt+0x44>
 8013788:	2103      	movs	r1, #3
 801378a:	ab03      	add	r3, sp, #12
 801378c:	9301      	str	r3, [sp, #4]
 801378e:	ab02      	add	r3, sp, #8
 8013790:	9300      	str	r3, [sp, #0]
 8013792:	ec47 6b10 	vmov	d0, r6, r7
 8013796:	4653      	mov	r3, sl
 8013798:	4622      	mov	r2, r4
 801379a:	f000 ff91 	bl	80146c0 <_dtoa_r>
 801379e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80137a2:	4605      	mov	r5, r0
 80137a4:	d119      	bne.n	80137da <__cvt+0x94>
 80137a6:	f019 0f01 	tst.w	r9, #1
 80137aa:	d00e      	beq.n	80137ca <__cvt+0x84>
 80137ac:	eb00 0904 	add.w	r9, r0, r4
 80137b0:	2200      	movs	r2, #0
 80137b2:	2300      	movs	r3, #0
 80137b4:	4630      	mov	r0, r6
 80137b6:	4639      	mov	r1, r7
 80137b8:	f7ed f9a6 	bl	8000b08 <__aeabi_dcmpeq>
 80137bc:	b108      	cbz	r0, 80137c2 <__cvt+0x7c>
 80137be:	f8cd 900c 	str.w	r9, [sp, #12]
 80137c2:	2230      	movs	r2, #48	@ 0x30
 80137c4:	9b03      	ldr	r3, [sp, #12]
 80137c6:	454b      	cmp	r3, r9
 80137c8:	d31e      	bcc.n	8013808 <__cvt+0xc2>
 80137ca:	9b03      	ldr	r3, [sp, #12]
 80137cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80137ce:	1b5b      	subs	r3, r3, r5
 80137d0:	4628      	mov	r0, r5
 80137d2:	6013      	str	r3, [r2, #0]
 80137d4:	b004      	add	sp, #16
 80137d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80137da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80137de:	eb00 0904 	add.w	r9, r0, r4
 80137e2:	d1e5      	bne.n	80137b0 <__cvt+0x6a>
 80137e4:	7803      	ldrb	r3, [r0, #0]
 80137e6:	2b30      	cmp	r3, #48	@ 0x30
 80137e8:	d10a      	bne.n	8013800 <__cvt+0xba>
 80137ea:	2200      	movs	r2, #0
 80137ec:	2300      	movs	r3, #0
 80137ee:	4630      	mov	r0, r6
 80137f0:	4639      	mov	r1, r7
 80137f2:	f7ed f989 	bl	8000b08 <__aeabi_dcmpeq>
 80137f6:	b918      	cbnz	r0, 8013800 <__cvt+0xba>
 80137f8:	f1c4 0401 	rsb	r4, r4, #1
 80137fc:	f8ca 4000 	str.w	r4, [sl]
 8013800:	f8da 3000 	ldr.w	r3, [sl]
 8013804:	4499      	add	r9, r3
 8013806:	e7d3      	b.n	80137b0 <__cvt+0x6a>
 8013808:	1c59      	adds	r1, r3, #1
 801380a:	9103      	str	r1, [sp, #12]
 801380c:	701a      	strb	r2, [r3, #0]
 801380e:	e7d9      	b.n	80137c4 <__cvt+0x7e>

08013810 <__exponent>:
 8013810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013812:	2900      	cmp	r1, #0
 8013814:	bfba      	itte	lt
 8013816:	4249      	neglt	r1, r1
 8013818:	232d      	movlt	r3, #45	@ 0x2d
 801381a:	232b      	movge	r3, #43	@ 0x2b
 801381c:	2909      	cmp	r1, #9
 801381e:	7002      	strb	r2, [r0, #0]
 8013820:	7043      	strb	r3, [r0, #1]
 8013822:	dd29      	ble.n	8013878 <__exponent+0x68>
 8013824:	f10d 0307 	add.w	r3, sp, #7
 8013828:	461d      	mov	r5, r3
 801382a:	270a      	movs	r7, #10
 801382c:	461a      	mov	r2, r3
 801382e:	fbb1 f6f7 	udiv	r6, r1, r7
 8013832:	fb07 1416 	mls	r4, r7, r6, r1
 8013836:	3430      	adds	r4, #48	@ 0x30
 8013838:	f802 4c01 	strb.w	r4, [r2, #-1]
 801383c:	460c      	mov	r4, r1
 801383e:	2c63      	cmp	r4, #99	@ 0x63
 8013840:	f103 33ff 	add.w	r3, r3, #4294967295
 8013844:	4631      	mov	r1, r6
 8013846:	dcf1      	bgt.n	801382c <__exponent+0x1c>
 8013848:	3130      	adds	r1, #48	@ 0x30
 801384a:	1e94      	subs	r4, r2, #2
 801384c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013850:	1c41      	adds	r1, r0, #1
 8013852:	4623      	mov	r3, r4
 8013854:	42ab      	cmp	r3, r5
 8013856:	d30a      	bcc.n	801386e <__exponent+0x5e>
 8013858:	f10d 0309 	add.w	r3, sp, #9
 801385c:	1a9b      	subs	r3, r3, r2
 801385e:	42ac      	cmp	r4, r5
 8013860:	bf88      	it	hi
 8013862:	2300      	movhi	r3, #0
 8013864:	3302      	adds	r3, #2
 8013866:	4403      	add	r3, r0
 8013868:	1a18      	subs	r0, r3, r0
 801386a:	b003      	add	sp, #12
 801386c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801386e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013872:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013876:	e7ed      	b.n	8013854 <__exponent+0x44>
 8013878:	2330      	movs	r3, #48	@ 0x30
 801387a:	3130      	adds	r1, #48	@ 0x30
 801387c:	7083      	strb	r3, [r0, #2]
 801387e:	70c1      	strb	r1, [r0, #3]
 8013880:	1d03      	adds	r3, r0, #4
 8013882:	e7f1      	b.n	8013868 <__exponent+0x58>

08013884 <_printf_float>:
 8013884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013888:	b08d      	sub	sp, #52	@ 0x34
 801388a:	460c      	mov	r4, r1
 801388c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013890:	4616      	mov	r6, r2
 8013892:	461f      	mov	r7, r3
 8013894:	4605      	mov	r5, r0
 8013896:	f000 fe13 	bl	80144c0 <_localeconv_r>
 801389a:	6803      	ldr	r3, [r0, #0]
 801389c:	9304      	str	r3, [sp, #16]
 801389e:	4618      	mov	r0, r3
 80138a0:	f7ec fd06 	bl	80002b0 <strlen>
 80138a4:	2300      	movs	r3, #0
 80138a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80138a8:	f8d8 3000 	ldr.w	r3, [r8]
 80138ac:	9005      	str	r0, [sp, #20]
 80138ae:	3307      	adds	r3, #7
 80138b0:	f023 0307 	bic.w	r3, r3, #7
 80138b4:	f103 0208 	add.w	r2, r3, #8
 80138b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80138bc:	f8d4 b000 	ldr.w	fp, [r4]
 80138c0:	f8c8 2000 	str.w	r2, [r8]
 80138c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80138c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80138cc:	9307      	str	r3, [sp, #28]
 80138ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80138d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80138d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80138da:	4b9c      	ldr	r3, [pc, #624]	@ (8013b4c <_printf_float+0x2c8>)
 80138dc:	f04f 32ff 	mov.w	r2, #4294967295
 80138e0:	f7ed f944 	bl	8000b6c <__aeabi_dcmpun>
 80138e4:	bb70      	cbnz	r0, 8013944 <_printf_float+0xc0>
 80138e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80138ea:	4b98      	ldr	r3, [pc, #608]	@ (8013b4c <_printf_float+0x2c8>)
 80138ec:	f04f 32ff 	mov.w	r2, #4294967295
 80138f0:	f7ed f91e 	bl	8000b30 <__aeabi_dcmple>
 80138f4:	bb30      	cbnz	r0, 8013944 <_printf_float+0xc0>
 80138f6:	2200      	movs	r2, #0
 80138f8:	2300      	movs	r3, #0
 80138fa:	4640      	mov	r0, r8
 80138fc:	4649      	mov	r1, r9
 80138fe:	f7ed f90d 	bl	8000b1c <__aeabi_dcmplt>
 8013902:	b110      	cbz	r0, 801390a <_printf_float+0x86>
 8013904:	232d      	movs	r3, #45	@ 0x2d
 8013906:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801390a:	4a91      	ldr	r2, [pc, #580]	@ (8013b50 <_printf_float+0x2cc>)
 801390c:	4b91      	ldr	r3, [pc, #580]	@ (8013b54 <_printf_float+0x2d0>)
 801390e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013912:	bf94      	ite	ls
 8013914:	4690      	movls	r8, r2
 8013916:	4698      	movhi	r8, r3
 8013918:	2303      	movs	r3, #3
 801391a:	6123      	str	r3, [r4, #16]
 801391c:	f02b 0304 	bic.w	r3, fp, #4
 8013920:	6023      	str	r3, [r4, #0]
 8013922:	f04f 0900 	mov.w	r9, #0
 8013926:	9700      	str	r7, [sp, #0]
 8013928:	4633      	mov	r3, r6
 801392a:	aa0b      	add	r2, sp, #44	@ 0x2c
 801392c:	4621      	mov	r1, r4
 801392e:	4628      	mov	r0, r5
 8013930:	f000 f9d2 	bl	8013cd8 <_printf_common>
 8013934:	3001      	adds	r0, #1
 8013936:	f040 808d 	bne.w	8013a54 <_printf_float+0x1d0>
 801393a:	f04f 30ff 	mov.w	r0, #4294967295
 801393e:	b00d      	add	sp, #52	@ 0x34
 8013940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013944:	4642      	mov	r2, r8
 8013946:	464b      	mov	r3, r9
 8013948:	4640      	mov	r0, r8
 801394a:	4649      	mov	r1, r9
 801394c:	f7ed f90e 	bl	8000b6c <__aeabi_dcmpun>
 8013950:	b140      	cbz	r0, 8013964 <_printf_float+0xe0>
 8013952:	464b      	mov	r3, r9
 8013954:	2b00      	cmp	r3, #0
 8013956:	bfbc      	itt	lt
 8013958:	232d      	movlt	r3, #45	@ 0x2d
 801395a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801395e:	4a7e      	ldr	r2, [pc, #504]	@ (8013b58 <_printf_float+0x2d4>)
 8013960:	4b7e      	ldr	r3, [pc, #504]	@ (8013b5c <_printf_float+0x2d8>)
 8013962:	e7d4      	b.n	801390e <_printf_float+0x8a>
 8013964:	6863      	ldr	r3, [r4, #4]
 8013966:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801396a:	9206      	str	r2, [sp, #24]
 801396c:	1c5a      	adds	r2, r3, #1
 801396e:	d13b      	bne.n	80139e8 <_printf_float+0x164>
 8013970:	2306      	movs	r3, #6
 8013972:	6063      	str	r3, [r4, #4]
 8013974:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013978:	2300      	movs	r3, #0
 801397a:	6022      	str	r2, [r4, #0]
 801397c:	9303      	str	r3, [sp, #12]
 801397e:	ab0a      	add	r3, sp, #40	@ 0x28
 8013980:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013984:	ab09      	add	r3, sp, #36	@ 0x24
 8013986:	9300      	str	r3, [sp, #0]
 8013988:	6861      	ldr	r1, [r4, #4]
 801398a:	ec49 8b10 	vmov	d0, r8, r9
 801398e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013992:	4628      	mov	r0, r5
 8013994:	f7ff fed7 	bl	8013746 <__cvt>
 8013998:	9b06      	ldr	r3, [sp, #24]
 801399a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801399c:	2b47      	cmp	r3, #71	@ 0x47
 801399e:	4680      	mov	r8, r0
 80139a0:	d129      	bne.n	80139f6 <_printf_float+0x172>
 80139a2:	1cc8      	adds	r0, r1, #3
 80139a4:	db02      	blt.n	80139ac <_printf_float+0x128>
 80139a6:	6863      	ldr	r3, [r4, #4]
 80139a8:	4299      	cmp	r1, r3
 80139aa:	dd41      	ble.n	8013a30 <_printf_float+0x1ac>
 80139ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80139b0:	fa5f fa8a 	uxtb.w	sl, sl
 80139b4:	3901      	subs	r1, #1
 80139b6:	4652      	mov	r2, sl
 80139b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80139bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80139be:	f7ff ff27 	bl	8013810 <__exponent>
 80139c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80139c4:	1813      	adds	r3, r2, r0
 80139c6:	2a01      	cmp	r2, #1
 80139c8:	4681      	mov	r9, r0
 80139ca:	6123      	str	r3, [r4, #16]
 80139cc:	dc02      	bgt.n	80139d4 <_printf_float+0x150>
 80139ce:	6822      	ldr	r2, [r4, #0]
 80139d0:	07d2      	lsls	r2, r2, #31
 80139d2:	d501      	bpl.n	80139d8 <_printf_float+0x154>
 80139d4:	3301      	adds	r3, #1
 80139d6:	6123      	str	r3, [r4, #16]
 80139d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d0a2      	beq.n	8013926 <_printf_float+0xa2>
 80139e0:	232d      	movs	r3, #45	@ 0x2d
 80139e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80139e6:	e79e      	b.n	8013926 <_printf_float+0xa2>
 80139e8:	9a06      	ldr	r2, [sp, #24]
 80139ea:	2a47      	cmp	r2, #71	@ 0x47
 80139ec:	d1c2      	bne.n	8013974 <_printf_float+0xf0>
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d1c0      	bne.n	8013974 <_printf_float+0xf0>
 80139f2:	2301      	movs	r3, #1
 80139f4:	e7bd      	b.n	8013972 <_printf_float+0xee>
 80139f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80139fa:	d9db      	bls.n	80139b4 <_printf_float+0x130>
 80139fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013a00:	d118      	bne.n	8013a34 <_printf_float+0x1b0>
 8013a02:	2900      	cmp	r1, #0
 8013a04:	6863      	ldr	r3, [r4, #4]
 8013a06:	dd0b      	ble.n	8013a20 <_printf_float+0x19c>
 8013a08:	6121      	str	r1, [r4, #16]
 8013a0a:	b913      	cbnz	r3, 8013a12 <_printf_float+0x18e>
 8013a0c:	6822      	ldr	r2, [r4, #0]
 8013a0e:	07d0      	lsls	r0, r2, #31
 8013a10:	d502      	bpl.n	8013a18 <_printf_float+0x194>
 8013a12:	3301      	adds	r3, #1
 8013a14:	440b      	add	r3, r1
 8013a16:	6123      	str	r3, [r4, #16]
 8013a18:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013a1a:	f04f 0900 	mov.w	r9, #0
 8013a1e:	e7db      	b.n	80139d8 <_printf_float+0x154>
 8013a20:	b913      	cbnz	r3, 8013a28 <_printf_float+0x1a4>
 8013a22:	6822      	ldr	r2, [r4, #0]
 8013a24:	07d2      	lsls	r2, r2, #31
 8013a26:	d501      	bpl.n	8013a2c <_printf_float+0x1a8>
 8013a28:	3302      	adds	r3, #2
 8013a2a:	e7f4      	b.n	8013a16 <_printf_float+0x192>
 8013a2c:	2301      	movs	r3, #1
 8013a2e:	e7f2      	b.n	8013a16 <_printf_float+0x192>
 8013a30:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013a34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013a36:	4299      	cmp	r1, r3
 8013a38:	db05      	blt.n	8013a46 <_printf_float+0x1c2>
 8013a3a:	6823      	ldr	r3, [r4, #0]
 8013a3c:	6121      	str	r1, [r4, #16]
 8013a3e:	07d8      	lsls	r0, r3, #31
 8013a40:	d5ea      	bpl.n	8013a18 <_printf_float+0x194>
 8013a42:	1c4b      	adds	r3, r1, #1
 8013a44:	e7e7      	b.n	8013a16 <_printf_float+0x192>
 8013a46:	2900      	cmp	r1, #0
 8013a48:	bfd4      	ite	le
 8013a4a:	f1c1 0202 	rsble	r2, r1, #2
 8013a4e:	2201      	movgt	r2, #1
 8013a50:	4413      	add	r3, r2
 8013a52:	e7e0      	b.n	8013a16 <_printf_float+0x192>
 8013a54:	6823      	ldr	r3, [r4, #0]
 8013a56:	055a      	lsls	r2, r3, #21
 8013a58:	d407      	bmi.n	8013a6a <_printf_float+0x1e6>
 8013a5a:	6923      	ldr	r3, [r4, #16]
 8013a5c:	4642      	mov	r2, r8
 8013a5e:	4631      	mov	r1, r6
 8013a60:	4628      	mov	r0, r5
 8013a62:	47b8      	blx	r7
 8013a64:	3001      	adds	r0, #1
 8013a66:	d12b      	bne.n	8013ac0 <_printf_float+0x23c>
 8013a68:	e767      	b.n	801393a <_printf_float+0xb6>
 8013a6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013a6e:	f240 80dd 	bls.w	8013c2c <_printf_float+0x3a8>
 8013a72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013a76:	2200      	movs	r2, #0
 8013a78:	2300      	movs	r3, #0
 8013a7a:	f7ed f845 	bl	8000b08 <__aeabi_dcmpeq>
 8013a7e:	2800      	cmp	r0, #0
 8013a80:	d033      	beq.n	8013aea <_printf_float+0x266>
 8013a82:	4a37      	ldr	r2, [pc, #220]	@ (8013b60 <_printf_float+0x2dc>)
 8013a84:	2301      	movs	r3, #1
 8013a86:	4631      	mov	r1, r6
 8013a88:	4628      	mov	r0, r5
 8013a8a:	47b8      	blx	r7
 8013a8c:	3001      	adds	r0, #1
 8013a8e:	f43f af54 	beq.w	801393a <_printf_float+0xb6>
 8013a92:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013a96:	4543      	cmp	r3, r8
 8013a98:	db02      	blt.n	8013aa0 <_printf_float+0x21c>
 8013a9a:	6823      	ldr	r3, [r4, #0]
 8013a9c:	07d8      	lsls	r0, r3, #31
 8013a9e:	d50f      	bpl.n	8013ac0 <_printf_float+0x23c>
 8013aa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013aa4:	4631      	mov	r1, r6
 8013aa6:	4628      	mov	r0, r5
 8013aa8:	47b8      	blx	r7
 8013aaa:	3001      	adds	r0, #1
 8013aac:	f43f af45 	beq.w	801393a <_printf_float+0xb6>
 8013ab0:	f04f 0900 	mov.w	r9, #0
 8013ab4:	f108 38ff 	add.w	r8, r8, #4294967295
 8013ab8:	f104 0a1a 	add.w	sl, r4, #26
 8013abc:	45c8      	cmp	r8, r9
 8013abe:	dc09      	bgt.n	8013ad4 <_printf_float+0x250>
 8013ac0:	6823      	ldr	r3, [r4, #0]
 8013ac2:	079b      	lsls	r3, r3, #30
 8013ac4:	f100 8103 	bmi.w	8013cce <_printf_float+0x44a>
 8013ac8:	68e0      	ldr	r0, [r4, #12]
 8013aca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013acc:	4298      	cmp	r0, r3
 8013ace:	bfb8      	it	lt
 8013ad0:	4618      	movlt	r0, r3
 8013ad2:	e734      	b.n	801393e <_printf_float+0xba>
 8013ad4:	2301      	movs	r3, #1
 8013ad6:	4652      	mov	r2, sl
 8013ad8:	4631      	mov	r1, r6
 8013ada:	4628      	mov	r0, r5
 8013adc:	47b8      	blx	r7
 8013ade:	3001      	adds	r0, #1
 8013ae0:	f43f af2b 	beq.w	801393a <_printf_float+0xb6>
 8013ae4:	f109 0901 	add.w	r9, r9, #1
 8013ae8:	e7e8      	b.n	8013abc <_printf_float+0x238>
 8013aea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	dc39      	bgt.n	8013b64 <_printf_float+0x2e0>
 8013af0:	4a1b      	ldr	r2, [pc, #108]	@ (8013b60 <_printf_float+0x2dc>)
 8013af2:	2301      	movs	r3, #1
 8013af4:	4631      	mov	r1, r6
 8013af6:	4628      	mov	r0, r5
 8013af8:	47b8      	blx	r7
 8013afa:	3001      	adds	r0, #1
 8013afc:	f43f af1d 	beq.w	801393a <_printf_float+0xb6>
 8013b00:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013b04:	ea59 0303 	orrs.w	r3, r9, r3
 8013b08:	d102      	bne.n	8013b10 <_printf_float+0x28c>
 8013b0a:	6823      	ldr	r3, [r4, #0]
 8013b0c:	07d9      	lsls	r1, r3, #31
 8013b0e:	d5d7      	bpl.n	8013ac0 <_printf_float+0x23c>
 8013b10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013b14:	4631      	mov	r1, r6
 8013b16:	4628      	mov	r0, r5
 8013b18:	47b8      	blx	r7
 8013b1a:	3001      	adds	r0, #1
 8013b1c:	f43f af0d 	beq.w	801393a <_printf_float+0xb6>
 8013b20:	f04f 0a00 	mov.w	sl, #0
 8013b24:	f104 0b1a 	add.w	fp, r4, #26
 8013b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b2a:	425b      	negs	r3, r3
 8013b2c:	4553      	cmp	r3, sl
 8013b2e:	dc01      	bgt.n	8013b34 <_printf_float+0x2b0>
 8013b30:	464b      	mov	r3, r9
 8013b32:	e793      	b.n	8013a5c <_printf_float+0x1d8>
 8013b34:	2301      	movs	r3, #1
 8013b36:	465a      	mov	r2, fp
 8013b38:	4631      	mov	r1, r6
 8013b3a:	4628      	mov	r0, r5
 8013b3c:	47b8      	blx	r7
 8013b3e:	3001      	adds	r0, #1
 8013b40:	f43f aefb 	beq.w	801393a <_printf_float+0xb6>
 8013b44:	f10a 0a01 	add.w	sl, sl, #1
 8013b48:	e7ee      	b.n	8013b28 <_printf_float+0x2a4>
 8013b4a:	bf00      	nop
 8013b4c:	7fefffff 	.word	0x7fefffff
 8013b50:	0801a578 	.word	0x0801a578
 8013b54:	0801a57c 	.word	0x0801a57c
 8013b58:	0801a580 	.word	0x0801a580
 8013b5c:	0801a584 	.word	0x0801a584
 8013b60:	0801a588 	.word	0x0801a588
 8013b64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013b66:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013b6a:	4553      	cmp	r3, sl
 8013b6c:	bfa8      	it	ge
 8013b6e:	4653      	movge	r3, sl
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	4699      	mov	r9, r3
 8013b74:	dc36      	bgt.n	8013be4 <_printf_float+0x360>
 8013b76:	f04f 0b00 	mov.w	fp, #0
 8013b7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013b7e:	f104 021a 	add.w	r2, r4, #26
 8013b82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013b84:	9306      	str	r3, [sp, #24]
 8013b86:	eba3 0309 	sub.w	r3, r3, r9
 8013b8a:	455b      	cmp	r3, fp
 8013b8c:	dc31      	bgt.n	8013bf2 <_printf_float+0x36e>
 8013b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b90:	459a      	cmp	sl, r3
 8013b92:	dc3a      	bgt.n	8013c0a <_printf_float+0x386>
 8013b94:	6823      	ldr	r3, [r4, #0]
 8013b96:	07da      	lsls	r2, r3, #31
 8013b98:	d437      	bmi.n	8013c0a <_printf_float+0x386>
 8013b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b9c:	ebaa 0903 	sub.w	r9, sl, r3
 8013ba0:	9b06      	ldr	r3, [sp, #24]
 8013ba2:	ebaa 0303 	sub.w	r3, sl, r3
 8013ba6:	4599      	cmp	r9, r3
 8013ba8:	bfa8      	it	ge
 8013baa:	4699      	movge	r9, r3
 8013bac:	f1b9 0f00 	cmp.w	r9, #0
 8013bb0:	dc33      	bgt.n	8013c1a <_printf_float+0x396>
 8013bb2:	f04f 0800 	mov.w	r8, #0
 8013bb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013bba:	f104 0b1a 	add.w	fp, r4, #26
 8013bbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013bc0:	ebaa 0303 	sub.w	r3, sl, r3
 8013bc4:	eba3 0309 	sub.w	r3, r3, r9
 8013bc8:	4543      	cmp	r3, r8
 8013bca:	f77f af79 	ble.w	8013ac0 <_printf_float+0x23c>
 8013bce:	2301      	movs	r3, #1
 8013bd0:	465a      	mov	r2, fp
 8013bd2:	4631      	mov	r1, r6
 8013bd4:	4628      	mov	r0, r5
 8013bd6:	47b8      	blx	r7
 8013bd8:	3001      	adds	r0, #1
 8013bda:	f43f aeae 	beq.w	801393a <_printf_float+0xb6>
 8013bde:	f108 0801 	add.w	r8, r8, #1
 8013be2:	e7ec      	b.n	8013bbe <_printf_float+0x33a>
 8013be4:	4642      	mov	r2, r8
 8013be6:	4631      	mov	r1, r6
 8013be8:	4628      	mov	r0, r5
 8013bea:	47b8      	blx	r7
 8013bec:	3001      	adds	r0, #1
 8013bee:	d1c2      	bne.n	8013b76 <_printf_float+0x2f2>
 8013bf0:	e6a3      	b.n	801393a <_printf_float+0xb6>
 8013bf2:	2301      	movs	r3, #1
 8013bf4:	4631      	mov	r1, r6
 8013bf6:	4628      	mov	r0, r5
 8013bf8:	9206      	str	r2, [sp, #24]
 8013bfa:	47b8      	blx	r7
 8013bfc:	3001      	adds	r0, #1
 8013bfe:	f43f ae9c 	beq.w	801393a <_printf_float+0xb6>
 8013c02:	9a06      	ldr	r2, [sp, #24]
 8013c04:	f10b 0b01 	add.w	fp, fp, #1
 8013c08:	e7bb      	b.n	8013b82 <_printf_float+0x2fe>
 8013c0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013c0e:	4631      	mov	r1, r6
 8013c10:	4628      	mov	r0, r5
 8013c12:	47b8      	blx	r7
 8013c14:	3001      	adds	r0, #1
 8013c16:	d1c0      	bne.n	8013b9a <_printf_float+0x316>
 8013c18:	e68f      	b.n	801393a <_printf_float+0xb6>
 8013c1a:	9a06      	ldr	r2, [sp, #24]
 8013c1c:	464b      	mov	r3, r9
 8013c1e:	4442      	add	r2, r8
 8013c20:	4631      	mov	r1, r6
 8013c22:	4628      	mov	r0, r5
 8013c24:	47b8      	blx	r7
 8013c26:	3001      	adds	r0, #1
 8013c28:	d1c3      	bne.n	8013bb2 <_printf_float+0x32e>
 8013c2a:	e686      	b.n	801393a <_printf_float+0xb6>
 8013c2c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013c30:	f1ba 0f01 	cmp.w	sl, #1
 8013c34:	dc01      	bgt.n	8013c3a <_printf_float+0x3b6>
 8013c36:	07db      	lsls	r3, r3, #31
 8013c38:	d536      	bpl.n	8013ca8 <_printf_float+0x424>
 8013c3a:	2301      	movs	r3, #1
 8013c3c:	4642      	mov	r2, r8
 8013c3e:	4631      	mov	r1, r6
 8013c40:	4628      	mov	r0, r5
 8013c42:	47b8      	blx	r7
 8013c44:	3001      	adds	r0, #1
 8013c46:	f43f ae78 	beq.w	801393a <_printf_float+0xb6>
 8013c4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013c4e:	4631      	mov	r1, r6
 8013c50:	4628      	mov	r0, r5
 8013c52:	47b8      	blx	r7
 8013c54:	3001      	adds	r0, #1
 8013c56:	f43f ae70 	beq.w	801393a <_printf_float+0xb6>
 8013c5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013c5e:	2200      	movs	r2, #0
 8013c60:	2300      	movs	r3, #0
 8013c62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013c66:	f7ec ff4f 	bl	8000b08 <__aeabi_dcmpeq>
 8013c6a:	b9c0      	cbnz	r0, 8013c9e <_printf_float+0x41a>
 8013c6c:	4653      	mov	r3, sl
 8013c6e:	f108 0201 	add.w	r2, r8, #1
 8013c72:	4631      	mov	r1, r6
 8013c74:	4628      	mov	r0, r5
 8013c76:	47b8      	blx	r7
 8013c78:	3001      	adds	r0, #1
 8013c7a:	d10c      	bne.n	8013c96 <_printf_float+0x412>
 8013c7c:	e65d      	b.n	801393a <_printf_float+0xb6>
 8013c7e:	2301      	movs	r3, #1
 8013c80:	465a      	mov	r2, fp
 8013c82:	4631      	mov	r1, r6
 8013c84:	4628      	mov	r0, r5
 8013c86:	47b8      	blx	r7
 8013c88:	3001      	adds	r0, #1
 8013c8a:	f43f ae56 	beq.w	801393a <_printf_float+0xb6>
 8013c8e:	f108 0801 	add.w	r8, r8, #1
 8013c92:	45d0      	cmp	r8, sl
 8013c94:	dbf3      	blt.n	8013c7e <_printf_float+0x3fa>
 8013c96:	464b      	mov	r3, r9
 8013c98:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013c9c:	e6df      	b.n	8013a5e <_printf_float+0x1da>
 8013c9e:	f04f 0800 	mov.w	r8, #0
 8013ca2:	f104 0b1a 	add.w	fp, r4, #26
 8013ca6:	e7f4      	b.n	8013c92 <_printf_float+0x40e>
 8013ca8:	2301      	movs	r3, #1
 8013caa:	4642      	mov	r2, r8
 8013cac:	e7e1      	b.n	8013c72 <_printf_float+0x3ee>
 8013cae:	2301      	movs	r3, #1
 8013cb0:	464a      	mov	r2, r9
 8013cb2:	4631      	mov	r1, r6
 8013cb4:	4628      	mov	r0, r5
 8013cb6:	47b8      	blx	r7
 8013cb8:	3001      	adds	r0, #1
 8013cba:	f43f ae3e 	beq.w	801393a <_printf_float+0xb6>
 8013cbe:	f108 0801 	add.w	r8, r8, #1
 8013cc2:	68e3      	ldr	r3, [r4, #12]
 8013cc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013cc6:	1a5b      	subs	r3, r3, r1
 8013cc8:	4543      	cmp	r3, r8
 8013cca:	dcf0      	bgt.n	8013cae <_printf_float+0x42a>
 8013ccc:	e6fc      	b.n	8013ac8 <_printf_float+0x244>
 8013cce:	f04f 0800 	mov.w	r8, #0
 8013cd2:	f104 0919 	add.w	r9, r4, #25
 8013cd6:	e7f4      	b.n	8013cc2 <_printf_float+0x43e>

08013cd8 <_printf_common>:
 8013cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013cdc:	4616      	mov	r6, r2
 8013cde:	4698      	mov	r8, r3
 8013ce0:	688a      	ldr	r2, [r1, #8]
 8013ce2:	690b      	ldr	r3, [r1, #16]
 8013ce4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013ce8:	4293      	cmp	r3, r2
 8013cea:	bfb8      	it	lt
 8013cec:	4613      	movlt	r3, r2
 8013cee:	6033      	str	r3, [r6, #0]
 8013cf0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013cf4:	4607      	mov	r7, r0
 8013cf6:	460c      	mov	r4, r1
 8013cf8:	b10a      	cbz	r2, 8013cfe <_printf_common+0x26>
 8013cfa:	3301      	adds	r3, #1
 8013cfc:	6033      	str	r3, [r6, #0]
 8013cfe:	6823      	ldr	r3, [r4, #0]
 8013d00:	0699      	lsls	r1, r3, #26
 8013d02:	bf42      	ittt	mi
 8013d04:	6833      	ldrmi	r3, [r6, #0]
 8013d06:	3302      	addmi	r3, #2
 8013d08:	6033      	strmi	r3, [r6, #0]
 8013d0a:	6825      	ldr	r5, [r4, #0]
 8013d0c:	f015 0506 	ands.w	r5, r5, #6
 8013d10:	d106      	bne.n	8013d20 <_printf_common+0x48>
 8013d12:	f104 0a19 	add.w	sl, r4, #25
 8013d16:	68e3      	ldr	r3, [r4, #12]
 8013d18:	6832      	ldr	r2, [r6, #0]
 8013d1a:	1a9b      	subs	r3, r3, r2
 8013d1c:	42ab      	cmp	r3, r5
 8013d1e:	dc26      	bgt.n	8013d6e <_printf_common+0x96>
 8013d20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013d24:	6822      	ldr	r2, [r4, #0]
 8013d26:	3b00      	subs	r3, #0
 8013d28:	bf18      	it	ne
 8013d2a:	2301      	movne	r3, #1
 8013d2c:	0692      	lsls	r2, r2, #26
 8013d2e:	d42b      	bmi.n	8013d88 <_printf_common+0xb0>
 8013d30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013d34:	4641      	mov	r1, r8
 8013d36:	4638      	mov	r0, r7
 8013d38:	47c8      	blx	r9
 8013d3a:	3001      	adds	r0, #1
 8013d3c:	d01e      	beq.n	8013d7c <_printf_common+0xa4>
 8013d3e:	6823      	ldr	r3, [r4, #0]
 8013d40:	6922      	ldr	r2, [r4, #16]
 8013d42:	f003 0306 	and.w	r3, r3, #6
 8013d46:	2b04      	cmp	r3, #4
 8013d48:	bf02      	ittt	eq
 8013d4a:	68e5      	ldreq	r5, [r4, #12]
 8013d4c:	6833      	ldreq	r3, [r6, #0]
 8013d4e:	1aed      	subeq	r5, r5, r3
 8013d50:	68a3      	ldr	r3, [r4, #8]
 8013d52:	bf0c      	ite	eq
 8013d54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013d58:	2500      	movne	r5, #0
 8013d5a:	4293      	cmp	r3, r2
 8013d5c:	bfc4      	itt	gt
 8013d5e:	1a9b      	subgt	r3, r3, r2
 8013d60:	18ed      	addgt	r5, r5, r3
 8013d62:	2600      	movs	r6, #0
 8013d64:	341a      	adds	r4, #26
 8013d66:	42b5      	cmp	r5, r6
 8013d68:	d11a      	bne.n	8013da0 <_printf_common+0xc8>
 8013d6a:	2000      	movs	r0, #0
 8013d6c:	e008      	b.n	8013d80 <_printf_common+0xa8>
 8013d6e:	2301      	movs	r3, #1
 8013d70:	4652      	mov	r2, sl
 8013d72:	4641      	mov	r1, r8
 8013d74:	4638      	mov	r0, r7
 8013d76:	47c8      	blx	r9
 8013d78:	3001      	adds	r0, #1
 8013d7a:	d103      	bne.n	8013d84 <_printf_common+0xac>
 8013d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8013d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d84:	3501      	adds	r5, #1
 8013d86:	e7c6      	b.n	8013d16 <_printf_common+0x3e>
 8013d88:	18e1      	adds	r1, r4, r3
 8013d8a:	1c5a      	adds	r2, r3, #1
 8013d8c:	2030      	movs	r0, #48	@ 0x30
 8013d8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013d92:	4422      	add	r2, r4
 8013d94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013d98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013d9c:	3302      	adds	r3, #2
 8013d9e:	e7c7      	b.n	8013d30 <_printf_common+0x58>
 8013da0:	2301      	movs	r3, #1
 8013da2:	4622      	mov	r2, r4
 8013da4:	4641      	mov	r1, r8
 8013da6:	4638      	mov	r0, r7
 8013da8:	47c8      	blx	r9
 8013daa:	3001      	adds	r0, #1
 8013dac:	d0e6      	beq.n	8013d7c <_printf_common+0xa4>
 8013dae:	3601      	adds	r6, #1
 8013db0:	e7d9      	b.n	8013d66 <_printf_common+0x8e>
	...

08013db4 <_printf_i>:
 8013db4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013db8:	7e0f      	ldrb	r7, [r1, #24]
 8013dba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013dbc:	2f78      	cmp	r7, #120	@ 0x78
 8013dbe:	4691      	mov	r9, r2
 8013dc0:	4680      	mov	r8, r0
 8013dc2:	460c      	mov	r4, r1
 8013dc4:	469a      	mov	sl, r3
 8013dc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013dca:	d807      	bhi.n	8013ddc <_printf_i+0x28>
 8013dcc:	2f62      	cmp	r7, #98	@ 0x62
 8013dce:	d80a      	bhi.n	8013de6 <_printf_i+0x32>
 8013dd0:	2f00      	cmp	r7, #0
 8013dd2:	f000 80d2 	beq.w	8013f7a <_printf_i+0x1c6>
 8013dd6:	2f58      	cmp	r7, #88	@ 0x58
 8013dd8:	f000 80b9 	beq.w	8013f4e <_printf_i+0x19a>
 8013ddc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013de0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013de4:	e03a      	b.n	8013e5c <_printf_i+0xa8>
 8013de6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013dea:	2b15      	cmp	r3, #21
 8013dec:	d8f6      	bhi.n	8013ddc <_printf_i+0x28>
 8013dee:	a101      	add	r1, pc, #4	@ (adr r1, 8013df4 <_printf_i+0x40>)
 8013df0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013df4:	08013e4d 	.word	0x08013e4d
 8013df8:	08013e61 	.word	0x08013e61
 8013dfc:	08013ddd 	.word	0x08013ddd
 8013e00:	08013ddd 	.word	0x08013ddd
 8013e04:	08013ddd 	.word	0x08013ddd
 8013e08:	08013ddd 	.word	0x08013ddd
 8013e0c:	08013e61 	.word	0x08013e61
 8013e10:	08013ddd 	.word	0x08013ddd
 8013e14:	08013ddd 	.word	0x08013ddd
 8013e18:	08013ddd 	.word	0x08013ddd
 8013e1c:	08013ddd 	.word	0x08013ddd
 8013e20:	08013f61 	.word	0x08013f61
 8013e24:	08013e8b 	.word	0x08013e8b
 8013e28:	08013f1b 	.word	0x08013f1b
 8013e2c:	08013ddd 	.word	0x08013ddd
 8013e30:	08013ddd 	.word	0x08013ddd
 8013e34:	08013f83 	.word	0x08013f83
 8013e38:	08013ddd 	.word	0x08013ddd
 8013e3c:	08013e8b 	.word	0x08013e8b
 8013e40:	08013ddd 	.word	0x08013ddd
 8013e44:	08013ddd 	.word	0x08013ddd
 8013e48:	08013f23 	.word	0x08013f23
 8013e4c:	6833      	ldr	r3, [r6, #0]
 8013e4e:	1d1a      	adds	r2, r3, #4
 8013e50:	681b      	ldr	r3, [r3, #0]
 8013e52:	6032      	str	r2, [r6, #0]
 8013e54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013e58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013e5c:	2301      	movs	r3, #1
 8013e5e:	e09d      	b.n	8013f9c <_printf_i+0x1e8>
 8013e60:	6833      	ldr	r3, [r6, #0]
 8013e62:	6820      	ldr	r0, [r4, #0]
 8013e64:	1d19      	adds	r1, r3, #4
 8013e66:	6031      	str	r1, [r6, #0]
 8013e68:	0606      	lsls	r6, r0, #24
 8013e6a:	d501      	bpl.n	8013e70 <_printf_i+0xbc>
 8013e6c:	681d      	ldr	r5, [r3, #0]
 8013e6e:	e003      	b.n	8013e78 <_printf_i+0xc4>
 8013e70:	0645      	lsls	r5, r0, #25
 8013e72:	d5fb      	bpl.n	8013e6c <_printf_i+0xb8>
 8013e74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013e78:	2d00      	cmp	r5, #0
 8013e7a:	da03      	bge.n	8013e84 <_printf_i+0xd0>
 8013e7c:	232d      	movs	r3, #45	@ 0x2d
 8013e7e:	426d      	negs	r5, r5
 8013e80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013e84:	4859      	ldr	r0, [pc, #356]	@ (8013fec <_printf_i+0x238>)
 8013e86:	230a      	movs	r3, #10
 8013e88:	e011      	b.n	8013eae <_printf_i+0xfa>
 8013e8a:	6821      	ldr	r1, [r4, #0]
 8013e8c:	6833      	ldr	r3, [r6, #0]
 8013e8e:	0608      	lsls	r0, r1, #24
 8013e90:	f853 5b04 	ldr.w	r5, [r3], #4
 8013e94:	d402      	bmi.n	8013e9c <_printf_i+0xe8>
 8013e96:	0649      	lsls	r1, r1, #25
 8013e98:	bf48      	it	mi
 8013e9a:	b2ad      	uxthmi	r5, r5
 8013e9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8013e9e:	4853      	ldr	r0, [pc, #332]	@ (8013fec <_printf_i+0x238>)
 8013ea0:	6033      	str	r3, [r6, #0]
 8013ea2:	bf14      	ite	ne
 8013ea4:	230a      	movne	r3, #10
 8013ea6:	2308      	moveq	r3, #8
 8013ea8:	2100      	movs	r1, #0
 8013eaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013eae:	6866      	ldr	r6, [r4, #4]
 8013eb0:	60a6      	str	r6, [r4, #8]
 8013eb2:	2e00      	cmp	r6, #0
 8013eb4:	bfa2      	ittt	ge
 8013eb6:	6821      	ldrge	r1, [r4, #0]
 8013eb8:	f021 0104 	bicge.w	r1, r1, #4
 8013ebc:	6021      	strge	r1, [r4, #0]
 8013ebe:	b90d      	cbnz	r5, 8013ec4 <_printf_i+0x110>
 8013ec0:	2e00      	cmp	r6, #0
 8013ec2:	d04b      	beq.n	8013f5c <_printf_i+0x1a8>
 8013ec4:	4616      	mov	r6, r2
 8013ec6:	fbb5 f1f3 	udiv	r1, r5, r3
 8013eca:	fb03 5711 	mls	r7, r3, r1, r5
 8013ece:	5dc7      	ldrb	r7, [r0, r7]
 8013ed0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013ed4:	462f      	mov	r7, r5
 8013ed6:	42bb      	cmp	r3, r7
 8013ed8:	460d      	mov	r5, r1
 8013eda:	d9f4      	bls.n	8013ec6 <_printf_i+0x112>
 8013edc:	2b08      	cmp	r3, #8
 8013ede:	d10b      	bne.n	8013ef8 <_printf_i+0x144>
 8013ee0:	6823      	ldr	r3, [r4, #0]
 8013ee2:	07df      	lsls	r7, r3, #31
 8013ee4:	d508      	bpl.n	8013ef8 <_printf_i+0x144>
 8013ee6:	6923      	ldr	r3, [r4, #16]
 8013ee8:	6861      	ldr	r1, [r4, #4]
 8013eea:	4299      	cmp	r1, r3
 8013eec:	bfde      	ittt	le
 8013eee:	2330      	movle	r3, #48	@ 0x30
 8013ef0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013ef4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013ef8:	1b92      	subs	r2, r2, r6
 8013efa:	6122      	str	r2, [r4, #16]
 8013efc:	f8cd a000 	str.w	sl, [sp]
 8013f00:	464b      	mov	r3, r9
 8013f02:	aa03      	add	r2, sp, #12
 8013f04:	4621      	mov	r1, r4
 8013f06:	4640      	mov	r0, r8
 8013f08:	f7ff fee6 	bl	8013cd8 <_printf_common>
 8013f0c:	3001      	adds	r0, #1
 8013f0e:	d14a      	bne.n	8013fa6 <_printf_i+0x1f2>
 8013f10:	f04f 30ff 	mov.w	r0, #4294967295
 8013f14:	b004      	add	sp, #16
 8013f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f1a:	6823      	ldr	r3, [r4, #0]
 8013f1c:	f043 0320 	orr.w	r3, r3, #32
 8013f20:	6023      	str	r3, [r4, #0]
 8013f22:	4833      	ldr	r0, [pc, #204]	@ (8013ff0 <_printf_i+0x23c>)
 8013f24:	2778      	movs	r7, #120	@ 0x78
 8013f26:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013f2a:	6823      	ldr	r3, [r4, #0]
 8013f2c:	6831      	ldr	r1, [r6, #0]
 8013f2e:	061f      	lsls	r7, r3, #24
 8013f30:	f851 5b04 	ldr.w	r5, [r1], #4
 8013f34:	d402      	bmi.n	8013f3c <_printf_i+0x188>
 8013f36:	065f      	lsls	r7, r3, #25
 8013f38:	bf48      	it	mi
 8013f3a:	b2ad      	uxthmi	r5, r5
 8013f3c:	6031      	str	r1, [r6, #0]
 8013f3e:	07d9      	lsls	r1, r3, #31
 8013f40:	bf44      	itt	mi
 8013f42:	f043 0320 	orrmi.w	r3, r3, #32
 8013f46:	6023      	strmi	r3, [r4, #0]
 8013f48:	b11d      	cbz	r5, 8013f52 <_printf_i+0x19e>
 8013f4a:	2310      	movs	r3, #16
 8013f4c:	e7ac      	b.n	8013ea8 <_printf_i+0xf4>
 8013f4e:	4827      	ldr	r0, [pc, #156]	@ (8013fec <_printf_i+0x238>)
 8013f50:	e7e9      	b.n	8013f26 <_printf_i+0x172>
 8013f52:	6823      	ldr	r3, [r4, #0]
 8013f54:	f023 0320 	bic.w	r3, r3, #32
 8013f58:	6023      	str	r3, [r4, #0]
 8013f5a:	e7f6      	b.n	8013f4a <_printf_i+0x196>
 8013f5c:	4616      	mov	r6, r2
 8013f5e:	e7bd      	b.n	8013edc <_printf_i+0x128>
 8013f60:	6833      	ldr	r3, [r6, #0]
 8013f62:	6825      	ldr	r5, [r4, #0]
 8013f64:	6961      	ldr	r1, [r4, #20]
 8013f66:	1d18      	adds	r0, r3, #4
 8013f68:	6030      	str	r0, [r6, #0]
 8013f6a:	062e      	lsls	r6, r5, #24
 8013f6c:	681b      	ldr	r3, [r3, #0]
 8013f6e:	d501      	bpl.n	8013f74 <_printf_i+0x1c0>
 8013f70:	6019      	str	r1, [r3, #0]
 8013f72:	e002      	b.n	8013f7a <_printf_i+0x1c6>
 8013f74:	0668      	lsls	r0, r5, #25
 8013f76:	d5fb      	bpl.n	8013f70 <_printf_i+0x1bc>
 8013f78:	8019      	strh	r1, [r3, #0]
 8013f7a:	2300      	movs	r3, #0
 8013f7c:	6123      	str	r3, [r4, #16]
 8013f7e:	4616      	mov	r6, r2
 8013f80:	e7bc      	b.n	8013efc <_printf_i+0x148>
 8013f82:	6833      	ldr	r3, [r6, #0]
 8013f84:	1d1a      	adds	r2, r3, #4
 8013f86:	6032      	str	r2, [r6, #0]
 8013f88:	681e      	ldr	r6, [r3, #0]
 8013f8a:	6862      	ldr	r2, [r4, #4]
 8013f8c:	2100      	movs	r1, #0
 8013f8e:	4630      	mov	r0, r6
 8013f90:	f7ec f93e 	bl	8000210 <memchr>
 8013f94:	b108      	cbz	r0, 8013f9a <_printf_i+0x1e6>
 8013f96:	1b80      	subs	r0, r0, r6
 8013f98:	6060      	str	r0, [r4, #4]
 8013f9a:	6863      	ldr	r3, [r4, #4]
 8013f9c:	6123      	str	r3, [r4, #16]
 8013f9e:	2300      	movs	r3, #0
 8013fa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013fa4:	e7aa      	b.n	8013efc <_printf_i+0x148>
 8013fa6:	6923      	ldr	r3, [r4, #16]
 8013fa8:	4632      	mov	r2, r6
 8013faa:	4649      	mov	r1, r9
 8013fac:	4640      	mov	r0, r8
 8013fae:	47d0      	blx	sl
 8013fb0:	3001      	adds	r0, #1
 8013fb2:	d0ad      	beq.n	8013f10 <_printf_i+0x15c>
 8013fb4:	6823      	ldr	r3, [r4, #0]
 8013fb6:	079b      	lsls	r3, r3, #30
 8013fb8:	d413      	bmi.n	8013fe2 <_printf_i+0x22e>
 8013fba:	68e0      	ldr	r0, [r4, #12]
 8013fbc:	9b03      	ldr	r3, [sp, #12]
 8013fbe:	4298      	cmp	r0, r3
 8013fc0:	bfb8      	it	lt
 8013fc2:	4618      	movlt	r0, r3
 8013fc4:	e7a6      	b.n	8013f14 <_printf_i+0x160>
 8013fc6:	2301      	movs	r3, #1
 8013fc8:	4632      	mov	r2, r6
 8013fca:	4649      	mov	r1, r9
 8013fcc:	4640      	mov	r0, r8
 8013fce:	47d0      	blx	sl
 8013fd0:	3001      	adds	r0, #1
 8013fd2:	d09d      	beq.n	8013f10 <_printf_i+0x15c>
 8013fd4:	3501      	adds	r5, #1
 8013fd6:	68e3      	ldr	r3, [r4, #12]
 8013fd8:	9903      	ldr	r1, [sp, #12]
 8013fda:	1a5b      	subs	r3, r3, r1
 8013fdc:	42ab      	cmp	r3, r5
 8013fde:	dcf2      	bgt.n	8013fc6 <_printf_i+0x212>
 8013fe0:	e7eb      	b.n	8013fba <_printf_i+0x206>
 8013fe2:	2500      	movs	r5, #0
 8013fe4:	f104 0619 	add.w	r6, r4, #25
 8013fe8:	e7f5      	b.n	8013fd6 <_printf_i+0x222>
 8013fea:	bf00      	nop
 8013fec:	0801a58a 	.word	0x0801a58a
 8013ff0:	0801a59b 	.word	0x0801a59b

08013ff4 <std>:
 8013ff4:	2300      	movs	r3, #0
 8013ff6:	b510      	push	{r4, lr}
 8013ff8:	4604      	mov	r4, r0
 8013ffa:	e9c0 3300 	strd	r3, r3, [r0]
 8013ffe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014002:	6083      	str	r3, [r0, #8]
 8014004:	8181      	strh	r1, [r0, #12]
 8014006:	6643      	str	r3, [r0, #100]	@ 0x64
 8014008:	81c2      	strh	r2, [r0, #14]
 801400a:	6183      	str	r3, [r0, #24]
 801400c:	4619      	mov	r1, r3
 801400e:	2208      	movs	r2, #8
 8014010:	305c      	adds	r0, #92	@ 0x5c
 8014012:	f000 fa4d 	bl	80144b0 <memset>
 8014016:	4b0d      	ldr	r3, [pc, #52]	@ (801404c <std+0x58>)
 8014018:	6263      	str	r3, [r4, #36]	@ 0x24
 801401a:	4b0d      	ldr	r3, [pc, #52]	@ (8014050 <std+0x5c>)
 801401c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801401e:	4b0d      	ldr	r3, [pc, #52]	@ (8014054 <std+0x60>)
 8014020:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014022:	4b0d      	ldr	r3, [pc, #52]	@ (8014058 <std+0x64>)
 8014024:	6323      	str	r3, [r4, #48]	@ 0x30
 8014026:	4b0d      	ldr	r3, [pc, #52]	@ (801405c <std+0x68>)
 8014028:	6224      	str	r4, [r4, #32]
 801402a:	429c      	cmp	r4, r3
 801402c:	d006      	beq.n	801403c <std+0x48>
 801402e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014032:	4294      	cmp	r4, r2
 8014034:	d002      	beq.n	801403c <std+0x48>
 8014036:	33d0      	adds	r3, #208	@ 0xd0
 8014038:	429c      	cmp	r4, r3
 801403a:	d105      	bne.n	8014048 <std+0x54>
 801403c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014044:	f000 bab0 	b.w	80145a8 <__retarget_lock_init_recursive>
 8014048:	bd10      	pop	{r4, pc}
 801404a:	bf00      	nop
 801404c:	08014301 	.word	0x08014301
 8014050:	08014323 	.word	0x08014323
 8014054:	0801435b 	.word	0x0801435b
 8014058:	0801437f 	.word	0x0801437f
 801405c:	20006b90 	.word	0x20006b90

08014060 <stdio_exit_handler>:
 8014060:	4a02      	ldr	r2, [pc, #8]	@ (801406c <stdio_exit_handler+0xc>)
 8014062:	4903      	ldr	r1, [pc, #12]	@ (8014070 <stdio_exit_handler+0x10>)
 8014064:	4803      	ldr	r0, [pc, #12]	@ (8014074 <stdio_exit_handler+0x14>)
 8014066:	f000 b869 	b.w	801413c <_fwalk_sglue>
 801406a:	bf00      	nop
 801406c:	20004f28 	.word	0x20004f28
 8014070:	08016189 	.word	0x08016189
 8014074:	20004f38 	.word	0x20004f38

08014078 <cleanup_stdio>:
 8014078:	6841      	ldr	r1, [r0, #4]
 801407a:	4b0c      	ldr	r3, [pc, #48]	@ (80140ac <cleanup_stdio+0x34>)
 801407c:	4299      	cmp	r1, r3
 801407e:	b510      	push	{r4, lr}
 8014080:	4604      	mov	r4, r0
 8014082:	d001      	beq.n	8014088 <cleanup_stdio+0x10>
 8014084:	f002 f880 	bl	8016188 <_fflush_r>
 8014088:	68a1      	ldr	r1, [r4, #8]
 801408a:	4b09      	ldr	r3, [pc, #36]	@ (80140b0 <cleanup_stdio+0x38>)
 801408c:	4299      	cmp	r1, r3
 801408e:	d002      	beq.n	8014096 <cleanup_stdio+0x1e>
 8014090:	4620      	mov	r0, r4
 8014092:	f002 f879 	bl	8016188 <_fflush_r>
 8014096:	68e1      	ldr	r1, [r4, #12]
 8014098:	4b06      	ldr	r3, [pc, #24]	@ (80140b4 <cleanup_stdio+0x3c>)
 801409a:	4299      	cmp	r1, r3
 801409c:	d004      	beq.n	80140a8 <cleanup_stdio+0x30>
 801409e:	4620      	mov	r0, r4
 80140a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80140a4:	f002 b870 	b.w	8016188 <_fflush_r>
 80140a8:	bd10      	pop	{r4, pc}
 80140aa:	bf00      	nop
 80140ac:	20006b90 	.word	0x20006b90
 80140b0:	20006bf8 	.word	0x20006bf8
 80140b4:	20006c60 	.word	0x20006c60

080140b8 <global_stdio_init.part.0>:
 80140b8:	b510      	push	{r4, lr}
 80140ba:	4b0b      	ldr	r3, [pc, #44]	@ (80140e8 <global_stdio_init.part.0+0x30>)
 80140bc:	4c0b      	ldr	r4, [pc, #44]	@ (80140ec <global_stdio_init.part.0+0x34>)
 80140be:	4a0c      	ldr	r2, [pc, #48]	@ (80140f0 <global_stdio_init.part.0+0x38>)
 80140c0:	601a      	str	r2, [r3, #0]
 80140c2:	4620      	mov	r0, r4
 80140c4:	2200      	movs	r2, #0
 80140c6:	2104      	movs	r1, #4
 80140c8:	f7ff ff94 	bl	8013ff4 <std>
 80140cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80140d0:	2201      	movs	r2, #1
 80140d2:	2109      	movs	r1, #9
 80140d4:	f7ff ff8e 	bl	8013ff4 <std>
 80140d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80140dc:	2202      	movs	r2, #2
 80140de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80140e2:	2112      	movs	r1, #18
 80140e4:	f7ff bf86 	b.w	8013ff4 <std>
 80140e8:	20006cc8 	.word	0x20006cc8
 80140ec:	20006b90 	.word	0x20006b90
 80140f0:	08014061 	.word	0x08014061

080140f4 <__sfp_lock_acquire>:
 80140f4:	4801      	ldr	r0, [pc, #4]	@ (80140fc <__sfp_lock_acquire+0x8>)
 80140f6:	f000 ba58 	b.w	80145aa <__retarget_lock_acquire_recursive>
 80140fa:	bf00      	nop
 80140fc:	20006cd1 	.word	0x20006cd1

08014100 <__sfp_lock_release>:
 8014100:	4801      	ldr	r0, [pc, #4]	@ (8014108 <__sfp_lock_release+0x8>)
 8014102:	f000 ba53 	b.w	80145ac <__retarget_lock_release_recursive>
 8014106:	bf00      	nop
 8014108:	20006cd1 	.word	0x20006cd1

0801410c <__sinit>:
 801410c:	b510      	push	{r4, lr}
 801410e:	4604      	mov	r4, r0
 8014110:	f7ff fff0 	bl	80140f4 <__sfp_lock_acquire>
 8014114:	6a23      	ldr	r3, [r4, #32]
 8014116:	b11b      	cbz	r3, 8014120 <__sinit+0x14>
 8014118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801411c:	f7ff bff0 	b.w	8014100 <__sfp_lock_release>
 8014120:	4b04      	ldr	r3, [pc, #16]	@ (8014134 <__sinit+0x28>)
 8014122:	6223      	str	r3, [r4, #32]
 8014124:	4b04      	ldr	r3, [pc, #16]	@ (8014138 <__sinit+0x2c>)
 8014126:	681b      	ldr	r3, [r3, #0]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d1f5      	bne.n	8014118 <__sinit+0xc>
 801412c:	f7ff ffc4 	bl	80140b8 <global_stdio_init.part.0>
 8014130:	e7f2      	b.n	8014118 <__sinit+0xc>
 8014132:	bf00      	nop
 8014134:	08014079 	.word	0x08014079
 8014138:	20006cc8 	.word	0x20006cc8

0801413c <_fwalk_sglue>:
 801413c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014140:	4607      	mov	r7, r0
 8014142:	4688      	mov	r8, r1
 8014144:	4614      	mov	r4, r2
 8014146:	2600      	movs	r6, #0
 8014148:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801414c:	f1b9 0901 	subs.w	r9, r9, #1
 8014150:	d505      	bpl.n	801415e <_fwalk_sglue+0x22>
 8014152:	6824      	ldr	r4, [r4, #0]
 8014154:	2c00      	cmp	r4, #0
 8014156:	d1f7      	bne.n	8014148 <_fwalk_sglue+0xc>
 8014158:	4630      	mov	r0, r6
 801415a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801415e:	89ab      	ldrh	r3, [r5, #12]
 8014160:	2b01      	cmp	r3, #1
 8014162:	d907      	bls.n	8014174 <_fwalk_sglue+0x38>
 8014164:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014168:	3301      	adds	r3, #1
 801416a:	d003      	beq.n	8014174 <_fwalk_sglue+0x38>
 801416c:	4629      	mov	r1, r5
 801416e:	4638      	mov	r0, r7
 8014170:	47c0      	blx	r8
 8014172:	4306      	orrs	r6, r0
 8014174:	3568      	adds	r5, #104	@ 0x68
 8014176:	e7e9      	b.n	801414c <_fwalk_sglue+0x10>

08014178 <iprintf>:
 8014178:	b40f      	push	{r0, r1, r2, r3}
 801417a:	b507      	push	{r0, r1, r2, lr}
 801417c:	4906      	ldr	r1, [pc, #24]	@ (8014198 <iprintf+0x20>)
 801417e:	ab04      	add	r3, sp, #16
 8014180:	6808      	ldr	r0, [r1, #0]
 8014182:	f853 2b04 	ldr.w	r2, [r3], #4
 8014186:	6881      	ldr	r1, [r0, #8]
 8014188:	9301      	str	r3, [sp, #4]
 801418a:	f001 fe61 	bl	8015e50 <_vfiprintf_r>
 801418e:	b003      	add	sp, #12
 8014190:	f85d eb04 	ldr.w	lr, [sp], #4
 8014194:	b004      	add	sp, #16
 8014196:	4770      	bx	lr
 8014198:	20004f34 	.word	0x20004f34

0801419c <_puts_r>:
 801419c:	6a03      	ldr	r3, [r0, #32]
 801419e:	b570      	push	{r4, r5, r6, lr}
 80141a0:	6884      	ldr	r4, [r0, #8]
 80141a2:	4605      	mov	r5, r0
 80141a4:	460e      	mov	r6, r1
 80141a6:	b90b      	cbnz	r3, 80141ac <_puts_r+0x10>
 80141a8:	f7ff ffb0 	bl	801410c <__sinit>
 80141ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80141ae:	07db      	lsls	r3, r3, #31
 80141b0:	d405      	bmi.n	80141be <_puts_r+0x22>
 80141b2:	89a3      	ldrh	r3, [r4, #12]
 80141b4:	0598      	lsls	r0, r3, #22
 80141b6:	d402      	bmi.n	80141be <_puts_r+0x22>
 80141b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80141ba:	f000 f9f6 	bl	80145aa <__retarget_lock_acquire_recursive>
 80141be:	89a3      	ldrh	r3, [r4, #12]
 80141c0:	0719      	lsls	r1, r3, #28
 80141c2:	d502      	bpl.n	80141ca <_puts_r+0x2e>
 80141c4:	6923      	ldr	r3, [r4, #16]
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d135      	bne.n	8014236 <_puts_r+0x9a>
 80141ca:	4621      	mov	r1, r4
 80141cc:	4628      	mov	r0, r5
 80141ce:	f000 f919 	bl	8014404 <__swsetup_r>
 80141d2:	b380      	cbz	r0, 8014236 <_puts_r+0x9a>
 80141d4:	f04f 35ff 	mov.w	r5, #4294967295
 80141d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80141da:	07da      	lsls	r2, r3, #31
 80141dc:	d405      	bmi.n	80141ea <_puts_r+0x4e>
 80141de:	89a3      	ldrh	r3, [r4, #12]
 80141e0:	059b      	lsls	r3, r3, #22
 80141e2:	d402      	bmi.n	80141ea <_puts_r+0x4e>
 80141e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80141e6:	f000 f9e1 	bl	80145ac <__retarget_lock_release_recursive>
 80141ea:	4628      	mov	r0, r5
 80141ec:	bd70      	pop	{r4, r5, r6, pc}
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	da04      	bge.n	80141fc <_puts_r+0x60>
 80141f2:	69a2      	ldr	r2, [r4, #24]
 80141f4:	429a      	cmp	r2, r3
 80141f6:	dc17      	bgt.n	8014228 <_puts_r+0x8c>
 80141f8:	290a      	cmp	r1, #10
 80141fa:	d015      	beq.n	8014228 <_puts_r+0x8c>
 80141fc:	6823      	ldr	r3, [r4, #0]
 80141fe:	1c5a      	adds	r2, r3, #1
 8014200:	6022      	str	r2, [r4, #0]
 8014202:	7019      	strb	r1, [r3, #0]
 8014204:	68a3      	ldr	r3, [r4, #8]
 8014206:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801420a:	3b01      	subs	r3, #1
 801420c:	60a3      	str	r3, [r4, #8]
 801420e:	2900      	cmp	r1, #0
 8014210:	d1ed      	bne.n	80141ee <_puts_r+0x52>
 8014212:	2b00      	cmp	r3, #0
 8014214:	da11      	bge.n	801423a <_puts_r+0x9e>
 8014216:	4622      	mov	r2, r4
 8014218:	210a      	movs	r1, #10
 801421a:	4628      	mov	r0, r5
 801421c:	f000 f8b3 	bl	8014386 <__swbuf_r>
 8014220:	3001      	adds	r0, #1
 8014222:	d0d7      	beq.n	80141d4 <_puts_r+0x38>
 8014224:	250a      	movs	r5, #10
 8014226:	e7d7      	b.n	80141d8 <_puts_r+0x3c>
 8014228:	4622      	mov	r2, r4
 801422a:	4628      	mov	r0, r5
 801422c:	f000 f8ab 	bl	8014386 <__swbuf_r>
 8014230:	3001      	adds	r0, #1
 8014232:	d1e7      	bne.n	8014204 <_puts_r+0x68>
 8014234:	e7ce      	b.n	80141d4 <_puts_r+0x38>
 8014236:	3e01      	subs	r6, #1
 8014238:	e7e4      	b.n	8014204 <_puts_r+0x68>
 801423a:	6823      	ldr	r3, [r4, #0]
 801423c:	1c5a      	adds	r2, r3, #1
 801423e:	6022      	str	r2, [r4, #0]
 8014240:	220a      	movs	r2, #10
 8014242:	701a      	strb	r2, [r3, #0]
 8014244:	e7ee      	b.n	8014224 <_puts_r+0x88>
	...

08014248 <puts>:
 8014248:	4b02      	ldr	r3, [pc, #8]	@ (8014254 <puts+0xc>)
 801424a:	4601      	mov	r1, r0
 801424c:	6818      	ldr	r0, [r3, #0]
 801424e:	f7ff bfa5 	b.w	801419c <_puts_r>
 8014252:	bf00      	nop
 8014254:	20004f34 	.word	0x20004f34

08014258 <sniprintf>:
 8014258:	b40c      	push	{r2, r3}
 801425a:	b530      	push	{r4, r5, lr}
 801425c:	4b17      	ldr	r3, [pc, #92]	@ (80142bc <sniprintf+0x64>)
 801425e:	1e0c      	subs	r4, r1, #0
 8014260:	681d      	ldr	r5, [r3, #0]
 8014262:	b09d      	sub	sp, #116	@ 0x74
 8014264:	da08      	bge.n	8014278 <sniprintf+0x20>
 8014266:	238b      	movs	r3, #139	@ 0x8b
 8014268:	602b      	str	r3, [r5, #0]
 801426a:	f04f 30ff 	mov.w	r0, #4294967295
 801426e:	b01d      	add	sp, #116	@ 0x74
 8014270:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014274:	b002      	add	sp, #8
 8014276:	4770      	bx	lr
 8014278:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801427c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014280:	bf14      	ite	ne
 8014282:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014286:	4623      	moveq	r3, r4
 8014288:	9304      	str	r3, [sp, #16]
 801428a:	9307      	str	r3, [sp, #28]
 801428c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014290:	9002      	str	r0, [sp, #8]
 8014292:	9006      	str	r0, [sp, #24]
 8014294:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014298:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801429a:	ab21      	add	r3, sp, #132	@ 0x84
 801429c:	a902      	add	r1, sp, #8
 801429e:	4628      	mov	r0, r5
 80142a0:	9301      	str	r3, [sp, #4]
 80142a2:	f001 fcaf 	bl	8015c04 <_svfiprintf_r>
 80142a6:	1c43      	adds	r3, r0, #1
 80142a8:	bfbc      	itt	lt
 80142aa:	238b      	movlt	r3, #139	@ 0x8b
 80142ac:	602b      	strlt	r3, [r5, #0]
 80142ae:	2c00      	cmp	r4, #0
 80142b0:	d0dd      	beq.n	801426e <sniprintf+0x16>
 80142b2:	9b02      	ldr	r3, [sp, #8]
 80142b4:	2200      	movs	r2, #0
 80142b6:	701a      	strb	r2, [r3, #0]
 80142b8:	e7d9      	b.n	801426e <sniprintf+0x16>
 80142ba:	bf00      	nop
 80142bc:	20004f34 	.word	0x20004f34

080142c0 <siprintf>:
 80142c0:	b40e      	push	{r1, r2, r3}
 80142c2:	b500      	push	{lr}
 80142c4:	b09c      	sub	sp, #112	@ 0x70
 80142c6:	ab1d      	add	r3, sp, #116	@ 0x74
 80142c8:	9002      	str	r0, [sp, #8]
 80142ca:	9006      	str	r0, [sp, #24]
 80142cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80142d0:	4809      	ldr	r0, [pc, #36]	@ (80142f8 <siprintf+0x38>)
 80142d2:	9107      	str	r1, [sp, #28]
 80142d4:	9104      	str	r1, [sp, #16]
 80142d6:	4909      	ldr	r1, [pc, #36]	@ (80142fc <siprintf+0x3c>)
 80142d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80142dc:	9105      	str	r1, [sp, #20]
 80142de:	6800      	ldr	r0, [r0, #0]
 80142e0:	9301      	str	r3, [sp, #4]
 80142e2:	a902      	add	r1, sp, #8
 80142e4:	f001 fc8e 	bl	8015c04 <_svfiprintf_r>
 80142e8:	9b02      	ldr	r3, [sp, #8]
 80142ea:	2200      	movs	r2, #0
 80142ec:	701a      	strb	r2, [r3, #0]
 80142ee:	b01c      	add	sp, #112	@ 0x70
 80142f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80142f4:	b003      	add	sp, #12
 80142f6:	4770      	bx	lr
 80142f8:	20004f34 	.word	0x20004f34
 80142fc:	ffff0208 	.word	0xffff0208

08014300 <__sread>:
 8014300:	b510      	push	{r4, lr}
 8014302:	460c      	mov	r4, r1
 8014304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014308:	f000 f900 	bl	801450c <_read_r>
 801430c:	2800      	cmp	r0, #0
 801430e:	bfab      	itete	ge
 8014310:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014312:	89a3      	ldrhlt	r3, [r4, #12]
 8014314:	181b      	addge	r3, r3, r0
 8014316:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801431a:	bfac      	ite	ge
 801431c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801431e:	81a3      	strhlt	r3, [r4, #12]
 8014320:	bd10      	pop	{r4, pc}

08014322 <__swrite>:
 8014322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014326:	461f      	mov	r7, r3
 8014328:	898b      	ldrh	r3, [r1, #12]
 801432a:	05db      	lsls	r3, r3, #23
 801432c:	4605      	mov	r5, r0
 801432e:	460c      	mov	r4, r1
 8014330:	4616      	mov	r6, r2
 8014332:	d505      	bpl.n	8014340 <__swrite+0x1e>
 8014334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014338:	2302      	movs	r3, #2
 801433a:	2200      	movs	r2, #0
 801433c:	f000 f8d4 	bl	80144e8 <_lseek_r>
 8014340:	89a3      	ldrh	r3, [r4, #12]
 8014342:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014346:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801434a:	81a3      	strh	r3, [r4, #12]
 801434c:	4632      	mov	r2, r6
 801434e:	463b      	mov	r3, r7
 8014350:	4628      	mov	r0, r5
 8014352:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014356:	f000 b8eb 	b.w	8014530 <_write_r>

0801435a <__sseek>:
 801435a:	b510      	push	{r4, lr}
 801435c:	460c      	mov	r4, r1
 801435e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014362:	f000 f8c1 	bl	80144e8 <_lseek_r>
 8014366:	1c43      	adds	r3, r0, #1
 8014368:	89a3      	ldrh	r3, [r4, #12]
 801436a:	bf15      	itete	ne
 801436c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801436e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014372:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014376:	81a3      	strheq	r3, [r4, #12]
 8014378:	bf18      	it	ne
 801437a:	81a3      	strhne	r3, [r4, #12]
 801437c:	bd10      	pop	{r4, pc}

0801437e <__sclose>:
 801437e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014382:	f000 b8a1 	b.w	80144c8 <_close_r>

08014386 <__swbuf_r>:
 8014386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014388:	460e      	mov	r6, r1
 801438a:	4614      	mov	r4, r2
 801438c:	4605      	mov	r5, r0
 801438e:	b118      	cbz	r0, 8014398 <__swbuf_r+0x12>
 8014390:	6a03      	ldr	r3, [r0, #32]
 8014392:	b90b      	cbnz	r3, 8014398 <__swbuf_r+0x12>
 8014394:	f7ff feba 	bl	801410c <__sinit>
 8014398:	69a3      	ldr	r3, [r4, #24]
 801439a:	60a3      	str	r3, [r4, #8]
 801439c:	89a3      	ldrh	r3, [r4, #12]
 801439e:	071a      	lsls	r2, r3, #28
 80143a0:	d501      	bpl.n	80143a6 <__swbuf_r+0x20>
 80143a2:	6923      	ldr	r3, [r4, #16]
 80143a4:	b943      	cbnz	r3, 80143b8 <__swbuf_r+0x32>
 80143a6:	4621      	mov	r1, r4
 80143a8:	4628      	mov	r0, r5
 80143aa:	f000 f82b 	bl	8014404 <__swsetup_r>
 80143ae:	b118      	cbz	r0, 80143b8 <__swbuf_r+0x32>
 80143b0:	f04f 37ff 	mov.w	r7, #4294967295
 80143b4:	4638      	mov	r0, r7
 80143b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80143b8:	6823      	ldr	r3, [r4, #0]
 80143ba:	6922      	ldr	r2, [r4, #16]
 80143bc:	1a98      	subs	r0, r3, r2
 80143be:	6963      	ldr	r3, [r4, #20]
 80143c0:	b2f6      	uxtb	r6, r6
 80143c2:	4283      	cmp	r3, r0
 80143c4:	4637      	mov	r7, r6
 80143c6:	dc05      	bgt.n	80143d4 <__swbuf_r+0x4e>
 80143c8:	4621      	mov	r1, r4
 80143ca:	4628      	mov	r0, r5
 80143cc:	f001 fedc 	bl	8016188 <_fflush_r>
 80143d0:	2800      	cmp	r0, #0
 80143d2:	d1ed      	bne.n	80143b0 <__swbuf_r+0x2a>
 80143d4:	68a3      	ldr	r3, [r4, #8]
 80143d6:	3b01      	subs	r3, #1
 80143d8:	60a3      	str	r3, [r4, #8]
 80143da:	6823      	ldr	r3, [r4, #0]
 80143dc:	1c5a      	adds	r2, r3, #1
 80143de:	6022      	str	r2, [r4, #0]
 80143e0:	701e      	strb	r6, [r3, #0]
 80143e2:	6962      	ldr	r2, [r4, #20]
 80143e4:	1c43      	adds	r3, r0, #1
 80143e6:	429a      	cmp	r2, r3
 80143e8:	d004      	beq.n	80143f4 <__swbuf_r+0x6e>
 80143ea:	89a3      	ldrh	r3, [r4, #12]
 80143ec:	07db      	lsls	r3, r3, #31
 80143ee:	d5e1      	bpl.n	80143b4 <__swbuf_r+0x2e>
 80143f0:	2e0a      	cmp	r6, #10
 80143f2:	d1df      	bne.n	80143b4 <__swbuf_r+0x2e>
 80143f4:	4621      	mov	r1, r4
 80143f6:	4628      	mov	r0, r5
 80143f8:	f001 fec6 	bl	8016188 <_fflush_r>
 80143fc:	2800      	cmp	r0, #0
 80143fe:	d0d9      	beq.n	80143b4 <__swbuf_r+0x2e>
 8014400:	e7d6      	b.n	80143b0 <__swbuf_r+0x2a>
	...

08014404 <__swsetup_r>:
 8014404:	b538      	push	{r3, r4, r5, lr}
 8014406:	4b29      	ldr	r3, [pc, #164]	@ (80144ac <__swsetup_r+0xa8>)
 8014408:	4605      	mov	r5, r0
 801440a:	6818      	ldr	r0, [r3, #0]
 801440c:	460c      	mov	r4, r1
 801440e:	b118      	cbz	r0, 8014418 <__swsetup_r+0x14>
 8014410:	6a03      	ldr	r3, [r0, #32]
 8014412:	b90b      	cbnz	r3, 8014418 <__swsetup_r+0x14>
 8014414:	f7ff fe7a 	bl	801410c <__sinit>
 8014418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801441c:	0719      	lsls	r1, r3, #28
 801441e:	d422      	bmi.n	8014466 <__swsetup_r+0x62>
 8014420:	06da      	lsls	r2, r3, #27
 8014422:	d407      	bmi.n	8014434 <__swsetup_r+0x30>
 8014424:	2209      	movs	r2, #9
 8014426:	602a      	str	r2, [r5, #0]
 8014428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801442c:	81a3      	strh	r3, [r4, #12]
 801442e:	f04f 30ff 	mov.w	r0, #4294967295
 8014432:	e033      	b.n	801449c <__swsetup_r+0x98>
 8014434:	0758      	lsls	r0, r3, #29
 8014436:	d512      	bpl.n	801445e <__swsetup_r+0x5a>
 8014438:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801443a:	b141      	cbz	r1, 801444e <__swsetup_r+0x4a>
 801443c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014440:	4299      	cmp	r1, r3
 8014442:	d002      	beq.n	801444a <__swsetup_r+0x46>
 8014444:	4628      	mov	r0, r5
 8014446:	f000 feff 	bl	8015248 <_free_r>
 801444a:	2300      	movs	r3, #0
 801444c:	6363      	str	r3, [r4, #52]	@ 0x34
 801444e:	89a3      	ldrh	r3, [r4, #12]
 8014450:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014454:	81a3      	strh	r3, [r4, #12]
 8014456:	2300      	movs	r3, #0
 8014458:	6063      	str	r3, [r4, #4]
 801445a:	6923      	ldr	r3, [r4, #16]
 801445c:	6023      	str	r3, [r4, #0]
 801445e:	89a3      	ldrh	r3, [r4, #12]
 8014460:	f043 0308 	orr.w	r3, r3, #8
 8014464:	81a3      	strh	r3, [r4, #12]
 8014466:	6923      	ldr	r3, [r4, #16]
 8014468:	b94b      	cbnz	r3, 801447e <__swsetup_r+0x7a>
 801446a:	89a3      	ldrh	r3, [r4, #12]
 801446c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014470:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014474:	d003      	beq.n	801447e <__swsetup_r+0x7a>
 8014476:	4621      	mov	r1, r4
 8014478:	4628      	mov	r0, r5
 801447a:	f001 fed3 	bl	8016224 <__smakebuf_r>
 801447e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014482:	f013 0201 	ands.w	r2, r3, #1
 8014486:	d00a      	beq.n	801449e <__swsetup_r+0x9a>
 8014488:	2200      	movs	r2, #0
 801448a:	60a2      	str	r2, [r4, #8]
 801448c:	6962      	ldr	r2, [r4, #20]
 801448e:	4252      	negs	r2, r2
 8014490:	61a2      	str	r2, [r4, #24]
 8014492:	6922      	ldr	r2, [r4, #16]
 8014494:	b942      	cbnz	r2, 80144a8 <__swsetup_r+0xa4>
 8014496:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801449a:	d1c5      	bne.n	8014428 <__swsetup_r+0x24>
 801449c:	bd38      	pop	{r3, r4, r5, pc}
 801449e:	0799      	lsls	r1, r3, #30
 80144a0:	bf58      	it	pl
 80144a2:	6962      	ldrpl	r2, [r4, #20]
 80144a4:	60a2      	str	r2, [r4, #8]
 80144a6:	e7f4      	b.n	8014492 <__swsetup_r+0x8e>
 80144a8:	2000      	movs	r0, #0
 80144aa:	e7f7      	b.n	801449c <__swsetup_r+0x98>
 80144ac:	20004f34 	.word	0x20004f34

080144b0 <memset>:
 80144b0:	4402      	add	r2, r0
 80144b2:	4603      	mov	r3, r0
 80144b4:	4293      	cmp	r3, r2
 80144b6:	d100      	bne.n	80144ba <memset+0xa>
 80144b8:	4770      	bx	lr
 80144ba:	f803 1b01 	strb.w	r1, [r3], #1
 80144be:	e7f9      	b.n	80144b4 <memset+0x4>

080144c0 <_localeconv_r>:
 80144c0:	4800      	ldr	r0, [pc, #0]	@ (80144c4 <_localeconv_r+0x4>)
 80144c2:	4770      	bx	lr
 80144c4:	20005074 	.word	0x20005074

080144c8 <_close_r>:
 80144c8:	b538      	push	{r3, r4, r5, lr}
 80144ca:	4d06      	ldr	r5, [pc, #24]	@ (80144e4 <_close_r+0x1c>)
 80144cc:	2300      	movs	r3, #0
 80144ce:	4604      	mov	r4, r0
 80144d0:	4608      	mov	r0, r1
 80144d2:	602b      	str	r3, [r5, #0]
 80144d4:	f7f0 fd4c 	bl	8004f70 <_close>
 80144d8:	1c43      	adds	r3, r0, #1
 80144da:	d102      	bne.n	80144e2 <_close_r+0x1a>
 80144dc:	682b      	ldr	r3, [r5, #0]
 80144de:	b103      	cbz	r3, 80144e2 <_close_r+0x1a>
 80144e0:	6023      	str	r3, [r4, #0]
 80144e2:	bd38      	pop	{r3, r4, r5, pc}
 80144e4:	20006ccc 	.word	0x20006ccc

080144e8 <_lseek_r>:
 80144e8:	b538      	push	{r3, r4, r5, lr}
 80144ea:	4d07      	ldr	r5, [pc, #28]	@ (8014508 <_lseek_r+0x20>)
 80144ec:	4604      	mov	r4, r0
 80144ee:	4608      	mov	r0, r1
 80144f0:	4611      	mov	r1, r2
 80144f2:	2200      	movs	r2, #0
 80144f4:	602a      	str	r2, [r5, #0]
 80144f6:	461a      	mov	r2, r3
 80144f8:	f7f0 fd61 	bl	8004fbe <_lseek>
 80144fc:	1c43      	adds	r3, r0, #1
 80144fe:	d102      	bne.n	8014506 <_lseek_r+0x1e>
 8014500:	682b      	ldr	r3, [r5, #0]
 8014502:	b103      	cbz	r3, 8014506 <_lseek_r+0x1e>
 8014504:	6023      	str	r3, [r4, #0]
 8014506:	bd38      	pop	{r3, r4, r5, pc}
 8014508:	20006ccc 	.word	0x20006ccc

0801450c <_read_r>:
 801450c:	b538      	push	{r3, r4, r5, lr}
 801450e:	4d07      	ldr	r5, [pc, #28]	@ (801452c <_read_r+0x20>)
 8014510:	4604      	mov	r4, r0
 8014512:	4608      	mov	r0, r1
 8014514:	4611      	mov	r1, r2
 8014516:	2200      	movs	r2, #0
 8014518:	602a      	str	r2, [r5, #0]
 801451a:	461a      	mov	r2, r3
 801451c:	f7f0 fcef 	bl	8004efe <_read>
 8014520:	1c43      	adds	r3, r0, #1
 8014522:	d102      	bne.n	801452a <_read_r+0x1e>
 8014524:	682b      	ldr	r3, [r5, #0]
 8014526:	b103      	cbz	r3, 801452a <_read_r+0x1e>
 8014528:	6023      	str	r3, [r4, #0]
 801452a:	bd38      	pop	{r3, r4, r5, pc}
 801452c:	20006ccc 	.word	0x20006ccc

08014530 <_write_r>:
 8014530:	b538      	push	{r3, r4, r5, lr}
 8014532:	4d07      	ldr	r5, [pc, #28]	@ (8014550 <_write_r+0x20>)
 8014534:	4604      	mov	r4, r0
 8014536:	4608      	mov	r0, r1
 8014538:	4611      	mov	r1, r2
 801453a:	2200      	movs	r2, #0
 801453c:	602a      	str	r2, [r5, #0]
 801453e:	461a      	mov	r2, r3
 8014540:	f7f0 fcfa 	bl	8004f38 <_write>
 8014544:	1c43      	adds	r3, r0, #1
 8014546:	d102      	bne.n	801454e <_write_r+0x1e>
 8014548:	682b      	ldr	r3, [r5, #0]
 801454a:	b103      	cbz	r3, 801454e <_write_r+0x1e>
 801454c:	6023      	str	r3, [r4, #0]
 801454e:	bd38      	pop	{r3, r4, r5, pc}
 8014550:	20006ccc 	.word	0x20006ccc

08014554 <__errno>:
 8014554:	4b01      	ldr	r3, [pc, #4]	@ (801455c <__errno+0x8>)
 8014556:	6818      	ldr	r0, [r3, #0]
 8014558:	4770      	bx	lr
 801455a:	bf00      	nop
 801455c:	20004f34 	.word	0x20004f34

08014560 <__libc_init_array>:
 8014560:	b570      	push	{r4, r5, r6, lr}
 8014562:	4d0d      	ldr	r5, [pc, #52]	@ (8014598 <__libc_init_array+0x38>)
 8014564:	4c0d      	ldr	r4, [pc, #52]	@ (801459c <__libc_init_array+0x3c>)
 8014566:	1b64      	subs	r4, r4, r5
 8014568:	10a4      	asrs	r4, r4, #2
 801456a:	2600      	movs	r6, #0
 801456c:	42a6      	cmp	r6, r4
 801456e:	d109      	bne.n	8014584 <__libc_init_array+0x24>
 8014570:	4d0b      	ldr	r5, [pc, #44]	@ (80145a0 <__libc_init_array+0x40>)
 8014572:	4c0c      	ldr	r4, [pc, #48]	@ (80145a4 <__libc_init_array+0x44>)
 8014574:	f001 ffd2 	bl	801651c <_init>
 8014578:	1b64      	subs	r4, r4, r5
 801457a:	10a4      	asrs	r4, r4, #2
 801457c:	2600      	movs	r6, #0
 801457e:	42a6      	cmp	r6, r4
 8014580:	d105      	bne.n	801458e <__libc_init_array+0x2e>
 8014582:	bd70      	pop	{r4, r5, r6, pc}
 8014584:	f855 3b04 	ldr.w	r3, [r5], #4
 8014588:	4798      	blx	r3
 801458a:	3601      	adds	r6, #1
 801458c:	e7ee      	b.n	801456c <__libc_init_array+0xc>
 801458e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014592:	4798      	blx	r3
 8014594:	3601      	adds	r6, #1
 8014596:	e7f2      	b.n	801457e <__libc_init_array+0x1e>
 8014598:	0801a8f0 	.word	0x0801a8f0
 801459c:	0801a8f0 	.word	0x0801a8f0
 80145a0:	0801a8f0 	.word	0x0801a8f0
 80145a4:	0801a8f4 	.word	0x0801a8f4

080145a8 <__retarget_lock_init_recursive>:
 80145a8:	4770      	bx	lr

080145aa <__retarget_lock_acquire_recursive>:
 80145aa:	4770      	bx	lr

080145ac <__retarget_lock_release_recursive>:
 80145ac:	4770      	bx	lr

080145ae <quorem>:
 80145ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145b2:	6903      	ldr	r3, [r0, #16]
 80145b4:	690c      	ldr	r4, [r1, #16]
 80145b6:	42a3      	cmp	r3, r4
 80145b8:	4607      	mov	r7, r0
 80145ba:	db7e      	blt.n	80146ba <quorem+0x10c>
 80145bc:	3c01      	subs	r4, #1
 80145be:	f101 0814 	add.w	r8, r1, #20
 80145c2:	00a3      	lsls	r3, r4, #2
 80145c4:	f100 0514 	add.w	r5, r0, #20
 80145c8:	9300      	str	r3, [sp, #0]
 80145ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80145ce:	9301      	str	r3, [sp, #4]
 80145d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80145d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80145d8:	3301      	adds	r3, #1
 80145da:	429a      	cmp	r2, r3
 80145dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80145e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80145e4:	d32e      	bcc.n	8014644 <quorem+0x96>
 80145e6:	f04f 0a00 	mov.w	sl, #0
 80145ea:	46c4      	mov	ip, r8
 80145ec:	46ae      	mov	lr, r5
 80145ee:	46d3      	mov	fp, sl
 80145f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80145f4:	b298      	uxth	r0, r3
 80145f6:	fb06 a000 	mla	r0, r6, r0, sl
 80145fa:	0c02      	lsrs	r2, r0, #16
 80145fc:	0c1b      	lsrs	r3, r3, #16
 80145fe:	fb06 2303 	mla	r3, r6, r3, r2
 8014602:	f8de 2000 	ldr.w	r2, [lr]
 8014606:	b280      	uxth	r0, r0
 8014608:	b292      	uxth	r2, r2
 801460a:	1a12      	subs	r2, r2, r0
 801460c:	445a      	add	r2, fp
 801460e:	f8de 0000 	ldr.w	r0, [lr]
 8014612:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014616:	b29b      	uxth	r3, r3
 8014618:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801461c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014620:	b292      	uxth	r2, r2
 8014622:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014626:	45e1      	cmp	r9, ip
 8014628:	f84e 2b04 	str.w	r2, [lr], #4
 801462c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014630:	d2de      	bcs.n	80145f0 <quorem+0x42>
 8014632:	9b00      	ldr	r3, [sp, #0]
 8014634:	58eb      	ldr	r3, [r5, r3]
 8014636:	b92b      	cbnz	r3, 8014644 <quorem+0x96>
 8014638:	9b01      	ldr	r3, [sp, #4]
 801463a:	3b04      	subs	r3, #4
 801463c:	429d      	cmp	r5, r3
 801463e:	461a      	mov	r2, r3
 8014640:	d32f      	bcc.n	80146a2 <quorem+0xf4>
 8014642:	613c      	str	r4, [r7, #16]
 8014644:	4638      	mov	r0, r7
 8014646:	f001 f979 	bl	801593c <__mcmp>
 801464a:	2800      	cmp	r0, #0
 801464c:	db25      	blt.n	801469a <quorem+0xec>
 801464e:	4629      	mov	r1, r5
 8014650:	2000      	movs	r0, #0
 8014652:	f858 2b04 	ldr.w	r2, [r8], #4
 8014656:	f8d1 c000 	ldr.w	ip, [r1]
 801465a:	fa1f fe82 	uxth.w	lr, r2
 801465e:	fa1f f38c 	uxth.w	r3, ip
 8014662:	eba3 030e 	sub.w	r3, r3, lr
 8014666:	4403      	add	r3, r0
 8014668:	0c12      	lsrs	r2, r2, #16
 801466a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801466e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014672:	b29b      	uxth	r3, r3
 8014674:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014678:	45c1      	cmp	r9, r8
 801467a:	f841 3b04 	str.w	r3, [r1], #4
 801467e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014682:	d2e6      	bcs.n	8014652 <quorem+0xa4>
 8014684:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014688:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801468c:	b922      	cbnz	r2, 8014698 <quorem+0xea>
 801468e:	3b04      	subs	r3, #4
 8014690:	429d      	cmp	r5, r3
 8014692:	461a      	mov	r2, r3
 8014694:	d30b      	bcc.n	80146ae <quorem+0x100>
 8014696:	613c      	str	r4, [r7, #16]
 8014698:	3601      	adds	r6, #1
 801469a:	4630      	mov	r0, r6
 801469c:	b003      	add	sp, #12
 801469e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146a2:	6812      	ldr	r2, [r2, #0]
 80146a4:	3b04      	subs	r3, #4
 80146a6:	2a00      	cmp	r2, #0
 80146a8:	d1cb      	bne.n	8014642 <quorem+0x94>
 80146aa:	3c01      	subs	r4, #1
 80146ac:	e7c6      	b.n	801463c <quorem+0x8e>
 80146ae:	6812      	ldr	r2, [r2, #0]
 80146b0:	3b04      	subs	r3, #4
 80146b2:	2a00      	cmp	r2, #0
 80146b4:	d1ef      	bne.n	8014696 <quorem+0xe8>
 80146b6:	3c01      	subs	r4, #1
 80146b8:	e7ea      	b.n	8014690 <quorem+0xe2>
 80146ba:	2000      	movs	r0, #0
 80146bc:	e7ee      	b.n	801469c <quorem+0xee>
	...

080146c0 <_dtoa_r>:
 80146c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146c4:	69c7      	ldr	r7, [r0, #28]
 80146c6:	b099      	sub	sp, #100	@ 0x64
 80146c8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80146cc:	ec55 4b10 	vmov	r4, r5, d0
 80146d0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80146d2:	9109      	str	r1, [sp, #36]	@ 0x24
 80146d4:	4683      	mov	fp, r0
 80146d6:	920e      	str	r2, [sp, #56]	@ 0x38
 80146d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80146da:	b97f      	cbnz	r7, 80146fc <_dtoa_r+0x3c>
 80146dc:	2010      	movs	r0, #16
 80146de:	f000 fdfd 	bl	80152dc <malloc>
 80146e2:	4602      	mov	r2, r0
 80146e4:	f8cb 001c 	str.w	r0, [fp, #28]
 80146e8:	b920      	cbnz	r0, 80146f4 <_dtoa_r+0x34>
 80146ea:	4ba7      	ldr	r3, [pc, #668]	@ (8014988 <_dtoa_r+0x2c8>)
 80146ec:	21ef      	movs	r1, #239	@ 0xef
 80146ee:	48a7      	ldr	r0, [pc, #668]	@ (801498c <_dtoa_r+0x2cc>)
 80146f0:	f001 fe2e 	bl	8016350 <__assert_func>
 80146f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80146f8:	6007      	str	r7, [r0, #0]
 80146fa:	60c7      	str	r7, [r0, #12]
 80146fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014700:	6819      	ldr	r1, [r3, #0]
 8014702:	b159      	cbz	r1, 801471c <_dtoa_r+0x5c>
 8014704:	685a      	ldr	r2, [r3, #4]
 8014706:	604a      	str	r2, [r1, #4]
 8014708:	2301      	movs	r3, #1
 801470a:	4093      	lsls	r3, r2
 801470c:	608b      	str	r3, [r1, #8]
 801470e:	4658      	mov	r0, fp
 8014710:	f000 feda 	bl	80154c8 <_Bfree>
 8014714:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014718:	2200      	movs	r2, #0
 801471a:	601a      	str	r2, [r3, #0]
 801471c:	1e2b      	subs	r3, r5, #0
 801471e:	bfb9      	ittee	lt
 8014720:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014724:	9303      	strlt	r3, [sp, #12]
 8014726:	2300      	movge	r3, #0
 8014728:	6033      	strge	r3, [r6, #0]
 801472a:	9f03      	ldr	r7, [sp, #12]
 801472c:	4b98      	ldr	r3, [pc, #608]	@ (8014990 <_dtoa_r+0x2d0>)
 801472e:	bfbc      	itt	lt
 8014730:	2201      	movlt	r2, #1
 8014732:	6032      	strlt	r2, [r6, #0]
 8014734:	43bb      	bics	r3, r7
 8014736:	d112      	bne.n	801475e <_dtoa_r+0x9e>
 8014738:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801473a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801473e:	6013      	str	r3, [r2, #0]
 8014740:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014744:	4323      	orrs	r3, r4
 8014746:	f000 854d 	beq.w	80151e4 <_dtoa_r+0xb24>
 801474a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801474c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80149a4 <_dtoa_r+0x2e4>
 8014750:	2b00      	cmp	r3, #0
 8014752:	f000 854f 	beq.w	80151f4 <_dtoa_r+0xb34>
 8014756:	f10a 0303 	add.w	r3, sl, #3
 801475a:	f000 bd49 	b.w	80151f0 <_dtoa_r+0xb30>
 801475e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014762:	2200      	movs	r2, #0
 8014764:	ec51 0b17 	vmov	r0, r1, d7
 8014768:	2300      	movs	r3, #0
 801476a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801476e:	f7ec f9cb 	bl	8000b08 <__aeabi_dcmpeq>
 8014772:	4680      	mov	r8, r0
 8014774:	b158      	cbz	r0, 801478e <_dtoa_r+0xce>
 8014776:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014778:	2301      	movs	r3, #1
 801477a:	6013      	str	r3, [r2, #0]
 801477c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801477e:	b113      	cbz	r3, 8014786 <_dtoa_r+0xc6>
 8014780:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014782:	4b84      	ldr	r3, [pc, #528]	@ (8014994 <_dtoa_r+0x2d4>)
 8014784:	6013      	str	r3, [r2, #0]
 8014786:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80149a8 <_dtoa_r+0x2e8>
 801478a:	f000 bd33 	b.w	80151f4 <_dtoa_r+0xb34>
 801478e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014792:	aa16      	add	r2, sp, #88	@ 0x58
 8014794:	a917      	add	r1, sp, #92	@ 0x5c
 8014796:	4658      	mov	r0, fp
 8014798:	f001 f980 	bl	8015a9c <__d2b>
 801479c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80147a0:	4681      	mov	r9, r0
 80147a2:	2e00      	cmp	r6, #0
 80147a4:	d077      	beq.n	8014896 <_dtoa_r+0x1d6>
 80147a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80147a8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80147ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80147b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80147b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80147b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80147bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80147c0:	4619      	mov	r1, r3
 80147c2:	2200      	movs	r2, #0
 80147c4:	4b74      	ldr	r3, [pc, #464]	@ (8014998 <_dtoa_r+0x2d8>)
 80147c6:	f7eb fd7f 	bl	80002c8 <__aeabi_dsub>
 80147ca:	a369      	add	r3, pc, #420	@ (adr r3, 8014970 <_dtoa_r+0x2b0>)
 80147cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147d0:	f7eb ff32 	bl	8000638 <__aeabi_dmul>
 80147d4:	a368      	add	r3, pc, #416	@ (adr r3, 8014978 <_dtoa_r+0x2b8>)
 80147d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147da:	f7eb fd77 	bl	80002cc <__adddf3>
 80147de:	4604      	mov	r4, r0
 80147e0:	4630      	mov	r0, r6
 80147e2:	460d      	mov	r5, r1
 80147e4:	f7eb febe 	bl	8000564 <__aeabi_i2d>
 80147e8:	a365      	add	r3, pc, #404	@ (adr r3, 8014980 <_dtoa_r+0x2c0>)
 80147ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147ee:	f7eb ff23 	bl	8000638 <__aeabi_dmul>
 80147f2:	4602      	mov	r2, r0
 80147f4:	460b      	mov	r3, r1
 80147f6:	4620      	mov	r0, r4
 80147f8:	4629      	mov	r1, r5
 80147fa:	f7eb fd67 	bl	80002cc <__adddf3>
 80147fe:	4604      	mov	r4, r0
 8014800:	460d      	mov	r5, r1
 8014802:	f7ec f9c9 	bl	8000b98 <__aeabi_d2iz>
 8014806:	2200      	movs	r2, #0
 8014808:	4607      	mov	r7, r0
 801480a:	2300      	movs	r3, #0
 801480c:	4620      	mov	r0, r4
 801480e:	4629      	mov	r1, r5
 8014810:	f7ec f984 	bl	8000b1c <__aeabi_dcmplt>
 8014814:	b140      	cbz	r0, 8014828 <_dtoa_r+0x168>
 8014816:	4638      	mov	r0, r7
 8014818:	f7eb fea4 	bl	8000564 <__aeabi_i2d>
 801481c:	4622      	mov	r2, r4
 801481e:	462b      	mov	r3, r5
 8014820:	f7ec f972 	bl	8000b08 <__aeabi_dcmpeq>
 8014824:	b900      	cbnz	r0, 8014828 <_dtoa_r+0x168>
 8014826:	3f01      	subs	r7, #1
 8014828:	2f16      	cmp	r7, #22
 801482a:	d851      	bhi.n	80148d0 <_dtoa_r+0x210>
 801482c:	4b5b      	ldr	r3, [pc, #364]	@ (801499c <_dtoa_r+0x2dc>)
 801482e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014836:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801483a:	f7ec f96f 	bl	8000b1c <__aeabi_dcmplt>
 801483e:	2800      	cmp	r0, #0
 8014840:	d048      	beq.n	80148d4 <_dtoa_r+0x214>
 8014842:	3f01      	subs	r7, #1
 8014844:	2300      	movs	r3, #0
 8014846:	9312      	str	r3, [sp, #72]	@ 0x48
 8014848:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801484a:	1b9b      	subs	r3, r3, r6
 801484c:	1e5a      	subs	r2, r3, #1
 801484e:	bf44      	itt	mi
 8014850:	f1c3 0801 	rsbmi	r8, r3, #1
 8014854:	2300      	movmi	r3, #0
 8014856:	9208      	str	r2, [sp, #32]
 8014858:	bf54      	ite	pl
 801485a:	f04f 0800 	movpl.w	r8, #0
 801485e:	9308      	strmi	r3, [sp, #32]
 8014860:	2f00      	cmp	r7, #0
 8014862:	db39      	blt.n	80148d8 <_dtoa_r+0x218>
 8014864:	9b08      	ldr	r3, [sp, #32]
 8014866:	970f      	str	r7, [sp, #60]	@ 0x3c
 8014868:	443b      	add	r3, r7
 801486a:	9308      	str	r3, [sp, #32]
 801486c:	2300      	movs	r3, #0
 801486e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014872:	2b09      	cmp	r3, #9
 8014874:	d864      	bhi.n	8014940 <_dtoa_r+0x280>
 8014876:	2b05      	cmp	r3, #5
 8014878:	bfc4      	itt	gt
 801487a:	3b04      	subgt	r3, #4
 801487c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801487e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014880:	f1a3 0302 	sub.w	r3, r3, #2
 8014884:	bfcc      	ite	gt
 8014886:	2400      	movgt	r4, #0
 8014888:	2401      	movle	r4, #1
 801488a:	2b03      	cmp	r3, #3
 801488c:	d863      	bhi.n	8014956 <_dtoa_r+0x296>
 801488e:	e8df f003 	tbb	[pc, r3]
 8014892:	372a      	.short	0x372a
 8014894:	5535      	.short	0x5535
 8014896:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801489a:	441e      	add	r6, r3
 801489c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80148a0:	2b20      	cmp	r3, #32
 80148a2:	bfc1      	itttt	gt
 80148a4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80148a8:	409f      	lslgt	r7, r3
 80148aa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80148ae:	fa24 f303 	lsrgt.w	r3, r4, r3
 80148b2:	bfd6      	itet	le
 80148b4:	f1c3 0320 	rsble	r3, r3, #32
 80148b8:	ea47 0003 	orrgt.w	r0, r7, r3
 80148bc:	fa04 f003 	lslle.w	r0, r4, r3
 80148c0:	f7eb fe40 	bl	8000544 <__aeabi_ui2d>
 80148c4:	2201      	movs	r2, #1
 80148c6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80148ca:	3e01      	subs	r6, #1
 80148cc:	9214      	str	r2, [sp, #80]	@ 0x50
 80148ce:	e777      	b.n	80147c0 <_dtoa_r+0x100>
 80148d0:	2301      	movs	r3, #1
 80148d2:	e7b8      	b.n	8014846 <_dtoa_r+0x186>
 80148d4:	9012      	str	r0, [sp, #72]	@ 0x48
 80148d6:	e7b7      	b.n	8014848 <_dtoa_r+0x188>
 80148d8:	427b      	negs	r3, r7
 80148da:	930a      	str	r3, [sp, #40]	@ 0x28
 80148dc:	2300      	movs	r3, #0
 80148de:	eba8 0807 	sub.w	r8, r8, r7
 80148e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80148e4:	e7c4      	b.n	8014870 <_dtoa_r+0x1b0>
 80148e6:	2300      	movs	r3, #0
 80148e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80148ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	dc35      	bgt.n	801495c <_dtoa_r+0x29c>
 80148f0:	2301      	movs	r3, #1
 80148f2:	9300      	str	r3, [sp, #0]
 80148f4:	9307      	str	r3, [sp, #28]
 80148f6:	461a      	mov	r2, r3
 80148f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80148fa:	e00b      	b.n	8014914 <_dtoa_r+0x254>
 80148fc:	2301      	movs	r3, #1
 80148fe:	e7f3      	b.n	80148e8 <_dtoa_r+0x228>
 8014900:	2300      	movs	r3, #0
 8014902:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014904:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014906:	18fb      	adds	r3, r7, r3
 8014908:	9300      	str	r3, [sp, #0]
 801490a:	3301      	adds	r3, #1
 801490c:	2b01      	cmp	r3, #1
 801490e:	9307      	str	r3, [sp, #28]
 8014910:	bfb8      	it	lt
 8014912:	2301      	movlt	r3, #1
 8014914:	f8db 001c 	ldr.w	r0, [fp, #28]
 8014918:	2100      	movs	r1, #0
 801491a:	2204      	movs	r2, #4
 801491c:	f102 0514 	add.w	r5, r2, #20
 8014920:	429d      	cmp	r5, r3
 8014922:	d91f      	bls.n	8014964 <_dtoa_r+0x2a4>
 8014924:	6041      	str	r1, [r0, #4]
 8014926:	4658      	mov	r0, fp
 8014928:	f000 fd8e 	bl	8015448 <_Balloc>
 801492c:	4682      	mov	sl, r0
 801492e:	2800      	cmp	r0, #0
 8014930:	d13c      	bne.n	80149ac <_dtoa_r+0x2ec>
 8014932:	4b1b      	ldr	r3, [pc, #108]	@ (80149a0 <_dtoa_r+0x2e0>)
 8014934:	4602      	mov	r2, r0
 8014936:	f240 11af 	movw	r1, #431	@ 0x1af
 801493a:	e6d8      	b.n	80146ee <_dtoa_r+0x2e>
 801493c:	2301      	movs	r3, #1
 801493e:	e7e0      	b.n	8014902 <_dtoa_r+0x242>
 8014940:	2401      	movs	r4, #1
 8014942:	2300      	movs	r3, #0
 8014944:	9309      	str	r3, [sp, #36]	@ 0x24
 8014946:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014948:	f04f 33ff 	mov.w	r3, #4294967295
 801494c:	9300      	str	r3, [sp, #0]
 801494e:	9307      	str	r3, [sp, #28]
 8014950:	2200      	movs	r2, #0
 8014952:	2312      	movs	r3, #18
 8014954:	e7d0      	b.n	80148f8 <_dtoa_r+0x238>
 8014956:	2301      	movs	r3, #1
 8014958:	930b      	str	r3, [sp, #44]	@ 0x2c
 801495a:	e7f5      	b.n	8014948 <_dtoa_r+0x288>
 801495c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801495e:	9300      	str	r3, [sp, #0]
 8014960:	9307      	str	r3, [sp, #28]
 8014962:	e7d7      	b.n	8014914 <_dtoa_r+0x254>
 8014964:	3101      	adds	r1, #1
 8014966:	0052      	lsls	r2, r2, #1
 8014968:	e7d8      	b.n	801491c <_dtoa_r+0x25c>
 801496a:	bf00      	nop
 801496c:	f3af 8000 	nop.w
 8014970:	636f4361 	.word	0x636f4361
 8014974:	3fd287a7 	.word	0x3fd287a7
 8014978:	8b60c8b3 	.word	0x8b60c8b3
 801497c:	3fc68a28 	.word	0x3fc68a28
 8014980:	509f79fb 	.word	0x509f79fb
 8014984:	3fd34413 	.word	0x3fd34413
 8014988:	0801a5b9 	.word	0x0801a5b9
 801498c:	0801a5d0 	.word	0x0801a5d0
 8014990:	7ff00000 	.word	0x7ff00000
 8014994:	0801a589 	.word	0x0801a589
 8014998:	3ff80000 	.word	0x3ff80000
 801499c:	0801a6c8 	.word	0x0801a6c8
 80149a0:	0801a628 	.word	0x0801a628
 80149a4:	0801a5b5 	.word	0x0801a5b5
 80149a8:	0801a588 	.word	0x0801a588
 80149ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80149b0:	6018      	str	r0, [r3, #0]
 80149b2:	9b07      	ldr	r3, [sp, #28]
 80149b4:	2b0e      	cmp	r3, #14
 80149b6:	f200 80a4 	bhi.w	8014b02 <_dtoa_r+0x442>
 80149ba:	2c00      	cmp	r4, #0
 80149bc:	f000 80a1 	beq.w	8014b02 <_dtoa_r+0x442>
 80149c0:	2f00      	cmp	r7, #0
 80149c2:	dd33      	ble.n	8014a2c <_dtoa_r+0x36c>
 80149c4:	4bad      	ldr	r3, [pc, #692]	@ (8014c7c <_dtoa_r+0x5bc>)
 80149c6:	f007 020f 	and.w	r2, r7, #15
 80149ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80149ce:	ed93 7b00 	vldr	d7, [r3]
 80149d2:	05f8      	lsls	r0, r7, #23
 80149d4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80149d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80149dc:	d516      	bpl.n	8014a0c <_dtoa_r+0x34c>
 80149de:	4ba8      	ldr	r3, [pc, #672]	@ (8014c80 <_dtoa_r+0x5c0>)
 80149e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80149e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80149e8:	f7eb ff50 	bl	800088c <__aeabi_ddiv>
 80149ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80149f0:	f004 040f 	and.w	r4, r4, #15
 80149f4:	2603      	movs	r6, #3
 80149f6:	4da2      	ldr	r5, [pc, #648]	@ (8014c80 <_dtoa_r+0x5c0>)
 80149f8:	b954      	cbnz	r4, 8014a10 <_dtoa_r+0x350>
 80149fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80149fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014a02:	f7eb ff43 	bl	800088c <__aeabi_ddiv>
 8014a06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014a0a:	e028      	b.n	8014a5e <_dtoa_r+0x39e>
 8014a0c:	2602      	movs	r6, #2
 8014a0e:	e7f2      	b.n	80149f6 <_dtoa_r+0x336>
 8014a10:	07e1      	lsls	r1, r4, #31
 8014a12:	d508      	bpl.n	8014a26 <_dtoa_r+0x366>
 8014a14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014a18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014a1c:	f7eb fe0c 	bl	8000638 <__aeabi_dmul>
 8014a20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014a24:	3601      	adds	r6, #1
 8014a26:	1064      	asrs	r4, r4, #1
 8014a28:	3508      	adds	r5, #8
 8014a2a:	e7e5      	b.n	80149f8 <_dtoa_r+0x338>
 8014a2c:	f000 80d2 	beq.w	8014bd4 <_dtoa_r+0x514>
 8014a30:	427c      	negs	r4, r7
 8014a32:	4b92      	ldr	r3, [pc, #584]	@ (8014c7c <_dtoa_r+0x5bc>)
 8014a34:	4d92      	ldr	r5, [pc, #584]	@ (8014c80 <_dtoa_r+0x5c0>)
 8014a36:	f004 020f 	and.w	r2, r4, #15
 8014a3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014a46:	f7eb fdf7 	bl	8000638 <__aeabi_dmul>
 8014a4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014a4e:	1124      	asrs	r4, r4, #4
 8014a50:	2300      	movs	r3, #0
 8014a52:	2602      	movs	r6, #2
 8014a54:	2c00      	cmp	r4, #0
 8014a56:	f040 80b2 	bne.w	8014bbe <_dtoa_r+0x4fe>
 8014a5a:	2b00      	cmp	r3, #0
 8014a5c:	d1d3      	bne.n	8014a06 <_dtoa_r+0x346>
 8014a5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014a60:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	f000 80b7 	beq.w	8014bd8 <_dtoa_r+0x518>
 8014a6a:	4b86      	ldr	r3, [pc, #536]	@ (8014c84 <_dtoa_r+0x5c4>)
 8014a6c:	2200      	movs	r2, #0
 8014a6e:	4620      	mov	r0, r4
 8014a70:	4629      	mov	r1, r5
 8014a72:	f7ec f853 	bl	8000b1c <__aeabi_dcmplt>
 8014a76:	2800      	cmp	r0, #0
 8014a78:	f000 80ae 	beq.w	8014bd8 <_dtoa_r+0x518>
 8014a7c:	9b07      	ldr	r3, [sp, #28]
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	f000 80aa 	beq.w	8014bd8 <_dtoa_r+0x518>
 8014a84:	9b00      	ldr	r3, [sp, #0]
 8014a86:	2b00      	cmp	r3, #0
 8014a88:	dd37      	ble.n	8014afa <_dtoa_r+0x43a>
 8014a8a:	1e7b      	subs	r3, r7, #1
 8014a8c:	9304      	str	r3, [sp, #16]
 8014a8e:	4620      	mov	r0, r4
 8014a90:	4b7d      	ldr	r3, [pc, #500]	@ (8014c88 <_dtoa_r+0x5c8>)
 8014a92:	2200      	movs	r2, #0
 8014a94:	4629      	mov	r1, r5
 8014a96:	f7eb fdcf 	bl	8000638 <__aeabi_dmul>
 8014a9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014a9e:	9c00      	ldr	r4, [sp, #0]
 8014aa0:	3601      	adds	r6, #1
 8014aa2:	4630      	mov	r0, r6
 8014aa4:	f7eb fd5e 	bl	8000564 <__aeabi_i2d>
 8014aa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014aac:	f7eb fdc4 	bl	8000638 <__aeabi_dmul>
 8014ab0:	4b76      	ldr	r3, [pc, #472]	@ (8014c8c <_dtoa_r+0x5cc>)
 8014ab2:	2200      	movs	r2, #0
 8014ab4:	f7eb fc0a 	bl	80002cc <__adddf3>
 8014ab8:	4605      	mov	r5, r0
 8014aba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8014abe:	2c00      	cmp	r4, #0
 8014ac0:	f040 808d 	bne.w	8014bde <_dtoa_r+0x51e>
 8014ac4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ac8:	4b71      	ldr	r3, [pc, #452]	@ (8014c90 <_dtoa_r+0x5d0>)
 8014aca:	2200      	movs	r2, #0
 8014acc:	f7eb fbfc 	bl	80002c8 <__aeabi_dsub>
 8014ad0:	4602      	mov	r2, r0
 8014ad2:	460b      	mov	r3, r1
 8014ad4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014ad8:	462a      	mov	r2, r5
 8014ada:	4633      	mov	r3, r6
 8014adc:	f7ec f83c 	bl	8000b58 <__aeabi_dcmpgt>
 8014ae0:	2800      	cmp	r0, #0
 8014ae2:	f040 828b 	bne.w	8014ffc <_dtoa_r+0x93c>
 8014ae6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014aea:	462a      	mov	r2, r5
 8014aec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8014af0:	f7ec f814 	bl	8000b1c <__aeabi_dcmplt>
 8014af4:	2800      	cmp	r0, #0
 8014af6:	f040 8128 	bne.w	8014d4a <_dtoa_r+0x68a>
 8014afa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8014afe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8014b02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	f2c0 815a 	blt.w	8014dbe <_dtoa_r+0x6fe>
 8014b0a:	2f0e      	cmp	r7, #14
 8014b0c:	f300 8157 	bgt.w	8014dbe <_dtoa_r+0x6fe>
 8014b10:	4b5a      	ldr	r3, [pc, #360]	@ (8014c7c <_dtoa_r+0x5bc>)
 8014b12:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014b16:	ed93 7b00 	vldr	d7, [r3]
 8014b1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014b1c:	2b00      	cmp	r3, #0
 8014b1e:	ed8d 7b00 	vstr	d7, [sp]
 8014b22:	da03      	bge.n	8014b2c <_dtoa_r+0x46c>
 8014b24:	9b07      	ldr	r3, [sp, #28]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	f340 8101 	ble.w	8014d2e <_dtoa_r+0x66e>
 8014b2c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014b30:	4656      	mov	r6, sl
 8014b32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014b36:	4620      	mov	r0, r4
 8014b38:	4629      	mov	r1, r5
 8014b3a:	f7eb fea7 	bl	800088c <__aeabi_ddiv>
 8014b3e:	f7ec f82b 	bl	8000b98 <__aeabi_d2iz>
 8014b42:	4680      	mov	r8, r0
 8014b44:	f7eb fd0e 	bl	8000564 <__aeabi_i2d>
 8014b48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014b4c:	f7eb fd74 	bl	8000638 <__aeabi_dmul>
 8014b50:	4602      	mov	r2, r0
 8014b52:	460b      	mov	r3, r1
 8014b54:	4620      	mov	r0, r4
 8014b56:	4629      	mov	r1, r5
 8014b58:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8014b5c:	f7eb fbb4 	bl	80002c8 <__aeabi_dsub>
 8014b60:	f806 4b01 	strb.w	r4, [r6], #1
 8014b64:	9d07      	ldr	r5, [sp, #28]
 8014b66:	eba6 040a 	sub.w	r4, r6, sl
 8014b6a:	42a5      	cmp	r5, r4
 8014b6c:	4602      	mov	r2, r0
 8014b6e:	460b      	mov	r3, r1
 8014b70:	f040 8117 	bne.w	8014da2 <_dtoa_r+0x6e2>
 8014b74:	f7eb fbaa 	bl	80002cc <__adddf3>
 8014b78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014b7c:	4604      	mov	r4, r0
 8014b7e:	460d      	mov	r5, r1
 8014b80:	f7eb ffea 	bl	8000b58 <__aeabi_dcmpgt>
 8014b84:	2800      	cmp	r0, #0
 8014b86:	f040 80f9 	bne.w	8014d7c <_dtoa_r+0x6bc>
 8014b8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014b8e:	4620      	mov	r0, r4
 8014b90:	4629      	mov	r1, r5
 8014b92:	f7eb ffb9 	bl	8000b08 <__aeabi_dcmpeq>
 8014b96:	b118      	cbz	r0, 8014ba0 <_dtoa_r+0x4e0>
 8014b98:	f018 0f01 	tst.w	r8, #1
 8014b9c:	f040 80ee 	bne.w	8014d7c <_dtoa_r+0x6bc>
 8014ba0:	4649      	mov	r1, r9
 8014ba2:	4658      	mov	r0, fp
 8014ba4:	f000 fc90 	bl	80154c8 <_Bfree>
 8014ba8:	2300      	movs	r3, #0
 8014baa:	7033      	strb	r3, [r6, #0]
 8014bac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014bae:	3701      	adds	r7, #1
 8014bb0:	601f      	str	r7, [r3, #0]
 8014bb2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	f000 831d 	beq.w	80151f4 <_dtoa_r+0xb34>
 8014bba:	601e      	str	r6, [r3, #0]
 8014bbc:	e31a      	b.n	80151f4 <_dtoa_r+0xb34>
 8014bbe:	07e2      	lsls	r2, r4, #31
 8014bc0:	d505      	bpl.n	8014bce <_dtoa_r+0x50e>
 8014bc2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014bc6:	f7eb fd37 	bl	8000638 <__aeabi_dmul>
 8014bca:	3601      	adds	r6, #1
 8014bcc:	2301      	movs	r3, #1
 8014bce:	1064      	asrs	r4, r4, #1
 8014bd0:	3508      	adds	r5, #8
 8014bd2:	e73f      	b.n	8014a54 <_dtoa_r+0x394>
 8014bd4:	2602      	movs	r6, #2
 8014bd6:	e742      	b.n	8014a5e <_dtoa_r+0x39e>
 8014bd8:	9c07      	ldr	r4, [sp, #28]
 8014bda:	9704      	str	r7, [sp, #16]
 8014bdc:	e761      	b.n	8014aa2 <_dtoa_r+0x3e2>
 8014bde:	4b27      	ldr	r3, [pc, #156]	@ (8014c7c <_dtoa_r+0x5bc>)
 8014be0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014be2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014be6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014bea:	4454      	add	r4, sl
 8014bec:	2900      	cmp	r1, #0
 8014bee:	d053      	beq.n	8014c98 <_dtoa_r+0x5d8>
 8014bf0:	4928      	ldr	r1, [pc, #160]	@ (8014c94 <_dtoa_r+0x5d4>)
 8014bf2:	2000      	movs	r0, #0
 8014bf4:	f7eb fe4a 	bl	800088c <__aeabi_ddiv>
 8014bf8:	4633      	mov	r3, r6
 8014bfa:	462a      	mov	r2, r5
 8014bfc:	f7eb fb64 	bl	80002c8 <__aeabi_dsub>
 8014c00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014c04:	4656      	mov	r6, sl
 8014c06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014c0a:	f7eb ffc5 	bl	8000b98 <__aeabi_d2iz>
 8014c0e:	4605      	mov	r5, r0
 8014c10:	f7eb fca8 	bl	8000564 <__aeabi_i2d>
 8014c14:	4602      	mov	r2, r0
 8014c16:	460b      	mov	r3, r1
 8014c18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014c1c:	f7eb fb54 	bl	80002c8 <__aeabi_dsub>
 8014c20:	3530      	adds	r5, #48	@ 0x30
 8014c22:	4602      	mov	r2, r0
 8014c24:	460b      	mov	r3, r1
 8014c26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014c2a:	f806 5b01 	strb.w	r5, [r6], #1
 8014c2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014c32:	f7eb ff73 	bl	8000b1c <__aeabi_dcmplt>
 8014c36:	2800      	cmp	r0, #0
 8014c38:	d171      	bne.n	8014d1e <_dtoa_r+0x65e>
 8014c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014c3e:	4911      	ldr	r1, [pc, #68]	@ (8014c84 <_dtoa_r+0x5c4>)
 8014c40:	2000      	movs	r0, #0
 8014c42:	f7eb fb41 	bl	80002c8 <__aeabi_dsub>
 8014c46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014c4a:	f7eb ff67 	bl	8000b1c <__aeabi_dcmplt>
 8014c4e:	2800      	cmp	r0, #0
 8014c50:	f040 8095 	bne.w	8014d7e <_dtoa_r+0x6be>
 8014c54:	42a6      	cmp	r6, r4
 8014c56:	f43f af50 	beq.w	8014afa <_dtoa_r+0x43a>
 8014c5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8014c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8014c88 <_dtoa_r+0x5c8>)
 8014c60:	2200      	movs	r2, #0
 8014c62:	f7eb fce9 	bl	8000638 <__aeabi_dmul>
 8014c66:	4b08      	ldr	r3, [pc, #32]	@ (8014c88 <_dtoa_r+0x5c8>)
 8014c68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014c6c:	2200      	movs	r2, #0
 8014c6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014c72:	f7eb fce1 	bl	8000638 <__aeabi_dmul>
 8014c76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014c7a:	e7c4      	b.n	8014c06 <_dtoa_r+0x546>
 8014c7c:	0801a6c8 	.word	0x0801a6c8
 8014c80:	0801a6a0 	.word	0x0801a6a0
 8014c84:	3ff00000 	.word	0x3ff00000
 8014c88:	40240000 	.word	0x40240000
 8014c8c:	401c0000 	.word	0x401c0000
 8014c90:	40140000 	.word	0x40140000
 8014c94:	3fe00000 	.word	0x3fe00000
 8014c98:	4631      	mov	r1, r6
 8014c9a:	4628      	mov	r0, r5
 8014c9c:	f7eb fccc 	bl	8000638 <__aeabi_dmul>
 8014ca0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014ca4:	9415      	str	r4, [sp, #84]	@ 0x54
 8014ca6:	4656      	mov	r6, sl
 8014ca8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014cac:	f7eb ff74 	bl	8000b98 <__aeabi_d2iz>
 8014cb0:	4605      	mov	r5, r0
 8014cb2:	f7eb fc57 	bl	8000564 <__aeabi_i2d>
 8014cb6:	4602      	mov	r2, r0
 8014cb8:	460b      	mov	r3, r1
 8014cba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014cbe:	f7eb fb03 	bl	80002c8 <__aeabi_dsub>
 8014cc2:	3530      	adds	r5, #48	@ 0x30
 8014cc4:	f806 5b01 	strb.w	r5, [r6], #1
 8014cc8:	4602      	mov	r2, r0
 8014cca:	460b      	mov	r3, r1
 8014ccc:	42a6      	cmp	r6, r4
 8014cce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014cd2:	f04f 0200 	mov.w	r2, #0
 8014cd6:	d124      	bne.n	8014d22 <_dtoa_r+0x662>
 8014cd8:	4bac      	ldr	r3, [pc, #688]	@ (8014f8c <_dtoa_r+0x8cc>)
 8014cda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8014cde:	f7eb faf5 	bl	80002cc <__adddf3>
 8014ce2:	4602      	mov	r2, r0
 8014ce4:	460b      	mov	r3, r1
 8014ce6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014cea:	f7eb ff35 	bl	8000b58 <__aeabi_dcmpgt>
 8014cee:	2800      	cmp	r0, #0
 8014cf0:	d145      	bne.n	8014d7e <_dtoa_r+0x6be>
 8014cf2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014cf6:	49a5      	ldr	r1, [pc, #660]	@ (8014f8c <_dtoa_r+0x8cc>)
 8014cf8:	2000      	movs	r0, #0
 8014cfa:	f7eb fae5 	bl	80002c8 <__aeabi_dsub>
 8014cfe:	4602      	mov	r2, r0
 8014d00:	460b      	mov	r3, r1
 8014d02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d06:	f7eb ff09 	bl	8000b1c <__aeabi_dcmplt>
 8014d0a:	2800      	cmp	r0, #0
 8014d0c:	f43f aef5 	beq.w	8014afa <_dtoa_r+0x43a>
 8014d10:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8014d12:	1e73      	subs	r3, r6, #1
 8014d14:	9315      	str	r3, [sp, #84]	@ 0x54
 8014d16:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014d1a:	2b30      	cmp	r3, #48	@ 0x30
 8014d1c:	d0f8      	beq.n	8014d10 <_dtoa_r+0x650>
 8014d1e:	9f04      	ldr	r7, [sp, #16]
 8014d20:	e73e      	b.n	8014ba0 <_dtoa_r+0x4e0>
 8014d22:	4b9b      	ldr	r3, [pc, #620]	@ (8014f90 <_dtoa_r+0x8d0>)
 8014d24:	f7eb fc88 	bl	8000638 <__aeabi_dmul>
 8014d28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d2c:	e7bc      	b.n	8014ca8 <_dtoa_r+0x5e8>
 8014d2e:	d10c      	bne.n	8014d4a <_dtoa_r+0x68a>
 8014d30:	4b98      	ldr	r3, [pc, #608]	@ (8014f94 <_dtoa_r+0x8d4>)
 8014d32:	2200      	movs	r2, #0
 8014d34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014d38:	f7eb fc7e 	bl	8000638 <__aeabi_dmul>
 8014d3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014d40:	f7eb ff00 	bl	8000b44 <__aeabi_dcmpge>
 8014d44:	2800      	cmp	r0, #0
 8014d46:	f000 8157 	beq.w	8014ff8 <_dtoa_r+0x938>
 8014d4a:	2400      	movs	r4, #0
 8014d4c:	4625      	mov	r5, r4
 8014d4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d50:	43db      	mvns	r3, r3
 8014d52:	9304      	str	r3, [sp, #16]
 8014d54:	4656      	mov	r6, sl
 8014d56:	2700      	movs	r7, #0
 8014d58:	4621      	mov	r1, r4
 8014d5a:	4658      	mov	r0, fp
 8014d5c:	f000 fbb4 	bl	80154c8 <_Bfree>
 8014d60:	2d00      	cmp	r5, #0
 8014d62:	d0dc      	beq.n	8014d1e <_dtoa_r+0x65e>
 8014d64:	b12f      	cbz	r7, 8014d72 <_dtoa_r+0x6b2>
 8014d66:	42af      	cmp	r7, r5
 8014d68:	d003      	beq.n	8014d72 <_dtoa_r+0x6b2>
 8014d6a:	4639      	mov	r1, r7
 8014d6c:	4658      	mov	r0, fp
 8014d6e:	f000 fbab 	bl	80154c8 <_Bfree>
 8014d72:	4629      	mov	r1, r5
 8014d74:	4658      	mov	r0, fp
 8014d76:	f000 fba7 	bl	80154c8 <_Bfree>
 8014d7a:	e7d0      	b.n	8014d1e <_dtoa_r+0x65e>
 8014d7c:	9704      	str	r7, [sp, #16]
 8014d7e:	4633      	mov	r3, r6
 8014d80:	461e      	mov	r6, r3
 8014d82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014d86:	2a39      	cmp	r2, #57	@ 0x39
 8014d88:	d107      	bne.n	8014d9a <_dtoa_r+0x6da>
 8014d8a:	459a      	cmp	sl, r3
 8014d8c:	d1f8      	bne.n	8014d80 <_dtoa_r+0x6c0>
 8014d8e:	9a04      	ldr	r2, [sp, #16]
 8014d90:	3201      	adds	r2, #1
 8014d92:	9204      	str	r2, [sp, #16]
 8014d94:	2230      	movs	r2, #48	@ 0x30
 8014d96:	f88a 2000 	strb.w	r2, [sl]
 8014d9a:	781a      	ldrb	r2, [r3, #0]
 8014d9c:	3201      	adds	r2, #1
 8014d9e:	701a      	strb	r2, [r3, #0]
 8014da0:	e7bd      	b.n	8014d1e <_dtoa_r+0x65e>
 8014da2:	4b7b      	ldr	r3, [pc, #492]	@ (8014f90 <_dtoa_r+0x8d0>)
 8014da4:	2200      	movs	r2, #0
 8014da6:	f7eb fc47 	bl	8000638 <__aeabi_dmul>
 8014daa:	2200      	movs	r2, #0
 8014dac:	2300      	movs	r3, #0
 8014dae:	4604      	mov	r4, r0
 8014db0:	460d      	mov	r5, r1
 8014db2:	f7eb fea9 	bl	8000b08 <__aeabi_dcmpeq>
 8014db6:	2800      	cmp	r0, #0
 8014db8:	f43f aebb 	beq.w	8014b32 <_dtoa_r+0x472>
 8014dbc:	e6f0      	b.n	8014ba0 <_dtoa_r+0x4e0>
 8014dbe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014dc0:	2a00      	cmp	r2, #0
 8014dc2:	f000 80db 	beq.w	8014f7c <_dtoa_r+0x8bc>
 8014dc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014dc8:	2a01      	cmp	r2, #1
 8014dca:	f300 80bf 	bgt.w	8014f4c <_dtoa_r+0x88c>
 8014dce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014dd0:	2a00      	cmp	r2, #0
 8014dd2:	f000 80b7 	beq.w	8014f44 <_dtoa_r+0x884>
 8014dd6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8014dda:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014ddc:	4646      	mov	r6, r8
 8014dde:	9a08      	ldr	r2, [sp, #32]
 8014de0:	2101      	movs	r1, #1
 8014de2:	441a      	add	r2, r3
 8014de4:	4658      	mov	r0, fp
 8014de6:	4498      	add	r8, r3
 8014de8:	9208      	str	r2, [sp, #32]
 8014dea:	f000 fc21 	bl	8015630 <__i2b>
 8014dee:	4605      	mov	r5, r0
 8014df0:	b15e      	cbz	r6, 8014e0a <_dtoa_r+0x74a>
 8014df2:	9b08      	ldr	r3, [sp, #32]
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	dd08      	ble.n	8014e0a <_dtoa_r+0x74a>
 8014df8:	42b3      	cmp	r3, r6
 8014dfa:	9a08      	ldr	r2, [sp, #32]
 8014dfc:	bfa8      	it	ge
 8014dfe:	4633      	movge	r3, r6
 8014e00:	eba8 0803 	sub.w	r8, r8, r3
 8014e04:	1af6      	subs	r6, r6, r3
 8014e06:	1ad3      	subs	r3, r2, r3
 8014e08:	9308      	str	r3, [sp, #32]
 8014e0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014e0c:	b1f3      	cbz	r3, 8014e4c <_dtoa_r+0x78c>
 8014e0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	f000 80b7 	beq.w	8014f84 <_dtoa_r+0x8c4>
 8014e16:	b18c      	cbz	r4, 8014e3c <_dtoa_r+0x77c>
 8014e18:	4629      	mov	r1, r5
 8014e1a:	4622      	mov	r2, r4
 8014e1c:	4658      	mov	r0, fp
 8014e1e:	f000 fcc7 	bl	80157b0 <__pow5mult>
 8014e22:	464a      	mov	r2, r9
 8014e24:	4601      	mov	r1, r0
 8014e26:	4605      	mov	r5, r0
 8014e28:	4658      	mov	r0, fp
 8014e2a:	f000 fc17 	bl	801565c <__multiply>
 8014e2e:	4649      	mov	r1, r9
 8014e30:	9004      	str	r0, [sp, #16]
 8014e32:	4658      	mov	r0, fp
 8014e34:	f000 fb48 	bl	80154c8 <_Bfree>
 8014e38:	9b04      	ldr	r3, [sp, #16]
 8014e3a:	4699      	mov	r9, r3
 8014e3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014e3e:	1b1a      	subs	r2, r3, r4
 8014e40:	d004      	beq.n	8014e4c <_dtoa_r+0x78c>
 8014e42:	4649      	mov	r1, r9
 8014e44:	4658      	mov	r0, fp
 8014e46:	f000 fcb3 	bl	80157b0 <__pow5mult>
 8014e4a:	4681      	mov	r9, r0
 8014e4c:	2101      	movs	r1, #1
 8014e4e:	4658      	mov	r0, fp
 8014e50:	f000 fbee 	bl	8015630 <__i2b>
 8014e54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e56:	4604      	mov	r4, r0
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	f000 81cf 	beq.w	80151fc <_dtoa_r+0xb3c>
 8014e5e:	461a      	mov	r2, r3
 8014e60:	4601      	mov	r1, r0
 8014e62:	4658      	mov	r0, fp
 8014e64:	f000 fca4 	bl	80157b0 <__pow5mult>
 8014e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014e6a:	2b01      	cmp	r3, #1
 8014e6c:	4604      	mov	r4, r0
 8014e6e:	f300 8095 	bgt.w	8014f9c <_dtoa_r+0x8dc>
 8014e72:	9b02      	ldr	r3, [sp, #8]
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	f040 8087 	bne.w	8014f88 <_dtoa_r+0x8c8>
 8014e7a:	9b03      	ldr	r3, [sp, #12]
 8014e7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014e80:	2b00      	cmp	r3, #0
 8014e82:	f040 8089 	bne.w	8014f98 <_dtoa_r+0x8d8>
 8014e86:	9b03      	ldr	r3, [sp, #12]
 8014e88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014e8c:	0d1b      	lsrs	r3, r3, #20
 8014e8e:	051b      	lsls	r3, r3, #20
 8014e90:	b12b      	cbz	r3, 8014e9e <_dtoa_r+0x7de>
 8014e92:	9b08      	ldr	r3, [sp, #32]
 8014e94:	3301      	adds	r3, #1
 8014e96:	9308      	str	r3, [sp, #32]
 8014e98:	f108 0801 	add.w	r8, r8, #1
 8014e9c:	2301      	movs	r3, #1
 8014e9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014ea0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	f000 81b0 	beq.w	8015208 <_dtoa_r+0xb48>
 8014ea8:	6923      	ldr	r3, [r4, #16]
 8014eaa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014eae:	6918      	ldr	r0, [r3, #16]
 8014eb0:	f000 fb72 	bl	8015598 <__hi0bits>
 8014eb4:	f1c0 0020 	rsb	r0, r0, #32
 8014eb8:	9b08      	ldr	r3, [sp, #32]
 8014eba:	4418      	add	r0, r3
 8014ebc:	f010 001f 	ands.w	r0, r0, #31
 8014ec0:	d077      	beq.n	8014fb2 <_dtoa_r+0x8f2>
 8014ec2:	f1c0 0320 	rsb	r3, r0, #32
 8014ec6:	2b04      	cmp	r3, #4
 8014ec8:	dd6b      	ble.n	8014fa2 <_dtoa_r+0x8e2>
 8014eca:	9b08      	ldr	r3, [sp, #32]
 8014ecc:	f1c0 001c 	rsb	r0, r0, #28
 8014ed0:	4403      	add	r3, r0
 8014ed2:	4480      	add	r8, r0
 8014ed4:	4406      	add	r6, r0
 8014ed6:	9308      	str	r3, [sp, #32]
 8014ed8:	f1b8 0f00 	cmp.w	r8, #0
 8014edc:	dd05      	ble.n	8014eea <_dtoa_r+0x82a>
 8014ede:	4649      	mov	r1, r9
 8014ee0:	4642      	mov	r2, r8
 8014ee2:	4658      	mov	r0, fp
 8014ee4:	f000 fcbe 	bl	8015864 <__lshift>
 8014ee8:	4681      	mov	r9, r0
 8014eea:	9b08      	ldr	r3, [sp, #32]
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	dd05      	ble.n	8014efc <_dtoa_r+0x83c>
 8014ef0:	4621      	mov	r1, r4
 8014ef2:	461a      	mov	r2, r3
 8014ef4:	4658      	mov	r0, fp
 8014ef6:	f000 fcb5 	bl	8015864 <__lshift>
 8014efa:	4604      	mov	r4, r0
 8014efc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014efe:	2b00      	cmp	r3, #0
 8014f00:	d059      	beq.n	8014fb6 <_dtoa_r+0x8f6>
 8014f02:	4621      	mov	r1, r4
 8014f04:	4648      	mov	r0, r9
 8014f06:	f000 fd19 	bl	801593c <__mcmp>
 8014f0a:	2800      	cmp	r0, #0
 8014f0c:	da53      	bge.n	8014fb6 <_dtoa_r+0x8f6>
 8014f0e:	1e7b      	subs	r3, r7, #1
 8014f10:	9304      	str	r3, [sp, #16]
 8014f12:	4649      	mov	r1, r9
 8014f14:	2300      	movs	r3, #0
 8014f16:	220a      	movs	r2, #10
 8014f18:	4658      	mov	r0, fp
 8014f1a:	f000 faf7 	bl	801550c <__multadd>
 8014f1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014f20:	4681      	mov	r9, r0
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	f000 8172 	beq.w	801520c <_dtoa_r+0xb4c>
 8014f28:	2300      	movs	r3, #0
 8014f2a:	4629      	mov	r1, r5
 8014f2c:	220a      	movs	r2, #10
 8014f2e:	4658      	mov	r0, fp
 8014f30:	f000 faec 	bl	801550c <__multadd>
 8014f34:	9b00      	ldr	r3, [sp, #0]
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	4605      	mov	r5, r0
 8014f3a:	dc67      	bgt.n	801500c <_dtoa_r+0x94c>
 8014f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f3e:	2b02      	cmp	r3, #2
 8014f40:	dc41      	bgt.n	8014fc6 <_dtoa_r+0x906>
 8014f42:	e063      	b.n	801500c <_dtoa_r+0x94c>
 8014f44:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014f46:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014f4a:	e746      	b.n	8014dda <_dtoa_r+0x71a>
 8014f4c:	9b07      	ldr	r3, [sp, #28]
 8014f4e:	1e5c      	subs	r4, r3, #1
 8014f50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014f52:	42a3      	cmp	r3, r4
 8014f54:	bfbf      	itttt	lt
 8014f56:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8014f58:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8014f5a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8014f5c:	1ae3      	sublt	r3, r4, r3
 8014f5e:	bfb4      	ite	lt
 8014f60:	18d2      	addlt	r2, r2, r3
 8014f62:	1b1c      	subge	r4, r3, r4
 8014f64:	9b07      	ldr	r3, [sp, #28]
 8014f66:	bfbc      	itt	lt
 8014f68:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8014f6a:	2400      	movlt	r4, #0
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	bfb5      	itete	lt
 8014f70:	eba8 0603 	sublt.w	r6, r8, r3
 8014f74:	9b07      	ldrge	r3, [sp, #28]
 8014f76:	2300      	movlt	r3, #0
 8014f78:	4646      	movge	r6, r8
 8014f7a:	e730      	b.n	8014dde <_dtoa_r+0x71e>
 8014f7c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014f7e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8014f80:	4646      	mov	r6, r8
 8014f82:	e735      	b.n	8014df0 <_dtoa_r+0x730>
 8014f84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014f86:	e75c      	b.n	8014e42 <_dtoa_r+0x782>
 8014f88:	2300      	movs	r3, #0
 8014f8a:	e788      	b.n	8014e9e <_dtoa_r+0x7de>
 8014f8c:	3fe00000 	.word	0x3fe00000
 8014f90:	40240000 	.word	0x40240000
 8014f94:	40140000 	.word	0x40140000
 8014f98:	9b02      	ldr	r3, [sp, #8]
 8014f9a:	e780      	b.n	8014e9e <_dtoa_r+0x7de>
 8014f9c:	2300      	movs	r3, #0
 8014f9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014fa0:	e782      	b.n	8014ea8 <_dtoa_r+0x7e8>
 8014fa2:	d099      	beq.n	8014ed8 <_dtoa_r+0x818>
 8014fa4:	9a08      	ldr	r2, [sp, #32]
 8014fa6:	331c      	adds	r3, #28
 8014fa8:	441a      	add	r2, r3
 8014faa:	4498      	add	r8, r3
 8014fac:	441e      	add	r6, r3
 8014fae:	9208      	str	r2, [sp, #32]
 8014fb0:	e792      	b.n	8014ed8 <_dtoa_r+0x818>
 8014fb2:	4603      	mov	r3, r0
 8014fb4:	e7f6      	b.n	8014fa4 <_dtoa_r+0x8e4>
 8014fb6:	9b07      	ldr	r3, [sp, #28]
 8014fb8:	9704      	str	r7, [sp, #16]
 8014fba:	2b00      	cmp	r3, #0
 8014fbc:	dc20      	bgt.n	8015000 <_dtoa_r+0x940>
 8014fbe:	9300      	str	r3, [sp, #0]
 8014fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014fc2:	2b02      	cmp	r3, #2
 8014fc4:	dd1e      	ble.n	8015004 <_dtoa_r+0x944>
 8014fc6:	9b00      	ldr	r3, [sp, #0]
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	f47f aec0 	bne.w	8014d4e <_dtoa_r+0x68e>
 8014fce:	4621      	mov	r1, r4
 8014fd0:	2205      	movs	r2, #5
 8014fd2:	4658      	mov	r0, fp
 8014fd4:	f000 fa9a 	bl	801550c <__multadd>
 8014fd8:	4601      	mov	r1, r0
 8014fda:	4604      	mov	r4, r0
 8014fdc:	4648      	mov	r0, r9
 8014fde:	f000 fcad 	bl	801593c <__mcmp>
 8014fe2:	2800      	cmp	r0, #0
 8014fe4:	f77f aeb3 	ble.w	8014d4e <_dtoa_r+0x68e>
 8014fe8:	4656      	mov	r6, sl
 8014fea:	2331      	movs	r3, #49	@ 0x31
 8014fec:	f806 3b01 	strb.w	r3, [r6], #1
 8014ff0:	9b04      	ldr	r3, [sp, #16]
 8014ff2:	3301      	adds	r3, #1
 8014ff4:	9304      	str	r3, [sp, #16]
 8014ff6:	e6ae      	b.n	8014d56 <_dtoa_r+0x696>
 8014ff8:	9c07      	ldr	r4, [sp, #28]
 8014ffa:	9704      	str	r7, [sp, #16]
 8014ffc:	4625      	mov	r5, r4
 8014ffe:	e7f3      	b.n	8014fe8 <_dtoa_r+0x928>
 8015000:	9b07      	ldr	r3, [sp, #28]
 8015002:	9300      	str	r3, [sp, #0]
 8015004:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015006:	2b00      	cmp	r3, #0
 8015008:	f000 8104 	beq.w	8015214 <_dtoa_r+0xb54>
 801500c:	2e00      	cmp	r6, #0
 801500e:	dd05      	ble.n	801501c <_dtoa_r+0x95c>
 8015010:	4629      	mov	r1, r5
 8015012:	4632      	mov	r2, r6
 8015014:	4658      	mov	r0, fp
 8015016:	f000 fc25 	bl	8015864 <__lshift>
 801501a:	4605      	mov	r5, r0
 801501c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801501e:	2b00      	cmp	r3, #0
 8015020:	d05a      	beq.n	80150d8 <_dtoa_r+0xa18>
 8015022:	6869      	ldr	r1, [r5, #4]
 8015024:	4658      	mov	r0, fp
 8015026:	f000 fa0f 	bl	8015448 <_Balloc>
 801502a:	4606      	mov	r6, r0
 801502c:	b928      	cbnz	r0, 801503a <_dtoa_r+0x97a>
 801502e:	4b84      	ldr	r3, [pc, #528]	@ (8015240 <_dtoa_r+0xb80>)
 8015030:	4602      	mov	r2, r0
 8015032:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015036:	f7ff bb5a 	b.w	80146ee <_dtoa_r+0x2e>
 801503a:	692a      	ldr	r2, [r5, #16]
 801503c:	3202      	adds	r2, #2
 801503e:	0092      	lsls	r2, r2, #2
 8015040:	f105 010c 	add.w	r1, r5, #12
 8015044:	300c      	adds	r0, #12
 8015046:	f001 f975 	bl	8016334 <memcpy>
 801504a:	2201      	movs	r2, #1
 801504c:	4631      	mov	r1, r6
 801504e:	4658      	mov	r0, fp
 8015050:	f000 fc08 	bl	8015864 <__lshift>
 8015054:	f10a 0301 	add.w	r3, sl, #1
 8015058:	9307      	str	r3, [sp, #28]
 801505a:	9b00      	ldr	r3, [sp, #0]
 801505c:	4453      	add	r3, sl
 801505e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015060:	9b02      	ldr	r3, [sp, #8]
 8015062:	f003 0301 	and.w	r3, r3, #1
 8015066:	462f      	mov	r7, r5
 8015068:	930a      	str	r3, [sp, #40]	@ 0x28
 801506a:	4605      	mov	r5, r0
 801506c:	9b07      	ldr	r3, [sp, #28]
 801506e:	4621      	mov	r1, r4
 8015070:	3b01      	subs	r3, #1
 8015072:	4648      	mov	r0, r9
 8015074:	9300      	str	r3, [sp, #0]
 8015076:	f7ff fa9a 	bl	80145ae <quorem>
 801507a:	4639      	mov	r1, r7
 801507c:	9002      	str	r0, [sp, #8]
 801507e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8015082:	4648      	mov	r0, r9
 8015084:	f000 fc5a 	bl	801593c <__mcmp>
 8015088:	462a      	mov	r2, r5
 801508a:	9008      	str	r0, [sp, #32]
 801508c:	4621      	mov	r1, r4
 801508e:	4658      	mov	r0, fp
 8015090:	f000 fc70 	bl	8015974 <__mdiff>
 8015094:	68c2      	ldr	r2, [r0, #12]
 8015096:	4606      	mov	r6, r0
 8015098:	bb02      	cbnz	r2, 80150dc <_dtoa_r+0xa1c>
 801509a:	4601      	mov	r1, r0
 801509c:	4648      	mov	r0, r9
 801509e:	f000 fc4d 	bl	801593c <__mcmp>
 80150a2:	4602      	mov	r2, r0
 80150a4:	4631      	mov	r1, r6
 80150a6:	4658      	mov	r0, fp
 80150a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80150aa:	f000 fa0d 	bl	80154c8 <_Bfree>
 80150ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80150b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80150b2:	9e07      	ldr	r6, [sp, #28]
 80150b4:	ea43 0102 	orr.w	r1, r3, r2
 80150b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80150ba:	4319      	orrs	r1, r3
 80150bc:	d110      	bne.n	80150e0 <_dtoa_r+0xa20>
 80150be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80150c2:	d029      	beq.n	8015118 <_dtoa_r+0xa58>
 80150c4:	9b08      	ldr	r3, [sp, #32]
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	dd02      	ble.n	80150d0 <_dtoa_r+0xa10>
 80150ca:	9b02      	ldr	r3, [sp, #8]
 80150cc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80150d0:	9b00      	ldr	r3, [sp, #0]
 80150d2:	f883 8000 	strb.w	r8, [r3]
 80150d6:	e63f      	b.n	8014d58 <_dtoa_r+0x698>
 80150d8:	4628      	mov	r0, r5
 80150da:	e7bb      	b.n	8015054 <_dtoa_r+0x994>
 80150dc:	2201      	movs	r2, #1
 80150de:	e7e1      	b.n	80150a4 <_dtoa_r+0x9e4>
 80150e0:	9b08      	ldr	r3, [sp, #32]
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	db04      	blt.n	80150f0 <_dtoa_r+0xa30>
 80150e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80150e8:	430b      	orrs	r3, r1
 80150ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80150ec:	430b      	orrs	r3, r1
 80150ee:	d120      	bne.n	8015132 <_dtoa_r+0xa72>
 80150f0:	2a00      	cmp	r2, #0
 80150f2:	dded      	ble.n	80150d0 <_dtoa_r+0xa10>
 80150f4:	4649      	mov	r1, r9
 80150f6:	2201      	movs	r2, #1
 80150f8:	4658      	mov	r0, fp
 80150fa:	f000 fbb3 	bl	8015864 <__lshift>
 80150fe:	4621      	mov	r1, r4
 8015100:	4681      	mov	r9, r0
 8015102:	f000 fc1b 	bl	801593c <__mcmp>
 8015106:	2800      	cmp	r0, #0
 8015108:	dc03      	bgt.n	8015112 <_dtoa_r+0xa52>
 801510a:	d1e1      	bne.n	80150d0 <_dtoa_r+0xa10>
 801510c:	f018 0f01 	tst.w	r8, #1
 8015110:	d0de      	beq.n	80150d0 <_dtoa_r+0xa10>
 8015112:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8015116:	d1d8      	bne.n	80150ca <_dtoa_r+0xa0a>
 8015118:	9a00      	ldr	r2, [sp, #0]
 801511a:	2339      	movs	r3, #57	@ 0x39
 801511c:	7013      	strb	r3, [r2, #0]
 801511e:	4633      	mov	r3, r6
 8015120:	461e      	mov	r6, r3
 8015122:	3b01      	subs	r3, #1
 8015124:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015128:	2a39      	cmp	r2, #57	@ 0x39
 801512a:	d052      	beq.n	80151d2 <_dtoa_r+0xb12>
 801512c:	3201      	adds	r2, #1
 801512e:	701a      	strb	r2, [r3, #0]
 8015130:	e612      	b.n	8014d58 <_dtoa_r+0x698>
 8015132:	2a00      	cmp	r2, #0
 8015134:	dd07      	ble.n	8015146 <_dtoa_r+0xa86>
 8015136:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801513a:	d0ed      	beq.n	8015118 <_dtoa_r+0xa58>
 801513c:	9a00      	ldr	r2, [sp, #0]
 801513e:	f108 0301 	add.w	r3, r8, #1
 8015142:	7013      	strb	r3, [r2, #0]
 8015144:	e608      	b.n	8014d58 <_dtoa_r+0x698>
 8015146:	9b07      	ldr	r3, [sp, #28]
 8015148:	9a07      	ldr	r2, [sp, #28]
 801514a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801514e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015150:	4293      	cmp	r3, r2
 8015152:	d028      	beq.n	80151a6 <_dtoa_r+0xae6>
 8015154:	4649      	mov	r1, r9
 8015156:	2300      	movs	r3, #0
 8015158:	220a      	movs	r2, #10
 801515a:	4658      	mov	r0, fp
 801515c:	f000 f9d6 	bl	801550c <__multadd>
 8015160:	42af      	cmp	r7, r5
 8015162:	4681      	mov	r9, r0
 8015164:	f04f 0300 	mov.w	r3, #0
 8015168:	f04f 020a 	mov.w	r2, #10
 801516c:	4639      	mov	r1, r7
 801516e:	4658      	mov	r0, fp
 8015170:	d107      	bne.n	8015182 <_dtoa_r+0xac2>
 8015172:	f000 f9cb 	bl	801550c <__multadd>
 8015176:	4607      	mov	r7, r0
 8015178:	4605      	mov	r5, r0
 801517a:	9b07      	ldr	r3, [sp, #28]
 801517c:	3301      	adds	r3, #1
 801517e:	9307      	str	r3, [sp, #28]
 8015180:	e774      	b.n	801506c <_dtoa_r+0x9ac>
 8015182:	f000 f9c3 	bl	801550c <__multadd>
 8015186:	4629      	mov	r1, r5
 8015188:	4607      	mov	r7, r0
 801518a:	2300      	movs	r3, #0
 801518c:	220a      	movs	r2, #10
 801518e:	4658      	mov	r0, fp
 8015190:	f000 f9bc 	bl	801550c <__multadd>
 8015194:	4605      	mov	r5, r0
 8015196:	e7f0      	b.n	801517a <_dtoa_r+0xaba>
 8015198:	9b00      	ldr	r3, [sp, #0]
 801519a:	2b00      	cmp	r3, #0
 801519c:	bfcc      	ite	gt
 801519e:	461e      	movgt	r6, r3
 80151a0:	2601      	movle	r6, #1
 80151a2:	4456      	add	r6, sl
 80151a4:	2700      	movs	r7, #0
 80151a6:	4649      	mov	r1, r9
 80151a8:	2201      	movs	r2, #1
 80151aa:	4658      	mov	r0, fp
 80151ac:	f000 fb5a 	bl	8015864 <__lshift>
 80151b0:	4621      	mov	r1, r4
 80151b2:	4681      	mov	r9, r0
 80151b4:	f000 fbc2 	bl	801593c <__mcmp>
 80151b8:	2800      	cmp	r0, #0
 80151ba:	dcb0      	bgt.n	801511e <_dtoa_r+0xa5e>
 80151bc:	d102      	bne.n	80151c4 <_dtoa_r+0xb04>
 80151be:	f018 0f01 	tst.w	r8, #1
 80151c2:	d1ac      	bne.n	801511e <_dtoa_r+0xa5e>
 80151c4:	4633      	mov	r3, r6
 80151c6:	461e      	mov	r6, r3
 80151c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80151cc:	2a30      	cmp	r2, #48	@ 0x30
 80151ce:	d0fa      	beq.n	80151c6 <_dtoa_r+0xb06>
 80151d0:	e5c2      	b.n	8014d58 <_dtoa_r+0x698>
 80151d2:	459a      	cmp	sl, r3
 80151d4:	d1a4      	bne.n	8015120 <_dtoa_r+0xa60>
 80151d6:	9b04      	ldr	r3, [sp, #16]
 80151d8:	3301      	adds	r3, #1
 80151da:	9304      	str	r3, [sp, #16]
 80151dc:	2331      	movs	r3, #49	@ 0x31
 80151de:	f88a 3000 	strb.w	r3, [sl]
 80151e2:	e5b9      	b.n	8014d58 <_dtoa_r+0x698>
 80151e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80151e6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8015244 <_dtoa_r+0xb84>
 80151ea:	b11b      	cbz	r3, 80151f4 <_dtoa_r+0xb34>
 80151ec:	f10a 0308 	add.w	r3, sl, #8
 80151f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80151f2:	6013      	str	r3, [r2, #0]
 80151f4:	4650      	mov	r0, sl
 80151f6:	b019      	add	sp, #100	@ 0x64
 80151f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80151fe:	2b01      	cmp	r3, #1
 8015200:	f77f ae37 	ble.w	8014e72 <_dtoa_r+0x7b2>
 8015204:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015206:	930a      	str	r3, [sp, #40]	@ 0x28
 8015208:	2001      	movs	r0, #1
 801520a:	e655      	b.n	8014eb8 <_dtoa_r+0x7f8>
 801520c:	9b00      	ldr	r3, [sp, #0]
 801520e:	2b00      	cmp	r3, #0
 8015210:	f77f aed6 	ble.w	8014fc0 <_dtoa_r+0x900>
 8015214:	4656      	mov	r6, sl
 8015216:	4621      	mov	r1, r4
 8015218:	4648      	mov	r0, r9
 801521a:	f7ff f9c8 	bl	80145ae <quorem>
 801521e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8015222:	f806 8b01 	strb.w	r8, [r6], #1
 8015226:	9b00      	ldr	r3, [sp, #0]
 8015228:	eba6 020a 	sub.w	r2, r6, sl
 801522c:	4293      	cmp	r3, r2
 801522e:	ddb3      	ble.n	8015198 <_dtoa_r+0xad8>
 8015230:	4649      	mov	r1, r9
 8015232:	2300      	movs	r3, #0
 8015234:	220a      	movs	r2, #10
 8015236:	4658      	mov	r0, fp
 8015238:	f000 f968 	bl	801550c <__multadd>
 801523c:	4681      	mov	r9, r0
 801523e:	e7ea      	b.n	8015216 <_dtoa_r+0xb56>
 8015240:	0801a628 	.word	0x0801a628
 8015244:	0801a5ac 	.word	0x0801a5ac

08015248 <_free_r>:
 8015248:	b538      	push	{r3, r4, r5, lr}
 801524a:	4605      	mov	r5, r0
 801524c:	2900      	cmp	r1, #0
 801524e:	d041      	beq.n	80152d4 <_free_r+0x8c>
 8015250:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015254:	1f0c      	subs	r4, r1, #4
 8015256:	2b00      	cmp	r3, #0
 8015258:	bfb8      	it	lt
 801525a:	18e4      	addlt	r4, r4, r3
 801525c:	f000 f8e8 	bl	8015430 <__malloc_lock>
 8015260:	4a1d      	ldr	r2, [pc, #116]	@ (80152d8 <_free_r+0x90>)
 8015262:	6813      	ldr	r3, [r2, #0]
 8015264:	b933      	cbnz	r3, 8015274 <_free_r+0x2c>
 8015266:	6063      	str	r3, [r4, #4]
 8015268:	6014      	str	r4, [r2, #0]
 801526a:	4628      	mov	r0, r5
 801526c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015270:	f000 b8e4 	b.w	801543c <__malloc_unlock>
 8015274:	42a3      	cmp	r3, r4
 8015276:	d908      	bls.n	801528a <_free_r+0x42>
 8015278:	6820      	ldr	r0, [r4, #0]
 801527a:	1821      	adds	r1, r4, r0
 801527c:	428b      	cmp	r3, r1
 801527e:	bf01      	itttt	eq
 8015280:	6819      	ldreq	r1, [r3, #0]
 8015282:	685b      	ldreq	r3, [r3, #4]
 8015284:	1809      	addeq	r1, r1, r0
 8015286:	6021      	streq	r1, [r4, #0]
 8015288:	e7ed      	b.n	8015266 <_free_r+0x1e>
 801528a:	461a      	mov	r2, r3
 801528c:	685b      	ldr	r3, [r3, #4]
 801528e:	b10b      	cbz	r3, 8015294 <_free_r+0x4c>
 8015290:	42a3      	cmp	r3, r4
 8015292:	d9fa      	bls.n	801528a <_free_r+0x42>
 8015294:	6811      	ldr	r1, [r2, #0]
 8015296:	1850      	adds	r0, r2, r1
 8015298:	42a0      	cmp	r0, r4
 801529a:	d10b      	bne.n	80152b4 <_free_r+0x6c>
 801529c:	6820      	ldr	r0, [r4, #0]
 801529e:	4401      	add	r1, r0
 80152a0:	1850      	adds	r0, r2, r1
 80152a2:	4283      	cmp	r3, r0
 80152a4:	6011      	str	r1, [r2, #0]
 80152a6:	d1e0      	bne.n	801526a <_free_r+0x22>
 80152a8:	6818      	ldr	r0, [r3, #0]
 80152aa:	685b      	ldr	r3, [r3, #4]
 80152ac:	6053      	str	r3, [r2, #4]
 80152ae:	4408      	add	r0, r1
 80152b0:	6010      	str	r0, [r2, #0]
 80152b2:	e7da      	b.n	801526a <_free_r+0x22>
 80152b4:	d902      	bls.n	80152bc <_free_r+0x74>
 80152b6:	230c      	movs	r3, #12
 80152b8:	602b      	str	r3, [r5, #0]
 80152ba:	e7d6      	b.n	801526a <_free_r+0x22>
 80152bc:	6820      	ldr	r0, [r4, #0]
 80152be:	1821      	adds	r1, r4, r0
 80152c0:	428b      	cmp	r3, r1
 80152c2:	bf04      	itt	eq
 80152c4:	6819      	ldreq	r1, [r3, #0]
 80152c6:	685b      	ldreq	r3, [r3, #4]
 80152c8:	6063      	str	r3, [r4, #4]
 80152ca:	bf04      	itt	eq
 80152cc:	1809      	addeq	r1, r1, r0
 80152ce:	6021      	streq	r1, [r4, #0]
 80152d0:	6054      	str	r4, [r2, #4]
 80152d2:	e7ca      	b.n	801526a <_free_r+0x22>
 80152d4:	bd38      	pop	{r3, r4, r5, pc}
 80152d6:	bf00      	nop
 80152d8:	20006cd8 	.word	0x20006cd8

080152dc <malloc>:
 80152dc:	4b02      	ldr	r3, [pc, #8]	@ (80152e8 <malloc+0xc>)
 80152de:	4601      	mov	r1, r0
 80152e0:	6818      	ldr	r0, [r3, #0]
 80152e2:	f000 b825 	b.w	8015330 <_malloc_r>
 80152e6:	bf00      	nop
 80152e8:	20004f34 	.word	0x20004f34

080152ec <sbrk_aligned>:
 80152ec:	b570      	push	{r4, r5, r6, lr}
 80152ee:	4e0f      	ldr	r6, [pc, #60]	@ (801532c <sbrk_aligned+0x40>)
 80152f0:	460c      	mov	r4, r1
 80152f2:	6831      	ldr	r1, [r6, #0]
 80152f4:	4605      	mov	r5, r0
 80152f6:	b911      	cbnz	r1, 80152fe <sbrk_aligned+0x12>
 80152f8:	f001 f80c 	bl	8016314 <_sbrk_r>
 80152fc:	6030      	str	r0, [r6, #0]
 80152fe:	4621      	mov	r1, r4
 8015300:	4628      	mov	r0, r5
 8015302:	f001 f807 	bl	8016314 <_sbrk_r>
 8015306:	1c43      	adds	r3, r0, #1
 8015308:	d103      	bne.n	8015312 <sbrk_aligned+0x26>
 801530a:	f04f 34ff 	mov.w	r4, #4294967295
 801530e:	4620      	mov	r0, r4
 8015310:	bd70      	pop	{r4, r5, r6, pc}
 8015312:	1cc4      	adds	r4, r0, #3
 8015314:	f024 0403 	bic.w	r4, r4, #3
 8015318:	42a0      	cmp	r0, r4
 801531a:	d0f8      	beq.n	801530e <sbrk_aligned+0x22>
 801531c:	1a21      	subs	r1, r4, r0
 801531e:	4628      	mov	r0, r5
 8015320:	f000 fff8 	bl	8016314 <_sbrk_r>
 8015324:	3001      	adds	r0, #1
 8015326:	d1f2      	bne.n	801530e <sbrk_aligned+0x22>
 8015328:	e7ef      	b.n	801530a <sbrk_aligned+0x1e>
 801532a:	bf00      	nop
 801532c:	20006cd4 	.word	0x20006cd4

08015330 <_malloc_r>:
 8015330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015334:	1ccd      	adds	r5, r1, #3
 8015336:	f025 0503 	bic.w	r5, r5, #3
 801533a:	3508      	adds	r5, #8
 801533c:	2d0c      	cmp	r5, #12
 801533e:	bf38      	it	cc
 8015340:	250c      	movcc	r5, #12
 8015342:	2d00      	cmp	r5, #0
 8015344:	4606      	mov	r6, r0
 8015346:	db01      	blt.n	801534c <_malloc_r+0x1c>
 8015348:	42a9      	cmp	r1, r5
 801534a:	d904      	bls.n	8015356 <_malloc_r+0x26>
 801534c:	230c      	movs	r3, #12
 801534e:	6033      	str	r3, [r6, #0]
 8015350:	2000      	movs	r0, #0
 8015352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015356:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801542c <_malloc_r+0xfc>
 801535a:	f000 f869 	bl	8015430 <__malloc_lock>
 801535e:	f8d8 3000 	ldr.w	r3, [r8]
 8015362:	461c      	mov	r4, r3
 8015364:	bb44      	cbnz	r4, 80153b8 <_malloc_r+0x88>
 8015366:	4629      	mov	r1, r5
 8015368:	4630      	mov	r0, r6
 801536a:	f7ff ffbf 	bl	80152ec <sbrk_aligned>
 801536e:	1c43      	adds	r3, r0, #1
 8015370:	4604      	mov	r4, r0
 8015372:	d158      	bne.n	8015426 <_malloc_r+0xf6>
 8015374:	f8d8 4000 	ldr.w	r4, [r8]
 8015378:	4627      	mov	r7, r4
 801537a:	2f00      	cmp	r7, #0
 801537c:	d143      	bne.n	8015406 <_malloc_r+0xd6>
 801537e:	2c00      	cmp	r4, #0
 8015380:	d04b      	beq.n	801541a <_malloc_r+0xea>
 8015382:	6823      	ldr	r3, [r4, #0]
 8015384:	4639      	mov	r1, r7
 8015386:	4630      	mov	r0, r6
 8015388:	eb04 0903 	add.w	r9, r4, r3
 801538c:	f000 ffc2 	bl	8016314 <_sbrk_r>
 8015390:	4581      	cmp	r9, r0
 8015392:	d142      	bne.n	801541a <_malloc_r+0xea>
 8015394:	6821      	ldr	r1, [r4, #0]
 8015396:	1a6d      	subs	r5, r5, r1
 8015398:	4629      	mov	r1, r5
 801539a:	4630      	mov	r0, r6
 801539c:	f7ff ffa6 	bl	80152ec <sbrk_aligned>
 80153a0:	3001      	adds	r0, #1
 80153a2:	d03a      	beq.n	801541a <_malloc_r+0xea>
 80153a4:	6823      	ldr	r3, [r4, #0]
 80153a6:	442b      	add	r3, r5
 80153a8:	6023      	str	r3, [r4, #0]
 80153aa:	f8d8 3000 	ldr.w	r3, [r8]
 80153ae:	685a      	ldr	r2, [r3, #4]
 80153b0:	bb62      	cbnz	r2, 801540c <_malloc_r+0xdc>
 80153b2:	f8c8 7000 	str.w	r7, [r8]
 80153b6:	e00f      	b.n	80153d8 <_malloc_r+0xa8>
 80153b8:	6822      	ldr	r2, [r4, #0]
 80153ba:	1b52      	subs	r2, r2, r5
 80153bc:	d420      	bmi.n	8015400 <_malloc_r+0xd0>
 80153be:	2a0b      	cmp	r2, #11
 80153c0:	d917      	bls.n	80153f2 <_malloc_r+0xc2>
 80153c2:	1961      	adds	r1, r4, r5
 80153c4:	42a3      	cmp	r3, r4
 80153c6:	6025      	str	r5, [r4, #0]
 80153c8:	bf18      	it	ne
 80153ca:	6059      	strne	r1, [r3, #4]
 80153cc:	6863      	ldr	r3, [r4, #4]
 80153ce:	bf08      	it	eq
 80153d0:	f8c8 1000 	streq.w	r1, [r8]
 80153d4:	5162      	str	r2, [r4, r5]
 80153d6:	604b      	str	r3, [r1, #4]
 80153d8:	4630      	mov	r0, r6
 80153da:	f000 f82f 	bl	801543c <__malloc_unlock>
 80153de:	f104 000b 	add.w	r0, r4, #11
 80153e2:	1d23      	adds	r3, r4, #4
 80153e4:	f020 0007 	bic.w	r0, r0, #7
 80153e8:	1ac2      	subs	r2, r0, r3
 80153ea:	bf1c      	itt	ne
 80153ec:	1a1b      	subne	r3, r3, r0
 80153ee:	50a3      	strne	r3, [r4, r2]
 80153f0:	e7af      	b.n	8015352 <_malloc_r+0x22>
 80153f2:	6862      	ldr	r2, [r4, #4]
 80153f4:	42a3      	cmp	r3, r4
 80153f6:	bf0c      	ite	eq
 80153f8:	f8c8 2000 	streq.w	r2, [r8]
 80153fc:	605a      	strne	r2, [r3, #4]
 80153fe:	e7eb      	b.n	80153d8 <_malloc_r+0xa8>
 8015400:	4623      	mov	r3, r4
 8015402:	6864      	ldr	r4, [r4, #4]
 8015404:	e7ae      	b.n	8015364 <_malloc_r+0x34>
 8015406:	463c      	mov	r4, r7
 8015408:	687f      	ldr	r7, [r7, #4]
 801540a:	e7b6      	b.n	801537a <_malloc_r+0x4a>
 801540c:	461a      	mov	r2, r3
 801540e:	685b      	ldr	r3, [r3, #4]
 8015410:	42a3      	cmp	r3, r4
 8015412:	d1fb      	bne.n	801540c <_malloc_r+0xdc>
 8015414:	2300      	movs	r3, #0
 8015416:	6053      	str	r3, [r2, #4]
 8015418:	e7de      	b.n	80153d8 <_malloc_r+0xa8>
 801541a:	230c      	movs	r3, #12
 801541c:	6033      	str	r3, [r6, #0]
 801541e:	4630      	mov	r0, r6
 8015420:	f000 f80c 	bl	801543c <__malloc_unlock>
 8015424:	e794      	b.n	8015350 <_malloc_r+0x20>
 8015426:	6005      	str	r5, [r0, #0]
 8015428:	e7d6      	b.n	80153d8 <_malloc_r+0xa8>
 801542a:	bf00      	nop
 801542c:	20006cd8 	.word	0x20006cd8

08015430 <__malloc_lock>:
 8015430:	4801      	ldr	r0, [pc, #4]	@ (8015438 <__malloc_lock+0x8>)
 8015432:	f7ff b8ba 	b.w	80145aa <__retarget_lock_acquire_recursive>
 8015436:	bf00      	nop
 8015438:	20006cd0 	.word	0x20006cd0

0801543c <__malloc_unlock>:
 801543c:	4801      	ldr	r0, [pc, #4]	@ (8015444 <__malloc_unlock+0x8>)
 801543e:	f7ff b8b5 	b.w	80145ac <__retarget_lock_release_recursive>
 8015442:	bf00      	nop
 8015444:	20006cd0 	.word	0x20006cd0

08015448 <_Balloc>:
 8015448:	b570      	push	{r4, r5, r6, lr}
 801544a:	69c6      	ldr	r6, [r0, #28]
 801544c:	4604      	mov	r4, r0
 801544e:	460d      	mov	r5, r1
 8015450:	b976      	cbnz	r6, 8015470 <_Balloc+0x28>
 8015452:	2010      	movs	r0, #16
 8015454:	f7ff ff42 	bl	80152dc <malloc>
 8015458:	4602      	mov	r2, r0
 801545a:	61e0      	str	r0, [r4, #28]
 801545c:	b920      	cbnz	r0, 8015468 <_Balloc+0x20>
 801545e:	4b18      	ldr	r3, [pc, #96]	@ (80154c0 <_Balloc+0x78>)
 8015460:	4818      	ldr	r0, [pc, #96]	@ (80154c4 <_Balloc+0x7c>)
 8015462:	216b      	movs	r1, #107	@ 0x6b
 8015464:	f000 ff74 	bl	8016350 <__assert_func>
 8015468:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801546c:	6006      	str	r6, [r0, #0]
 801546e:	60c6      	str	r6, [r0, #12]
 8015470:	69e6      	ldr	r6, [r4, #28]
 8015472:	68f3      	ldr	r3, [r6, #12]
 8015474:	b183      	cbz	r3, 8015498 <_Balloc+0x50>
 8015476:	69e3      	ldr	r3, [r4, #28]
 8015478:	68db      	ldr	r3, [r3, #12]
 801547a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801547e:	b9b8      	cbnz	r0, 80154b0 <_Balloc+0x68>
 8015480:	2101      	movs	r1, #1
 8015482:	fa01 f605 	lsl.w	r6, r1, r5
 8015486:	1d72      	adds	r2, r6, #5
 8015488:	0092      	lsls	r2, r2, #2
 801548a:	4620      	mov	r0, r4
 801548c:	f000 ff7e 	bl	801638c <_calloc_r>
 8015490:	b160      	cbz	r0, 80154ac <_Balloc+0x64>
 8015492:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015496:	e00e      	b.n	80154b6 <_Balloc+0x6e>
 8015498:	2221      	movs	r2, #33	@ 0x21
 801549a:	2104      	movs	r1, #4
 801549c:	4620      	mov	r0, r4
 801549e:	f000 ff75 	bl	801638c <_calloc_r>
 80154a2:	69e3      	ldr	r3, [r4, #28]
 80154a4:	60f0      	str	r0, [r6, #12]
 80154a6:	68db      	ldr	r3, [r3, #12]
 80154a8:	2b00      	cmp	r3, #0
 80154aa:	d1e4      	bne.n	8015476 <_Balloc+0x2e>
 80154ac:	2000      	movs	r0, #0
 80154ae:	bd70      	pop	{r4, r5, r6, pc}
 80154b0:	6802      	ldr	r2, [r0, #0]
 80154b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80154b6:	2300      	movs	r3, #0
 80154b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80154bc:	e7f7      	b.n	80154ae <_Balloc+0x66>
 80154be:	bf00      	nop
 80154c0:	0801a5b9 	.word	0x0801a5b9
 80154c4:	0801a639 	.word	0x0801a639

080154c8 <_Bfree>:
 80154c8:	b570      	push	{r4, r5, r6, lr}
 80154ca:	69c6      	ldr	r6, [r0, #28]
 80154cc:	4605      	mov	r5, r0
 80154ce:	460c      	mov	r4, r1
 80154d0:	b976      	cbnz	r6, 80154f0 <_Bfree+0x28>
 80154d2:	2010      	movs	r0, #16
 80154d4:	f7ff ff02 	bl	80152dc <malloc>
 80154d8:	4602      	mov	r2, r0
 80154da:	61e8      	str	r0, [r5, #28]
 80154dc:	b920      	cbnz	r0, 80154e8 <_Bfree+0x20>
 80154de:	4b09      	ldr	r3, [pc, #36]	@ (8015504 <_Bfree+0x3c>)
 80154e0:	4809      	ldr	r0, [pc, #36]	@ (8015508 <_Bfree+0x40>)
 80154e2:	218f      	movs	r1, #143	@ 0x8f
 80154e4:	f000 ff34 	bl	8016350 <__assert_func>
 80154e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80154ec:	6006      	str	r6, [r0, #0]
 80154ee:	60c6      	str	r6, [r0, #12]
 80154f0:	b13c      	cbz	r4, 8015502 <_Bfree+0x3a>
 80154f2:	69eb      	ldr	r3, [r5, #28]
 80154f4:	6862      	ldr	r2, [r4, #4]
 80154f6:	68db      	ldr	r3, [r3, #12]
 80154f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80154fc:	6021      	str	r1, [r4, #0]
 80154fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015502:	bd70      	pop	{r4, r5, r6, pc}
 8015504:	0801a5b9 	.word	0x0801a5b9
 8015508:	0801a639 	.word	0x0801a639

0801550c <__multadd>:
 801550c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015510:	690d      	ldr	r5, [r1, #16]
 8015512:	4607      	mov	r7, r0
 8015514:	460c      	mov	r4, r1
 8015516:	461e      	mov	r6, r3
 8015518:	f101 0c14 	add.w	ip, r1, #20
 801551c:	2000      	movs	r0, #0
 801551e:	f8dc 3000 	ldr.w	r3, [ip]
 8015522:	b299      	uxth	r1, r3
 8015524:	fb02 6101 	mla	r1, r2, r1, r6
 8015528:	0c1e      	lsrs	r6, r3, #16
 801552a:	0c0b      	lsrs	r3, r1, #16
 801552c:	fb02 3306 	mla	r3, r2, r6, r3
 8015530:	b289      	uxth	r1, r1
 8015532:	3001      	adds	r0, #1
 8015534:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015538:	4285      	cmp	r5, r0
 801553a:	f84c 1b04 	str.w	r1, [ip], #4
 801553e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015542:	dcec      	bgt.n	801551e <__multadd+0x12>
 8015544:	b30e      	cbz	r6, 801558a <__multadd+0x7e>
 8015546:	68a3      	ldr	r3, [r4, #8]
 8015548:	42ab      	cmp	r3, r5
 801554a:	dc19      	bgt.n	8015580 <__multadd+0x74>
 801554c:	6861      	ldr	r1, [r4, #4]
 801554e:	4638      	mov	r0, r7
 8015550:	3101      	adds	r1, #1
 8015552:	f7ff ff79 	bl	8015448 <_Balloc>
 8015556:	4680      	mov	r8, r0
 8015558:	b928      	cbnz	r0, 8015566 <__multadd+0x5a>
 801555a:	4602      	mov	r2, r0
 801555c:	4b0c      	ldr	r3, [pc, #48]	@ (8015590 <__multadd+0x84>)
 801555e:	480d      	ldr	r0, [pc, #52]	@ (8015594 <__multadd+0x88>)
 8015560:	21ba      	movs	r1, #186	@ 0xba
 8015562:	f000 fef5 	bl	8016350 <__assert_func>
 8015566:	6922      	ldr	r2, [r4, #16]
 8015568:	3202      	adds	r2, #2
 801556a:	f104 010c 	add.w	r1, r4, #12
 801556e:	0092      	lsls	r2, r2, #2
 8015570:	300c      	adds	r0, #12
 8015572:	f000 fedf 	bl	8016334 <memcpy>
 8015576:	4621      	mov	r1, r4
 8015578:	4638      	mov	r0, r7
 801557a:	f7ff ffa5 	bl	80154c8 <_Bfree>
 801557e:	4644      	mov	r4, r8
 8015580:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015584:	3501      	adds	r5, #1
 8015586:	615e      	str	r6, [r3, #20]
 8015588:	6125      	str	r5, [r4, #16]
 801558a:	4620      	mov	r0, r4
 801558c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015590:	0801a628 	.word	0x0801a628
 8015594:	0801a639 	.word	0x0801a639

08015598 <__hi0bits>:
 8015598:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801559c:	4603      	mov	r3, r0
 801559e:	bf36      	itet	cc
 80155a0:	0403      	lslcc	r3, r0, #16
 80155a2:	2000      	movcs	r0, #0
 80155a4:	2010      	movcc	r0, #16
 80155a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80155aa:	bf3c      	itt	cc
 80155ac:	021b      	lslcc	r3, r3, #8
 80155ae:	3008      	addcc	r0, #8
 80155b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80155b4:	bf3c      	itt	cc
 80155b6:	011b      	lslcc	r3, r3, #4
 80155b8:	3004      	addcc	r0, #4
 80155ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80155be:	bf3c      	itt	cc
 80155c0:	009b      	lslcc	r3, r3, #2
 80155c2:	3002      	addcc	r0, #2
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	db05      	blt.n	80155d4 <__hi0bits+0x3c>
 80155c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80155cc:	f100 0001 	add.w	r0, r0, #1
 80155d0:	bf08      	it	eq
 80155d2:	2020      	moveq	r0, #32
 80155d4:	4770      	bx	lr

080155d6 <__lo0bits>:
 80155d6:	6803      	ldr	r3, [r0, #0]
 80155d8:	4602      	mov	r2, r0
 80155da:	f013 0007 	ands.w	r0, r3, #7
 80155de:	d00b      	beq.n	80155f8 <__lo0bits+0x22>
 80155e0:	07d9      	lsls	r1, r3, #31
 80155e2:	d421      	bmi.n	8015628 <__lo0bits+0x52>
 80155e4:	0798      	lsls	r0, r3, #30
 80155e6:	bf49      	itett	mi
 80155e8:	085b      	lsrmi	r3, r3, #1
 80155ea:	089b      	lsrpl	r3, r3, #2
 80155ec:	2001      	movmi	r0, #1
 80155ee:	6013      	strmi	r3, [r2, #0]
 80155f0:	bf5c      	itt	pl
 80155f2:	6013      	strpl	r3, [r2, #0]
 80155f4:	2002      	movpl	r0, #2
 80155f6:	4770      	bx	lr
 80155f8:	b299      	uxth	r1, r3
 80155fa:	b909      	cbnz	r1, 8015600 <__lo0bits+0x2a>
 80155fc:	0c1b      	lsrs	r3, r3, #16
 80155fe:	2010      	movs	r0, #16
 8015600:	b2d9      	uxtb	r1, r3
 8015602:	b909      	cbnz	r1, 8015608 <__lo0bits+0x32>
 8015604:	3008      	adds	r0, #8
 8015606:	0a1b      	lsrs	r3, r3, #8
 8015608:	0719      	lsls	r1, r3, #28
 801560a:	bf04      	itt	eq
 801560c:	091b      	lsreq	r3, r3, #4
 801560e:	3004      	addeq	r0, #4
 8015610:	0799      	lsls	r1, r3, #30
 8015612:	bf04      	itt	eq
 8015614:	089b      	lsreq	r3, r3, #2
 8015616:	3002      	addeq	r0, #2
 8015618:	07d9      	lsls	r1, r3, #31
 801561a:	d403      	bmi.n	8015624 <__lo0bits+0x4e>
 801561c:	085b      	lsrs	r3, r3, #1
 801561e:	f100 0001 	add.w	r0, r0, #1
 8015622:	d003      	beq.n	801562c <__lo0bits+0x56>
 8015624:	6013      	str	r3, [r2, #0]
 8015626:	4770      	bx	lr
 8015628:	2000      	movs	r0, #0
 801562a:	4770      	bx	lr
 801562c:	2020      	movs	r0, #32
 801562e:	4770      	bx	lr

08015630 <__i2b>:
 8015630:	b510      	push	{r4, lr}
 8015632:	460c      	mov	r4, r1
 8015634:	2101      	movs	r1, #1
 8015636:	f7ff ff07 	bl	8015448 <_Balloc>
 801563a:	4602      	mov	r2, r0
 801563c:	b928      	cbnz	r0, 801564a <__i2b+0x1a>
 801563e:	4b05      	ldr	r3, [pc, #20]	@ (8015654 <__i2b+0x24>)
 8015640:	4805      	ldr	r0, [pc, #20]	@ (8015658 <__i2b+0x28>)
 8015642:	f240 1145 	movw	r1, #325	@ 0x145
 8015646:	f000 fe83 	bl	8016350 <__assert_func>
 801564a:	2301      	movs	r3, #1
 801564c:	6144      	str	r4, [r0, #20]
 801564e:	6103      	str	r3, [r0, #16]
 8015650:	bd10      	pop	{r4, pc}
 8015652:	bf00      	nop
 8015654:	0801a628 	.word	0x0801a628
 8015658:	0801a639 	.word	0x0801a639

0801565c <__multiply>:
 801565c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015660:	4614      	mov	r4, r2
 8015662:	690a      	ldr	r2, [r1, #16]
 8015664:	6923      	ldr	r3, [r4, #16]
 8015666:	429a      	cmp	r2, r3
 8015668:	bfa8      	it	ge
 801566a:	4623      	movge	r3, r4
 801566c:	460f      	mov	r7, r1
 801566e:	bfa4      	itt	ge
 8015670:	460c      	movge	r4, r1
 8015672:	461f      	movge	r7, r3
 8015674:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8015678:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801567c:	68a3      	ldr	r3, [r4, #8]
 801567e:	6861      	ldr	r1, [r4, #4]
 8015680:	eb0a 0609 	add.w	r6, sl, r9
 8015684:	42b3      	cmp	r3, r6
 8015686:	b085      	sub	sp, #20
 8015688:	bfb8      	it	lt
 801568a:	3101      	addlt	r1, #1
 801568c:	f7ff fedc 	bl	8015448 <_Balloc>
 8015690:	b930      	cbnz	r0, 80156a0 <__multiply+0x44>
 8015692:	4602      	mov	r2, r0
 8015694:	4b44      	ldr	r3, [pc, #272]	@ (80157a8 <__multiply+0x14c>)
 8015696:	4845      	ldr	r0, [pc, #276]	@ (80157ac <__multiply+0x150>)
 8015698:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801569c:	f000 fe58 	bl	8016350 <__assert_func>
 80156a0:	f100 0514 	add.w	r5, r0, #20
 80156a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80156a8:	462b      	mov	r3, r5
 80156aa:	2200      	movs	r2, #0
 80156ac:	4543      	cmp	r3, r8
 80156ae:	d321      	bcc.n	80156f4 <__multiply+0x98>
 80156b0:	f107 0114 	add.w	r1, r7, #20
 80156b4:	f104 0214 	add.w	r2, r4, #20
 80156b8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80156bc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80156c0:	9302      	str	r3, [sp, #8]
 80156c2:	1b13      	subs	r3, r2, r4
 80156c4:	3b15      	subs	r3, #21
 80156c6:	f023 0303 	bic.w	r3, r3, #3
 80156ca:	3304      	adds	r3, #4
 80156cc:	f104 0715 	add.w	r7, r4, #21
 80156d0:	42ba      	cmp	r2, r7
 80156d2:	bf38      	it	cc
 80156d4:	2304      	movcc	r3, #4
 80156d6:	9301      	str	r3, [sp, #4]
 80156d8:	9b02      	ldr	r3, [sp, #8]
 80156da:	9103      	str	r1, [sp, #12]
 80156dc:	428b      	cmp	r3, r1
 80156de:	d80c      	bhi.n	80156fa <__multiply+0x9e>
 80156e0:	2e00      	cmp	r6, #0
 80156e2:	dd03      	ble.n	80156ec <__multiply+0x90>
 80156e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d05b      	beq.n	80157a4 <__multiply+0x148>
 80156ec:	6106      	str	r6, [r0, #16]
 80156ee:	b005      	add	sp, #20
 80156f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156f4:	f843 2b04 	str.w	r2, [r3], #4
 80156f8:	e7d8      	b.n	80156ac <__multiply+0x50>
 80156fa:	f8b1 a000 	ldrh.w	sl, [r1]
 80156fe:	f1ba 0f00 	cmp.w	sl, #0
 8015702:	d024      	beq.n	801574e <__multiply+0xf2>
 8015704:	f104 0e14 	add.w	lr, r4, #20
 8015708:	46a9      	mov	r9, r5
 801570a:	f04f 0c00 	mov.w	ip, #0
 801570e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015712:	f8d9 3000 	ldr.w	r3, [r9]
 8015716:	fa1f fb87 	uxth.w	fp, r7
 801571a:	b29b      	uxth	r3, r3
 801571c:	fb0a 330b 	mla	r3, sl, fp, r3
 8015720:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8015724:	f8d9 7000 	ldr.w	r7, [r9]
 8015728:	4463      	add	r3, ip
 801572a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801572e:	fb0a c70b 	mla	r7, sl, fp, ip
 8015732:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8015736:	b29b      	uxth	r3, r3
 8015738:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801573c:	4572      	cmp	r2, lr
 801573e:	f849 3b04 	str.w	r3, [r9], #4
 8015742:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015746:	d8e2      	bhi.n	801570e <__multiply+0xb2>
 8015748:	9b01      	ldr	r3, [sp, #4]
 801574a:	f845 c003 	str.w	ip, [r5, r3]
 801574e:	9b03      	ldr	r3, [sp, #12]
 8015750:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015754:	3104      	adds	r1, #4
 8015756:	f1b9 0f00 	cmp.w	r9, #0
 801575a:	d021      	beq.n	80157a0 <__multiply+0x144>
 801575c:	682b      	ldr	r3, [r5, #0]
 801575e:	f104 0c14 	add.w	ip, r4, #20
 8015762:	46ae      	mov	lr, r5
 8015764:	f04f 0a00 	mov.w	sl, #0
 8015768:	f8bc b000 	ldrh.w	fp, [ip]
 801576c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8015770:	fb09 770b 	mla	r7, r9, fp, r7
 8015774:	4457      	add	r7, sl
 8015776:	b29b      	uxth	r3, r3
 8015778:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801577c:	f84e 3b04 	str.w	r3, [lr], #4
 8015780:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015784:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015788:	f8be 3000 	ldrh.w	r3, [lr]
 801578c:	fb09 330a 	mla	r3, r9, sl, r3
 8015790:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8015794:	4562      	cmp	r2, ip
 8015796:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801579a:	d8e5      	bhi.n	8015768 <__multiply+0x10c>
 801579c:	9f01      	ldr	r7, [sp, #4]
 801579e:	51eb      	str	r3, [r5, r7]
 80157a0:	3504      	adds	r5, #4
 80157a2:	e799      	b.n	80156d8 <__multiply+0x7c>
 80157a4:	3e01      	subs	r6, #1
 80157a6:	e79b      	b.n	80156e0 <__multiply+0x84>
 80157a8:	0801a628 	.word	0x0801a628
 80157ac:	0801a639 	.word	0x0801a639

080157b0 <__pow5mult>:
 80157b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80157b4:	4615      	mov	r5, r2
 80157b6:	f012 0203 	ands.w	r2, r2, #3
 80157ba:	4607      	mov	r7, r0
 80157bc:	460e      	mov	r6, r1
 80157be:	d007      	beq.n	80157d0 <__pow5mult+0x20>
 80157c0:	4c25      	ldr	r4, [pc, #148]	@ (8015858 <__pow5mult+0xa8>)
 80157c2:	3a01      	subs	r2, #1
 80157c4:	2300      	movs	r3, #0
 80157c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80157ca:	f7ff fe9f 	bl	801550c <__multadd>
 80157ce:	4606      	mov	r6, r0
 80157d0:	10ad      	asrs	r5, r5, #2
 80157d2:	d03d      	beq.n	8015850 <__pow5mult+0xa0>
 80157d4:	69fc      	ldr	r4, [r7, #28]
 80157d6:	b97c      	cbnz	r4, 80157f8 <__pow5mult+0x48>
 80157d8:	2010      	movs	r0, #16
 80157da:	f7ff fd7f 	bl	80152dc <malloc>
 80157de:	4602      	mov	r2, r0
 80157e0:	61f8      	str	r0, [r7, #28]
 80157e2:	b928      	cbnz	r0, 80157f0 <__pow5mult+0x40>
 80157e4:	4b1d      	ldr	r3, [pc, #116]	@ (801585c <__pow5mult+0xac>)
 80157e6:	481e      	ldr	r0, [pc, #120]	@ (8015860 <__pow5mult+0xb0>)
 80157e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80157ec:	f000 fdb0 	bl	8016350 <__assert_func>
 80157f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80157f4:	6004      	str	r4, [r0, #0]
 80157f6:	60c4      	str	r4, [r0, #12]
 80157f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80157fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015800:	b94c      	cbnz	r4, 8015816 <__pow5mult+0x66>
 8015802:	f240 2171 	movw	r1, #625	@ 0x271
 8015806:	4638      	mov	r0, r7
 8015808:	f7ff ff12 	bl	8015630 <__i2b>
 801580c:	2300      	movs	r3, #0
 801580e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015812:	4604      	mov	r4, r0
 8015814:	6003      	str	r3, [r0, #0]
 8015816:	f04f 0900 	mov.w	r9, #0
 801581a:	07eb      	lsls	r3, r5, #31
 801581c:	d50a      	bpl.n	8015834 <__pow5mult+0x84>
 801581e:	4631      	mov	r1, r6
 8015820:	4622      	mov	r2, r4
 8015822:	4638      	mov	r0, r7
 8015824:	f7ff ff1a 	bl	801565c <__multiply>
 8015828:	4631      	mov	r1, r6
 801582a:	4680      	mov	r8, r0
 801582c:	4638      	mov	r0, r7
 801582e:	f7ff fe4b 	bl	80154c8 <_Bfree>
 8015832:	4646      	mov	r6, r8
 8015834:	106d      	asrs	r5, r5, #1
 8015836:	d00b      	beq.n	8015850 <__pow5mult+0xa0>
 8015838:	6820      	ldr	r0, [r4, #0]
 801583a:	b938      	cbnz	r0, 801584c <__pow5mult+0x9c>
 801583c:	4622      	mov	r2, r4
 801583e:	4621      	mov	r1, r4
 8015840:	4638      	mov	r0, r7
 8015842:	f7ff ff0b 	bl	801565c <__multiply>
 8015846:	6020      	str	r0, [r4, #0]
 8015848:	f8c0 9000 	str.w	r9, [r0]
 801584c:	4604      	mov	r4, r0
 801584e:	e7e4      	b.n	801581a <__pow5mult+0x6a>
 8015850:	4630      	mov	r0, r6
 8015852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015856:	bf00      	nop
 8015858:	0801a694 	.word	0x0801a694
 801585c:	0801a5b9 	.word	0x0801a5b9
 8015860:	0801a639 	.word	0x0801a639

08015864 <__lshift>:
 8015864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015868:	460c      	mov	r4, r1
 801586a:	6849      	ldr	r1, [r1, #4]
 801586c:	6923      	ldr	r3, [r4, #16]
 801586e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015872:	68a3      	ldr	r3, [r4, #8]
 8015874:	4607      	mov	r7, r0
 8015876:	4691      	mov	r9, r2
 8015878:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801587c:	f108 0601 	add.w	r6, r8, #1
 8015880:	42b3      	cmp	r3, r6
 8015882:	db0b      	blt.n	801589c <__lshift+0x38>
 8015884:	4638      	mov	r0, r7
 8015886:	f7ff fddf 	bl	8015448 <_Balloc>
 801588a:	4605      	mov	r5, r0
 801588c:	b948      	cbnz	r0, 80158a2 <__lshift+0x3e>
 801588e:	4602      	mov	r2, r0
 8015890:	4b28      	ldr	r3, [pc, #160]	@ (8015934 <__lshift+0xd0>)
 8015892:	4829      	ldr	r0, [pc, #164]	@ (8015938 <__lshift+0xd4>)
 8015894:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015898:	f000 fd5a 	bl	8016350 <__assert_func>
 801589c:	3101      	adds	r1, #1
 801589e:	005b      	lsls	r3, r3, #1
 80158a0:	e7ee      	b.n	8015880 <__lshift+0x1c>
 80158a2:	2300      	movs	r3, #0
 80158a4:	f100 0114 	add.w	r1, r0, #20
 80158a8:	f100 0210 	add.w	r2, r0, #16
 80158ac:	4618      	mov	r0, r3
 80158ae:	4553      	cmp	r3, sl
 80158b0:	db33      	blt.n	801591a <__lshift+0xb6>
 80158b2:	6920      	ldr	r0, [r4, #16]
 80158b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80158b8:	f104 0314 	add.w	r3, r4, #20
 80158bc:	f019 091f 	ands.w	r9, r9, #31
 80158c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80158c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80158c8:	d02b      	beq.n	8015922 <__lshift+0xbe>
 80158ca:	f1c9 0e20 	rsb	lr, r9, #32
 80158ce:	468a      	mov	sl, r1
 80158d0:	2200      	movs	r2, #0
 80158d2:	6818      	ldr	r0, [r3, #0]
 80158d4:	fa00 f009 	lsl.w	r0, r0, r9
 80158d8:	4310      	orrs	r0, r2
 80158da:	f84a 0b04 	str.w	r0, [sl], #4
 80158de:	f853 2b04 	ldr.w	r2, [r3], #4
 80158e2:	459c      	cmp	ip, r3
 80158e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80158e8:	d8f3      	bhi.n	80158d2 <__lshift+0x6e>
 80158ea:	ebac 0304 	sub.w	r3, ip, r4
 80158ee:	3b15      	subs	r3, #21
 80158f0:	f023 0303 	bic.w	r3, r3, #3
 80158f4:	3304      	adds	r3, #4
 80158f6:	f104 0015 	add.w	r0, r4, #21
 80158fa:	4584      	cmp	ip, r0
 80158fc:	bf38      	it	cc
 80158fe:	2304      	movcc	r3, #4
 8015900:	50ca      	str	r2, [r1, r3]
 8015902:	b10a      	cbz	r2, 8015908 <__lshift+0xa4>
 8015904:	f108 0602 	add.w	r6, r8, #2
 8015908:	3e01      	subs	r6, #1
 801590a:	4638      	mov	r0, r7
 801590c:	612e      	str	r6, [r5, #16]
 801590e:	4621      	mov	r1, r4
 8015910:	f7ff fdda 	bl	80154c8 <_Bfree>
 8015914:	4628      	mov	r0, r5
 8015916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801591a:	f842 0f04 	str.w	r0, [r2, #4]!
 801591e:	3301      	adds	r3, #1
 8015920:	e7c5      	b.n	80158ae <__lshift+0x4a>
 8015922:	3904      	subs	r1, #4
 8015924:	f853 2b04 	ldr.w	r2, [r3], #4
 8015928:	f841 2f04 	str.w	r2, [r1, #4]!
 801592c:	459c      	cmp	ip, r3
 801592e:	d8f9      	bhi.n	8015924 <__lshift+0xc0>
 8015930:	e7ea      	b.n	8015908 <__lshift+0xa4>
 8015932:	bf00      	nop
 8015934:	0801a628 	.word	0x0801a628
 8015938:	0801a639 	.word	0x0801a639

0801593c <__mcmp>:
 801593c:	690a      	ldr	r2, [r1, #16]
 801593e:	4603      	mov	r3, r0
 8015940:	6900      	ldr	r0, [r0, #16]
 8015942:	1a80      	subs	r0, r0, r2
 8015944:	b530      	push	{r4, r5, lr}
 8015946:	d10e      	bne.n	8015966 <__mcmp+0x2a>
 8015948:	3314      	adds	r3, #20
 801594a:	3114      	adds	r1, #20
 801594c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015950:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015954:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015958:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801595c:	4295      	cmp	r5, r2
 801595e:	d003      	beq.n	8015968 <__mcmp+0x2c>
 8015960:	d205      	bcs.n	801596e <__mcmp+0x32>
 8015962:	f04f 30ff 	mov.w	r0, #4294967295
 8015966:	bd30      	pop	{r4, r5, pc}
 8015968:	42a3      	cmp	r3, r4
 801596a:	d3f3      	bcc.n	8015954 <__mcmp+0x18>
 801596c:	e7fb      	b.n	8015966 <__mcmp+0x2a>
 801596e:	2001      	movs	r0, #1
 8015970:	e7f9      	b.n	8015966 <__mcmp+0x2a>
	...

08015974 <__mdiff>:
 8015974:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015978:	4689      	mov	r9, r1
 801597a:	4606      	mov	r6, r0
 801597c:	4611      	mov	r1, r2
 801597e:	4648      	mov	r0, r9
 8015980:	4614      	mov	r4, r2
 8015982:	f7ff ffdb 	bl	801593c <__mcmp>
 8015986:	1e05      	subs	r5, r0, #0
 8015988:	d112      	bne.n	80159b0 <__mdiff+0x3c>
 801598a:	4629      	mov	r1, r5
 801598c:	4630      	mov	r0, r6
 801598e:	f7ff fd5b 	bl	8015448 <_Balloc>
 8015992:	4602      	mov	r2, r0
 8015994:	b928      	cbnz	r0, 80159a2 <__mdiff+0x2e>
 8015996:	4b3f      	ldr	r3, [pc, #252]	@ (8015a94 <__mdiff+0x120>)
 8015998:	f240 2137 	movw	r1, #567	@ 0x237
 801599c:	483e      	ldr	r0, [pc, #248]	@ (8015a98 <__mdiff+0x124>)
 801599e:	f000 fcd7 	bl	8016350 <__assert_func>
 80159a2:	2301      	movs	r3, #1
 80159a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80159a8:	4610      	mov	r0, r2
 80159aa:	b003      	add	sp, #12
 80159ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159b0:	bfbc      	itt	lt
 80159b2:	464b      	movlt	r3, r9
 80159b4:	46a1      	movlt	r9, r4
 80159b6:	4630      	mov	r0, r6
 80159b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80159bc:	bfba      	itte	lt
 80159be:	461c      	movlt	r4, r3
 80159c0:	2501      	movlt	r5, #1
 80159c2:	2500      	movge	r5, #0
 80159c4:	f7ff fd40 	bl	8015448 <_Balloc>
 80159c8:	4602      	mov	r2, r0
 80159ca:	b918      	cbnz	r0, 80159d4 <__mdiff+0x60>
 80159cc:	4b31      	ldr	r3, [pc, #196]	@ (8015a94 <__mdiff+0x120>)
 80159ce:	f240 2145 	movw	r1, #581	@ 0x245
 80159d2:	e7e3      	b.n	801599c <__mdiff+0x28>
 80159d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80159d8:	6926      	ldr	r6, [r4, #16]
 80159da:	60c5      	str	r5, [r0, #12]
 80159dc:	f109 0310 	add.w	r3, r9, #16
 80159e0:	f109 0514 	add.w	r5, r9, #20
 80159e4:	f104 0e14 	add.w	lr, r4, #20
 80159e8:	f100 0b14 	add.w	fp, r0, #20
 80159ec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80159f0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80159f4:	9301      	str	r3, [sp, #4]
 80159f6:	46d9      	mov	r9, fp
 80159f8:	f04f 0c00 	mov.w	ip, #0
 80159fc:	9b01      	ldr	r3, [sp, #4]
 80159fe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015a02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015a06:	9301      	str	r3, [sp, #4]
 8015a08:	fa1f f38a 	uxth.w	r3, sl
 8015a0c:	4619      	mov	r1, r3
 8015a0e:	b283      	uxth	r3, r0
 8015a10:	1acb      	subs	r3, r1, r3
 8015a12:	0c00      	lsrs	r0, r0, #16
 8015a14:	4463      	add	r3, ip
 8015a16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015a1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015a1e:	b29b      	uxth	r3, r3
 8015a20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015a24:	4576      	cmp	r6, lr
 8015a26:	f849 3b04 	str.w	r3, [r9], #4
 8015a2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015a2e:	d8e5      	bhi.n	80159fc <__mdiff+0x88>
 8015a30:	1b33      	subs	r3, r6, r4
 8015a32:	3b15      	subs	r3, #21
 8015a34:	f023 0303 	bic.w	r3, r3, #3
 8015a38:	3415      	adds	r4, #21
 8015a3a:	3304      	adds	r3, #4
 8015a3c:	42a6      	cmp	r6, r4
 8015a3e:	bf38      	it	cc
 8015a40:	2304      	movcc	r3, #4
 8015a42:	441d      	add	r5, r3
 8015a44:	445b      	add	r3, fp
 8015a46:	461e      	mov	r6, r3
 8015a48:	462c      	mov	r4, r5
 8015a4a:	4544      	cmp	r4, r8
 8015a4c:	d30e      	bcc.n	8015a6c <__mdiff+0xf8>
 8015a4e:	f108 0103 	add.w	r1, r8, #3
 8015a52:	1b49      	subs	r1, r1, r5
 8015a54:	f021 0103 	bic.w	r1, r1, #3
 8015a58:	3d03      	subs	r5, #3
 8015a5a:	45a8      	cmp	r8, r5
 8015a5c:	bf38      	it	cc
 8015a5e:	2100      	movcc	r1, #0
 8015a60:	440b      	add	r3, r1
 8015a62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015a66:	b191      	cbz	r1, 8015a8e <__mdiff+0x11a>
 8015a68:	6117      	str	r7, [r2, #16]
 8015a6a:	e79d      	b.n	80159a8 <__mdiff+0x34>
 8015a6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8015a70:	46e6      	mov	lr, ip
 8015a72:	0c08      	lsrs	r0, r1, #16
 8015a74:	fa1c fc81 	uxtah	ip, ip, r1
 8015a78:	4471      	add	r1, lr
 8015a7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015a7e:	b289      	uxth	r1, r1
 8015a80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015a84:	f846 1b04 	str.w	r1, [r6], #4
 8015a88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015a8c:	e7dd      	b.n	8015a4a <__mdiff+0xd6>
 8015a8e:	3f01      	subs	r7, #1
 8015a90:	e7e7      	b.n	8015a62 <__mdiff+0xee>
 8015a92:	bf00      	nop
 8015a94:	0801a628 	.word	0x0801a628
 8015a98:	0801a639 	.word	0x0801a639

08015a9c <__d2b>:
 8015a9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015aa0:	460f      	mov	r7, r1
 8015aa2:	2101      	movs	r1, #1
 8015aa4:	ec59 8b10 	vmov	r8, r9, d0
 8015aa8:	4616      	mov	r6, r2
 8015aaa:	f7ff fccd 	bl	8015448 <_Balloc>
 8015aae:	4604      	mov	r4, r0
 8015ab0:	b930      	cbnz	r0, 8015ac0 <__d2b+0x24>
 8015ab2:	4602      	mov	r2, r0
 8015ab4:	4b23      	ldr	r3, [pc, #140]	@ (8015b44 <__d2b+0xa8>)
 8015ab6:	4824      	ldr	r0, [pc, #144]	@ (8015b48 <__d2b+0xac>)
 8015ab8:	f240 310f 	movw	r1, #783	@ 0x30f
 8015abc:	f000 fc48 	bl	8016350 <__assert_func>
 8015ac0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015ac4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015ac8:	b10d      	cbz	r5, 8015ace <__d2b+0x32>
 8015aca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015ace:	9301      	str	r3, [sp, #4]
 8015ad0:	f1b8 0300 	subs.w	r3, r8, #0
 8015ad4:	d023      	beq.n	8015b1e <__d2b+0x82>
 8015ad6:	4668      	mov	r0, sp
 8015ad8:	9300      	str	r3, [sp, #0]
 8015ada:	f7ff fd7c 	bl	80155d6 <__lo0bits>
 8015ade:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015ae2:	b1d0      	cbz	r0, 8015b1a <__d2b+0x7e>
 8015ae4:	f1c0 0320 	rsb	r3, r0, #32
 8015ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8015aec:	430b      	orrs	r3, r1
 8015aee:	40c2      	lsrs	r2, r0
 8015af0:	6163      	str	r3, [r4, #20]
 8015af2:	9201      	str	r2, [sp, #4]
 8015af4:	9b01      	ldr	r3, [sp, #4]
 8015af6:	61a3      	str	r3, [r4, #24]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	bf0c      	ite	eq
 8015afc:	2201      	moveq	r2, #1
 8015afe:	2202      	movne	r2, #2
 8015b00:	6122      	str	r2, [r4, #16]
 8015b02:	b1a5      	cbz	r5, 8015b2e <__d2b+0x92>
 8015b04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015b08:	4405      	add	r5, r0
 8015b0a:	603d      	str	r5, [r7, #0]
 8015b0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015b10:	6030      	str	r0, [r6, #0]
 8015b12:	4620      	mov	r0, r4
 8015b14:	b003      	add	sp, #12
 8015b16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015b1a:	6161      	str	r1, [r4, #20]
 8015b1c:	e7ea      	b.n	8015af4 <__d2b+0x58>
 8015b1e:	a801      	add	r0, sp, #4
 8015b20:	f7ff fd59 	bl	80155d6 <__lo0bits>
 8015b24:	9b01      	ldr	r3, [sp, #4]
 8015b26:	6163      	str	r3, [r4, #20]
 8015b28:	3020      	adds	r0, #32
 8015b2a:	2201      	movs	r2, #1
 8015b2c:	e7e8      	b.n	8015b00 <__d2b+0x64>
 8015b2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015b32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015b36:	6038      	str	r0, [r7, #0]
 8015b38:	6918      	ldr	r0, [r3, #16]
 8015b3a:	f7ff fd2d 	bl	8015598 <__hi0bits>
 8015b3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015b42:	e7e5      	b.n	8015b10 <__d2b+0x74>
 8015b44:	0801a628 	.word	0x0801a628
 8015b48:	0801a639 	.word	0x0801a639

08015b4c <__ssputs_r>:
 8015b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015b50:	688e      	ldr	r6, [r1, #8]
 8015b52:	461f      	mov	r7, r3
 8015b54:	42be      	cmp	r6, r7
 8015b56:	680b      	ldr	r3, [r1, #0]
 8015b58:	4682      	mov	sl, r0
 8015b5a:	460c      	mov	r4, r1
 8015b5c:	4690      	mov	r8, r2
 8015b5e:	d82d      	bhi.n	8015bbc <__ssputs_r+0x70>
 8015b60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015b64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015b68:	d026      	beq.n	8015bb8 <__ssputs_r+0x6c>
 8015b6a:	6965      	ldr	r5, [r4, #20]
 8015b6c:	6909      	ldr	r1, [r1, #16]
 8015b6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015b72:	eba3 0901 	sub.w	r9, r3, r1
 8015b76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015b7a:	1c7b      	adds	r3, r7, #1
 8015b7c:	444b      	add	r3, r9
 8015b7e:	106d      	asrs	r5, r5, #1
 8015b80:	429d      	cmp	r5, r3
 8015b82:	bf38      	it	cc
 8015b84:	461d      	movcc	r5, r3
 8015b86:	0553      	lsls	r3, r2, #21
 8015b88:	d527      	bpl.n	8015bda <__ssputs_r+0x8e>
 8015b8a:	4629      	mov	r1, r5
 8015b8c:	f7ff fbd0 	bl	8015330 <_malloc_r>
 8015b90:	4606      	mov	r6, r0
 8015b92:	b360      	cbz	r0, 8015bee <__ssputs_r+0xa2>
 8015b94:	6921      	ldr	r1, [r4, #16]
 8015b96:	464a      	mov	r2, r9
 8015b98:	f000 fbcc 	bl	8016334 <memcpy>
 8015b9c:	89a3      	ldrh	r3, [r4, #12]
 8015b9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015ba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015ba6:	81a3      	strh	r3, [r4, #12]
 8015ba8:	6126      	str	r6, [r4, #16]
 8015baa:	6165      	str	r5, [r4, #20]
 8015bac:	444e      	add	r6, r9
 8015bae:	eba5 0509 	sub.w	r5, r5, r9
 8015bb2:	6026      	str	r6, [r4, #0]
 8015bb4:	60a5      	str	r5, [r4, #8]
 8015bb6:	463e      	mov	r6, r7
 8015bb8:	42be      	cmp	r6, r7
 8015bba:	d900      	bls.n	8015bbe <__ssputs_r+0x72>
 8015bbc:	463e      	mov	r6, r7
 8015bbe:	6820      	ldr	r0, [r4, #0]
 8015bc0:	4632      	mov	r2, r6
 8015bc2:	4641      	mov	r1, r8
 8015bc4:	f000 fb6a 	bl	801629c <memmove>
 8015bc8:	68a3      	ldr	r3, [r4, #8]
 8015bca:	1b9b      	subs	r3, r3, r6
 8015bcc:	60a3      	str	r3, [r4, #8]
 8015bce:	6823      	ldr	r3, [r4, #0]
 8015bd0:	4433      	add	r3, r6
 8015bd2:	6023      	str	r3, [r4, #0]
 8015bd4:	2000      	movs	r0, #0
 8015bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015bda:	462a      	mov	r2, r5
 8015bdc:	f000 fbfc 	bl	80163d8 <_realloc_r>
 8015be0:	4606      	mov	r6, r0
 8015be2:	2800      	cmp	r0, #0
 8015be4:	d1e0      	bne.n	8015ba8 <__ssputs_r+0x5c>
 8015be6:	6921      	ldr	r1, [r4, #16]
 8015be8:	4650      	mov	r0, sl
 8015bea:	f7ff fb2d 	bl	8015248 <_free_r>
 8015bee:	230c      	movs	r3, #12
 8015bf0:	f8ca 3000 	str.w	r3, [sl]
 8015bf4:	89a3      	ldrh	r3, [r4, #12]
 8015bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015bfa:	81a3      	strh	r3, [r4, #12]
 8015bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8015c00:	e7e9      	b.n	8015bd6 <__ssputs_r+0x8a>
	...

08015c04 <_svfiprintf_r>:
 8015c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c08:	4698      	mov	r8, r3
 8015c0a:	898b      	ldrh	r3, [r1, #12]
 8015c0c:	061b      	lsls	r3, r3, #24
 8015c0e:	b09d      	sub	sp, #116	@ 0x74
 8015c10:	4607      	mov	r7, r0
 8015c12:	460d      	mov	r5, r1
 8015c14:	4614      	mov	r4, r2
 8015c16:	d510      	bpl.n	8015c3a <_svfiprintf_r+0x36>
 8015c18:	690b      	ldr	r3, [r1, #16]
 8015c1a:	b973      	cbnz	r3, 8015c3a <_svfiprintf_r+0x36>
 8015c1c:	2140      	movs	r1, #64	@ 0x40
 8015c1e:	f7ff fb87 	bl	8015330 <_malloc_r>
 8015c22:	6028      	str	r0, [r5, #0]
 8015c24:	6128      	str	r0, [r5, #16]
 8015c26:	b930      	cbnz	r0, 8015c36 <_svfiprintf_r+0x32>
 8015c28:	230c      	movs	r3, #12
 8015c2a:	603b      	str	r3, [r7, #0]
 8015c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8015c30:	b01d      	add	sp, #116	@ 0x74
 8015c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c36:	2340      	movs	r3, #64	@ 0x40
 8015c38:	616b      	str	r3, [r5, #20]
 8015c3a:	2300      	movs	r3, #0
 8015c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c3e:	2320      	movs	r3, #32
 8015c40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015c44:	f8cd 800c 	str.w	r8, [sp, #12]
 8015c48:	2330      	movs	r3, #48	@ 0x30
 8015c4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015de8 <_svfiprintf_r+0x1e4>
 8015c4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015c52:	f04f 0901 	mov.w	r9, #1
 8015c56:	4623      	mov	r3, r4
 8015c58:	469a      	mov	sl, r3
 8015c5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015c5e:	b10a      	cbz	r2, 8015c64 <_svfiprintf_r+0x60>
 8015c60:	2a25      	cmp	r2, #37	@ 0x25
 8015c62:	d1f9      	bne.n	8015c58 <_svfiprintf_r+0x54>
 8015c64:	ebba 0b04 	subs.w	fp, sl, r4
 8015c68:	d00b      	beq.n	8015c82 <_svfiprintf_r+0x7e>
 8015c6a:	465b      	mov	r3, fp
 8015c6c:	4622      	mov	r2, r4
 8015c6e:	4629      	mov	r1, r5
 8015c70:	4638      	mov	r0, r7
 8015c72:	f7ff ff6b 	bl	8015b4c <__ssputs_r>
 8015c76:	3001      	adds	r0, #1
 8015c78:	f000 80a7 	beq.w	8015dca <_svfiprintf_r+0x1c6>
 8015c7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015c7e:	445a      	add	r2, fp
 8015c80:	9209      	str	r2, [sp, #36]	@ 0x24
 8015c82:	f89a 3000 	ldrb.w	r3, [sl]
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	f000 809f 	beq.w	8015dca <_svfiprintf_r+0x1c6>
 8015c8c:	2300      	movs	r3, #0
 8015c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8015c92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015c96:	f10a 0a01 	add.w	sl, sl, #1
 8015c9a:	9304      	str	r3, [sp, #16]
 8015c9c:	9307      	str	r3, [sp, #28]
 8015c9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015ca2:	931a      	str	r3, [sp, #104]	@ 0x68
 8015ca4:	4654      	mov	r4, sl
 8015ca6:	2205      	movs	r2, #5
 8015ca8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015cac:	484e      	ldr	r0, [pc, #312]	@ (8015de8 <_svfiprintf_r+0x1e4>)
 8015cae:	f7ea faaf 	bl	8000210 <memchr>
 8015cb2:	9a04      	ldr	r2, [sp, #16]
 8015cb4:	b9d8      	cbnz	r0, 8015cee <_svfiprintf_r+0xea>
 8015cb6:	06d0      	lsls	r0, r2, #27
 8015cb8:	bf44      	itt	mi
 8015cba:	2320      	movmi	r3, #32
 8015cbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015cc0:	0711      	lsls	r1, r2, #28
 8015cc2:	bf44      	itt	mi
 8015cc4:	232b      	movmi	r3, #43	@ 0x2b
 8015cc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015cca:	f89a 3000 	ldrb.w	r3, [sl]
 8015cce:	2b2a      	cmp	r3, #42	@ 0x2a
 8015cd0:	d015      	beq.n	8015cfe <_svfiprintf_r+0xfa>
 8015cd2:	9a07      	ldr	r2, [sp, #28]
 8015cd4:	4654      	mov	r4, sl
 8015cd6:	2000      	movs	r0, #0
 8015cd8:	f04f 0c0a 	mov.w	ip, #10
 8015cdc:	4621      	mov	r1, r4
 8015cde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015ce2:	3b30      	subs	r3, #48	@ 0x30
 8015ce4:	2b09      	cmp	r3, #9
 8015ce6:	d94b      	bls.n	8015d80 <_svfiprintf_r+0x17c>
 8015ce8:	b1b0      	cbz	r0, 8015d18 <_svfiprintf_r+0x114>
 8015cea:	9207      	str	r2, [sp, #28]
 8015cec:	e014      	b.n	8015d18 <_svfiprintf_r+0x114>
 8015cee:	eba0 0308 	sub.w	r3, r0, r8
 8015cf2:	fa09 f303 	lsl.w	r3, r9, r3
 8015cf6:	4313      	orrs	r3, r2
 8015cf8:	9304      	str	r3, [sp, #16]
 8015cfa:	46a2      	mov	sl, r4
 8015cfc:	e7d2      	b.n	8015ca4 <_svfiprintf_r+0xa0>
 8015cfe:	9b03      	ldr	r3, [sp, #12]
 8015d00:	1d19      	adds	r1, r3, #4
 8015d02:	681b      	ldr	r3, [r3, #0]
 8015d04:	9103      	str	r1, [sp, #12]
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	bfbb      	ittet	lt
 8015d0a:	425b      	neglt	r3, r3
 8015d0c:	f042 0202 	orrlt.w	r2, r2, #2
 8015d10:	9307      	strge	r3, [sp, #28]
 8015d12:	9307      	strlt	r3, [sp, #28]
 8015d14:	bfb8      	it	lt
 8015d16:	9204      	strlt	r2, [sp, #16]
 8015d18:	7823      	ldrb	r3, [r4, #0]
 8015d1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8015d1c:	d10a      	bne.n	8015d34 <_svfiprintf_r+0x130>
 8015d1e:	7863      	ldrb	r3, [r4, #1]
 8015d20:	2b2a      	cmp	r3, #42	@ 0x2a
 8015d22:	d132      	bne.n	8015d8a <_svfiprintf_r+0x186>
 8015d24:	9b03      	ldr	r3, [sp, #12]
 8015d26:	1d1a      	adds	r2, r3, #4
 8015d28:	681b      	ldr	r3, [r3, #0]
 8015d2a:	9203      	str	r2, [sp, #12]
 8015d2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015d30:	3402      	adds	r4, #2
 8015d32:	9305      	str	r3, [sp, #20]
 8015d34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015df8 <_svfiprintf_r+0x1f4>
 8015d38:	7821      	ldrb	r1, [r4, #0]
 8015d3a:	2203      	movs	r2, #3
 8015d3c:	4650      	mov	r0, sl
 8015d3e:	f7ea fa67 	bl	8000210 <memchr>
 8015d42:	b138      	cbz	r0, 8015d54 <_svfiprintf_r+0x150>
 8015d44:	9b04      	ldr	r3, [sp, #16]
 8015d46:	eba0 000a 	sub.w	r0, r0, sl
 8015d4a:	2240      	movs	r2, #64	@ 0x40
 8015d4c:	4082      	lsls	r2, r0
 8015d4e:	4313      	orrs	r3, r2
 8015d50:	3401      	adds	r4, #1
 8015d52:	9304      	str	r3, [sp, #16]
 8015d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015d58:	4824      	ldr	r0, [pc, #144]	@ (8015dec <_svfiprintf_r+0x1e8>)
 8015d5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015d5e:	2206      	movs	r2, #6
 8015d60:	f7ea fa56 	bl	8000210 <memchr>
 8015d64:	2800      	cmp	r0, #0
 8015d66:	d036      	beq.n	8015dd6 <_svfiprintf_r+0x1d2>
 8015d68:	4b21      	ldr	r3, [pc, #132]	@ (8015df0 <_svfiprintf_r+0x1ec>)
 8015d6a:	bb1b      	cbnz	r3, 8015db4 <_svfiprintf_r+0x1b0>
 8015d6c:	9b03      	ldr	r3, [sp, #12]
 8015d6e:	3307      	adds	r3, #7
 8015d70:	f023 0307 	bic.w	r3, r3, #7
 8015d74:	3308      	adds	r3, #8
 8015d76:	9303      	str	r3, [sp, #12]
 8015d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015d7a:	4433      	add	r3, r6
 8015d7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015d7e:	e76a      	b.n	8015c56 <_svfiprintf_r+0x52>
 8015d80:	fb0c 3202 	mla	r2, ip, r2, r3
 8015d84:	460c      	mov	r4, r1
 8015d86:	2001      	movs	r0, #1
 8015d88:	e7a8      	b.n	8015cdc <_svfiprintf_r+0xd8>
 8015d8a:	2300      	movs	r3, #0
 8015d8c:	3401      	adds	r4, #1
 8015d8e:	9305      	str	r3, [sp, #20]
 8015d90:	4619      	mov	r1, r3
 8015d92:	f04f 0c0a 	mov.w	ip, #10
 8015d96:	4620      	mov	r0, r4
 8015d98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015d9c:	3a30      	subs	r2, #48	@ 0x30
 8015d9e:	2a09      	cmp	r2, #9
 8015da0:	d903      	bls.n	8015daa <_svfiprintf_r+0x1a6>
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d0c6      	beq.n	8015d34 <_svfiprintf_r+0x130>
 8015da6:	9105      	str	r1, [sp, #20]
 8015da8:	e7c4      	b.n	8015d34 <_svfiprintf_r+0x130>
 8015daa:	fb0c 2101 	mla	r1, ip, r1, r2
 8015dae:	4604      	mov	r4, r0
 8015db0:	2301      	movs	r3, #1
 8015db2:	e7f0      	b.n	8015d96 <_svfiprintf_r+0x192>
 8015db4:	ab03      	add	r3, sp, #12
 8015db6:	9300      	str	r3, [sp, #0]
 8015db8:	462a      	mov	r2, r5
 8015dba:	4b0e      	ldr	r3, [pc, #56]	@ (8015df4 <_svfiprintf_r+0x1f0>)
 8015dbc:	a904      	add	r1, sp, #16
 8015dbe:	4638      	mov	r0, r7
 8015dc0:	f7fd fd60 	bl	8013884 <_printf_float>
 8015dc4:	1c42      	adds	r2, r0, #1
 8015dc6:	4606      	mov	r6, r0
 8015dc8:	d1d6      	bne.n	8015d78 <_svfiprintf_r+0x174>
 8015dca:	89ab      	ldrh	r3, [r5, #12]
 8015dcc:	065b      	lsls	r3, r3, #25
 8015dce:	f53f af2d 	bmi.w	8015c2c <_svfiprintf_r+0x28>
 8015dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015dd4:	e72c      	b.n	8015c30 <_svfiprintf_r+0x2c>
 8015dd6:	ab03      	add	r3, sp, #12
 8015dd8:	9300      	str	r3, [sp, #0]
 8015dda:	462a      	mov	r2, r5
 8015ddc:	4b05      	ldr	r3, [pc, #20]	@ (8015df4 <_svfiprintf_r+0x1f0>)
 8015dde:	a904      	add	r1, sp, #16
 8015de0:	4638      	mov	r0, r7
 8015de2:	f7fd ffe7 	bl	8013db4 <_printf_i>
 8015de6:	e7ed      	b.n	8015dc4 <_svfiprintf_r+0x1c0>
 8015de8:	0801a790 	.word	0x0801a790
 8015dec:	0801a79a 	.word	0x0801a79a
 8015df0:	08013885 	.word	0x08013885
 8015df4:	08015b4d 	.word	0x08015b4d
 8015df8:	0801a796 	.word	0x0801a796

08015dfc <__sfputc_r>:
 8015dfc:	6893      	ldr	r3, [r2, #8]
 8015dfe:	3b01      	subs	r3, #1
 8015e00:	2b00      	cmp	r3, #0
 8015e02:	b410      	push	{r4}
 8015e04:	6093      	str	r3, [r2, #8]
 8015e06:	da08      	bge.n	8015e1a <__sfputc_r+0x1e>
 8015e08:	6994      	ldr	r4, [r2, #24]
 8015e0a:	42a3      	cmp	r3, r4
 8015e0c:	db01      	blt.n	8015e12 <__sfputc_r+0x16>
 8015e0e:	290a      	cmp	r1, #10
 8015e10:	d103      	bne.n	8015e1a <__sfputc_r+0x1e>
 8015e12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e16:	f7fe bab6 	b.w	8014386 <__swbuf_r>
 8015e1a:	6813      	ldr	r3, [r2, #0]
 8015e1c:	1c58      	adds	r0, r3, #1
 8015e1e:	6010      	str	r0, [r2, #0]
 8015e20:	7019      	strb	r1, [r3, #0]
 8015e22:	4608      	mov	r0, r1
 8015e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e28:	4770      	bx	lr

08015e2a <__sfputs_r>:
 8015e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e2c:	4606      	mov	r6, r0
 8015e2e:	460f      	mov	r7, r1
 8015e30:	4614      	mov	r4, r2
 8015e32:	18d5      	adds	r5, r2, r3
 8015e34:	42ac      	cmp	r4, r5
 8015e36:	d101      	bne.n	8015e3c <__sfputs_r+0x12>
 8015e38:	2000      	movs	r0, #0
 8015e3a:	e007      	b.n	8015e4c <__sfputs_r+0x22>
 8015e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e40:	463a      	mov	r2, r7
 8015e42:	4630      	mov	r0, r6
 8015e44:	f7ff ffda 	bl	8015dfc <__sfputc_r>
 8015e48:	1c43      	adds	r3, r0, #1
 8015e4a:	d1f3      	bne.n	8015e34 <__sfputs_r+0xa>
 8015e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015e50 <_vfiprintf_r>:
 8015e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e54:	460d      	mov	r5, r1
 8015e56:	b09d      	sub	sp, #116	@ 0x74
 8015e58:	4614      	mov	r4, r2
 8015e5a:	4698      	mov	r8, r3
 8015e5c:	4606      	mov	r6, r0
 8015e5e:	b118      	cbz	r0, 8015e68 <_vfiprintf_r+0x18>
 8015e60:	6a03      	ldr	r3, [r0, #32]
 8015e62:	b90b      	cbnz	r3, 8015e68 <_vfiprintf_r+0x18>
 8015e64:	f7fe f952 	bl	801410c <__sinit>
 8015e68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015e6a:	07d9      	lsls	r1, r3, #31
 8015e6c:	d405      	bmi.n	8015e7a <_vfiprintf_r+0x2a>
 8015e6e:	89ab      	ldrh	r3, [r5, #12]
 8015e70:	059a      	lsls	r2, r3, #22
 8015e72:	d402      	bmi.n	8015e7a <_vfiprintf_r+0x2a>
 8015e74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015e76:	f7fe fb98 	bl	80145aa <__retarget_lock_acquire_recursive>
 8015e7a:	89ab      	ldrh	r3, [r5, #12]
 8015e7c:	071b      	lsls	r3, r3, #28
 8015e7e:	d501      	bpl.n	8015e84 <_vfiprintf_r+0x34>
 8015e80:	692b      	ldr	r3, [r5, #16]
 8015e82:	b99b      	cbnz	r3, 8015eac <_vfiprintf_r+0x5c>
 8015e84:	4629      	mov	r1, r5
 8015e86:	4630      	mov	r0, r6
 8015e88:	f7fe fabc 	bl	8014404 <__swsetup_r>
 8015e8c:	b170      	cbz	r0, 8015eac <_vfiprintf_r+0x5c>
 8015e8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015e90:	07dc      	lsls	r4, r3, #31
 8015e92:	d504      	bpl.n	8015e9e <_vfiprintf_r+0x4e>
 8015e94:	f04f 30ff 	mov.w	r0, #4294967295
 8015e98:	b01d      	add	sp, #116	@ 0x74
 8015e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e9e:	89ab      	ldrh	r3, [r5, #12]
 8015ea0:	0598      	lsls	r0, r3, #22
 8015ea2:	d4f7      	bmi.n	8015e94 <_vfiprintf_r+0x44>
 8015ea4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015ea6:	f7fe fb81 	bl	80145ac <__retarget_lock_release_recursive>
 8015eaa:	e7f3      	b.n	8015e94 <_vfiprintf_r+0x44>
 8015eac:	2300      	movs	r3, #0
 8015eae:	9309      	str	r3, [sp, #36]	@ 0x24
 8015eb0:	2320      	movs	r3, #32
 8015eb2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015eb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8015eba:	2330      	movs	r3, #48	@ 0x30
 8015ebc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801606c <_vfiprintf_r+0x21c>
 8015ec0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015ec4:	f04f 0901 	mov.w	r9, #1
 8015ec8:	4623      	mov	r3, r4
 8015eca:	469a      	mov	sl, r3
 8015ecc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015ed0:	b10a      	cbz	r2, 8015ed6 <_vfiprintf_r+0x86>
 8015ed2:	2a25      	cmp	r2, #37	@ 0x25
 8015ed4:	d1f9      	bne.n	8015eca <_vfiprintf_r+0x7a>
 8015ed6:	ebba 0b04 	subs.w	fp, sl, r4
 8015eda:	d00b      	beq.n	8015ef4 <_vfiprintf_r+0xa4>
 8015edc:	465b      	mov	r3, fp
 8015ede:	4622      	mov	r2, r4
 8015ee0:	4629      	mov	r1, r5
 8015ee2:	4630      	mov	r0, r6
 8015ee4:	f7ff ffa1 	bl	8015e2a <__sfputs_r>
 8015ee8:	3001      	adds	r0, #1
 8015eea:	f000 80a7 	beq.w	801603c <_vfiprintf_r+0x1ec>
 8015eee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015ef0:	445a      	add	r2, fp
 8015ef2:	9209      	str	r2, [sp, #36]	@ 0x24
 8015ef4:	f89a 3000 	ldrb.w	r3, [sl]
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	f000 809f 	beq.w	801603c <_vfiprintf_r+0x1ec>
 8015efe:	2300      	movs	r3, #0
 8015f00:	f04f 32ff 	mov.w	r2, #4294967295
 8015f04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015f08:	f10a 0a01 	add.w	sl, sl, #1
 8015f0c:	9304      	str	r3, [sp, #16]
 8015f0e:	9307      	str	r3, [sp, #28]
 8015f10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015f14:	931a      	str	r3, [sp, #104]	@ 0x68
 8015f16:	4654      	mov	r4, sl
 8015f18:	2205      	movs	r2, #5
 8015f1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f1e:	4853      	ldr	r0, [pc, #332]	@ (801606c <_vfiprintf_r+0x21c>)
 8015f20:	f7ea f976 	bl	8000210 <memchr>
 8015f24:	9a04      	ldr	r2, [sp, #16]
 8015f26:	b9d8      	cbnz	r0, 8015f60 <_vfiprintf_r+0x110>
 8015f28:	06d1      	lsls	r1, r2, #27
 8015f2a:	bf44      	itt	mi
 8015f2c:	2320      	movmi	r3, #32
 8015f2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f32:	0713      	lsls	r3, r2, #28
 8015f34:	bf44      	itt	mi
 8015f36:	232b      	movmi	r3, #43	@ 0x2b
 8015f38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f3c:	f89a 3000 	ldrb.w	r3, [sl]
 8015f40:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f42:	d015      	beq.n	8015f70 <_vfiprintf_r+0x120>
 8015f44:	9a07      	ldr	r2, [sp, #28]
 8015f46:	4654      	mov	r4, sl
 8015f48:	2000      	movs	r0, #0
 8015f4a:	f04f 0c0a 	mov.w	ip, #10
 8015f4e:	4621      	mov	r1, r4
 8015f50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015f54:	3b30      	subs	r3, #48	@ 0x30
 8015f56:	2b09      	cmp	r3, #9
 8015f58:	d94b      	bls.n	8015ff2 <_vfiprintf_r+0x1a2>
 8015f5a:	b1b0      	cbz	r0, 8015f8a <_vfiprintf_r+0x13a>
 8015f5c:	9207      	str	r2, [sp, #28]
 8015f5e:	e014      	b.n	8015f8a <_vfiprintf_r+0x13a>
 8015f60:	eba0 0308 	sub.w	r3, r0, r8
 8015f64:	fa09 f303 	lsl.w	r3, r9, r3
 8015f68:	4313      	orrs	r3, r2
 8015f6a:	9304      	str	r3, [sp, #16]
 8015f6c:	46a2      	mov	sl, r4
 8015f6e:	e7d2      	b.n	8015f16 <_vfiprintf_r+0xc6>
 8015f70:	9b03      	ldr	r3, [sp, #12]
 8015f72:	1d19      	adds	r1, r3, #4
 8015f74:	681b      	ldr	r3, [r3, #0]
 8015f76:	9103      	str	r1, [sp, #12]
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	bfbb      	ittet	lt
 8015f7c:	425b      	neglt	r3, r3
 8015f7e:	f042 0202 	orrlt.w	r2, r2, #2
 8015f82:	9307      	strge	r3, [sp, #28]
 8015f84:	9307      	strlt	r3, [sp, #28]
 8015f86:	bfb8      	it	lt
 8015f88:	9204      	strlt	r2, [sp, #16]
 8015f8a:	7823      	ldrb	r3, [r4, #0]
 8015f8c:	2b2e      	cmp	r3, #46	@ 0x2e
 8015f8e:	d10a      	bne.n	8015fa6 <_vfiprintf_r+0x156>
 8015f90:	7863      	ldrb	r3, [r4, #1]
 8015f92:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f94:	d132      	bne.n	8015ffc <_vfiprintf_r+0x1ac>
 8015f96:	9b03      	ldr	r3, [sp, #12]
 8015f98:	1d1a      	adds	r2, r3, #4
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	9203      	str	r2, [sp, #12]
 8015f9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015fa2:	3402      	adds	r4, #2
 8015fa4:	9305      	str	r3, [sp, #20]
 8015fa6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801607c <_vfiprintf_r+0x22c>
 8015faa:	7821      	ldrb	r1, [r4, #0]
 8015fac:	2203      	movs	r2, #3
 8015fae:	4650      	mov	r0, sl
 8015fb0:	f7ea f92e 	bl	8000210 <memchr>
 8015fb4:	b138      	cbz	r0, 8015fc6 <_vfiprintf_r+0x176>
 8015fb6:	9b04      	ldr	r3, [sp, #16]
 8015fb8:	eba0 000a 	sub.w	r0, r0, sl
 8015fbc:	2240      	movs	r2, #64	@ 0x40
 8015fbe:	4082      	lsls	r2, r0
 8015fc0:	4313      	orrs	r3, r2
 8015fc2:	3401      	adds	r4, #1
 8015fc4:	9304      	str	r3, [sp, #16]
 8015fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015fca:	4829      	ldr	r0, [pc, #164]	@ (8016070 <_vfiprintf_r+0x220>)
 8015fcc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015fd0:	2206      	movs	r2, #6
 8015fd2:	f7ea f91d 	bl	8000210 <memchr>
 8015fd6:	2800      	cmp	r0, #0
 8015fd8:	d03f      	beq.n	801605a <_vfiprintf_r+0x20a>
 8015fda:	4b26      	ldr	r3, [pc, #152]	@ (8016074 <_vfiprintf_r+0x224>)
 8015fdc:	bb1b      	cbnz	r3, 8016026 <_vfiprintf_r+0x1d6>
 8015fde:	9b03      	ldr	r3, [sp, #12]
 8015fe0:	3307      	adds	r3, #7
 8015fe2:	f023 0307 	bic.w	r3, r3, #7
 8015fe6:	3308      	adds	r3, #8
 8015fe8:	9303      	str	r3, [sp, #12]
 8015fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015fec:	443b      	add	r3, r7
 8015fee:	9309      	str	r3, [sp, #36]	@ 0x24
 8015ff0:	e76a      	b.n	8015ec8 <_vfiprintf_r+0x78>
 8015ff2:	fb0c 3202 	mla	r2, ip, r2, r3
 8015ff6:	460c      	mov	r4, r1
 8015ff8:	2001      	movs	r0, #1
 8015ffa:	e7a8      	b.n	8015f4e <_vfiprintf_r+0xfe>
 8015ffc:	2300      	movs	r3, #0
 8015ffe:	3401      	adds	r4, #1
 8016000:	9305      	str	r3, [sp, #20]
 8016002:	4619      	mov	r1, r3
 8016004:	f04f 0c0a 	mov.w	ip, #10
 8016008:	4620      	mov	r0, r4
 801600a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801600e:	3a30      	subs	r2, #48	@ 0x30
 8016010:	2a09      	cmp	r2, #9
 8016012:	d903      	bls.n	801601c <_vfiprintf_r+0x1cc>
 8016014:	2b00      	cmp	r3, #0
 8016016:	d0c6      	beq.n	8015fa6 <_vfiprintf_r+0x156>
 8016018:	9105      	str	r1, [sp, #20]
 801601a:	e7c4      	b.n	8015fa6 <_vfiprintf_r+0x156>
 801601c:	fb0c 2101 	mla	r1, ip, r1, r2
 8016020:	4604      	mov	r4, r0
 8016022:	2301      	movs	r3, #1
 8016024:	e7f0      	b.n	8016008 <_vfiprintf_r+0x1b8>
 8016026:	ab03      	add	r3, sp, #12
 8016028:	9300      	str	r3, [sp, #0]
 801602a:	462a      	mov	r2, r5
 801602c:	4b12      	ldr	r3, [pc, #72]	@ (8016078 <_vfiprintf_r+0x228>)
 801602e:	a904      	add	r1, sp, #16
 8016030:	4630      	mov	r0, r6
 8016032:	f7fd fc27 	bl	8013884 <_printf_float>
 8016036:	4607      	mov	r7, r0
 8016038:	1c78      	adds	r0, r7, #1
 801603a:	d1d6      	bne.n	8015fea <_vfiprintf_r+0x19a>
 801603c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801603e:	07d9      	lsls	r1, r3, #31
 8016040:	d405      	bmi.n	801604e <_vfiprintf_r+0x1fe>
 8016042:	89ab      	ldrh	r3, [r5, #12]
 8016044:	059a      	lsls	r2, r3, #22
 8016046:	d402      	bmi.n	801604e <_vfiprintf_r+0x1fe>
 8016048:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801604a:	f7fe faaf 	bl	80145ac <__retarget_lock_release_recursive>
 801604e:	89ab      	ldrh	r3, [r5, #12]
 8016050:	065b      	lsls	r3, r3, #25
 8016052:	f53f af1f 	bmi.w	8015e94 <_vfiprintf_r+0x44>
 8016056:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016058:	e71e      	b.n	8015e98 <_vfiprintf_r+0x48>
 801605a:	ab03      	add	r3, sp, #12
 801605c:	9300      	str	r3, [sp, #0]
 801605e:	462a      	mov	r2, r5
 8016060:	4b05      	ldr	r3, [pc, #20]	@ (8016078 <_vfiprintf_r+0x228>)
 8016062:	a904      	add	r1, sp, #16
 8016064:	4630      	mov	r0, r6
 8016066:	f7fd fea5 	bl	8013db4 <_printf_i>
 801606a:	e7e4      	b.n	8016036 <_vfiprintf_r+0x1e6>
 801606c:	0801a790 	.word	0x0801a790
 8016070:	0801a79a 	.word	0x0801a79a
 8016074:	08013885 	.word	0x08013885
 8016078:	08015e2b 	.word	0x08015e2b
 801607c:	0801a796 	.word	0x0801a796

08016080 <__sflush_r>:
 8016080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016088:	0716      	lsls	r6, r2, #28
 801608a:	4605      	mov	r5, r0
 801608c:	460c      	mov	r4, r1
 801608e:	d454      	bmi.n	801613a <__sflush_r+0xba>
 8016090:	684b      	ldr	r3, [r1, #4]
 8016092:	2b00      	cmp	r3, #0
 8016094:	dc02      	bgt.n	801609c <__sflush_r+0x1c>
 8016096:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016098:	2b00      	cmp	r3, #0
 801609a:	dd48      	ble.n	801612e <__sflush_r+0xae>
 801609c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801609e:	2e00      	cmp	r6, #0
 80160a0:	d045      	beq.n	801612e <__sflush_r+0xae>
 80160a2:	2300      	movs	r3, #0
 80160a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80160a8:	682f      	ldr	r7, [r5, #0]
 80160aa:	6a21      	ldr	r1, [r4, #32]
 80160ac:	602b      	str	r3, [r5, #0]
 80160ae:	d030      	beq.n	8016112 <__sflush_r+0x92>
 80160b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80160b2:	89a3      	ldrh	r3, [r4, #12]
 80160b4:	0759      	lsls	r1, r3, #29
 80160b6:	d505      	bpl.n	80160c4 <__sflush_r+0x44>
 80160b8:	6863      	ldr	r3, [r4, #4]
 80160ba:	1ad2      	subs	r2, r2, r3
 80160bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80160be:	b10b      	cbz	r3, 80160c4 <__sflush_r+0x44>
 80160c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80160c2:	1ad2      	subs	r2, r2, r3
 80160c4:	2300      	movs	r3, #0
 80160c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80160c8:	6a21      	ldr	r1, [r4, #32]
 80160ca:	4628      	mov	r0, r5
 80160cc:	47b0      	blx	r6
 80160ce:	1c43      	adds	r3, r0, #1
 80160d0:	89a3      	ldrh	r3, [r4, #12]
 80160d2:	d106      	bne.n	80160e2 <__sflush_r+0x62>
 80160d4:	6829      	ldr	r1, [r5, #0]
 80160d6:	291d      	cmp	r1, #29
 80160d8:	d82b      	bhi.n	8016132 <__sflush_r+0xb2>
 80160da:	4a2a      	ldr	r2, [pc, #168]	@ (8016184 <__sflush_r+0x104>)
 80160dc:	410a      	asrs	r2, r1
 80160de:	07d6      	lsls	r6, r2, #31
 80160e0:	d427      	bmi.n	8016132 <__sflush_r+0xb2>
 80160e2:	2200      	movs	r2, #0
 80160e4:	6062      	str	r2, [r4, #4]
 80160e6:	04d9      	lsls	r1, r3, #19
 80160e8:	6922      	ldr	r2, [r4, #16]
 80160ea:	6022      	str	r2, [r4, #0]
 80160ec:	d504      	bpl.n	80160f8 <__sflush_r+0x78>
 80160ee:	1c42      	adds	r2, r0, #1
 80160f0:	d101      	bne.n	80160f6 <__sflush_r+0x76>
 80160f2:	682b      	ldr	r3, [r5, #0]
 80160f4:	b903      	cbnz	r3, 80160f8 <__sflush_r+0x78>
 80160f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80160f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80160fa:	602f      	str	r7, [r5, #0]
 80160fc:	b1b9      	cbz	r1, 801612e <__sflush_r+0xae>
 80160fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016102:	4299      	cmp	r1, r3
 8016104:	d002      	beq.n	801610c <__sflush_r+0x8c>
 8016106:	4628      	mov	r0, r5
 8016108:	f7ff f89e 	bl	8015248 <_free_r>
 801610c:	2300      	movs	r3, #0
 801610e:	6363      	str	r3, [r4, #52]	@ 0x34
 8016110:	e00d      	b.n	801612e <__sflush_r+0xae>
 8016112:	2301      	movs	r3, #1
 8016114:	4628      	mov	r0, r5
 8016116:	47b0      	blx	r6
 8016118:	4602      	mov	r2, r0
 801611a:	1c50      	adds	r0, r2, #1
 801611c:	d1c9      	bne.n	80160b2 <__sflush_r+0x32>
 801611e:	682b      	ldr	r3, [r5, #0]
 8016120:	2b00      	cmp	r3, #0
 8016122:	d0c6      	beq.n	80160b2 <__sflush_r+0x32>
 8016124:	2b1d      	cmp	r3, #29
 8016126:	d001      	beq.n	801612c <__sflush_r+0xac>
 8016128:	2b16      	cmp	r3, #22
 801612a:	d11e      	bne.n	801616a <__sflush_r+0xea>
 801612c:	602f      	str	r7, [r5, #0]
 801612e:	2000      	movs	r0, #0
 8016130:	e022      	b.n	8016178 <__sflush_r+0xf8>
 8016132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016136:	b21b      	sxth	r3, r3
 8016138:	e01b      	b.n	8016172 <__sflush_r+0xf2>
 801613a:	690f      	ldr	r7, [r1, #16]
 801613c:	2f00      	cmp	r7, #0
 801613e:	d0f6      	beq.n	801612e <__sflush_r+0xae>
 8016140:	0793      	lsls	r3, r2, #30
 8016142:	680e      	ldr	r6, [r1, #0]
 8016144:	bf08      	it	eq
 8016146:	694b      	ldreq	r3, [r1, #20]
 8016148:	600f      	str	r7, [r1, #0]
 801614a:	bf18      	it	ne
 801614c:	2300      	movne	r3, #0
 801614e:	eba6 0807 	sub.w	r8, r6, r7
 8016152:	608b      	str	r3, [r1, #8]
 8016154:	f1b8 0f00 	cmp.w	r8, #0
 8016158:	dde9      	ble.n	801612e <__sflush_r+0xae>
 801615a:	6a21      	ldr	r1, [r4, #32]
 801615c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801615e:	4643      	mov	r3, r8
 8016160:	463a      	mov	r2, r7
 8016162:	4628      	mov	r0, r5
 8016164:	47b0      	blx	r6
 8016166:	2800      	cmp	r0, #0
 8016168:	dc08      	bgt.n	801617c <__sflush_r+0xfc>
 801616a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801616e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016172:	81a3      	strh	r3, [r4, #12]
 8016174:	f04f 30ff 	mov.w	r0, #4294967295
 8016178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801617c:	4407      	add	r7, r0
 801617e:	eba8 0800 	sub.w	r8, r8, r0
 8016182:	e7e7      	b.n	8016154 <__sflush_r+0xd4>
 8016184:	dfbffffe 	.word	0xdfbffffe

08016188 <_fflush_r>:
 8016188:	b538      	push	{r3, r4, r5, lr}
 801618a:	690b      	ldr	r3, [r1, #16]
 801618c:	4605      	mov	r5, r0
 801618e:	460c      	mov	r4, r1
 8016190:	b913      	cbnz	r3, 8016198 <_fflush_r+0x10>
 8016192:	2500      	movs	r5, #0
 8016194:	4628      	mov	r0, r5
 8016196:	bd38      	pop	{r3, r4, r5, pc}
 8016198:	b118      	cbz	r0, 80161a2 <_fflush_r+0x1a>
 801619a:	6a03      	ldr	r3, [r0, #32]
 801619c:	b90b      	cbnz	r3, 80161a2 <_fflush_r+0x1a>
 801619e:	f7fd ffb5 	bl	801410c <__sinit>
 80161a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80161a6:	2b00      	cmp	r3, #0
 80161a8:	d0f3      	beq.n	8016192 <_fflush_r+0xa>
 80161aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80161ac:	07d0      	lsls	r0, r2, #31
 80161ae:	d404      	bmi.n	80161ba <_fflush_r+0x32>
 80161b0:	0599      	lsls	r1, r3, #22
 80161b2:	d402      	bmi.n	80161ba <_fflush_r+0x32>
 80161b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80161b6:	f7fe f9f8 	bl	80145aa <__retarget_lock_acquire_recursive>
 80161ba:	4628      	mov	r0, r5
 80161bc:	4621      	mov	r1, r4
 80161be:	f7ff ff5f 	bl	8016080 <__sflush_r>
 80161c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80161c4:	07da      	lsls	r2, r3, #31
 80161c6:	4605      	mov	r5, r0
 80161c8:	d4e4      	bmi.n	8016194 <_fflush_r+0xc>
 80161ca:	89a3      	ldrh	r3, [r4, #12]
 80161cc:	059b      	lsls	r3, r3, #22
 80161ce:	d4e1      	bmi.n	8016194 <_fflush_r+0xc>
 80161d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80161d2:	f7fe f9eb 	bl	80145ac <__retarget_lock_release_recursive>
 80161d6:	e7dd      	b.n	8016194 <_fflush_r+0xc>

080161d8 <__swhatbuf_r>:
 80161d8:	b570      	push	{r4, r5, r6, lr}
 80161da:	460c      	mov	r4, r1
 80161dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80161e0:	2900      	cmp	r1, #0
 80161e2:	b096      	sub	sp, #88	@ 0x58
 80161e4:	4615      	mov	r5, r2
 80161e6:	461e      	mov	r6, r3
 80161e8:	da0d      	bge.n	8016206 <__swhatbuf_r+0x2e>
 80161ea:	89a3      	ldrh	r3, [r4, #12]
 80161ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80161f0:	f04f 0100 	mov.w	r1, #0
 80161f4:	bf14      	ite	ne
 80161f6:	2340      	movne	r3, #64	@ 0x40
 80161f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80161fc:	2000      	movs	r0, #0
 80161fe:	6031      	str	r1, [r6, #0]
 8016200:	602b      	str	r3, [r5, #0]
 8016202:	b016      	add	sp, #88	@ 0x58
 8016204:	bd70      	pop	{r4, r5, r6, pc}
 8016206:	466a      	mov	r2, sp
 8016208:	f000 f862 	bl	80162d0 <_fstat_r>
 801620c:	2800      	cmp	r0, #0
 801620e:	dbec      	blt.n	80161ea <__swhatbuf_r+0x12>
 8016210:	9901      	ldr	r1, [sp, #4]
 8016212:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016216:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801621a:	4259      	negs	r1, r3
 801621c:	4159      	adcs	r1, r3
 801621e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016222:	e7eb      	b.n	80161fc <__swhatbuf_r+0x24>

08016224 <__smakebuf_r>:
 8016224:	898b      	ldrh	r3, [r1, #12]
 8016226:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016228:	079d      	lsls	r5, r3, #30
 801622a:	4606      	mov	r6, r0
 801622c:	460c      	mov	r4, r1
 801622e:	d507      	bpl.n	8016240 <__smakebuf_r+0x1c>
 8016230:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016234:	6023      	str	r3, [r4, #0]
 8016236:	6123      	str	r3, [r4, #16]
 8016238:	2301      	movs	r3, #1
 801623a:	6163      	str	r3, [r4, #20]
 801623c:	b003      	add	sp, #12
 801623e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016240:	ab01      	add	r3, sp, #4
 8016242:	466a      	mov	r2, sp
 8016244:	f7ff ffc8 	bl	80161d8 <__swhatbuf_r>
 8016248:	9f00      	ldr	r7, [sp, #0]
 801624a:	4605      	mov	r5, r0
 801624c:	4639      	mov	r1, r7
 801624e:	4630      	mov	r0, r6
 8016250:	f7ff f86e 	bl	8015330 <_malloc_r>
 8016254:	b948      	cbnz	r0, 801626a <__smakebuf_r+0x46>
 8016256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801625a:	059a      	lsls	r2, r3, #22
 801625c:	d4ee      	bmi.n	801623c <__smakebuf_r+0x18>
 801625e:	f023 0303 	bic.w	r3, r3, #3
 8016262:	f043 0302 	orr.w	r3, r3, #2
 8016266:	81a3      	strh	r3, [r4, #12]
 8016268:	e7e2      	b.n	8016230 <__smakebuf_r+0xc>
 801626a:	89a3      	ldrh	r3, [r4, #12]
 801626c:	6020      	str	r0, [r4, #0]
 801626e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016272:	81a3      	strh	r3, [r4, #12]
 8016274:	9b01      	ldr	r3, [sp, #4]
 8016276:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801627a:	b15b      	cbz	r3, 8016294 <__smakebuf_r+0x70>
 801627c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016280:	4630      	mov	r0, r6
 8016282:	f000 f837 	bl	80162f4 <_isatty_r>
 8016286:	b128      	cbz	r0, 8016294 <__smakebuf_r+0x70>
 8016288:	89a3      	ldrh	r3, [r4, #12]
 801628a:	f023 0303 	bic.w	r3, r3, #3
 801628e:	f043 0301 	orr.w	r3, r3, #1
 8016292:	81a3      	strh	r3, [r4, #12]
 8016294:	89a3      	ldrh	r3, [r4, #12]
 8016296:	431d      	orrs	r5, r3
 8016298:	81a5      	strh	r5, [r4, #12]
 801629a:	e7cf      	b.n	801623c <__smakebuf_r+0x18>

0801629c <memmove>:
 801629c:	4288      	cmp	r0, r1
 801629e:	b510      	push	{r4, lr}
 80162a0:	eb01 0402 	add.w	r4, r1, r2
 80162a4:	d902      	bls.n	80162ac <memmove+0x10>
 80162a6:	4284      	cmp	r4, r0
 80162a8:	4623      	mov	r3, r4
 80162aa:	d807      	bhi.n	80162bc <memmove+0x20>
 80162ac:	1e43      	subs	r3, r0, #1
 80162ae:	42a1      	cmp	r1, r4
 80162b0:	d008      	beq.n	80162c4 <memmove+0x28>
 80162b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80162b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80162ba:	e7f8      	b.n	80162ae <memmove+0x12>
 80162bc:	4402      	add	r2, r0
 80162be:	4601      	mov	r1, r0
 80162c0:	428a      	cmp	r2, r1
 80162c2:	d100      	bne.n	80162c6 <memmove+0x2a>
 80162c4:	bd10      	pop	{r4, pc}
 80162c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80162ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80162ce:	e7f7      	b.n	80162c0 <memmove+0x24>

080162d0 <_fstat_r>:
 80162d0:	b538      	push	{r3, r4, r5, lr}
 80162d2:	4d07      	ldr	r5, [pc, #28]	@ (80162f0 <_fstat_r+0x20>)
 80162d4:	2300      	movs	r3, #0
 80162d6:	4604      	mov	r4, r0
 80162d8:	4608      	mov	r0, r1
 80162da:	4611      	mov	r1, r2
 80162dc:	602b      	str	r3, [r5, #0]
 80162de:	f7ee fe53 	bl	8004f88 <_fstat>
 80162e2:	1c43      	adds	r3, r0, #1
 80162e4:	d102      	bne.n	80162ec <_fstat_r+0x1c>
 80162e6:	682b      	ldr	r3, [r5, #0]
 80162e8:	b103      	cbz	r3, 80162ec <_fstat_r+0x1c>
 80162ea:	6023      	str	r3, [r4, #0]
 80162ec:	bd38      	pop	{r3, r4, r5, pc}
 80162ee:	bf00      	nop
 80162f0:	20006ccc 	.word	0x20006ccc

080162f4 <_isatty_r>:
 80162f4:	b538      	push	{r3, r4, r5, lr}
 80162f6:	4d06      	ldr	r5, [pc, #24]	@ (8016310 <_isatty_r+0x1c>)
 80162f8:	2300      	movs	r3, #0
 80162fa:	4604      	mov	r4, r0
 80162fc:	4608      	mov	r0, r1
 80162fe:	602b      	str	r3, [r5, #0]
 8016300:	f7ee fe52 	bl	8004fa8 <_isatty>
 8016304:	1c43      	adds	r3, r0, #1
 8016306:	d102      	bne.n	801630e <_isatty_r+0x1a>
 8016308:	682b      	ldr	r3, [r5, #0]
 801630a:	b103      	cbz	r3, 801630e <_isatty_r+0x1a>
 801630c:	6023      	str	r3, [r4, #0]
 801630e:	bd38      	pop	{r3, r4, r5, pc}
 8016310:	20006ccc 	.word	0x20006ccc

08016314 <_sbrk_r>:
 8016314:	b538      	push	{r3, r4, r5, lr}
 8016316:	4d06      	ldr	r5, [pc, #24]	@ (8016330 <_sbrk_r+0x1c>)
 8016318:	2300      	movs	r3, #0
 801631a:	4604      	mov	r4, r0
 801631c:	4608      	mov	r0, r1
 801631e:	602b      	str	r3, [r5, #0]
 8016320:	f7ee fe5a 	bl	8004fd8 <_sbrk>
 8016324:	1c43      	adds	r3, r0, #1
 8016326:	d102      	bne.n	801632e <_sbrk_r+0x1a>
 8016328:	682b      	ldr	r3, [r5, #0]
 801632a:	b103      	cbz	r3, 801632e <_sbrk_r+0x1a>
 801632c:	6023      	str	r3, [r4, #0]
 801632e:	bd38      	pop	{r3, r4, r5, pc}
 8016330:	20006ccc 	.word	0x20006ccc

08016334 <memcpy>:
 8016334:	440a      	add	r2, r1
 8016336:	4291      	cmp	r1, r2
 8016338:	f100 33ff 	add.w	r3, r0, #4294967295
 801633c:	d100      	bne.n	8016340 <memcpy+0xc>
 801633e:	4770      	bx	lr
 8016340:	b510      	push	{r4, lr}
 8016342:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016346:	f803 4f01 	strb.w	r4, [r3, #1]!
 801634a:	4291      	cmp	r1, r2
 801634c:	d1f9      	bne.n	8016342 <memcpy+0xe>
 801634e:	bd10      	pop	{r4, pc}

08016350 <__assert_func>:
 8016350:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016352:	4614      	mov	r4, r2
 8016354:	461a      	mov	r2, r3
 8016356:	4b09      	ldr	r3, [pc, #36]	@ (801637c <__assert_func+0x2c>)
 8016358:	681b      	ldr	r3, [r3, #0]
 801635a:	4605      	mov	r5, r0
 801635c:	68d8      	ldr	r0, [r3, #12]
 801635e:	b954      	cbnz	r4, 8016376 <__assert_func+0x26>
 8016360:	4b07      	ldr	r3, [pc, #28]	@ (8016380 <__assert_func+0x30>)
 8016362:	461c      	mov	r4, r3
 8016364:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016368:	9100      	str	r1, [sp, #0]
 801636a:	462b      	mov	r3, r5
 801636c:	4905      	ldr	r1, [pc, #20]	@ (8016384 <__assert_func+0x34>)
 801636e:	f000 f86f 	bl	8016450 <fiprintf>
 8016372:	f000 f87f 	bl	8016474 <abort>
 8016376:	4b04      	ldr	r3, [pc, #16]	@ (8016388 <__assert_func+0x38>)
 8016378:	e7f4      	b.n	8016364 <__assert_func+0x14>
 801637a:	bf00      	nop
 801637c:	20004f34 	.word	0x20004f34
 8016380:	0801a7e6 	.word	0x0801a7e6
 8016384:	0801a7b8 	.word	0x0801a7b8
 8016388:	0801a7ab 	.word	0x0801a7ab

0801638c <_calloc_r>:
 801638c:	b570      	push	{r4, r5, r6, lr}
 801638e:	fba1 5402 	umull	r5, r4, r1, r2
 8016392:	b93c      	cbnz	r4, 80163a4 <_calloc_r+0x18>
 8016394:	4629      	mov	r1, r5
 8016396:	f7fe ffcb 	bl	8015330 <_malloc_r>
 801639a:	4606      	mov	r6, r0
 801639c:	b928      	cbnz	r0, 80163aa <_calloc_r+0x1e>
 801639e:	2600      	movs	r6, #0
 80163a0:	4630      	mov	r0, r6
 80163a2:	bd70      	pop	{r4, r5, r6, pc}
 80163a4:	220c      	movs	r2, #12
 80163a6:	6002      	str	r2, [r0, #0]
 80163a8:	e7f9      	b.n	801639e <_calloc_r+0x12>
 80163aa:	462a      	mov	r2, r5
 80163ac:	4621      	mov	r1, r4
 80163ae:	f7fe f87f 	bl	80144b0 <memset>
 80163b2:	e7f5      	b.n	80163a0 <_calloc_r+0x14>

080163b4 <__ascii_mbtowc>:
 80163b4:	b082      	sub	sp, #8
 80163b6:	b901      	cbnz	r1, 80163ba <__ascii_mbtowc+0x6>
 80163b8:	a901      	add	r1, sp, #4
 80163ba:	b142      	cbz	r2, 80163ce <__ascii_mbtowc+0x1a>
 80163bc:	b14b      	cbz	r3, 80163d2 <__ascii_mbtowc+0x1e>
 80163be:	7813      	ldrb	r3, [r2, #0]
 80163c0:	600b      	str	r3, [r1, #0]
 80163c2:	7812      	ldrb	r2, [r2, #0]
 80163c4:	1e10      	subs	r0, r2, #0
 80163c6:	bf18      	it	ne
 80163c8:	2001      	movne	r0, #1
 80163ca:	b002      	add	sp, #8
 80163cc:	4770      	bx	lr
 80163ce:	4610      	mov	r0, r2
 80163d0:	e7fb      	b.n	80163ca <__ascii_mbtowc+0x16>
 80163d2:	f06f 0001 	mvn.w	r0, #1
 80163d6:	e7f8      	b.n	80163ca <__ascii_mbtowc+0x16>

080163d8 <_realloc_r>:
 80163d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80163dc:	4680      	mov	r8, r0
 80163de:	4615      	mov	r5, r2
 80163e0:	460c      	mov	r4, r1
 80163e2:	b921      	cbnz	r1, 80163ee <_realloc_r+0x16>
 80163e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80163e8:	4611      	mov	r1, r2
 80163ea:	f7fe bfa1 	b.w	8015330 <_malloc_r>
 80163ee:	b92a      	cbnz	r2, 80163fc <_realloc_r+0x24>
 80163f0:	f7fe ff2a 	bl	8015248 <_free_r>
 80163f4:	2400      	movs	r4, #0
 80163f6:	4620      	mov	r0, r4
 80163f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80163fc:	f000 f841 	bl	8016482 <_malloc_usable_size_r>
 8016400:	4285      	cmp	r5, r0
 8016402:	4606      	mov	r6, r0
 8016404:	d802      	bhi.n	801640c <_realloc_r+0x34>
 8016406:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801640a:	d8f4      	bhi.n	80163f6 <_realloc_r+0x1e>
 801640c:	4629      	mov	r1, r5
 801640e:	4640      	mov	r0, r8
 8016410:	f7fe ff8e 	bl	8015330 <_malloc_r>
 8016414:	4607      	mov	r7, r0
 8016416:	2800      	cmp	r0, #0
 8016418:	d0ec      	beq.n	80163f4 <_realloc_r+0x1c>
 801641a:	42b5      	cmp	r5, r6
 801641c:	462a      	mov	r2, r5
 801641e:	4621      	mov	r1, r4
 8016420:	bf28      	it	cs
 8016422:	4632      	movcs	r2, r6
 8016424:	f7ff ff86 	bl	8016334 <memcpy>
 8016428:	4621      	mov	r1, r4
 801642a:	4640      	mov	r0, r8
 801642c:	f7fe ff0c 	bl	8015248 <_free_r>
 8016430:	463c      	mov	r4, r7
 8016432:	e7e0      	b.n	80163f6 <_realloc_r+0x1e>

08016434 <__ascii_wctomb>:
 8016434:	4603      	mov	r3, r0
 8016436:	4608      	mov	r0, r1
 8016438:	b141      	cbz	r1, 801644c <__ascii_wctomb+0x18>
 801643a:	2aff      	cmp	r2, #255	@ 0xff
 801643c:	d904      	bls.n	8016448 <__ascii_wctomb+0x14>
 801643e:	228a      	movs	r2, #138	@ 0x8a
 8016440:	601a      	str	r2, [r3, #0]
 8016442:	f04f 30ff 	mov.w	r0, #4294967295
 8016446:	4770      	bx	lr
 8016448:	700a      	strb	r2, [r1, #0]
 801644a:	2001      	movs	r0, #1
 801644c:	4770      	bx	lr
	...

08016450 <fiprintf>:
 8016450:	b40e      	push	{r1, r2, r3}
 8016452:	b503      	push	{r0, r1, lr}
 8016454:	4601      	mov	r1, r0
 8016456:	ab03      	add	r3, sp, #12
 8016458:	4805      	ldr	r0, [pc, #20]	@ (8016470 <fiprintf+0x20>)
 801645a:	f853 2b04 	ldr.w	r2, [r3], #4
 801645e:	6800      	ldr	r0, [r0, #0]
 8016460:	9301      	str	r3, [sp, #4]
 8016462:	f7ff fcf5 	bl	8015e50 <_vfiprintf_r>
 8016466:	b002      	add	sp, #8
 8016468:	f85d eb04 	ldr.w	lr, [sp], #4
 801646c:	b003      	add	sp, #12
 801646e:	4770      	bx	lr
 8016470:	20004f34 	.word	0x20004f34

08016474 <abort>:
 8016474:	b508      	push	{r3, lr}
 8016476:	2006      	movs	r0, #6
 8016478:	f000 f834 	bl	80164e4 <raise>
 801647c:	2001      	movs	r0, #1
 801647e:	f7ee fd33 	bl	8004ee8 <_exit>

08016482 <_malloc_usable_size_r>:
 8016482:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016486:	1f18      	subs	r0, r3, #4
 8016488:	2b00      	cmp	r3, #0
 801648a:	bfbc      	itt	lt
 801648c:	580b      	ldrlt	r3, [r1, r0]
 801648e:	18c0      	addlt	r0, r0, r3
 8016490:	4770      	bx	lr

08016492 <_raise_r>:
 8016492:	291f      	cmp	r1, #31
 8016494:	b538      	push	{r3, r4, r5, lr}
 8016496:	4605      	mov	r5, r0
 8016498:	460c      	mov	r4, r1
 801649a:	d904      	bls.n	80164a6 <_raise_r+0x14>
 801649c:	2316      	movs	r3, #22
 801649e:	6003      	str	r3, [r0, #0]
 80164a0:	f04f 30ff 	mov.w	r0, #4294967295
 80164a4:	bd38      	pop	{r3, r4, r5, pc}
 80164a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80164a8:	b112      	cbz	r2, 80164b0 <_raise_r+0x1e>
 80164aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80164ae:	b94b      	cbnz	r3, 80164c4 <_raise_r+0x32>
 80164b0:	4628      	mov	r0, r5
 80164b2:	f000 f831 	bl	8016518 <_getpid_r>
 80164b6:	4622      	mov	r2, r4
 80164b8:	4601      	mov	r1, r0
 80164ba:	4628      	mov	r0, r5
 80164bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80164c0:	f000 b818 	b.w	80164f4 <_kill_r>
 80164c4:	2b01      	cmp	r3, #1
 80164c6:	d00a      	beq.n	80164de <_raise_r+0x4c>
 80164c8:	1c59      	adds	r1, r3, #1
 80164ca:	d103      	bne.n	80164d4 <_raise_r+0x42>
 80164cc:	2316      	movs	r3, #22
 80164ce:	6003      	str	r3, [r0, #0]
 80164d0:	2001      	movs	r0, #1
 80164d2:	e7e7      	b.n	80164a4 <_raise_r+0x12>
 80164d4:	2100      	movs	r1, #0
 80164d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80164da:	4620      	mov	r0, r4
 80164dc:	4798      	blx	r3
 80164de:	2000      	movs	r0, #0
 80164e0:	e7e0      	b.n	80164a4 <_raise_r+0x12>
	...

080164e4 <raise>:
 80164e4:	4b02      	ldr	r3, [pc, #8]	@ (80164f0 <raise+0xc>)
 80164e6:	4601      	mov	r1, r0
 80164e8:	6818      	ldr	r0, [r3, #0]
 80164ea:	f7ff bfd2 	b.w	8016492 <_raise_r>
 80164ee:	bf00      	nop
 80164f0:	20004f34 	.word	0x20004f34

080164f4 <_kill_r>:
 80164f4:	b538      	push	{r3, r4, r5, lr}
 80164f6:	4d07      	ldr	r5, [pc, #28]	@ (8016514 <_kill_r+0x20>)
 80164f8:	2300      	movs	r3, #0
 80164fa:	4604      	mov	r4, r0
 80164fc:	4608      	mov	r0, r1
 80164fe:	4611      	mov	r1, r2
 8016500:	602b      	str	r3, [r5, #0]
 8016502:	f7ee fce1 	bl	8004ec8 <_kill>
 8016506:	1c43      	adds	r3, r0, #1
 8016508:	d102      	bne.n	8016510 <_kill_r+0x1c>
 801650a:	682b      	ldr	r3, [r5, #0]
 801650c:	b103      	cbz	r3, 8016510 <_kill_r+0x1c>
 801650e:	6023      	str	r3, [r4, #0]
 8016510:	bd38      	pop	{r3, r4, r5, pc}
 8016512:	bf00      	nop
 8016514:	20006ccc 	.word	0x20006ccc

08016518 <_getpid_r>:
 8016518:	f7ee bcce 	b.w	8004eb8 <_getpid>

0801651c <_init>:
 801651c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801651e:	bf00      	nop
 8016520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016522:	bc08      	pop	{r3}
 8016524:	469e      	mov	lr, r3
 8016526:	4770      	bx	lr

08016528 <_fini>:
 8016528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801652a:	bf00      	nop
 801652c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801652e:	bc08      	pop	{r3}
 8016530:	469e      	mov	lr, r3
 8016532:	4770      	bx	lr
