Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 31 19:31:46 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1024/default_mul15/timing_report_8.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  225         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (225)
5. checking no_input_delay (29)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 225 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src27_reg[0]/C
src27_reg[1]/C
src28_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (225)
--------------------------------------------------
 There are 225 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src27_reg[0]/D
src27_reg[1]/D
src28_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  255          inf        0.000                      0                  255           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.764ns  (logic 7.735ns (43.542%)  route 10.029ns (56.458%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.422 r  compressor/gpc238/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.112     6.533    compressor/gpc309/lut6_2_inst0/I4
    SLICE_X1Y73                                                       r  compressor/gpc309/lut6_2_inst0/LUT5/I4
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.105     6.638 r  compressor/gpc309/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.602     7.240    compressor/gpc309/lut6_2_inst0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc309/carry4_inst0/DI[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     7.830 r  compressor/gpc309/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.729     8.559    compressor/gpc371/lut6_2_inst0/I4
    SLICE_X1Y71                                                       r  compressor/gpc371/lut6_2_inst0/LUT5/I4
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.105     8.664 r  compressor/gpc371/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.286     8.950    compressor/gpc371/lut6_2_inst0_n_0
    SLICE_X0Y71                                                       r  compressor/gpc371/carry4_inst0/DI[0]
    SLICE_X0Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.512     9.462 r  compressor/gpc371/carry4_inst0/O[1]
                         net (fo=4, routed)           0.896    10.358    compressor/gpc413/lut6_2_inst0/I3
    SLICE_X0Y73                                                       r  compressor/gpc413/lut6_2_inst0/LUT5/I3
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.241    10.599 r  compressor/gpc413/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600    11.199    compressor/gpc413/lut6_2_inst0_n_0
    SLICE_X0Y72                                                       r  compressor/gpc413/carry4_inst0/DI[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508    11.707 r  compressor/gpc413/carry4_inst0/O[1]
                         net (fo=2, routed)           0.460    12.168    compressor/gpc446/dst[1]
    SLICE_X0Y70                                                       r  compressor/gpc446/lut2_prop3/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.225    12.393 r  compressor/gpc446/lut2_prop3/O
                         net (fo=1, routed)           0.000    12.393    compressor/gpc446/lut2_prop3_n_0
    SLICE_X0Y70                                                       r  compressor/gpc446/carry4_inst0/S[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.692 r  compressor/gpc446/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.827    13.518    compressor/gpc478/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc478/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097    13.615 r  compressor/gpc478/lut2_prop0/O
                         net (fo=1, routed)           0.000    13.615    compressor/gpc478/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc478/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    14.067 r  compressor/gpc478/carry4_inst0/O[3]
                         net (fo=1, routed)           1.289    15.356    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.408    17.764 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.764    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.719ns  (logic 7.537ns (42.535%)  route 10.182ns (57.465%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.422 r  compressor/gpc238/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.112     6.533    compressor/gpc309/lut6_2_inst0/I4
    SLICE_X1Y73                                                       r  compressor/gpc309/lut6_2_inst0/LUT5/I4
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.105     6.638 r  compressor/gpc309/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.602     7.240    compressor/gpc309/lut6_2_inst0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc309/carry4_inst0/DI[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     7.830 r  compressor/gpc309/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.729     8.559    compressor/gpc371/lut6_2_inst0/I4
    SLICE_X1Y71                                                       r  compressor/gpc371/lut6_2_inst0/LUT5/I4
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.105     8.664 r  compressor/gpc371/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.286     8.950    compressor/gpc371/lut6_2_inst0_n_0
    SLICE_X0Y71                                                       r  compressor/gpc371/carry4_inst0/DI[0]
    SLICE_X0Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.512     9.462 r  compressor/gpc371/carry4_inst0/O[1]
                         net (fo=4, routed)           0.896    10.358    compressor/gpc413/lut6_2_inst0/I3
    SLICE_X0Y73                                                       r  compressor/gpc413/lut6_2_inst0/LUT5/I3
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.241    10.599 r  compressor/gpc413/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600    11.199    compressor/gpc413/lut6_2_inst0_n_0
    SLICE_X0Y72                                                       r  compressor/gpc413/carry4_inst0/DI[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508    11.707 r  compressor/gpc413/carry4_inst0/O[1]
                         net (fo=2, routed)           0.460    12.168    compressor/gpc446/dst[1]
    SLICE_X0Y70                                                       r  compressor/gpc446/lut2_prop3/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.225    12.393 r  compressor/gpc446/lut2_prop3/O
                         net (fo=1, routed)           0.000    12.393    compressor/gpc446/lut2_prop3_n_0
    SLICE_X0Y70                                                       r  compressor/gpc446/carry4_inst0/S[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.692 r  compressor/gpc446/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.827    13.518    compressor/gpc478/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc478/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097    13.615 r  compressor/gpc478/lut2_prop0/O
                         net (fo=1, routed)           0.000    13.615    compressor/gpc478/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc478/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    14.010 r  compressor/gpc478/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.442    15.452    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.267    17.719 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.719    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.646ns  (logic 7.554ns (42.808%)  route 10.092ns (57.192%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.422 r  compressor/gpc238/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.112     6.533    compressor/gpc309/lut6_2_inst0/I4
    SLICE_X1Y73                                                       r  compressor/gpc309/lut6_2_inst0/LUT5/I4
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.105     6.638 r  compressor/gpc309/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.602     7.240    compressor/gpc309/lut6_2_inst0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc309/carry4_inst0/DI[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     7.830 r  compressor/gpc309/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.729     8.559    compressor/gpc371/lut6_2_inst0/I4
    SLICE_X1Y71                                                       r  compressor/gpc371/lut6_2_inst0/LUT5/I4
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.105     8.664 r  compressor/gpc371/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.286     8.950    compressor/gpc371/lut6_2_inst0_n_0
    SLICE_X0Y71                                                       r  compressor/gpc371/carry4_inst0/DI[0]
    SLICE_X0Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.512     9.462 r  compressor/gpc371/carry4_inst0/O[1]
                         net (fo=4, routed)           0.896    10.358    compressor/gpc413/lut6_2_inst0/I3
    SLICE_X0Y73                                                       r  compressor/gpc413/lut6_2_inst0/LUT5/I3
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.241    10.599 r  compressor/gpc413/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600    11.199    compressor/gpc413/lut6_2_inst0_n_0
    SLICE_X0Y72                                                       r  compressor/gpc413/carry4_inst0/DI[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508    11.707 r  compressor/gpc413/carry4_inst0/O[1]
                         net (fo=2, routed)           0.460    12.168    compressor/gpc446/dst[1]
    SLICE_X0Y70                                                       r  compressor/gpc446/lut2_prop3/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.225    12.393 r  compressor/gpc446/lut2_prop3/O
                         net (fo=1, routed)           0.000    12.393    compressor/gpc446/lut2_prop3_n_0
    SLICE_X0Y70                                                       r  compressor/gpc446/carry4_inst0/S[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.692 r  compressor/gpc446/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.827    13.518    compressor/gpc478/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc478/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097    13.615 r  compressor/gpc478/lut2_prop0/O
                         net (fo=1, routed)           0.000    13.615    compressor/gpc478/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc478/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    13.918 r  compressor/gpc478/carry4_inst0/O[1]
                         net (fo=1, routed)           1.352    15.270    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.376    17.646 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.646    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.609ns  (logic 7.668ns (43.547%)  route 9.941ns (56.453%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.422 r  compressor/gpc238/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.112     6.533    compressor/gpc309/lut6_2_inst0/I4
    SLICE_X1Y73                                                       r  compressor/gpc309/lut6_2_inst0/LUT5/I4
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.105     6.638 r  compressor/gpc309/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.602     7.240    compressor/gpc309/lut6_2_inst0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc309/carry4_inst0/DI[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     7.830 r  compressor/gpc309/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.729     8.559    compressor/gpc371/lut6_2_inst0/I4
    SLICE_X1Y71                                                       r  compressor/gpc371/lut6_2_inst0/LUT5/I4
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.105     8.664 r  compressor/gpc371/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.286     8.950    compressor/gpc371/lut6_2_inst0_n_0
    SLICE_X0Y71                                                       r  compressor/gpc371/carry4_inst0/DI[0]
    SLICE_X0Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.512     9.462 r  compressor/gpc371/carry4_inst0/O[1]
                         net (fo=4, routed)           0.896    10.358    compressor/gpc413/lut6_2_inst0/I3
    SLICE_X0Y73                                                       r  compressor/gpc413/lut6_2_inst0/LUT5/I3
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.241    10.599 r  compressor/gpc413/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600    11.199    compressor/gpc413/lut6_2_inst0_n_0
    SLICE_X0Y72                                                       r  compressor/gpc413/carry4_inst0/DI[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508    11.707 r  compressor/gpc413/carry4_inst0/O[1]
                         net (fo=2, routed)           0.460    12.168    compressor/gpc446/dst[1]
    SLICE_X0Y70                                                       r  compressor/gpc446/lut2_prop3/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.225    12.393 r  compressor/gpc446/lut2_prop3/O
                         net (fo=1, routed)           0.000    12.393    compressor/gpc446/lut2_prop3_n_0
    SLICE_X0Y70                                                       r  compressor/gpc446/carry4_inst0/S[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.692 r  compressor/gpc446/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.827    13.518    compressor/gpc478/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc478/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097    13.615 r  compressor/gpc478/lut2_prop0/O
                         net (fo=1, routed)           0.000    13.615    compressor/gpc478/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc478/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    14.022 r  compressor/gpc478/carry4_inst0/O[2]
                         net (fo=1, routed)           1.201    15.223    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.386    17.609 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.609    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.431ns  (logic 7.457ns (42.780%)  route 9.974ns (57.220%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.422 r  compressor/gpc238/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.112     6.533    compressor/gpc309/lut6_2_inst0/I4
    SLICE_X1Y73                                                       r  compressor/gpc309/lut6_2_inst0/LUT5/I4
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.105     6.638 r  compressor/gpc309/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.602     7.240    compressor/gpc309/lut6_2_inst0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc309/carry4_inst0/DI[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     7.830 r  compressor/gpc309/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.729     8.559    compressor/gpc371/lut6_2_inst0/I4
    SLICE_X1Y71                                                       r  compressor/gpc371/lut6_2_inst0/LUT5/I4
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.105     8.664 r  compressor/gpc371/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.286     8.950    compressor/gpc371/lut6_2_inst0_n_0
    SLICE_X0Y71                                                       r  compressor/gpc371/carry4_inst0/DI[0]
    SLICE_X0Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.512     9.462 r  compressor/gpc371/carry4_inst0/O[1]
                         net (fo=4, routed)           0.896    10.358    compressor/gpc413/lut6_2_inst0/I3
    SLICE_X0Y73                                                       r  compressor/gpc413/lut6_2_inst0/LUT5/I3
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.241    10.599 r  compressor/gpc413/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600    11.199    compressor/gpc413/lut6_2_inst0_n_0
    SLICE_X0Y72                                                       r  compressor/gpc413/carry4_inst0/DI[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508    11.707 r  compressor/gpc413/carry4_inst0/O[1]
                         net (fo=2, routed)           0.460    12.168    compressor/gpc446/dst[1]
    SLICE_X0Y70                                                       r  compressor/gpc446/lut2_prop3/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.225    12.393 r  compressor/gpc446/lut2_prop3/O
                         net (fo=1, routed)           0.000    12.393    compressor/gpc446/lut2_prop3_n_0
    SLICE_X0Y70                                                       r  compressor/gpc446/carry4_inst0/S[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.692 r  compressor/gpc446/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.827    13.518    compressor/gpc478/src0[2]
    SLICE_X1Y72                                                       r  compressor/gpc478/lut2_prop0/I1
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.097    13.615 r  compressor/gpc478/lut2_prop0/O
                         net (fo=1, routed)           0.000    13.615    compressor/gpc478/lut2_prop0_n_0
    SLICE_X1Y72                                                       r  compressor/gpc478/carry4_inst0/S[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    13.802 r  compressor/gpc478/carry4_inst0/O[0]
                         net (fo=1, routed)           1.234    15.036    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.395    17.431 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.431    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.335ns  (logic 7.067ns (43.264%)  route 9.268ns (56.736%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.422 r  compressor/gpc238/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.112     6.533    compressor/gpc309/lut6_2_inst0/I4
    SLICE_X1Y73                                                       r  compressor/gpc309/lut6_2_inst0/LUT5/I4
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.105     6.638 r  compressor/gpc309/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.602     7.240    compressor/gpc309/lut6_2_inst0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc309/carry4_inst0/DI[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     7.830 r  compressor/gpc309/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.729     8.559    compressor/gpc371/lut6_2_inst0/I4
    SLICE_X1Y71                                                       r  compressor/gpc371/lut6_2_inst0/LUT5/I4
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.105     8.664 r  compressor/gpc371/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.286     8.950    compressor/gpc371/lut6_2_inst0_n_0
    SLICE_X0Y71                                                       r  compressor/gpc371/carry4_inst0/DI[0]
    SLICE_X0Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.512     9.462 r  compressor/gpc371/carry4_inst0/O[1]
                         net (fo=4, routed)           0.896    10.358    compressor/gpc413/lut6_2_inst0/I3
    SLICE_X0Y73                                                       r  compressor/gpc413/lut6_2_inst0/LUT5/I3
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.241    10.599 r  compressor/gpc413/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600    11.199    compressor/gpc413/lut6_2_inst0_n_0
    SLICE_X0Y72                                                       r  compressor/gpc413/carry4_inst0/DI[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508    11.707 r  compressor/gpc413/carry4_inst0/O[1]
                         net (fo=2, routed)           0.460    12.168    compressor/gpc446/dst[1]
    SLICE_X0Y70                                                       r  compressor/gpc446/lut2_prop3/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.225    12.393 r  compressor/gpc446/lut2_prop3/O
                         net (fo=1, routed)           0.000    12.393    compressor/gpc446/lut2_prop3_n_0
    SLICE_X0Y70                                                       r  compressor/gpc446/carry4_inst0/S[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187    12.580 r  compressor/gpc446/carry4_inst0/O[3]
                         net (fo=1, routed)           1.354    13.934    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.401    16.335 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.335    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.825ns  (logic 6.831ns (43.168%)  route 8.994ns (56.832%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.422 r  compressor/gpc238/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.112     6.533    compressor/gpc309/lut6_2_inst0/I4
    SLICE_X1Y73                                                       r  compressor/gpc309/lut6_2_inst0/LUT5/I4
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.105     6.638 r  compressor/gpc309/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.602     7.240    compressor/gpc309/lut6_2_inst0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc309/carry4_inst0/DI[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.590     7.830 r  compressor/gpc309/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.729     8.559    compressor/gpc371/lut6_2_inst0/I4
    SLICE_X1Y71                                                       r  compressor/gpc371/lut6_2_inst0/LUT5/I4
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.105     8.664 r  compressor/gpc371/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.286     8.950    compressor/gpc371/lut6_2_inst0_n_0
    SLICE_X0Y71                                                       r  compressor/gpc371/carry4_inst0/DI[0]
    SLICE_X0Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.512     9.462 r  compressor/gpc371/carry4_inst0/O[1]
                         net (fo=4, routed)           0.896    10.358    compressor/gpc413/lut6_2_inst0/I3
    SLICE_X0Y73                                                       r  compressor/gpc413/lut6_2_inst0/LUT6/I3
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.225    10.583 r  compressor/gpc413/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.407    10.989    compressor/gpc413/lut6_2_inst0_n_1
    SLICE_X0Y72                                                       r  compressor/gpc413/carry4_inst0/S[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.284    11.273 r  compressor/gpc413/carry4_inst0/O[0]
                         net (fo=1, routed)           0.396    11.669    compressor/gpc446/lut6_2_inst2/I5
    SLICE_X0Y70                                                       r  compressor/gpc446/lut6_2_inst2/LUT6/I5
    SLICE_X0Y70          LUT6 (Prop_lut6_I5_O)        0.224    11.893 r  compressor/gpc446/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000    11.893    compressor/gpc446/lut6_2_inst2_n_1
    SLICE_X0Y70                                                       r  compressor/gpc446/carry4_inst0/S[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    12.082 r  compressor/gpc446/carry4_inst0/O[2]
                         net (fo=1, routed)           1.338    13.421    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.404    15.825 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.825    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.773ns  (logic 7.013ns (47.473%)  route 7.760ns (52.527%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     5.487 r  compressor/gpc238/carry4_inst0/O[3]
                         net (fo=4, routed)           0.773     6.259    compressor/gpc308/lut6_2_inst0/I3
    SLICE_X5Y72                                                       r  compressor/gpc308/lut6_2_inst0/LUT5/I3
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.250     6.509 r  compressor/gpc308/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     7.127    compressor/gpc308/lut6_2_inst0_n_0
    SLICE_X4Y72                                                       r  compressor/gpc308/carry4_inst0/DI[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     7.793 r  compressor/gpc308/carry4_inst0/O[3]
                         net (fo=2, routed)           0.616     8.408    compressor/gpc370/src1[1]
    SLICE_X3Y73                                                       r  compressor/gpc370/lut2_prop1/I1
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.234     8.642 r  compressor/gpc370/lut2_prop1/O
                         net (fo=1, routed)           0.000     8.642    compressor/gpc370/lut2_prop1_n_0
    SLICE_X3Y73                                                       r  compressor/gpc370/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     9.074 r  compressor/gpc370/carry4_inst0/O[2]
                         net (fo=2, routed)           0.671     9.745    compressor/gpc412/dst[2]
    SLICE_X2Y70                                                       r  compressor/gpc412/lut4_prop3/I3
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.230     9.975 r  compressor/gpc412/lut4_prop3/O
                         net (fo=1, routed)           0.000     9.975    compressor/gpc412/lut4_prop3_n_0
    SLICE_X2Y70                                                       r  compressor/gpc412/carry4_inst0/S[3]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    10.259 r  compressor/gpc412/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.520    10.779    compressor/gpc446/lut6_2_inst1/I4
    SLICE_X0Y70                                                       r  compressor/gpc446/lut6_2_inst1/LUT6/I4
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097    10.876 r  compressor/gpc446/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000    10.876    compressor/gpc446/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc446/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    11.045 r  compressor/gpc446/carry4_inst0/O[1]
                         net (fo=1, routed)           1.335    12.380    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393    14.773 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.773    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.600ns  (logic 7.069ns (48.414%)  route 7.532ns (51.586%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     5.487 r  compressor/gpc238/carry4_inst0/O[3]
                         net (fo=4, routed)           0.773     6.259    compressor/gpc308/lut6_2_inst0/I3
    SLICE_X5Y72                                                       r  compressor/gpc308/lut6_2_inst0/LUT5/I3
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.250     6.509 r  compressor/gpc308/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     7.127    compressor/gpc308/lut6_2_inst0_n_0
    SLICE_X4Y72                                                       r  compressor/gpc308/carry4_inst0/DI[0]
    SLICE_X4Y72          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     7.793 r  compressor/gpc308/carry4_inst0/O[3]
                         net (fo=2, routed)           0.616     8.408    compressor/gpc370/src1[1]
    SLICE_X3Y73                                                       r  compressor/gpc370/lut2_prop1/I1
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.234     8.642 r  compressor/gpc370/lut2_prop1/O
                         net (fo=1, routed)           0.000     8.642    compressor/gpc370/lut2_prop1_n_0
    SLICE_X3Y73                                                       r  compressor/gpc370/carry4_inst0/S[1]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     9.074 r  compressor/gpc370/carry4_inst0/O[2]
                         net (fo=2, routed)           0.671     9.745    compressor/gpc412/dst[2]
    SLICE_X2Y70                                                       r  compressor/gpc412/lut4_prop3/I3
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.230     9.975 r  compressor/gpc412/lut4_prop3/O
                         net (fo=1, routed)           0.000     9.975    compressor/gpc412/lut4_prop3_n_0
    SLICE_X2Y70                                                       r  compressor/gpc412/carry4_inst0/S[3]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191    10.166 r  compressor/gpc412/carry4_inst0/O[3]
                         net (fo=2, routed)           0.286    10.452    compressor/gpc446/src0[4]
    SLICE_X0Y70                                                       r  compressor/gpc446/lut4_prop0/I3
    SLICE_X0Y70          LUT4 (Prop_lut4_I3_O)        0.222    10.674 r  compressor/gpc446/lut4_prop0/O
                         net (fo=1, routed)           0.000    10.674    compressor/gpc446/lut4_prop0_n_0
    SLICE_X0Y70                                                       r  compressor/gpc446/carry4_inst0/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    10.861 r  compressor/gpc446/carry4_inst0/O[0]
                         net (fo=1, routed)           1.340    12.202    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399    14.600 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.600    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.800ns  (logic 6.246ns (45.263%)  route 7.554ns (54.737%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src13_reg[3]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[3]/Q
                         net (fo=5, routed)           0.976     1.317    compressor/gpc5/lut6_2_inst0/I1
    SLICE_X4Y80                                                       r  compressor/gpc5/lut6_2_inst0/LUT5/I1
    SLICE_X4Y80          LUT5 (Prop_lut5_I1_O)        0.097     1.414 r  compressor/gpc5/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.600     2.014    compressor/gpc5/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc5/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.522 r  compressor/gpc5/carry4_inst0/O[1]
                         net (fo=4, routed)           0.622     3.144    compressor/gpc131/lut6_2_inst2/I3
    SLICE_X6Y76                                                       r  compressor/gpc131/lut6_2_inst2/LUT6/I3
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.225     3.369 r  compressor/gpc131/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.369    compressor/gpc131/lut6_2_inst2_n_1
    SLICE_X6Y76                                                       r  compressor/gpc131/carry4_inst0/S[2]
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     3.557 r  compressor/gpc131/carry4_inst0/O[2]
                         net (fo=4, routed)           0.413     3.970    compressor/gpc238/lut6_2_inst0/I3
    SLICE_X5Y75                                                       r  compressor/gpc238/lut6_2_inst0/LUT5/I3
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.233     4.203 r  compressor/gpc238/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     4.821    compressor/gpc238/lut6_2_inst0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc238/carry4_inst0/DI[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.422 r  compressor/gpc238/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.112     6.533    compressor/gpc309/lut6_2_inst0/I4
    SLICE_X1Y73                                                       r  compressor/gpc309/lut6_2_inst0/LUT5/I4
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.105     6.638 r  compressor/gpc309/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.602     7.240    compressor/gpc309/lut6_2_inst0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc309/carry4_inst0/DI[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     7.741 r  compressor/gpc309/carry4_inst0/O[1]
                         net (fo=2, routed)           0.606     8.347    compressor/gpc370/src0[1]
    SLICE_X3Y73                                                       r  compressor/gpc370/lut2_prop0/I0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.216     8.563 r  compressor/gpc370/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.563    compressor/gpc370/lut2_prop0_n_0
    SLICE_X3Y73                                                       r  compressor/gpc370/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     8.750 r  compressor/gpc370/carry4_inst0/O[0]
                         net (fo=2, routed)           0.652     9.402    compressor/gpc412/dst[0]
    SLICE_X2Y70                                                       r  compressor/gpc412/lut4_prop1/I3
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.224     9.626 r  compressor/gpc412/lut4_prop1/O
                         net (fo=1, routed)           0.000     9.626    compressor/gpc412/lut4_prop1_n_0
    SLICE_X2Y70                                                       r  compressor/gpc412/carry4_inst0/S[1]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.058 r  compressor/gpc412/carry4_inst0/O[2]
                         net (fo=1, routed)           1.353    11.412    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.388    13.800 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.800    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src13_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.961%)  route 0.107ns (43.039%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  src13_reg[8]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[8]/Q
                         net (fo=5, routed)           0.107     0.248    src13[8]
    SLICE_X7Y77          FDRE                                         r  src13_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.467%)  route 0.109ns (43.533%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  src12_reg[10]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[10]/Q
                         net (fo=2, routed)           0.109     0.250    src12[10]
    SLICE_X7Y76          FDRE                                         r  src12_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  src16_reg[1]/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[1]/Q
                         net (fo=5, routed)           0.110     0.251    src16[1]
    SLICE_X5Y74          FDRE                                         r  src16_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src21_reg[1]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src21_reg[1]/Q
                         net (fo=5, routed)           0.110     0.251    src21[1]
    SLICE_X1Y73          FDRE                                         r  src21_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.593%)  route 0.125ns (49.407%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src7_reg[6]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[6]/Q
                         net (fo=5, routed)           0.125     0.253    src7[6]
    SLICE_X0Y77          FDRE                                         r  src7_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.681%)  route 0.112ns (44.319%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  src20_reg[3]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src20_reg[3]/Q
                         net (fo=2, routed)           0.112     0.253    src20[3]
    SLICE_X2Y74          FDRE                                         r  src20_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE                         0.000     0.000 r  src16_reg[11]/C
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[11]/Q
                         net (fo=2, routed)           0.112     0.253    src16[11]
    SLICE_X8Y72          FDRE                                         r  src16_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src3[1]
    SLICE_X1Y82          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.113     0.254    src9[2]
    SLICE_X1Y78          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src9_reg[7]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[7]/Q
                         net (fo=5, routed)           0.126     0.254    src9[7]
    SLICE_X1Y78          FDRE                                         r  src9_reg[8]/D
  -------------------------------------------------------------------    -------------------





