  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls 
INFO: [HLS 200-1611] Setting target device to 'xa7z010-clg400-1I'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(5)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256_tb.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256_tb.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=sha3_256_hw' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xa7z010clg400-1I' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(9)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/xilinx/Vitis/2024.2/vcxx/libexec//clang++"
   Compiling apatb_sha3_256_hw.cpp
   Compiling fips202.c_pre.c.tb.c
   Compiling sha3_256.c_pre.c.tb.c
   Compiling sha3_256_tb.c_pre.c.tb.c
   Compiling apatb_sha3_256_hw_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test Passed: HW == SW
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sha3_256_hw_top glbl -Oenable_linking_all_libraries -prj sha3_256_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s sha3_256_hw -debug all 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_sparsemux_35_5_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_sparsemux_35_5_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_urem_64s_9ns_33_68_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_urem_64s_9ns_33_68_seq_1_divseq
INFO: [VRFC 10-311] analyzing module sha3_256_hw_urem_64s_9ns_33_68_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module sha3_256_hw_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_keccak_absorb_once_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_keccak_absorb_once_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sha3_256_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_s_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_s_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/sha3_256_hw_KeccakF1600_StatePermute_1_Pipeline_state_permute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_hw_KeccakF1600_StatePermute_1_Pipeline_state_permute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sha3_256_hw_s_RAM_AUTO_1R1W
Compiling module xil_defaultlib.sha3_256_hw_flow_control_loop_pi...
Compiling module xil_defaultlib.sha3_256_hw_keccak_absorb_once_1...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_urem_64s_9ns_33_68_s...
Compiling module xil_defaultlib.sha3_256_hw_urem_64s_9ns_33_68_s...
Compiling module xil_defaultlib.sha3_256_hw_sparsemux_35_5_64_1_...
Compiling module xil_defaultlib.sha3_256_hw_keccak_absorb_once_1
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_KeccakF1600_StatePer...
Compiling module xil_defaultlib.sha3_256_hw_control_s_axi
Compiling module xil_defaultlib.sha3_256_hw_control_r_s_axi
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_store(NUM...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_load(NUM_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_burst_con...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_srl(DATA_...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_throttle(...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_write(CON...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi_read(C_US...
Compiling module xil_defaultlib.sha3_256_hw_gmem_m_axi(CONSERVAT...
Compiling module xil_defaultlib.sha3_256_hw
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=11)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=111)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sha3_256_hw_top
Compiling module work.glbl
Built simulation snapshot sha3_256_hw

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Aug  6 13:52:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Wed Aug  6 13:54:20 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Test Passed: HW == SW
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 123.96 seconds. Total CPU system time: 16.62 seconds. Total elapsed time: 169.07 seconds; peak allocated memory: 385.508 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 2m 55s
