|HarvardArch
alu_out[0] <= arm_alu:inst12.d_out[0]
alu_out[1] <= arm_alu:inst12.d_out[1]
alu_out[2] <= arm_alu:inst12.d_out[2]
alu_out[3] <= arm_alu:inst12.d_out[3]
alu_out[4] <= arm_alu:inst12.d_out[4]
alu_out[5] <= arm_alu:inst12.d_out[5]
alu_out[6] <= arm_alu:inst12.d_out[6]
alu_out[7] <= arm_alu:inst12.d_out[7]
alu_out[8] <= arm_alu:inst12.d_out[8]
alu_out[9] <= arm_alu:inst12.d_out[9]
alu_out[10] <= arm_alu:inst12.d_out[10]
alu_out[11] <= arm_alu:inst12.d_out[11]
alu_out[12] <= arm_alu:inst12.d_out[12]
alu_out[13] <= arm_alu:inst12.d_out[13]
alu_out[14] <= arm_alu:inst12.d_out[14]
alu_out[15] <= arm_alu:inst12.d_out[15]
ir_mux[0] <= BUSMUX:inst10.result[0]
ir_mux[1] <= BUSMUX:inst10.result[1]
ir_mux[2] <= BUSMUX:inst10.result[2]
ir_mux[3] <= BUSMUX:inst10.result[3]
ir_mux[4] <= BUSMUX:inst10.result[4]
ir_mux[5] <= BUSMUX:inst10.result[5]
ir_mux[6] <= BUSMUX:inst10.result[6]
ir_mux[7] <= BUSMUX:inst10.result[7]
ir_mux[8] <= BUSMUX:inst10.result[8]
ir_mux[9] <= BUSMUX:inst10.result[9]
ir_mux[10] <= BUSMUX:inst10.result[10]
ir_mux[11] <= BUSMUX:inst10.result[11]
ir_mux[12] <= BUSMUX:inst10.result[12]
ir_mux[13] <= BUSMUX:inst10.result[13]
ir_mux[14] <= BUSMUX:inst10.result[14]
ir_mux[15] <= BUSMUX:inst10.result[15]
state[0] <= StateMachine:inst9.fetch
state[1] <= StateMachine:inst9.exec1
state[2] <= StateMachine:inst9.exec2
CLK => regfile:inst11.clock
CLK => data_mem:inst1.clock
CLK => StateMachine:inst9.CLK
CLK => LPM_FF:inst4.clock
CLK => prog_mem:inst.clock
CLK => LPM_COUNTER:inst3.clock
data_b[0] <= data_mem:inst1.q_b[0]
data_b[1] <= data_mem:inst1.q_b[1]
data_b[2] <= data_mem:inst1.q_b[2]
data_b[3] <= data_mem:inst1.q_b[3]
data_b[4] <= data_mem:inst1.q_b[4]
data_b[5] <= data_mem:inst1.q_b[5]
data_b[6] <= data_mem:inst1.q_b[6]
data_b[7] <= data_mem:inst1.q_b[7]
data_b[8] <= data_mem:inst1.q_b[8]
data_b[9] <= data_mem:inst1.q_b[9]
data_b[10] <= data_mem:inst1.q_b[10]
data_b[11] <= data_mem:inst1.q_b[11]
data_b[12] <= data_mem:inst1.q_b[12]
data_b[13] <= data_mem:inst1.q_b[13]
data_b[14] <= data_mem:inst1.q_b[14]
data_b[15] <= data_mem:inst1.q_b[15]
r0[0] <= regfile:inst11.r0q[0]
r0[1] <= regfile:inst11.r0q[1]
r0[2] <= regfile:inst11.r0q[2]
r0[3] <= regfile:inst11.r0q[3]
r0[4] <= regfile:inst11.r0q[4]
r0[5] <= regfile:inst11.r0q[5]
r0[6] <= regfile:inst11.r0q[6]
r0[7] <= regfile:inst11.r0q[7]
r0[8] <= regfile:inst11.r0q[8]
r0[9] <= regfile:inst11.r0q[9]
r0[10] <= regfile:inst11.r0q[10]
r0[11] <= regfile:inst11.r0q[11]
r0[12] <= regfile:inst11.r0q[12]
r0[13] <= regfile:inst11.r0q[13]
r0[14] <= regfile:inst11.r0q[14]
r0[15] <= regfile:inst11.r0q[15]
data_a[0] <= r0din[0].DB_MAX_OUTPUT_PORT_TYPE
data_a[1] <= r0din[1].DB_MAX_OUTPUT_PORT_TYPE
data_a[2] <= r0din[2].DB_MAX_OUTPUT_PORT_TYPE
data_a[3] <= r0din[3].DB_MAX_OUTPUT_PORT_TYPE
data_a[4] <= r0din[4].DB_MAX_OUTPUT_PORT_TYPE
data_a[5] <= r0din[5].DB_MAX_OUTPUT_PORT_TYPE
data_a[6] <= r0din[6].DB_MAX_OUTPUT_PORT_TYPE
data_a[7] <= r0din[7].DB_MAX_OUTPUT_PORT_TYPE
data_a[8] <= r0din[8].DB_MAX_OUTPUT_PORT_TYPE
data_a[9] <= r0din[9].DB_MAX_OUTPUT_PORT_TYPE
data_a[10] <= r0din[10].DB_MAX_OUTPUT_PORT_TYPE
data_a[11] <= r0din[11].DB_MAX_OUTPUT_PORT_TYPE
data_a[12] <= r0din[12].DB_MAX_OUTPUT_PORT_TYPE
data_a[13] <= r0din[13].DB_MAX_OUTPUT_PORT_TYPE
data_a[14] <= r0din[14].DB_MAX_OUTPUT_PORT_TYPE
data_a[15] <= r0din[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= LPM_COUNTER:inst3.q[0]
pc_out[1] <= LPM_COUNTER:inst3.q[1]
pc_out[2] <= LPM_COUNTER:inst3.q[2]
pc_out[3] <= LPM_COUNTER:inst3.q[3]
pc_out[4] <= LPM_COUNTER:inst3.q[4]
pc_out[5] <= LPM_COUNTER:inst3.q[5]
pc_out[6] <= LPM_COUNTER:inst3.q[6]
pc_out[7] <= LPM_COUNTER:inst3.q[7]
pc_out[8] <= LPM_COUNTER:inst3.q[8]
pc_out[9] <= LPM_COUNTER:inst3.q[9]
pc_out[10] <= LPM_COUNTER:inst3.q[10]
prog[0] <= prog_mem:inst.q[0]
prog[1] <= prog_mem:inst.q[1]
prog[2] <= prog_mem:inst.q[2]
prog[3] <= prog_mem:inst.q[3]
prog[4] <= prog_mem:inst.q[4]
prog[5] <= prog_mem:inst.q[5]
prog[6] <= prog_mem:inst.q[6]
prog[7] <= prog_mem:inst.q[7]
prog[8] <= prog_mem:inst.q[8]
prog[9] <= prog_mem:inst.q[9]
prog[10] <= prog_mem:inst.q[10]
prog[11] <= prog_mem:inst.q[11]
prog[12] <= prog_mem:inst.q[12]
prog[13] <= prog_mem:inst.q[13]
prog[14] <= prog_mem:inst.q[14]
prog[15] <= prog_mem:inst.q[15]
r1[0] <= regfile:inst11.testr1q[0]
r1[1] <= regfile:inst11.testr1q[1]
r1[2] <= regfile:inst11.testr1q[2]
r1[3] <= regfile:inst11.testr1q[3]
r1[4] <= regfile:inst11.testr1q[4]
r1[5] <= regfile:inst11.testr1q[5]
r1[6] <= regfile:inst11.testr1q[6]
r1[7] <= regfile:inst11.testr1q[7]
r1[8] <= regfile:inst11.testr1q[8]
r1[9] <= regfile:inst11.testr1q[9]
r1[10] <= regfile:inst11.testr1q[10]
r1[11] <= regfile:inst11.testr1q[11]
r1[12] <= regfile:inst11.testr1q[12]
r1[13] <= regfile:inst11.testr1q[13]
r1[14] <= regfile:inst11.testr1q[14]
r1[15] <= regfile:inst11.testr1q[15]
r2[0] <= regfile:inst11.testr2q[0]
r2[1] <= regfile:inst11.testr2q[1]
r2[2] <= regfile:inst11.testr2q[2]
r2[3] <= regfile:inst11.testr2q[3]
r2[4] <= regfile:inst11.testr2q[4]
r2[5] <= regfile:inst11.testr2q[5]
r2[6] <= regfile:inst11.testr2q[6]
r2[7] <= regfile:inst11.testr2q[7]
r2[8] <= regfile:inst11.testr2q[8]
r2[9] <= regfile:inst11.testr2q[9]
r2[10] <= regfile:inst11.testr2q[10]
r2[11] <= regfile:inst11.testr2q[11]
r2[12] <= regfile:inst11.testr2q[12]
r2[13] <= regfile:inst11.testr2q[13]
r2[14] <= regfile:inst11.testr2q[14]
r2[15] <= regfile:inst11.testr2q[15]
r3[0] <= regfile:inst11.testr3q[0]
r3[1] <= regfile:inst11.testr3q[1]
r3[2] <= regfile:inst11.testr3q[2]
r3[3] <= regfile:inst11.testr3q[3]
r3[4] <= regfile:inst11.testr3q[4]
r3[5] <= regfile:inst11.testr3q[5]
r3[6] <= regfile:inst11.testr3q[6]
r3[7] <= regfile:inst11.testr3q[7]
r3[8] <= regfile:inst11.testr3q[8]
r3[9] <= regfile:inst11.testr3q[9]
r3[10] <= regfile:inst11.testr3q[10]
r3[11] <= regfile:inst11.testr3q[11]
r3[12] <= regfile:inst11.testr3q[12]
r3[13] <= regfile:inst11.testr3q[13]
r3[14] <= regfile:inst11.testr3q[14]
r3[15] <= regfile:inst11.testr3q[15]


|HarvardArch|arm_alu:inst12
rd_data[0] => Add0.IN16
rd_data[0] => Add2.IN32
rd_data[0] => Mux15.IN4
rd_data[0] => Mux15.IN5
rd_data[0] => Mux15.IN6
rd_data[0] => Mux15.IN7
rd_data[1] => Add0.IN15
rd_data[1] => Add2.IN31
rd_data[1] => Mux14.IN4
rd_data[1] => Mux14.IN5
rd_data[1] => Mux14.IN6
rd_data[1] => Mux14.IN7
rd_data[2] => Add0.IN14
rd_data[2] => Add2.IN30
rd_data[2] => Mux13.IN4
rd_data[2] => Mux13.IN5
rd_data[2] => Mux13.IN6
rd_data[2] => Mux13.IN7
rd_data[3] => Add0.IN13
rd_data[3] => Add2.IN29
rd_data[3] => Mux12.IN4
rd_data[3] => Mux12.IN5
rd_data[3] => Mux12.IN6
rd_data[3] => Mux12.IN7
rd_data[4] => Add0.IN12
rd_data[4] => Add2.IN28
rd_data[4] => Mux11.IN4
rd_data[4] => Mux11.IN5
rd_data[4] => Mux11.IN6
rd_data[4] => Mux11.IN7
rd_data[5] => Add0.IN11
rd_data[5] => Add2.IN27
rd_data[5] => Mux10.IN4
rd_data[5] => Mux10.IN5
rd_data[5] => Mux10.IN6
rd_data[5] => Mux10.IN7
rd_data[6] => Add0.IN10
rd_data[6] => Add2.IN26
rd_data[6] => Mux9.IN4
rd_data[6] => Mux9.IN5
rd_data[6] => Mux9.IN6
rd_data[6] => Mux9.IN7
rd_data[7] => Add0.IN9
rd_data[7] => Add2.IN25
rd_data[7] => Mux8.IN4
rd_data[7] => Mux8.IN5
rd_data[7] => Mux8.IN6
rd_data[7] => Mux8.IN7
rd_data[8] => Add0.IN8
rd_data[8] => Add2.IN24
rd_data[8] => Mux7.IN4
rd_data[8] => Mux7.IN5
rd_data[8] => Mux7.IN6
rd_data[8] => Mux7.IN7
rd_data[9] => Add0.IN7
rd_data[9] => Add2.IN23
rd_data[9] => Mux6.IN4
rd_data[9] => Mux6.IN5
rd_data[9] => Mux6.IN6
rd_data[9] => Mux6.IN7
rd_data[10] => Add0.IN6
rd_data[10] => Add2.IN22
rd_data[10] => Mux5.IN4
rd_data[10] => Mux5.IN5
rd_data[10] => Mux5.IN6
rd_data[10] => Mux5.IN7
rd_data[11] => Add0.IN5
rd_data[11] => Add2.IN21
rd_data[11] => Mux4.IN4
rd_data[11] => Mux4.IN5
rd_data[11] => Mux4.IN6
rd_data[11] => Mux4.IN7
rd_data[12] => Add0.IN4
rd_data[12] => Add2.IN20
rd_data[12] => Mux3.IN4
rd_data[12] => Mux3.IN5
rd_data[12] => Mux3.IN6
rd_data[12] => Mux3.IN7
rd_data[13] => Add0.IN3
rd_data[13] => Add2.IN19
rd_data[13] => Mux2.IN4
rd_data[13] => Mux2.IN5
rd_data[13] => Mux2.IN6
rd_data[13] => Mux2.IN7
rd_data[14] => Add0.IN2
rd_data[14] => Add2.IN18
rd_data[14] => Mux1.IN4
rd_data[14] => Mux1.IN5
rd_data[14] => Mux1.IN6
rd_data[14] => Mux1.IN7
rd_data[15] => Add0.IN1
rd_data[15] => Add2.IN17
rd_data[15] => Mux0.IN4
rd_data[15] => Mux0.IN5
rd_data[15] => Mux0.IN6
rd_data[15] => Mux0.IN7
rs_data[0] => Add0.IN32
rs_data[0] => Add4.IN31
rs_data[0] => Add5.IN32
rs_data[0] => Add2.IN16
rs_data[1] => Add0.IN31
rs_data[1] => Add4.IN30
rs_data[1] => Add5.IN31
rs_data[1] => Add2.IN15
rs_data[2] => Add0.IN30
rs_data[2] => Add4.IN29
rs_data[2] => Add5.IN30
rs_data[2] => Add2.IN14
rs_data[3] => Add0.IN29
rs_data[3] => Add4.IN28
rs_data[3] => Add5.IN29
rs_data[3] => Add2.IN13
rs_data[4] => Add0.IN28
rs_data[4] => Add4.IN27
rs_data[4] => Add5.IN28
rs_data[4] => Add2.IN12
rs_data[5] => Add0.IN27
rs_data[5] => Add4.IN26
rs_data[5] => Add5.IN27
rs_data[5] => Add2.IN11
rs_data[6] => Add0.IN26
rs_data[6] => Add4.IN25
rs_data[6] => Add5.IN26
rs_data[6] => Add2.IN10
rs_data[7] => Add0.IN25
rs_data[7] => Add4.IN24
rs_data[7] => Add5.IN25
rs_data[7] => Add2.IN9
rs_data[8] => Add0.IN24
rs_data[8] => Add4.IN23
rs_data[8] => Add5.IN24
rs_data[8] => Add2.IN8
rs_data[9] => Add0.IN23
rs_data[9] => Add4.IN22
rs_data[9] => Add5.IN23
rs_data[9] => Add2.IN7
rs_data[10] => Add0.IN22
rs_data[10] => Add4.IN21
rs_data[10] => Add5.IN22
rs_data[10] => Add2.IN6
rs_data[11] => Add0.IN21
rs_data[11] => Add4.IN20
rs_data[11] => Add5.IN21
rs_data[11] => Add2.IN5
rs_data[12] => Add0.IN20
rs_data[12] => Add4.IN19
rs_data[12] => Add5.IN20
rs_data[12] => Add2.IN4
rs_data[13] => Add0.IN19
rs_data[13] => Add4.IN18
rs_data[13] => Add5.IN19
rs_data[13] => Add2.IN3
rs_data[14] => Add0.IN18
rs_data[14] => Add4.IN17
rs_data[14] => Add5.IN18
rs_data[14] => Add2.IN2
rs_data[15] => Add0.IN17
rs_data[15] => Add4.IN16
rs_data[15] => Add5.IN17
rs_data[15] => Add2.IN1
inst[0] => ~NO_FANOUT~
inst[1] => ~NO_FANOUT~
inst[2] => ~NO_FANOUT~
inst[3] => ~NO_FANOUT~
inst[4] => ~NO_FANOUT~
inst[5] => ~NO_FANOUT~
inst[6] => ~NO_FANOUT~
inst[7] => ~NO_FANOUT~
inst[8] => ~NO_FANOUT~
inst[9] => ~NO_FANOUT~
inst[10] => ~NO_FANOUT~
inst[11] => Add1.IN32
inst[11] => Add3.IN32
inst[11] => Add4.IN32
inst[12] => Mux0.IN10
inst[12] => Mux1.IN10
inst[12] => Mux2.IN10
inst[12] => Mux3.IN10
inst[12] => Mux4.IN10
inst[12] => Mux5.IN10
inst[12] => Mux6.IN10
inst[12] => Mux7.IN10
inst[12] => Mux8.IN10
inst[12] => Mux9.IN10
inst[12] => Mux10.IN10
inst[12] => Mux11.IN10
inst[12] => Mux12.IN10
inst[12] => Mux13.IN10
inst[12] => Mux14.IN10
inst[12] => Mux15.IN10
inst[12] => ldr.IN1
inst[13] => Mux0.IN9
inst[13] => Mux1.IN9
inst[13] => Mux2.IN9
inst[13] => Mux3.IN9
inst[13] => Mux4.IN9
inst[13] => Mux5.IN9
inst[13] => Mux6.IN9
inst[13] => Mux7.IN9
inst[13] => Mux8.IN9
inst[13] => Mux9.IN9
inst[13] => Mux10.IN9
inst[13] => Mux11.IN9
inst[13] => Mux12.IN9
inst[13] => Mux13.IN9
inst[13] => Mux14.IN9
inst[13] => Mux15.IN9
inst[13] => ldr.IN1
inst[13] => reg_mux.IN1
inst[14] => Mux0.IN8
inst[14] => Mux1.IN8
inst[14] => Mux2.IN8
inst[14] => Mux3.IN8
inst[14] => Mux4.IN8
inst[14] => Mux5.IN8
inst[14] => Mux6.IN8
inst[14] => Mux7.IN8
inst[14] => Mux8.IN8
inst[14] => Mux9.IN8
inst[14] => Mux10.IN8
inst[14] => Mux11.IN8
inst[14] => Mux12.IN8
inst[14] => Mux13.IN8
inst[14] => Mux14.IN8
inst[14] => Mux15.IN8
inst[14] => ldr.IN0
inst[14] => reg_mux.IN0
inst[15] => ldr.IN1
inst[15] => wen.IN0
inst[15] => reg_mux.IN1
state[0] => ~NO_FANOUT~
state[1] => wen.IN1
state[2] => wen.IN1
d_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
d_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
d_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
d_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
d_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
d_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wen <= wen.DB_MAX_OUTPUT_PORT_TYPE
ldr <= ldr.DB_MAX_OUTPUT_PORT_TYPE
reg_mux <= reg_mux.DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|HarvardArch|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|HarvardArch|BUSMUX:inst10|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|HarvardArch|StateMachine:inst9
exec2 <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
CLK => LPM_FF:inst2.clock
e => executor:inst.e
p => executor:inst.p
exec1 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
fetch <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|StateMachine:inst9|LPM_FF:inst2
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|StateMachine:inst9|executor:inst
s[0] => n.IN0
s[0] => n.IN0
s[0] => n.IN0
s[1] => n.IN1
s[1] => n.IN1
s[1] => n.IN1
s[2] => n.IN1
s[2] => n.IN1
s[2] => n.IN1
e => n.IN1
e => n.IN1
p => n.IN1
p => n.IN1
n[0] <= n.DB_MAX_OUTPUT_PORT_TYPE
n[1] <= n.DB_MAX_OUTPUT_PORT_TYPE
n[2] <= <GND>


|HarvardArch|Decoder:inst2
state[0] => ~NO_FANOUT~
state[1] => WrEn.IN1
state[1] => pc_load.IN1
state[1] => pc_inc.IN1
state[2] => acc_load.IN1
inst[0] => jmp.IN1
inst[0] => lda.IN1
inst[0] => ldr.IN1
inst[0] => sta.IN1
inst[0] => stp.IN1
inst[1] => sta.IN1
inst[1] => ldr.IN1
inst[1] => lda.IN1
inst[1] => jeq.IN1
inst[2] => lda.IN0
inst[2] => ldr.IN0
inst[2] => sta.IN0
inst[3] => ldr.IN1
inst[3] => lda.IN1
inst[3] => sta.IN1
eq => pc_load.IN1
acc_load <= acc_load.DB_MAX_OUTPUT_PORT_TYPE
e <= acc_load.DB_MAX_OUTPUT_PORT_TYPE
WrEn <= WrEn.DB_MAX_OUTPUT_PORT_TYPE
pc_load <= pc_load.DB_MAX_OUTPUT_PORT_TYPE
pc_inc <= pc_inc.DB_MAX_OUTPUT_PORT_TYPE
p <= <GND>
prog_mux <= <GND>


|HarvardArch|LPM_OR:inst18
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
data[8][0] => or_node[0][8].IN0
data[9][0] => or_node[0][9].IN0
data[10][0] => or_node[0][10].IN0
data[11][0] => or_node[0][11].IN0
data[12][0] => or_node[0][12].IN0
data[13][0] => or_node[0][13].IN0
data[14][0] => or_node[0][14].IN0
data[15][0] => or_node[0][15].IN0
result[0] <= or_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|regfile:inst11
q1[0] <= LPM_MUX:MUX4A.result[0]
q1[1] <= LPM_MUX:MUX4A.result[1]
q1[2] <= LPM_MUX:MUX4A.result[2]
q1[3] <= LPM_MUX:MUX4A.result[3]
q1[4] <= LPM_MUX:MUX4A.result[4]
q1[5] <= LPM_MUX:MUX4A.result[5]
q1[6] <= LPM_MUX:MUX4A.result[6]
q1[7] <= LPM_MUX:MUX4A.result[7]
q1[8] <= LPM_MUX:MUX4A.result[8]
q1[9] <= LPM_MUX:MUX4A.result[9]
q1[10] <= LPM_MUX:MUX4A.result[10]
q1[11] <= LPM_MUX:MUX4A.result[11]
q1[12] <= LPM_MUX:MUX4A.result[12]
q1[13] <= LPM_MUX:MUX4A.result[13]
q1[14] <= LPM_MUX:MUX4A.result[14]
q1[15] <= LPM_MUX:MUX4A.result[15]
clock => LPM_FF:R1.clock
clock => LPM_FF:R2.clock
clock => LPM_FF:R3.clock
clock => LPM_FF:R0.clock
wen => LPM_DECODE:DEMUX4.enable
port1addr[0] => LPM_DECODE:DEMUX4.data[0]
port1addr[0] => LPM_MUX:MUX4A.sel[0]
port1addr[1] => LPM_DECODE:DEMUX4.data[1]
port1addr[1] => LPM_MUX:MUX4A.sel[1]
din[0] => LPM_FF:R1.data[0]
din[0] => LPM_FF:R2.data[0]
din[0] => LPM_FF:R3.data[0]
din[0] => BUSMUX:MUX2.dataa[0]
din[1] => LPM_FF:R1.data[1]
din[1] => LPM_FF:R2.data[1]
din[1] => LPM_FF:R3.data[1]
din[1] => BUSMUX:MUX2.dataa[1]
din[2] => LPM_FF:R1.data[2]
din[2] => LPM_FF:R2.data[2]
din[2] => LPM_FF:R3.data[2]
din[2] => BUSMUX:MUX2.dataa[2]
din[3] => LPM_FF:R1.data[3]
din[3] => LPM_FF:R2.data[3]
din[3] => LPM_FF:R3.data[3]
din[3] => BUSMUX:MUX2.dataa[3]
din[4] => LPM_FF:R1.data[4]
din[4] => LPM_FF:R2.data[4]
din[4] => LPM_FF:R3.data[4]
din[4] => BUSMUX:MUX2.dataa[4]
din[5] => LPM_FF:R1.data[5]
din[5] => LPM_FF:R2.data[5]
din[5] => LPM_FF:R3.data[5]
din[5] => BUSMUX:MUX2.dataa[5]
din[6] => LPM_FF:R1.data[6]
din[6] => LPM_FF:R2.data[6]
din[6] => LPM_FF:R3.data[6]
din[6] => BUSMUX:MUX2.dataa[6]
din[7] => LPM_FF:R1.data[7]
din[7] => LPM_FF:R2.data[7]
din[7] => LPM_FF:R3.data[7]
din[7] => BUSMUX:MUX2.dataa[7]
din[8] => LPM_FF:R1.data[8]
din[8] => LPM_FF:R2.data[8]
din[8] => LPM_FF:R3.data[8]
din[8] => BUSMUX:MUX2.dataa[8]
din[9] => LPM_FF:R1.data[9]
din[9] => LPM_FF:R2.data[9]
din[9] => LPM_FF:R3.data[9]
din[9] => BUSMUX:MUX2.dataa[9]
din[10] => LPM_FF:R1.data[10]
din[10] => LPM_FF:R2.data[10]
din[10] => LPM_FF:R3.data[10]
din[10] => BUSMUX:MUX2.dataa[10]
din[11] => LPM_FF:R1.data[11]
din[11] => LPM_FF:R2.data[11]
din[11] => LPM_FF:R3.data[11]
din[11] => BUSMUX:MUX2.dataa[11]
din[12] => LPM_FF:R1.data[12]
din[12] => LPM_FF:R2.data[12]
din[12] => LPM_FF:R3.data[12]
din[12] => BUSMUX:MUX2.dataa[12]
din[13] => LPM_FF:R1.data[13]
din[13] => LPM_FF:R2.data[13]
din[13] => LPM_FF:R3.data[13]
din[13] => BUSMUX:MUX2.dataa[13]
din[14] => LPM_FF:R1.data[14]
din[14] => LPM_FF:R2.data[14]
din[14] => LPM_FF:R3.data[14]
din[14] => BUSMUX:MUX2.dataa[14]
din[15] => LPM_FF:R1.data[15]
din[15] => LPM_FF:R2.data[15]
din[15] => LPM_FF:R3.data[15]
din[15] => BUSMUX:MUX2.dataa[15]
r0wen => G1.IN1
r0wen => BUSMUX:MUX2.sel
r0din[0] => BUSMUX:MUX2.datab[0]
r0din[1] => BUSMUX:MUX2.datab[1]
r0din[2] => BUSMUX:MUX2.datab[2]
r0din[3] => BUSMUX:MUX2.datab[3]
r0din[4] => BUSMUX:MUX2.datab[4]
r0din[5] => BUSMUX:MUX2.datab[5]
r0din[6] => BUSMUX:MUX2.datab[6]
r0din[7] => BUSMUX:MUX2.datab[7]
r0din[8] => BUSMUX:MUX2.datab[8]
r0din[9] => BUSMUX:MUX2.datab[9]
r0din[10] => BUSMUX:MUX2.datab[10]
r0din[11] => BUSMUX:MUX2.datab[11]
r0din[12] => BUSMUX:MUX2.datab[12]
r0din[13] => BUSMUX:MUX2.datab[13]
r0din[14] => BUSMUX:MUX2.datab[14]
r0din[15] => BUSMUX:MUX2.datab[15]
q2[0] <= LPM_MUX:MUX4B.result[0]
q2[1] <= LPM_MUX:MUX4B.result[1]
q2[2] <= LPM_MUX:MUX4B.result[2]
q2[3] <= LPM_MUX:MUX4B.result[3]
q2[4] <= LPM_MUX:MUX4B.result[4]
q2[5] <= LPM_MUX:MUX4B.result[5]
q2[6] <= LPM_MUX:MUX4B.result[6]
q2[7] <= LPM_MUX:MUX4B.result[7]
q2[8] <= LPM_MUX:MUX4B.result[8]
q2[9] <= LPM_MUX:MUX4B.result[9]
q2[10] <= LPM_MUX:MUX4B.result[10]
q2[11] <= LPM_MUX:MUX4B.result[11]
q2[12] <= LPM_MUX:MUX4B.result[12]
q2[13] <= LPM_MUX:MUX4B.result[13]
q2[14] <= LPM_MUX:MUX4B.result[14]
q2[15] <= LPM_MUX:MUX4B.result[15]
port2addr[0] => LPM_MUX:MUX4B.sel[0]
port2addr[1] => LPM_MUX:MUX4B.sel[1]
r0q[0] <= muxin[0][0].DB_MAX_OUTPUT_PORT_TYPE
r0q[1] <= muxin[0][1].DB_MAX_OUTPUT_PORT_TYPE
r0q[2] <= muxin[0][2].DB_MAX_OUTPUT_PORT_TYPE
r0q[3] <= muxin[0][3].DB_MAX_OUTPUT_PORT_TYPE
r0q[4] <= muxin[0][4].DB_MAX_OUTPUT_PORT_TYPE
r0q[5] <= muxin[0][5].DB_MAX_OUTPUT_PORT_TYPE
r0q[6] <= muxin[0][6].DB_MAX_OUTPUT_PORT_TYPE
r0q[7] <= muxin[0][7].DB_MAX_OUTPUT_PORT_TYPE
r0q[8] <= muxin[0][8].DB_MAX_OUTPUT_PORT_TYPE
r0q[9] <= muxin[0][9].DB_MAX_OUTPUT_PORT_TYPE
r0q[10] <= muxin[0][10].DB_MAX_OUTPUT_PORT_TYPE
r0q[11] <= muxin[0][11].DB_MAX_OUTPUT_PORT_TYPE
r0q[12] <= muxin[0][12].DB_MAX_OUTPUT_PORT_TYPE
r0q[13] <= muxin[0][13].DB_MAX_OUTPUT_PORT_TYPE
r0q[14] <= muxin[0][14].DB_MAX_OUTPUT_PORT_TYPE
r0q[15] <= muxin[0][15].DB_MAX_OUTPUT_PORT_TYPE
testr1q[0] <= muxin[1][0].DB_MAX_OUTPUT_PORT_TYPE
testr1q[1] <= muxin[1][1].DB_MAX_OUTPUT_PORT_TYPE
testr1q[2] <= muxin[1][2].DB_MAX_OUTPUT_PORT_TYPE
testr1q[3] <= muxin[1][3].DB_MAX_OUTPUT_PORT_TYPE
testr1q[4] <= muxin[1][4].DB_MAX_OUTPUT_PORT_TYPE
testr1q[5] <= muxin[1][5].DB_MAX_OUTPUT_PORT_TYPE
testr1q[6] <= muxin[1][6].DB_MAX_OUTPUT_PORT_TYPE
testr1q[7] <= muxin[1][7].DB_MAX_OUTPUT_PORT_TYPE
testr1q[8] <= muxin[1][8].DB_MAX_OUTPUT_PORT_TYPE
testr1q[9] <= muxin[1][9].DB_MAX_OUTPUT_PORT_TYPE
testr1q[10] <= muxin[1][10].DB_MAX_OUTPUT_PORT_TYPE
testr1q[11] <= muxin[1][11].DB_MAX_OUTPUT_PORT_TYPE
testr1q[12] <= muxin[1][12].DB_MAX_OUTPUT_PORT_TYPE
testr1q[13] <= muxin[1][13].DB_MAX_OUTPUT_PORT_TYPE
testr1q[14] <= muxin[1][14].DB_MAX_OUTPUT_PORT_TYPE
testr1q[15] <= muxin[1][15].DB_MAX_OUTPUT_PORT_TYPE
testr2q[0] <= muxin[2][0].DB_MAX_OUTPUT_PORT_TYPE
testr2q[1] <= muxin[2][1].DB_MAX_OUTPUT_PORT_TYPE
testr2q[2] <= muxin[2][2].DB_MAX_OUTPUT_PORT_TYPE
testr2q[3] <= muxin[2][3].DB_MAX_OUTPUT_PORT_TYPE
testr2q[4] <= muxin[2][4].DB_MAX_OUTPUT_PORT_TYPE
testr2q[5] <= muxin[2][5].DB_MAX_OUTPUT_PORT_TYPE
testr2q[6] <= muxin[2][6].DB_MAX_OUTPUT_PORT_TYPE
testr2q[7] <= muxin[2][7].DB_MAX_OUTPUT_PORT_TYPE
testr2q[8] <= muxin[2][8].DB_MAX_OUTPUT_PORT_TYPE
testr2q[9] <= muxin[2][9].DB_MAX_OUTPUT_PORT_TYPE
testr2q[10] <= muxin[2][10].DB_MAX_OUTPUT_PORT_TYPE
testr2q[11] <= muxin[2][11].DB_MAX_OUTPUT_PORT_TYPE
testr2q[12] <= muxin[2][12].DB_MAX_OUTPUT_PORT_TYPE
testr2q[13] <= muxin[2][13].DB_MAX_OUTPUT_PORT_TYPE
testr2q[14] <= muxin[2][14].DB_MAX_OUTPUT_PORT_TYPE
testr2q[15] <= muxin[2][15].DB_MAX_OUTPUT_PORT_TYPE
testr3q[0] <= muxin[3][0].DB_MAX_OUTPUT_PORT_TYPE
testr3q[1] <= muxin[3][1].DB_MAX_OUTPUT_PORT_TYPE
testr3q[2] <= muxin[3][2].DB_MAX_OUTPUT_PORT_TYPE
testr3q[3] <= muxin[3][3].DB_MAX_OUTPUT_PORT_TYPE
testr3q[4] <= muxin[3][4].DB_MAX_OUTPUT_PORT_TYPE
testr3q[5] <= muxin[3][5].DB_MAX_OUTPUT_PORT_TYPE
testr3q[6] <= muxin[3][6].DB_MAX_OUTPUT_PORT_TYPE
testr3q[7] <= muxin[3][7].DB_MAX_OUTPUT_PORT_TYPE
testr3q[8] <= muxin[3][8].DB_MAX_OUTPUT_PORT_TYPE
testr3q[9] <= muxin[3][9].DB_MAX_OUTPUT_PORT_TYPE
testr3q[10] <= muxin[3][10].DB_MAX_OUTPUT_PORT_TYPE
testr3q[11] <= muxin[3][11].DB_MAX_OUTPUT_PORT_TYPE
testr3q[12] <= muxin[3][12].DB_MAX_OUTPUT_PORT_TYPE
testr3q[13] <= muxin[3][13].DB_MAX_OUTPUT_PORT_TYPE
testr3q[14] <= muxin[3][14].DB_MAX_OUTPUT_PORT_TYPE
testr3q[15] <= muxin[3][15].DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|regfile:inst11|lpm_mux:MUX4A
data[0][0] => mux_ilc:auto_generated.data[0]
data[0][1] => mux_ilc:auto_generated.data[1]
data[0][2] => mux_ilc:auto_generated.data[2]
data[0][3] => mux_ilc:auto_generated.data[3]
data[0][4] => mux_ilc:auto_generated.data[4]
data[0][5] => mux_ilc:auto_generated.data[5]
data[0][6] => mux_ilc:auto_generated.data[6]
data[0][7] => mux_ilc:auto_generated.data[7]
data[0][8] => mux_ilc:auto_generated.data[8]
data[0][9] => mux_ilc:auto_generated.data[9]
data[0][10] => mux_ilc:auto_generated.data[10]
data[0][11] => mux_ilc:auto_generated.data[11]
data[0][12] => mux_ilc:auto_generated.data[12]
data[0][13] => mux_ilc:auto_generated.data[13]
data[0][14] => mux_ilc:auto_generated.data[14]
data[0][15] => mux_ilc:auto_generated.data[15]
data[1][0] => mux_ilc:auto_generated.data[16]
data[1][1] => mux_ilc:auto_generated.data[17]
data[1][2] => mux_ilc:auto_generated.data[18]
data[1][3] => mux_ilc:auto_generated.data[19]
data[1][4] => mux_ilc:auto_generated.data[20]
data[1][5] => mux_ilc:auto_generated.data[21]
data[1][6] => mux_ilc:auto_generated.data[22]
data[1][7] => mux_ilc:auto_generated.data[23]
data[1][8] => mux_ilc:auto_generated.data[24]
data[1][9] => mux_ilc:auto_generated.data[25]
data[1][10] => mux_ilc:auto_generated.data[26]
data[1][11] => mux_ilc:auto_generated.data[27]
data[1][12] => mux_ilc:auto_generated.data[28]
data[1][13] => mux_ilc:auto_generated.data[29]
data[1][14] => mux_ilc:auto_generated.data[30]
data[1][15] => mux_ilc:auto_generated.data[31]
data[2][0] => mux_ilc:auto_generated.data[32]
data[2][1] => mux_ilc:auto_generated.data[33]
data[2][2] => mux_ilc:auto_generated.data[34]
data[2][3] => mux_ilc:auto_generated.data[35]
data[2][4] => mux_ilc:auto_generated.data[36]
data[2][5] => mux_ilc:auto_generated.data[37]
data[2][6] => mux_ilc:auto_generated.data[38]
data[2][7] => mux_ilc:auto_generated.data[39]
data[2][8] => mux_ilc:auto_generated.data[40]
data[2][9] => mux_ilc:auto_generated.data[41]
data[2][10] => mux_ilc:auto_generated.data[42]
data[2][11] => mux_ilc:auto_generated.data[43]
data[2][12] => mux_ilc:auto_generated.data[44]
data[2][13] => mux_ilc:auto_generated.data[45]
data[2][14] => mux_ilc:auto_generated.data[46]
data[2][15] => mux_ilc:auto_generated.data[47]
data[3][0] => mux_ilc:auto_generated.data[48]
data[3][1] => mux_ilc:auto_generated.data[49]
data[3][2] => mux_ilc:auto_generated.data[50]
data[3][3] => mux_ilc:auto_generated.data[51]
data[3][4] => mux_ilc:auto_generated.data[52]
data[3][5] => mux_ilc:auto_generated.data[53]
data[3][6] => mux_ilc:auto_generated.data[54]
data[3][7] => mux_ilc:auto_generated.data[55]
data[3][8] => mux_ilc:auto_generated.data[56]
data[3][9] => mux_ilc:auto_generated.data[57]
data[3][10] => mux_ilc:auto_generated.data[58]
data[3][11] => mux_ilc:auto_generated.data[59]
data[3][12] => mux_ilc:auto_generated.data[60]
data[3][13] => mux_ilc:auto_generated.data[61]
data[3][14] => mux_ilc:auto_generated.data[62]
data[3][15] => mux_ilc:auto_generated.data[63]
sel[0] => mux_ilc:auto_generated.sel[0]
sel[1] => mux_ilc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ilc:auto_generated.result[0]
result[1] <= mux_ilc:auto_generated.result[1]
result[2] <= mux_ilc:auto_generated.result[2]
result[3] <= mux_ilc:auto_generated.result[3]
result[4] <= mux_ilc:auto_generated.result[4]
result[5] <= mux_ilc:auto_generated.result[5]
result[6] <= mux_ilc:auto_generated.result[6]
result[7] <= mux_ilc:auto_generated.result[7]
result[8] <= mux_ilc:auto_generated.result[8]
result[9] <= mux_ilc:auto_generated.result[9]
result[10] <= mux_ilc:auto_generated.result[10]
result[11] <= mux_ilc:auto_generated.result[11]
result[12] <= mux_ilc:auto_generated.result[12]
result[13] <= mux_ilc:auto_generated.result[13]
result[14] <= mux_ilc:auto_generated.result[14]
result[15] <= mux_ilc:auto_generated.result[15]


|HarvardArch|regfile:inst11|lpm_mux:MUX4A|mux_ilc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|HarvardArch|regfile:inst11|LPM_FF:R1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|regfile:inst11|LPM_DECODE:DEMUX4
data[0] => decode_2of:auto_generated.data[0]
data[1] => decode_2of:auto_generated.data[1]
enable => decode_2of:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_2of:auto_generated.eq[0]
eq[1] <= decode_2of:auto_generated.eq[1]
eq[2] <= decode_2of:auto_generated.eq[2]
eq[3] <= decode_2of:auto_generated.eq[3]


|HarvardArch|regfile:inst11|LPM_DECODE:DEMUX4|decode_2of:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|regfile:inst11|LPM_FF:R2
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|regfile:inst11|LPM_FF:R3
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|regfile:inst11|LPM_FF:R0
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|regfile:inst11|BUSMUX:MUX2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|HarvardArch|regfile:inst11|BUSMUX:MUX2|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|HarvardArch|regfile:inst11|BUSMUX:MUX2|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|HarvardArch|regfile:inst11|lpm_mux:MUX4B
data[0][0] => mux_ilc:auto_generated.data[0]
data[0][1] => mux_ilc:auto_generated.data[1]
data[0][2] => mux_ilc:auto_generated.data[2]
data[0][3] => mux_ilc:auto_generated.data[3]
data[0][4] => mux_ilc:auto_generated.data[4]
data[0][5] => mux_ilc:auto_generated.data[5]
data[0][6] => mux_ilc:auto_generated.data[6]
data[0][7] => mux_ilc:auto_generated.data[7]
data[0][8] => mux_ilc:auto_generated.data[8]
data[0][9] => mux_ilc:auto_generated.data[9]
data[0][10] => mux_ilc:auto_generated.data[10]
data[0][11] => mux_ilc:auto_generated.data[11]
data[0][12] => mux_ilc:auto_generated.data[12]
data[0][13] => mux_ilc:auto_generated.data[13]
data[0][14] => mux_ilc:auto_generated.data[14]
data[0][15] => mux_ilc:auto_generated.data[15]
data[1][0] => mux_ilc:auto_generated.data[16]
data[1][1] => mux_ilc:auto_generated.data[17]
data[1][2] => mux_ilc:auto_generated.data[18]
data[1][3] => mux_ilc:auto_generated.data[19]
data[1][4] => mux_ilc:auto_generated.data[20]
data[1][5] => mux_ilc:auto_generated.data[21]
data[1][6] => mux_ilc:auto_generated.data[22]
data[1][7] => mux_ilc:auto_generated.data[23]
data[1][8] => mux_ilc:auto_generated.data[24]
data[1][9] => mux_ilc:auto_generated.data[25]
data[1][10] => mux_ilc:auto_generated.data[26]
data[1][11] => mux_ilc:auto_generated.data[27]
data[1][12] => mux_ilc:auto_generated.data[28]
data[1][13] => mux_ilc:auto_generated.data[29]
data[1][14] => mux_ilc:auto_generated.data[30]
data[1][15] => mux_ilc:auto_generated.data[31]
data[2][0] => mux_ilc:auto_generated.data[32]
data[2][1] => mux_ilc:auto_generated.data[33]
data[2][2] => mux_ilc:auto_generated.data[34]
data[2][3] => mux_ilc:auto_generated.data[35]
data[2][4] => mux_ilc:auto_generated.data[36]
data[2][5] => mux_ilc:auto_generated.data[37]
data[2][6] => mux_ilc:auto_generated.data[38]
data[2][7] => mux_ilc:auto_generated.data[39]
data[2][8] => mux_ilc:auto_generated.data[40]
data[2][9] => mux_ilc:auto_generated.data[41]
data[2][10] => mux_ilc:auto_generated.data[42]
data[2][11] => mux_ilc:auto_generated.data[43]
data[2][12] => mux_ilc:auto_generated.data[44]
data[2][13] => mux_ilc:auto_generated.data[45]
data[2][14] => mux_ilc:auto_generated.data[46]
data[2][15] => mux_ilc:auto_generated.data[47]
data[3][0] => mux_ilc:auto_generated.data[48]
data[3][1] => mux_ilc:auto_generated.data[49]
data[3][2] => mux_ilc:auto_generated.data[50]
data[3][3] => mux_ilc:auto_generated.data[51]
data[3][4] => mux_ilc:auto_generated.data[52]
data[3][5] => mux_ilc:auto_generated.data[53]
data[3][6] => mux_ilc:auto_generated.data[54]
data[3][7] => mux_ilc:auto_generated.data[55]
data[3][8] => mux_ilc:auto_generated.data[56]
data[3][9] => mux_ilc:auto_generated.data[57]
data[3][10] => mux_ilc:auto_generated.data[58]
data[3][11] => mux_ilc:auto_generated.data[59]
data[3][12] => mux_ilc:auto_generated.data[60]
data[3][13] => mux_ilc:auto_generated.data[61]
data[3][14] => mux_ilc:auto_generated.data[62]
data[3][15] => mux_ilc:auto_generated.data[63]
sel[0] => mux_ilc:auto_generated.sel[0]
sel[1] => mux_ilc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ilc:auto_generated.result[0]
result[1] <= mux_ilc:auto_generated.result[1]
result[2] <= mux_ilc:auto_generated.result[2]
result[3] <= mux_ilc:auto_generated.result[3]
result[4] <= mux_ilc:auto_generated.result[4]
result[5] <= mux_ilc:auto_generated.result[5]
result[6] <= mux_ilc:auto_generated.result[6]
result[7] <= mux_ilc:auto_generated.result[7]
result[8] <= mux_ilc:auto_generated.result[8]
result[9] <= mux_ilc:auto_generated.result[9]
result[10] <= mux_ilc:auto_generated.result[10]
result[11] <= mux_ilc:auto_generated.result[11]
result[12] <= mux_ilc:auto_generated.result[12]
result[13] <= mux_ilc:auto_generated.result[13]
result[14] <= mux_ilc:auto_generated.result[14]
result[15] <= mux_ilc:auto_generated.result[15]


|HarvardArch|regfile:inst11|lpm_mux:MUX4B|mux_ilc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|HarvardArch|BUSMUX:inst16
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|HarvardArch|BUSMUX:inst16|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|HarvardArch|BUSMUX:inst16|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|HarvardArch|data_mem:inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|HarvardArch|data_mem:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_17q2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_17q2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_17q2:auto_generated.data_a[0]
data_a[1] => altsyncram_17q2:auto_generated.data_a[1]
data_a[2] => altsyncram_17q2:auto_generated.data_a[2]
data_a[3] => altsyncram_17q2:auto_generated.data_a[3]
data_a[4] => altsyncram_17q2:auto_generated.data_a[4]
data_a[5] => altsyncram_17q2:auto_generated.data_a[5]
data_a[6] => altsyncram_17q2:auto_generated.data_a[6]
data_a[7] => altsyncram_17q2:auto_generated.data_a[7]
data_a[8] => altsyncram_17q2:auto_generated.data_a[8]
data_a[9] => altsyncram_17q2:auto_generated.data_a[9]
data_a[10] => altsyncram_17q2:auto_generated.data_a[10]
data_a[11] => altsyncram_17q2:auto_generated.data_a[11]
data_a[12] => altsyncram_17q2:auto_generated.data_a[12]
data_a[13] => altsyncram_17q2:auto_generated.data_a[13]
data_a[14] => altsyncram_17q2:auto_generated.data_a[14]
data_a[15] => altsyncram_17q2:auto_generated.data_a[15]
data_b[0] => altsyncram_17q2:auto_generated.data_b[0]
data_b[1] => altsyncram_17q2:auto_generated.data_b[1]
data_b[2] => altsyncram_17q2:auto_generated.data_b[2]
data_b[3] => altsyncram_17q2:auto_generated.data_b[3]
data_b[4] => altsyncram_17q2:auto_generated.data_b[4]
data_b[5] => altsyncram_17q2:auto_generated.data_b[5]
data_b[6] => altsyncram_17q2:auto_generated.data_b[6]
data_b[7] => altsyncram_17q2:auto_generated.data_b[7]
data_b[8] => altsyncram_17q2:auto_generated.data_b[8]
data_b[9] => altsyncram_17q2:auto_generated.data_b[9]
data_b[10] => altsyncram_17q2:auto_generated.data_b[10]
data_b[11] => altsyncram_17q2:auto_generated.data_b[11]
data_b[12] => altsyncram_17q2:auto_generated.data_b[12]
data_b[13] => altsyncram_17q2:auto_generated.data_b[13]
data_b[14] => altsyncram_17q2:auto_generated.data_b[14]
data_b[15] => altsyncram_17q2:auto_generated.data_b[15]
address_a[0] => altsyncram_17q2:auto_generated.address_a[0]
address_a[1] => altsyncram_17q2:auto_generated.address_a[1]
address_a[2] => altsyncram_17q2:auto_generated.address_a[2]
address_a[3] => altsyncram_17q2:auto_generated.address_a[3]
address_a[4] => altsyncram_17q2:auto_generated.address_a[4]
address_a[5] => altsyncram_17q2:auto_generated.address_a[5]
address_a[6] => altsyncram_17q2:auto_generated.address_a[6]
address_a[7] => altsyncram_17q2:auto_generated.address_a[7]
address_a[8] => altsyncram_17q2:auto_generated.address_a[8]
address_a[9] => altsyncram_17q2:auto_generated.address_a[9]
address_a[10] => altsyncram_17q2:auto_generated.address_a[10]
address_b[0] => altsyncram_17q2:auto_generated.address_b[0]
address_b[1] => altsyncram_17q2:auto_generated.address_b[1]
address_b[2] => altsyncram_17q2:auto_generated.address_b[2]
address_b[3] => altsyncram_17q2:auto_generated.address_b[3]
address_b[4] => altsyncram_17q2:auto_generated.address_b[4]
address_b[5] => altsyncram_17q2:auto_generated.address_b[5]
address_b[6] => altsyncram_17q2:auto_generated.address_b[6]
address_b[7] => altsyncram_17q2:auto_generated.address_b[7]
address_b[8] => altsyncram_17q2:auto_generated.address_b[8]
address_b[9] => altsyncram_17q2:auto_generated.address_b[9]
address_b[10] => altsyncram_17q2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_17q2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_17q2:auto_generated.q_a[0]
q_a[1] <= altsyncram_17q2:auto_generated.q_a[1]
q_a[2] <= altsyncram_17q2:auto_generated.q_a[2]
q_a[3] <= altsyncram_17q2:auto_generated.q_a[3]
q_a[4] <= altsyncram_17q2:auto_generated.q_a[4]
q_a[5] <= altsyncram_17q2:auto_generated.q_a[5]
q_a[6] <= altsyncram_17q2:auto_generated.q_a[6]
q_a[7] <= altsyncram_17q2:auto_generated.q_a[7]
q_a[8] <= altsyncram_17q2:auto_generated.q_a[8]
q_a[9] <= altsyncram_17q2:auto_generated.q_a[9]
q_a[10] <= altsyncram_17q2:auto_generated.q_a[10]
q_a[11] <= altsyncram_17q2:auto_generated.q_a[11]
q_a[12] <= altsyncram_17q2:auto_generated.q_a[12]
q_a[13] <= altsyncram_17q2:auto_generated.q_a[13]
q_a[14] <= altsyncram_17q2:auto_generated.q_a[14]
q_a[15] <= altsyncram_17q2:auto_generated.q_a[15]
q_b[0] <= altsyncram_17q2:auto_generated.q_b[0]
q_b[1] <= altsyncram_17q2:auto_generated.q_b[1]
q_b[2] <= altsyncram_17q2:auto_generated.q_b[2]
q_b[3] <= altsyncram_17q2:auto_generated.q_b[3]
q_b[4] <= altsyncram_17q2:auto_generated.q_b[4]
q_b[5] <= altsyncram_17q2:auto_generated.q_b[5]
q_b[6] <= altsyncram_17q2:auto_generated.q_b[6]
q_b[7] <= altsyncram_17q2:auto_generated.q_b[7]
q_b[8] <= altsyncram_17q2:auto_generated.q_b[8]
q_b[9] <= altsyncram_17q2:auto_generated.q_b[9]
q_b[10] <= altsyncram_17q2:auto_generated.q_b[10]
q_b[11] <= altsyncram_17q2:auto_generated.q_b[11]
q_b[12] <= altsyncram_17q2:auto_generated.q_b[12]
q_b[13] <= altsyncram_17q2:auto_generated.q_b[13]
q_b[14] <= altsyncram_17q2:auto_generated.q_b[14]
q_b[15] <= altsyncram_17q2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|HarvardArch|data_mem:inst1|altsyncram:altsyncram_component|altsyncram_17q2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|HarvardArch|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]


|HarvardArch|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_alc:auto_generated.data[0]
data[0][1] => mux_alc:auto_generated.data[1]
data[0][2] => mux_alc:auto_generated.data[2]
data[0][3] => mux_alc:auto_generated.data[3]
data[0][4] => mux_alc:auto_generated.data[4]
data[0][5] => mux_alc:auto_generated.data[5]
data[0][6] => mux_alc:auto_generated.data[6]
data[0][7] => mux_alc:auto_generated.data[7]
data[0][8] => mux_alc:auto_generated.data[8]
data[0][9] => mux_alc:auto_generated.data[9]
data[0][10] => mux_alc:auto_generated.data[10]
data[1][0] => mux_alc:auto_generated.data[11]
data[1][1] => mux_alc:auto_generated.data[12]
data[1][2] => mux_alc:auto_generated.data[13]
data[1][3] => mux_alc:auto_generated.data[14]
data[1][4] => mux_alc:auto_generated.data[15]
data[1][5] => mux_alc:auto_generated.data[16]
data[1][6] => mux_alc:auto_generated.data[17]
data[1][7] => mux_alc:auto_generated.data[18]
data[1][8] => mux_alc:auto_generated.data[19]
data[1][9] => mux_alc:auto_generated.data[20]
data[1][10] => mux_alc:auto_generated.data[21]
sel[0] => mux_alc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_alc:auto_generated.result[0]
result[1] <= mux_alc:auto_generated.result[1]
result[2] <= mux_alc:auto_generated.result[2]
result[3] <= mux_alc:auto_generated.result[3]
result[4] <= mux_alc:auto_generated.result[4]
result[5] <= mux_alc:auto_generated.result[5]
result[6] <= mux_alc:auto_generated.result[6]
result[7] <= mux_alc:auto_generated.result[7]
result[8] <= mux_alc:auto_generated.result[8]
result[9] <= mux_alc:auto_generated.result[9]
result[10] <= mux_alc:auto_generated.result[10]


|HarvardArch|BUSMUX:inst8|lpm_mux:$00000|mux_alc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w0_n0_mux_dataout.IN1
data[12] => l1_w1_n0_mux_dataout.IN1
data[13] => l1_w2_n0_mux_dataout.IN1
data[14] => l1_w3_n0_mux_dataout.IN1
data[15] => l1_w4_n0_mux_dataout.IN1
data[16] => l1_w5_n0_mux_dataout.IN1
data[17] => l1_w6_n0_mux_dataout.IN1
data[18] => l1_w7_n0_mux_dataout.IN1
data[19] => l1_w8_n0_mux_dataout.IN1
data[20] => l1_w9_n0_mux_dataout.IN1
data[21] => l1_w10_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|HarvardArch|increment:inst15
x[0] => Add0.IN22
x[1] => Add0.IN21
x[2] => Add0.IN20
x[3] => Add0.IN19
x[4] => Add0.IN18
x[5] => Add0.IN17
x[6] => Add0.IN16
x[7] => Add0.IN15
x[8] => Add0.IN14
x[9] => Add0.IN13
x[10] => Add0.IN12
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|HarvardArch|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_qjc:auto_generated.data[0]
data[0][1] => mux_qjc:auto_generated.data[1]
data[1][0] => mux_qjc:auto_generated.data[2]
data[1][1] => mux_qjc:auto_generated.data[3]
sel[0] => mux_qjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qjc:auto_generated.result[0]
result[1] <= mux_qjc:auto_generated.result[1]


|HarvardArch|BUSMUX:inst7|lpm_mux:$00000|mux_qjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w0_n0_mux_dataout.IN1
data[3] => l1_w1_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0


|HarvardArch|LPM_FF:inst4
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
data[15] => dffs[15].DATAIN
data[15] => dffs[15].ADATA
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => dffs[15].SLOAD
sload => dffs[14].SLOAD
sload => dffs[13].SLOAD
sload => dffs[12].SLOAD
sload => dffs[11].SLOAD
sload => dffs[10].SLOAD
sload => dffs[9].SLOAD
sload => dffs[8].SLOAD
sload => dffs[7].SLOAD
sload => dffs[6].SLOAD
sload => dffs[5].SLOAD
sload => dffs[4].SLOAD
sload => dffs[3].SLOAD
sload => dffs[2].SLOAD
sload => dffs[1].SLOAD
sload => dffs[0].SLOAD
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|HarvardArch|prog_mem:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|HarvardArch|prog_mem:inst|altsyncram:altsyncram_component
wren_a => altsyncram_mso1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mso1:auto_generated.data_a[0]
data_a[1] => altsyncram_mso1:auto_generated.data_a[1]
data_a[2] => altsyncram_mso1:auto_generated.data_a[2]
data_a[3] => altsyncram_mso1:auto_generated.data_a[3]
data_a[4] => altsyncram_mso1:auto_generated.data_a[4]
data_a[5] => altsyncram_mso1:auto_generated.data_a[5]
data_a[6] => altsyncram_mso1:auto_generated.data_a[6]
data_a[7] => altsyncram_mso1:auto_generated.data_a[7]
data_a[8] => altsyncram_mso1:auto_generated.data_a[8]
data_a[9] => altsyncram_mso1:auto_generated.data_a[9]
data_a[10] => altsyncram_mso1:auto_generated.data_a[10]
data_a[11] => altsyncram_mso1:auto_generated.data_a[11]
data_a[12] => altsyncram_mso1:auto_generated.data_a[12]
data_a[13] => altsyncram_mso1:auto_generated.data_a[13]
data_a[14] => altsyncram_mso1:auto_generated.data_a[14]
data_a[15] => altsyncram_mso1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mso1:auto_generated.address_a[0]
address_a[1] => altsyncram_mso1:auto_generated.address_a[1]
address_a[2] => altsyncram_mso1:auto_generated.address_a[2]
address_a[3] => altsyncram_mso1:auto_generated.address_a[3]
address_a[4] => altsyncram_mso1:auto_generated.address_a[4]
address_a[5] => altsyncram_mso1:auto_generated.address_a[5]
address_a[6] => altsyncram_mso1:auto_generated.address_a[6]
address_a[7] => altsyncram_mso1:auto_generated.address_a[7]
address_a[8] => altsyncram_mso1:auto_generated.address_a[8]
address_a[9] => altsyncram_mso1:auto_generated.address_a[9]
address_a[10] => altsyncram_mso1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mso1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mso1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mso1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mso1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mso1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mso1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mso1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mso1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mso1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mso1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mso1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mso1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mso1:auto_generated.q_a[11]
q_a[12] <= altsyncram_mso1:auto_generated.q_a[12]
q_a[13] <= altsyncram_mso1:auto_generated.q_a[13]
q_a[14] <= altsyncram_mso1:auto_generated.q_a[14]
q_a[15] <= altsyncram_mso1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|HarvardArch|prog_mem:inst|altsyncram:altsyncram_component|altsyncram_mso1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|HarvardArch|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]


|HarvardArch|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_alc:auto_generated.data[0]
data[0][1] => mux_alc:auto_generated.data[1]
data[0][2] => mux_alc:auto_generated.data[2]
data[0][3] => mux_alc:auto_generated.data[3]
data[0][4] => mux_alc:auto_generated.data[4]
data[0][5] => mux_alc:auto_generated.data[5]
data[0][6] => mux_alc:auto_generated.data[6]
data[0][7] => mux_alc:auto_generated.data[7]
data[0][8] => mux_alc:auto_generated.data[8]
data[0][9] => mux_alc:auto_generated.data[9]
data[0][10] => mux_alc:auto_generated.data[10]
data[1][0] => mux_alc:auto_generated.data[11]
data[1][1] => mux_alc:auto_generated.data[12]
data[1][2] => mux_alc:auto_generated.data[13]
data[1][3] => mux_alc:auto_generated.data[14]
data[1][4] => mux_alc:auto_generated.data[15]
data[1][5] => mux_alc:auto_generated.data[16]
data[1][6] => mux_alc:auto_generated.data[17]
data[1][7] => mux_alc:auto_generated.data[18]
data[1][8] => mux_alc:auto_generated.data[19]
data[1][9] => mux_alc:auto_generated.data[20]
data[1][10] => mux_alc:auto_generated.data[21]
sel[0] => mux_alc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_alc:auto_generated.result[0]
result[1] <= mux_alc:auto_generated.result[1]
result[2] <= mux_alc:auto_generated.result[2]
result[3] <= mux_alc:auto_generated.result[3]
result[4] <= mux_alc:auto_generated.result[4]
result[5] <= mux_alc:auto_generated.result[5]
result[6] <= mux_alc:auto_generated.result[6]
result[7] <= mux_alc:auto_generated.result[7]
result[8] <= mux_alc:auto_generated.result[8]
result[9] <= mux_alc:auto_generated.result[9]
result[10] <= mux_alc:auto_generated.result[10]


|HarvardArch|BUSMUX:inst17|lpm_mux:$00000|mux_alc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w0_n0_mux_dataout.IN1
data[12] => l1_w1_n0_mux_dataout.IN1
data[13] => l1_w2_n0_mux_dataout.IN1
data[14] => l1_w3_n0_mux_dataout.IN1
data[15] => l1_w4_n0_mux_dataout.IN1
data[16] => l1_w5_n0_mux_dataout.IN1
data[17] => l1_w6_n0_mux_dataout.IN1
data[18] => l1_w7_n0_mux_dataout.IN1
data[19] => l1_w8_n0_mux_dataout.IN1
data[20] => l1_w9_n0_mux_dataout.IN1
data[21] => l1_w10_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|HarvardArch|LPM_COUNTER:inst3
clock => cntr_vfh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_vfh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_vfh:auto_generated.sload
data[0] => cntr_vfh:auto_generated.data[0]
data[1] => cntr_vfh:auto_generated.data[1]
data[2] => cntr_vfh:auto_generated.data[2]
data[3] => cntr_vfh:auto_generated.data[3]
data[4] => cntr_vfh:auto_generated.data[4]
data[5] => cntr_vfh:auto_generated.data[5]
data[6] => cntr_vfh:auto_generated.data[6]
data[7] => cntr_vfh:auto_generated.data[7]
data[8] => cntr_vfh:auto_generated.data[8]
data[9] => cntr_vfh:auto_generated.data[9]
data[10] => cntr_vfh:auto_generated.data[10]
cin => ~NO_FANOUT~
q[0] <= cntr_vfh:auto_generated.q[0]
q[1] <= cntr_vfh:auto_generated.q[1]
q[2] <= cntr_vfh:auto_generated.q[2]
q[3] <= cntr_vfh:auto_generated.q[3]
q[4] <= cntr_vfh:auto_generated.q[4]
q[5] <= cntr_vfh:auto_generated.q[5]
q[6] <= cntr_vfh:auto_generated.q[6]
q[7] <= cntr_vfh:auto_generated.q[7]
q[8] <= cntr_vfh:auto_generated.q[8]
q[9] <= cntr_vfh:auto_generated.q[9]
q[10] <= cntr_vfh:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|HarvardArch|LPM_COUNTER:inst3|cntr_vfh:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[10].IN1


