proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0) =
{ true && true }
mulj a39_1 a0_0 a0_0;
split v3_1 tmp_to_use_1 a39_1 64;
join value_1 0@uint64 18446744073709551615@uint64;
and v58_1@uint128 a39_1 value_1;
assume v58_1 = tmp_to_use_1 && true;
mulj a42_1 a0_0 a1_0;
split v6_1 tmp_to_use_2 a42_1 64;
join value_2 0@uint64 18446744073709551615@uint64;
and v59_1@uint128 a42_1 value_2;
assume v59_1 = tmp_to_use_2 && true;
join value_3 0@uint64 2@uint64;
mul v69_1 v59_1 value_3;
add v8_1 v3_1 v69_1;
mulj a44_1 a0_0 a2_0;
split v11_1 tmp_to_use_3 a44_1 64;
join value_4 0@uint64 18446744073709551615@uint64;
and v60_1@uint128 a44_1 value_4;
assume v60_1 = tmp_to_use_3 && true;
add v12_1 v6_1 v60_1;
join value_5 0@uint64 2@uint64;
mul v13_1 v12_1 value_5;
mulj a45_1 a0_0 a3_0;
split v16_1 tmp_to_use_4 a45_1 64;
join value_6 0@uint64 18446744073709551615@uint64;
and v61_1@uint128 a45_1 value_6;
assume v61_1 = tmp_to_use_4 && true;
add v17_1 v11_1 v61_1;
mulj a46_1 a1_0 a2_0;
split v18_1 tmp_to_use_5 a46_1 64;
join value_7 0@uint64 18446744073709551615@uint64;
and v62_1@uint128 a46_1 value_7;
assume v62_1 = tmp_to_use_5 && true;
add v19_1 v17_1 v62_1;
join value_8 0@uint64 2@uint64;
mul v20_1 v19_1 value_8;
add v21_1 v16_1 v18_1;
mulj a47_1 a1_0 a1_0;
split v22_1 tmp_to_use_6 a47_1 64;
join value_9 0@uint64 18446744073709551615@uint64;
and v63_1@uint128 a47_1 value_9;
assume v63_1 = tmp_to_use_6 && true;
add v23_1 v13_1 v63_1;
add v24_1 v20_1 v22_1;
mulj a50_1 a1_0 a3_0;
split v25_1 tmp_to_use_7 a50_1 64;
join value_10 0@uint64 18446744073709551615@uint64;
and v64_1@uint128 a50_1 value_10;
assume v64_1 = tmp_to_use_7 && true;
add v26_1 v21_1 v64_1;
join value_11 0@uint64 2@uint64;
mul v27_1 v26_1 value_11;
mulj a51_1 a2_0 a3_0;
split v28_1 tmp_to_use_8 a51_1 64;
join value_12 0@uint64 18446744073709551615@uint64;
and v65_1@uint128 a51_1 value_12;
assume v65_1 = tmp_to_use_8 && true;
add v29_1 v25_1 v65_1;
join value_13 0@uint64 2@uint64;
mul v30_1 v29_1 value_13;
join value_14 0@uint64 2@uint64;
mul v31_1 v28_1 value_14;
mulj a52_1 a2_0 a2_0;
split v32_1 tmp_to_use_9 a52_1 64;
join value_15 0@uint64 18446744073709551615@uint64;
and v66_1@uint128 a52_1 value_15;
assume v66_1 = tmp_to_use_9 && true;
add v33_1 v27_1 v66_1;
add v34_1 v30_1 v32_1;
mulj a55_1 a3_0 a3_0;
split v35_1 tmp_to_use_10 a55_1 64;
join value_16 0@uint64 18446744073709551615@uint64;
and v67_1@uint128 a55_1 value_16;
assume v67_1 = tmp_to_use_10 && true;
add v36_1 v31_1 v67_1;
{ v58_1 + (v8_1 * 18446744073709551616) + (v23_1 * 340282366920938463463374607431768211456) + (v24_1 * 6277101735386680763835789423207666416102355444464034512896) + (v33_1 * 115792089237316195423570985008687907853269984665640564039457584007913129639936) + (v34_1 * 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936576) + (v36_1 * 39402006196394479212279040100143613805079739270465446667948293404245721771497210611414266254884915640806627990306816) + (v35_1 * 726838724295606890549323807888004534353641360687318060281490199180639288113397923326191050713763565560762521606266177933534601628614656) = (a0_0 + (a1_0 * 18446744073709551616) + (a2_0 * 340282366920938463463374607431768211456) + (a3_0 * 6277101735386680763835789423207666416102355444464034512896)) * (a0_0 + (a1_0 * 18446744073709551616) + (a2_0 * 340282366920938463463374607431768211456) + (a3_0 * 6277101735386680763835789423207666416102355444464034512896)) (mod 18446744073709551615 + (4294967295 * 18446744073709551616) + (0 * 340282366920938463463374607431768211456) + (18446744069414584321 * 6277101735386680763835789423207666416102355444464034512896)) && and [v58_1 = tmp_to_use_1, v59_1 = tmp_to_use_2, v60_1 = tmp_to_use_3, v61_1 = tmp_to_use_4, v62_1 = tmp_to_use_5, v63_1 = tmp_to_use_6, v64_1 = tmp_to_use_7, v65_1 = tmp_to_use_8, v66_1 = tmp_to_use_9, v67_1 = tmp_to_use_10, v58_1 <u 129127208515966861312@128, v8_1 <u 129127208515966861312@128, v23_1 <u 129127208515966861312@128, v24_1 <u 129127208515966861312@128, v33_1 <u 129127208515966861312@128, v34_1 <u 129127208515966861312@128, v36_1 <u 129127208515966861312@128, v35_1 <u 129127208515966861312@128] }