/*
 * iaxxx-register-defs-plugin-instance-header.h
 *
 * Copyright 2017 Knowles Corporation
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; version 2 of the License.
 *
 *  This program is distributed in the hope that it will be useful, but
 *  WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 *  General Public License for more details.
 */

/*
 *
 * AUTO-GENERATED BY gen_reg_header. DO NOT EDIT.
 *
 * sw_register_defs_PLUGIN_INS_HDR.h
 *
 * This file contains definitions for hardware register fields defined in
 * PLUGIN_INS_HDR register yml file. They are automatically extracted by gen_reg
 *
 */
#ifndef __IAXXX_REGISTER_DEFS_PLUGIN_INS_HDR_H__
#define __IAXXX_REGISTER_DEFS_PLUGIN_INS_HDR_H__

/*** The base address for this set of registers ***/
#define IAXXX_PLUGIN_HDR_REGS_ADDR (0x05000000)

/*** PLUGIN_HDR_COUNT (0x05000000) ***/
/*
 * Number of plugin instance groups in the plugin instance block.
 */
#define IAXXX_PLUGIN_HDR_COUNT_ADDR (0x05000000)
#define IAXXX_PLUGIN_HDR_COUNT_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_COUNT_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_COUNT_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_COUNT_RESET_VAL 0x00000000

/*
 * Number of plugin instance groups in the plugin instance block.
 */
#define IAXXX_PLUGIN_HDR_COUNT_VAL_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_COUNT_VAL_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_COUNT_VAL_POS 0
#define IAXXX_PLUGIN_HDR_COUNT_VAL_SIZE 32
#define IAXXX_PLUGIN_HDR_COUNT_VAL_DECL (31 : 0)

/*** PLUGIN_HDR_CREATE_BLOCK_0 (0x05000004) ***/
/*
 * Create/Destroy plugin instances.
 * This register is not cleared on completion of the task.
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_ADDR (0x05000004)
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_RESET_VAL 0x00000000

/*
 * Create/Destroy plugin instance 0
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_0_DECL 0

/*
 * Create/Destroy plugin instance 1
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_1_DECL 1

/*
 * Create/Destroy plugin instance 2
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_2_DECL 2

/*
 * Create/Destroy plugin instance 3
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_3_DECL 3

/*
 * Create/Destroy plugin instance 4
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_4_DECL 4

/*
 * Create/Destroy plugin instance 5
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_5_DECL 5

/*
 * Create/Destroy plugin instance 6
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_6_DECL 6

/*
 * Create/Destroy plugin instance 7
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_7_DECL 7

/*
 * Create/Destroy plugin instance 8
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_8_DECL 8

/*
 * Create/Destroy plugin instance 9
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_9_DECL 9

/*
 * Create/Destroy plugin instance 10
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_10_DECL 10

/*
 * Create/Destroy plugin instance 11
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_11_DECL 11

/*
 * Create/Destroy plugin instance 12
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_12_DECL 12

/*
 * Create/Destroy plugin instance 13
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_13_DECL 13

/*
 * Create/Destroy plugin instance 14
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_14_DECL 14

/*
 * Create/Destroy plugin instance 15
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_15_DECL 15

/*
 * Create/Destroy plugin instance 16
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_16_DECL 16

/*
 * Create/Destroy plugin instance 17
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_17_DECL 17

/*
 * Create/Destroy plugin instance 18
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_18_DECL 18

/*
 * Create/Destroy plugin instance 19
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_19_DECL 19

/*
 * Create/Destroy plugin instance 20
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_20_DECL 20

/*
 * Create/Destroy plugin instance 21
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_21_DECL 21

/*
 * Create/Destroy plugin instance 22
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_22_DECL 22

/*
 * Create/Destroy plugin instance 23
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_23_DECL 23

/*
 * Create/Destroy plugin instance 24
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_24_DECL 24

/*
 * Create/Destroy plugin instance 25
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_25_DECL 25

/*
 * Create/Destroy plugin instance 26
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_26_DECL 26

/*
 * Create/Destroy plugin instance 27
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_27_DECL 27

/*
 * Create/Destroy plugin instance 28
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_28_DECL 28

/*
 * Create/Destroy plugin instance 29
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_29_DECL 29

/*
 * Create/Destroy plugin instance 30
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_30_DECL 30

/*
 * Create/Destroy plugin instance 31
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_0_INS_31_DECL 31

/*** PLUGIN_HDR_ENABLE_BLOCK_0 (0x05000008) ***/
/*
 * Enable (run)/Disable (suspend) the plugin instances.
 * This register is not cleared on completion of the task.
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_ADDR (0x05000008)
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_RESET_VAL 0x00000000

/*
 * Enable/Disable plugin instance 0
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_0_DECL 0

/*
 * Enable/Disable plugin instance 1
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_1_DECL 1

/*
 * Enable/Disable plugin instances 2
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_2_DECL 2

/*
 * Enable/Disable plugin instance 3
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_3_DECL 3

/*
 * Enable/Disable plugin instance 4
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_4_DECL 4

/*
 * Enable/Disable plugin instance 5
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_5_DECL 5

/*
 * Enable/Disable plugin instance 6
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_6_DECL 6

/*
 * Enable/Disable plugin instance 7
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_7_DECL 7

/*
 * Enable/Disable plugin instance 8
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_8_DECL 8

/*
 * Enable/Disable plugin instance 9
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_9_DECL 9

/*
 * Enable/Disable plugin instance 10
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_10_DECL 10

/*
 * Enable/Disable plugin instance 11
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_11_DECL 11

/*
 * Enable/Disable plugin instance 12
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_12_DECL 12

/*
 * Enable/Disable plugin instance 13
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_13_DECL 13

/*
 * Enable/Disable plugin instance 14
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_14_DECL 14

/*
 * Enable/Disable plugin instance 15
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_15_DECL 15

/*
 * Enable/Disable plugin instance 16
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_16_DECL 16

/*
 * Enable/Disable plugin instance 17
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_17_DECL 17

/*
 * Enable/Disable plugin instance 18
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_18_DECL 18

/*
 * Enable/Disable plugin instance 19
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_19_DECL 19

/*
 * Enable/Disable plugin instance 20
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_20_DECL 20

/*
 * Enable/Disable plugin instance 21
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_21_DECL 21

/*
 * Enable/Disable plugin instance 22
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_22_DECL 22

/*
 * Enable/Disable plugin instance 23
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_23_DECL 23

/*
 * Enable/Disable plugin instance 24
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_24_DECL 24

/*
 * Enable/Disable plugin instance 25
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_25_DECL 25

/*
 * Enable/Disable plugin instance 26
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_26_DECL 26

/*
 * Enable/Disable plugin instance 27
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_27_DECL 27

/*
 * Enable/Disable plugin instance 28
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_28_DECL 28

/*
 * Enable/Disable plugin instance 29
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_29_DECL 29

/*
 * Enable/Disable plugin instance 30
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_30_DECL 30

/*
 * Enable/Disable plugin instance 31
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_0_INS_31_DECL 31

/*** PLUGIN_HDR_RESET_BLOCK_0 (0x0500000c) ***/
/*
 * This register can be used to reset any
 * plugin instance(s) internal states.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_ADDR (0x0500000c)
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_RESET_VAL 0x00000000

/*
 * Reset plugin instance 0
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_0_DECL 0

/*
 * Reset plugin instance 1
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_1_DECL 1

/*
 * Reset plugin instance 2
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_2_DECL 2

/*
 * Reset plugin instance 3
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_3_DECL 3

/*
 * Reset plugin instance 4
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_4_DECL 4

/*
 * Reset plugin instance 5
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_5_DECL 5

/*
 * Reset plugin instance 6
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_6_DECL 6

/*
 * Reset plugin instance 7
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_7_DECL 7

/*
 * Reset plugin instance 8
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_8_DECL 8

/*
 * Reset plugin instance 9
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_9_DECL 9

/*
 * Reset plugin instance 10
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_10_DECL 10

/*
 * Reset plugin instance 11
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_11_DECL 11

/*
 * Reset plugin instance 12
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_12_DECL 12

/*
 * Reset plugin instance 13
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_13_DECL 13

/*
 * Reset plugin instance 14
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_14_DECL 14

/*
 * Reset plugin instance 15
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_15_DECL 15

/*
 * Reset plugin instance 16
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_16_DECL 16

/*
 * Reset plugin instance 17
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_17_DECL 17

/*
 * Reset plugin instance 18
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_18_DECL 18

/*
 * Reset plugin instance 19
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_19_DECL 19

/*
 * Reset plugin instance 20
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_20_DECL 20

/*
 * Reset plugin instance 21
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_21_DECL 21

/*
 * Reset plugin instance 22
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_22_DECL 22

/*
 * Reset plugin instance 23
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_23_DECL 23

/*
 * Reset plugin instance 24
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_24_DECL 24

/*
 * Reset plugin instance 25
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_25_DECL 25

/*
 * Reset plugin instance 26
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_26_DECL 26

/*
 * Reset plugin instance 27
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_27_DECL 27

/*
 * Reset plugin instance 28
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_28_DECL 28

/*
 * Reset plugin instance 29
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_29_DECL 29

/*
 * Reset plugin instance 30
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_30_DECL 30

/*
 * Reset plugin instance 31
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_0_INS_31_DECL 31

/*** PLUGIN_HDR_EVT_UPDATE_BLOCK_0 (0x05000010) ***/
/*
 * This register can be used to update event enable/disable
 * for any plugin instance(s).
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_ADDR (0x05000010)
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_RESET_VAL 0x00000000

/*
 * Update Events for instance 0
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_0_DECL 0

/*
 * Update Events for instance 1
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_1_DECL 1

/*
 * Update Events for instance 2
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_2_DECL 2

/*
 * Update Events for instance 3
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_3_DECL 3

/*
 * Update Events for instance 4
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_4_DECL 4

/*
 * Update Events for instance 5
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_5_DECL 5

/*
 * Update Events for instance 6
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_6_DECL 6

/*
 * Update Events for instance 7
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_7_DECL 7

/*
 * Update Events for instance 8
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_8_DECL 8

/*
 * Update Events for instance 9
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_9_DECL 9

/*
 * Update Events for instance 10
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_10_DECL 10

/*
 * Update Events for instance 11
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_11_DECL 11

/*
 * Update Events for instance 12
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_12_DECL 12

/*
 * Update Events for instance 13
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_13_DECL 13

/*
 * Update Events for instance 14
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_14_DECL 14

/*
 * Update Events for instance 15
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_15_DECL 15

/*
 * Update Events for instance 16
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_16_DECL 16

/*
 * Update Events for instance 17
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_17_DECL 17

/*
 * Update Events for instance 18
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_18_DECL 18

/*
 * Update Events for instance 19
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_19_DECL 19

/*
 * Update Events for instance 20
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_20_DECL 20

/*
 * Update Events for instance 21
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_21_DECL 21

/*
 * Update Events for instance 22
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_22_DECL 22

/*
 * Update Events for instance 23
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_23_DECL 23

/*
 * Update Events for instance 24
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_24_DECL 24

/*
 * Update Events for instance 25
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_25_DECL 25

/*
 * Update Events for instance 26
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_26_DECL 26

/*
 * Update Events for instance 27
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_27_DECL 27

/*
 * Update Events for instance 28
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_28_DECL 28

/*
 * Update Events for instance 29
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_29_DECL 29

/*
 * Update Events for instance 30
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_30_DECL 30

/*
 * Update Events for instance 31
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_0_INS_31_DECL 31

/*** PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0 (0x05000014) ***/
/*
 * This register is used to request SetParam to
 * any Plugin Instance(s). This register write is
 * accompanied by writing to appropriate ParamId
 * and ParamVal registers from Plugin Instance Group.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_ADDR (0x05000014)
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_RESET_VAL 0x00000000

/*
 * Request Set Param to plugin instance 0 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_0_DECL 0

/*
 * Request Set Param to plugin instance 1 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_1_DECL 1

/*
 * Request Set Param to plugin instance 2 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_2_DECL 2

/*
 * Request Set Param to plugin instance 3 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_3_DECL 3

/*
 * Request Set Param to plugin instance 4 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_4_DECL 4

/*
 * Request Set Param to plugin instance 5 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_5_DECL 5

/*
 * Request Set Param to plugin instance 6 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_6_DECL 6

/*
 * Request Set Param to plugin instance 7 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_7_DECL 7

/*
 * Request Set Param to plugin instance 8 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_8_DECL 8

/*
 * Request Set Param to plugin instance 9 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_9_DECL 9

/*
 * Request Set Param to plugin instance 10 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_10_DECL 10

/*
 * Request Set Param to plugin instance 11 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_11_DECL 11

/*
 * Request Set Param to plugin instance 12 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_12_DECL 12

/*
 * Request Set Param to plugin instance 13 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_13_DECL 13

/*
 * Request Set Param to plugin instance 14 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_14_DECL 14

/*
 * Request Set Param to plugin instance 15 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_15_DECL 15

/*
 * Request Set Param to plugin instance 16 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_16_DECL 16

/*
 * Request Set Param to plugin instance 17 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_17_DECL 17

/*
 * Request Set Param to plugin instance 18 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_18_DECL 18

/*
 * Request Set Param to plugin instance 19 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_19_DECL 19

/*
 * Request Set Param to plugin instance 20 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_20_DECL 20

/*
 * Request Set Param to plugin instance 21 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_21_DECL 21

/*
 * Request Set Param to plugin instance 22 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_22_DECL 22

/*
 * Request Set Param to plugin instance 23 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_23_DECL 23

/*
 * Request Set Param to plugin instance 24 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_24_DECL 24

/*
 * Request Set Param to plugin instance 25 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_25_DECL 25

/*
 * Request Set Param to plugin instance 26 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_26_DECL 26

/*
 * Request Set Param to plugin instance 27 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_27_DECL 27

/*
 * Request Set Param to plugin instance 28 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_28_DECL 28

/*
 * Request Set Param to plugin instance 29 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_29_DECL 29

/*
 * Request Set Param to plugin instance 30 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_30_DECL 30

/*
 * Request Set Param to plugin instance 31 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_0_INS_31_DECL 31

/*** PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0 (0x05000018) ***/
/*
 * This register is used to request GetParam to
 * any Plugin Instance(s). This register write is
 * accompanied by writing to appropriate ParamId
 * registers from Plugin Instance Group.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_ADDR (0x05000018)
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_RESET_VAL 0x00000000

/*
 * Request Get Param from plugin instance 0 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_0_DECL 0

/*
 * Request Get Param from plugin instance 1 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_1_DECL 1

/*
 * Request Get Param from plugin instance 2 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_2_DECL 2

/*
 * Request Get Param from plugin instance 3 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_3_DECL 3

/*
 * Request Get Param from plugin instance 4 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_4_DECL 4

/*
 * Request Get Param from plugin instance 5 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_5_DECL 5

/*
 * Request Get Param from plugin instance 6 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_6_DECL 6

/*
 * Request Get Param from plugin instance 7 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_7_DECL 7

/*
 * Request Get Param from plugin instance 8 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_8_DECL 8

/*
 * Request Get Param from plugin instance 9 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_9_DECL 9

/*
 * Request Get Param from plugin instance 10 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_10_DECL 10

/*
 * Request Get Param from plugin instance 11 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_11_DECL 11

/*
 * Request Get Param from plugin instance 12 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_12_DECL 12

/*
 * Request Get Param from plugin instance 13 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_13_DECL 13

/*
 * Request Get Param from plugin instance 14 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_14_DECL 14

/*
 * Request Get Param from plugin instance 15 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_15_DECL 15

/*
 * Request Get Param from plugin instance 16 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_16_DECL 16

/*
 * Request Get Param from plugin instance 17 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_17_DECL 17

/*
 * Request Get Param from plugin instance 18 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_18_DECL 18

/*
 * Request Get Param from plugin instance 19 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_19_DECL 19

/*
 * Request Get Param from plugin instance 20 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_20_DECL 20

/*
 * Request Get Param from plugin instance 21 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_21_DECL 21

/*
 * Request Get Param from plugin instance 22 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_22_DECL 22

/*
 * Request Get Param from plugin instance 23 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_23_DECL 23

/*
 * Request Get Param from plugin instance 24 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_24_DECL 24

/*
 * Request Get Param from plugin instance 25 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_25_DECL 25

/*
 * Request Get Param from plugin instance 26 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_26_DECL 26

/*
 * Request Get Param from plugin instance 27 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_27_DECL 27

/*
 * Request Get Param from plugin instance 28 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_28_DECL 28

/*
 * Request Get Param from plugin instance 29 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_29_DECL 29

/*
 * Request Get Param from plugin instance 30 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_30_DECL 30

/*
 * Request Get Param from plugin instance 31 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_0_INS_31_DECL 31

/*** PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0 (0x0500001c) ***/
/*
 * This register is used as a control register to
 * Get/Set Param Block to a particular plugin
 * instance.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_ADDR (0x0500001c)
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_MASK_VAL 0xfbf0ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_RMASK_VAL 0xfbf0ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_WMASK_VAL 0xfbf0ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_RESET_VAL 0x00000000

/*
 * Block size
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_BLK_SIZE_MASK 0x0000ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_BLK_SIZE_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_BLK_SIZE_POS 0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_BLK_SIZE_SIZE 16
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_BLK_SIZE_DECL (15 : 0)

/*
 * Instance Id for Param Block operation
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_INSTANCE_ID_MASK 0x03f00000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_INSTANCE_ID_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_INSTANCE_ID_POS 20
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_INSTANCE_ID_SIZE 6
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_INSTANCE_ID_DECL (25 : 20)

/*
 * Indicate that the Param Block has been consumed
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_DONE_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_DONE_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_DONE_POS 27
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_DONE_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_DONE_DECL 27

/*
 * Indicate that the Param Block has been written to the memory The bit is
 * cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_DONE_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_DONE_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_DONE_POS 28
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_DONE_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_DONE_DECL 28

/*
 * Request GetParamBlock The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_REQ_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_REQ_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_REQ_POS 29
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_REQ_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_GET_BLK_REQ_DECL 29

/*
 * Request SetParamBlock The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_REQ_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_REQ_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_REQ_POS 30
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_REQ_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_SET_BLK_REQ_DECL 30

/*
 * Indicate that the block is a PluginCreationConfig
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_IS_CREATION_CFG_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_IS_CREATION_CFG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_IS_CREATION_CFG_POS 31
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_IS_CREATION_CFG_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_0_IS_CREATION_CFG_DECL 31

/*** PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0 (0x05000020) ***/
/*
 * Param Block header for Get Param block.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_ADDR (0x05000020)
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_RESET_VAL 0x00000000

/*
 * 4-byte Opaque Header
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0 (0x05000024) ***/
/*
 * Address of the Param Block.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_ADDR (0x05000024)
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_RESET_VAL 0x00000000

/*
 * Address to Set/Get Param block.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_ERROR_BLOCK_0 (0x05000028) ***/
/*
 * Error encountered in the last operation.
 */
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_ADDR (0x05000028)
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_RESET_VAL 0x00000000

/*
 * Error encountered in the last operation.
 */
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_ERROR_INS_ID_BLOCK_0 (0x0500002c) ***/
/*
 * Plugin Instance id that encountered an error.
 */
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_ADDR (0x0500002c)
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_MASK_VAL 0x000000ff
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_RMASK_VAL 0x000000ff
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_RESET_VAL 0x00000000

/*
 * Plugin Instance id that encountered an error.
 */
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_ID_MASK 0x000000ff
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_ID_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_ID_POS 0
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_ID_SIZE 8
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_0_ID_DECL (7 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0 (0x05000030) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_ADDR (0x05000030)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0 (0x05000034) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_ADDR (0x05000034)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0 (0x05000038) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_ADDR (0x05000038)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0 (0x0500003c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_ADDR (0x0500003c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0 (0x05000040) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_ADDR (0x05000040)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0 (0x05000044) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_ADDR (0x05000044)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0 (0x05000048) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_ADDR (0x05000048)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0 (0x0500004c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_ADDR (0x0500004c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0 (0x05000050) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_ADDR (0x05000050)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0 (0x05000054) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_ADDR (0x05000054)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0 (0x05000058) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_ADDR (0x05000058)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0 (0x0500005c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_ADDR (0x0500005c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0 (0x05000060) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_ADDR (0x05000060)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0 (0x05000064) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_ADDR (0x05000064)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0 (0x05000068) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_ADDR (0x05000068)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0 (0x0500006c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_ADDR (0x0500006c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0 (0x05000070) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_ADDR (0x05000070)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0 (0x05000074) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_ADDR (0x05000074)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0 (0x05000078) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_ADDR (0x05000078)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0 (0x0500007c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_ADDR (0x0500007c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0 (0x05000080) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_ADDR (0x05000080)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0 (0x05000084) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_ADDR (0x05000084)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0 (0x05000088) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_ADDR (0x05000088)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0 (0x0500008c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_ADDR (0x0500008c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0 (0x05000090) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_ADDR (0x05000090)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0 (0x05000094) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_ADDR (0x05000094)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0 (0x05000098) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_ADDR (0x05000098)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0 (0x0500009c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_ADDR (0x0500009c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0 (0x050000a0) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_ADDR (0x050000a0)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0 (0x050000a4) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_ADDR (0x050000a4)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0 (0x050000a8) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_ADDR (0x050000a8)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0 (0x050000ac) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_ADDR (0x050000ac)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_0_REG_DECL (31 : 0)

/*** PLUGIN_HDR_CREATE_BLOCK_1 (0x050000b0) ***/
/*
 * Create/Destroy plugin instances.
 * This register is not cleared on completion of the task.
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_ADDR (0x050000b0)
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_RESET_VAL 0x00000000

/*
 * Create/Destroy plugin instance 0
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_0_DECL 0

/*
 * Create/Destroy plugin instance 1
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_1_DECL 1

/*
 * Create/Destroy plugin instance 2
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_2_DECL 2

/*
 * Create/Destroy plugin instance 3
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_3_DECL 3

/*
 * Create/Destroy plugin instance 4
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_4_DECL 4

/*
 * Create/Destroy plugin instance 5
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_5_DECL 5

/*
 * Create/Destroy plugin instance 6
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_6_DECL 6

/*
 * Create/Destroy plugin instance 7
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_7_DECL 7

/*
 * Create/Destroy plugin instance 8
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_8_DECL 8

/*
 * Create/Destroy plugin instance 9
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_9_DECL 9

/*
 * Create/Destroy plugin instance 10
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_10_DECL 10

/*
 * Create/Destroy plugin instance 11
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_11_DECL 11

/*
 * Create/Destroy plugin instance 12
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_12_DECL 12

/*
 * Create/Destroy plugin instance 13
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_13_DECL 13

/*
 * Create/Destroy plugin instance 14
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_14_DECL 14

/*
 * Create/Destroy plugin instance 15
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_15_DECL 15

/*
 * Create/Destroy plugin instance 16
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_16_DECL 16

/*
 * Create/Destroy plugin instance 17
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_17_DECL 17

/*
 * Create/Destroy plugin instance 18
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_18_DECL 18

/*
 * Create/Destroy plugin instance 19
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_19_DECL 19

/*
 * Create/Destroy plugin instance 20
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_20_DECL 20

/*
 * Create/Destroy plugin instance 21
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_21_DECL 21

/*
 * Create/Destroy plugin instance 22
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_22_DECL 22

/*
 * Create/Destroy plugin instance 23
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_23_DECL 23

/*
 * Create/Destroy plugin instance 24
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_24_DECL 24

/*
 * Create/Destroy plugin instance 25
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_25_DECL 25

/*
 * Create/Destroy plugin instance 26
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_26_DECL 26

/*
 * Create/Destroy plugin instance 27
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_27_DECL 27

/*
 * Create/Destroy plugin instance 28
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_28_DECL 28

/*
 * Create/Destroy plugin instance 29
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_29_DECL 29

/*
 * Create/Destroy plugin instance 30
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_30_DECL 30

/*
 * Create/Destroy plugin instance 31
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_1_INS_31_DECL 31

/*** PLUGIN_HDR_ENABLE_BLOCK_1 (0x050000b4) ***/
/*
 * Enable (run)/Disable (suspend) the plugin instances.
 * This register is not cleared on completion of the task.
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_ADDR (0x050000b4)
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_RESET_VAL 0x00000000

/*
 * Enable/Disable plugin instance 0
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_0_DECL 0

/*
 * Enable/Disable plugin instance 1
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_1_DECL 1

/*
 * Enable/Disable plugin instances 2
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_2_DECL 2

/*
 * Enable/Disable plugin instance 3
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_3_DECL 3

/*
 * Enable/Disable plugin instance 4
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_4_DECL 4

/*
 * Enable/Disable plugin instance 5
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_5_DECL 5

/*
 * Enable/Disable plugin instance 6
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_6_DECL 6

/*
 * Enable/Disable plugin instance 7
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_7_DECL 7

/*
 * Enable/Disable plugin instance 8
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_8_DECL 8

/*
 * Enable/Disable plugin instance 9
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_9_DECL 9

/*
 * Enable/Disable plugin instance 10
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_10_DECL 10

/*
 * Enable/Disable plugin instance 11
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_11_DECL 11

/*
 * Enable/Disable plugin instance 12
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_12_DECL 12

/*
 * Enable/Disable plugin instance 13
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_13_DECL 13

/*
 * Enable/Disable plugin instance 14
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_14_DECL 14

/*
 * Enable/Disable plugin instance 15
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_15_DECL 15

/*
 * Enable/Disable plugin instance 16
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_16_DECL 16

/*
 * Enable/Disable plugin instance 17
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_17_DECL 17

/*
 * Enable/Disable plugin instance 18
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_18_DECL 18

/*
 * Enable/Disable plugin instance 19
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_19_DECL 19

/*
 * Enable/Disable plugin instance 20
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_20_DECL 20

/*
 * Enable/Disable plugin instance 21
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_21_DECL 21

/*
 * Enable/Disable plugin instance 22
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_22_DECL 22

/*
 * Enable/Disable plugin instance 23
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_23_DECL 23

/*
 * Enable/Disable plugin instance 24
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_24_DECL 24

/*
 * Enable/Disable plugin instance 25
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_25_DECL 25

/*
 * Enable/Disable plugin instance 26
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_26_DECL 26

/*
 * Enable/Disable plugin instance 27
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_27_DECL 27

/*
 * Enable/Disable plugin instance 28
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_28_DECL 28

/*
 * Enable/Disable plugin instance 29
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_29_DECL 29

/*
 * Enable/Disable plugin instance 30
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_30_DECL 30

/*
 * Enable/Disable plugin instance 31
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_1_INS_31_DECL 31

/*** PLUGIN_HDR_RESET_BLOCK_1 (0x050000b8) ***/
/*
 * This register can be used to reset any
 * plugin instance(s) internal states.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_ADDR (0x050000b8)
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_RESET_VAL 0x00000000

/*
 * Reset plugin instance 0
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_0_DECL 0

/*
 * Reset plugin instance 1
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_1_DECL 1

/*
 * Reset plugin instance 2
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_2_DECL 2

/*
 * Reset plugin instance 3
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_3_DECL 3

/*
 * Reset plugin instance 4
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_4_DECL 4

/*
 * Reset plugin instance 5
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_5_DECL 5

/*
 * Reset plugin instance 6
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_6_DECL 6

/*
 * Reset plugin instance 7
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_7_DECL 7

/*
 * Reset plugin instance 8
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_8_DECL 8

/*
 * Reset plugin instance 9
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_9_DECL 9

/*
 * Reset plugin instance 10
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_10_DECL 10

/*
 * Reset plugin instance 11
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_11_DECL 11

/*
 * Reset plugin instance 12
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_12_DECL 12

/*
 * Reset plugin instance 13
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_13_DECL 13

/*
 * Reset plugin instance 14
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_14_DECL 14

/*
 * Reset plugin instance 15
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_15_DECL 15

/*
 * Reset plugin instance 16
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_16_DECL 16

/*
 * Reset plugin instance 17
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_17_DECL 17

/*
 * Reset plugin instance 18
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_18_DECL 18

/*
 * Reset plugin instance 19
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_19_DECL 19

/*
 * Reset plugin instance 20
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_20_DECL 20

/*
 * Reset plugin instance 21
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_21_DECL 21

/*
 * Reset plugin instance 22
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_22_DECL 22

/*
 * Reset plugin instance 23
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_23_DECL 23

/*
 * Reset plugin instance 24
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_24_DECL 24

/*
 * Reset plugin instance 25
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_25_DECL 25

/*
 * Reset plugin instance 26
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_26_DECL 26

/*
 * Reset plugin instance 27
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_27_DECL 27

/*
 * Reset plugin instance 28
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_28_DECL 28

/*
 * Reset plugin instance 29
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_29_DECL 29

/*
 * Reset plugin instance 30
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_30_DECL 30

/*
 * Reset plugin instance 31
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_1_INS_31_DECL 31

/*** PLUGIN_HDR_EVT_UPDATE_BLOCK_1 (0x050000bc) ***/
/*
 * This register can be used to update event enable/disable
 * for any plugin instance(s).
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_ADDR (0x050000bc)
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_RESET_VAL 0x00000000

/*
 * Update Events for instance 0
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_0_DECL 0

/*
 * Update Events for instance 1
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_1_DECL 1

/*
 * Update Events for instance 2
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_2_DECL 2

/*
 * Update Events for instance 3
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_3_DECL 3

/*
 * Update Events for instance 4
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_4_DECL 4

/*
 * Update Events for instance 5
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_5_DECL 5

/*
 * Update Events for instance 6
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_6_DECL 6

/*
 * Update Events for instance 7
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_7_DECL 7

/*
 * Update Events for instance 8
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_8_DECL 8

/*
 * Update Events for instance 9
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_9_DECL 9

/*
 * Update Events for instance 10
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_10_DECL 10

/*
 * Update Events for instance 11
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_11_DECL 11

/*
 * Update Events for instance 12
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_12_DECL 12

/*
 * Update Events for instance 13
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_13_DECL 13

/*
 * Update Events for instance 14
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_14_DECL 14

/*
 * Update Events for instance 15
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_15_DECL 15

/*
 * Update Events for instance 16
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_16_DECL 16

/*
 * Update Events for instance 17
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_17_DECL 17

/*
 * Update Events for instance 18
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_18_DECL 18

/*
 * Update Events for instance 19
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_19_DECL 19

/*
 * Update Events for instance 20
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_20_DECL 20

/*
 * Update Events for instance 21
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_21_DECL 21

/*
 * Update Events for instance 22
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_22_DECL 22

/*
 * Update Events for instance 23
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_23_DECL 23

/*
 * Update Events for instance 24
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_24_DECL 24

/*
 * Update Events for instance 25
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_25_DECL 25

/*
 * Update Events for instance 26
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_26_DECL 26

/*
 * Update Events for instance 27
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_27_DECL 27

/*
 * Update Events for instance 28
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_28_DECL 28

/*
 * Update Events for instance 29
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_29_DECL 29

/*
 * Update Events for instance 30
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_30_DECL 30

/*
 * Update Events for instance 31
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_1_INS_31_DECL 31

/*** PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1 (0x050000c0) ***/
/*
 * This register is used to request SetParam to
 * any Plugin Instance(s). This register write is
 * accompanied by writing to appropriate ParamId
 * and ParamVal registers from Plugin Instance Group.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_ADDR (0x050000c0)
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_RESET_VAL 0x00000000

/*
 * Request Set Param to plugin instance 0 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_0_DECL 0

/*
 * Request Set Param to plugin instance 1 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_1_DECL 1

/*
 * Request Set Param to plugin instance 2 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_2_DECL 2

/*
 * Request Set Param to plugin instance 3 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_3_DECL 3

/*
 * Request Set Param to plugin instance 4 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_4_DECL 4

/*
 * Request Set Param to plugin instance 5 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_5_DECL 5

/*
 * Request Set Param to plugin instance 6 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_6_DECL 6

/*
 * Request Set Param to plugin instance 7 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_7_DECL 7

/*
 * Request Set Param to plugin instance 8 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_8_DECL 8

/*
 * Request Set Param to plugin instance 9 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_9_DECL 9

/*
 * Request Set Param to plugin instance 10 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_10_DECL 10

/*
 * Request Set Param to plugin instance 11 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_11_DECL 11

/*
 * Request Set Param to plugin instance 12 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_12_DECL 12

/*
 * Request Set Param to plugin instance 13 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_13_DECL 13

/*
 * Request Set Param to plugin instance 14 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_14_DECL 14

/*
 * Request Set Param to plugin instance 15 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_15_DECL 15

/*
 * Request Set Param to plugin instance 16 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_16_DECL 16

/*
 * Request Set Param to plugin instance 17 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_17_DECL 17

/*
 * Request Set Param to plugin instance 18 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_18_DECL 18

/*
 * Request Set Param to plugin instance 19 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_19_DECL 19

/*
 * Request Set Param to plugin instance 20 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_20_DECL 20

/*
 * Request Set Param to plugin instance 21 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_21_DECL 21

/*
 * Request Set Param to plugin instance 22 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_22_DECL 22

/*
 * Request Set Param to plugin instance 23 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_23_DECL 23

/*
 * Request Set Param to plugin instance 24 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_24_DECL 24

/*
 * Request Set Param to plugin instance 25 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_25_DECL 25

/*
 * Request Set Param to plugin instance 26 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_26_DECL 26

/*
 * Request Set Param to plugin instance 27 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_27_DECL 27

/*
 * Request Set Param to plugin instance 28 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_28_DECL 28

/*
 * Request Set Param to plugin instance 29 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_29_DECL 29

/*
 * Request Set Param to plugin instance 30 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_30_DECL 30

/*
 * Request Set Param to plugin instance 31 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_1_INS_31_DECL 31

/*** PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1 (0x050000c4) ***/
/*
 * This register is used to request GetParam to
 * any Plugin Instance(s). This register write is
 * accompanied by writing to appropriate ParamId
 * registers from Plugin Instance Group.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_ADDR (0x050000c4)
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_RESET_VAL 0x00000000

/*
 * Request Get Param from plugin instance 0 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_0_DECL 0

/*
 * Request Get Param from plugin instance 1 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_1_DECL 1

/*
 * Request Get Param from plugin instance 2 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_2_DECL 2

/*
 * Request Get Param from plugin instance 3 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_3_DECL 3

/*
 * Request Get Param from plugin instance 4 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_4_DECL 4

/*
 * Request Get Param from plugin instance 5 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_5_DECL 5

/*
 * Request Get Param from plugin instance 6 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_6_DECL 6

/*
 * Request Get Param from plugin instance 7 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_7_DECL 7

/*
 * Request Get Param from plugin instance 8 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_8_DECL 8

/*
 * Request Get Param from plugin instance 9 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_9_DECL 9

/*
 * Request Get Param from plugin instance 10 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_10_DECL 10

/*
 * Request Get Param from plugin instance 11 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_11_DECL 11

/*
 * Request Get Param from plugin instance 12 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_12_DECL 12

/*
 * Request Get Param from plugin instance 13 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_13_DECL 13

/*
 * Request Get Param from plugin instance 14 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_14_DECL 14

/*
 * Request Get Param from plugin instance 15 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_15_DECL 15

/*
 * Request Get Param from plugin instance 16 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_16_DECL 16

/*
 * Request Get Param from plugin instance 17 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_17_DECL 17

/*
 * Request Get Param from plugin instance 18 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_18_DECL 18

/*
 * Request Get Param from plugin instance 19 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_19_DECL 19

/*
 * Request Get Param from plugin instance 20 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_20_DECL 20

/*
 * Request Get Param from plugin instance 21 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_21_DECL 21

/*
 * Request Get Param from plugin instance 22 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_22_DECL 22

/*
 * Request Get Param from plugin instance 23 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_23_DECL 23

/*
 * Request Get Param from plugin instance 24 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_24_DECL 24

/*
 * Request Get Param from plugin instance 25 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_25_DECL 25

/*
 * Request Get Param from plugin instance 26 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_26_DECL 26

/*
 * Request Get Param from plugin instance 27 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_27_DECL 27

/*
 * Request Get Param from plugin instance 28 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_28_DECL 28

/*
 * Request Get Param from plugin instance 29 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_29_DECL 29

/*
 * Request Get Param from plugin instance 30 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_30_DECL 30

/*
 * Request Get Param from plugin instance 31 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_1_INS_31_DECL 31

/*** PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1 (0x050000c8) ***/
/*
 * This register is used as a control register to
 * Get/Set Param Block to a particular plugin
 * instance.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_ADDR (0x050000c8)
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_MASK_VAL 0xfbf0ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_RMASK_VAL 0xfbf0ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_WMASK_VAL 0xfbf0ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_RESET_VAL 0x00000000

/*
 * Block size
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_BLK_SIZE_MASK 0x0000ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_BLK_SIZE_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_BLK_SIZE_POS 0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_BLK_SIZE_SIZE 16
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_BLK_SIZE_DECL (15 : 0)

/*
 * Instance Id for Param Block operation
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_INSTANCE_ID_MASK 0x03f00000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_INSTANCE_ID_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_INSTANCE_ID_POS 20
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_INSTANCE_ID_SIZE 6
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_INSTANCE_ID_DECL (25 : 20)

/*
 * Indicate that the Param Block has been consumed
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_DONE_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_DONE_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_DONE_POS 27
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_DONE_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_DONE_DECL 27

/*
 * Indicate that the Param Block has been written to the memory The bit is
 * cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_DONE_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_DONE_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_DONE_POS 28
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_DONE_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_DONE_DECL 28

/*
 * Request GetParamBlock The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_REQ_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_REQ_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_REQ_POS 29
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_REQ_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_GET_BLK_REQ_DECL 29

/*
 * Request SetParamBlock The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_REQ_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_REQ_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_REQ_POS 30
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_REQ_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_SET_BLK_REQ_DECL 30

/*
 * Indicate that the block is a PluginCreationConfig
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_IS_CREATION_CFG_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_IS_CREATION_CFG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_IS_CREATION_CFG_POS 31
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_IS_CREATION_CFG_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_1_IS_CREATION_CFG_DECL 31

/*** PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1 (0x050000cc) ***/
/*
 * Param Block header for Get Param block.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_ADDR (0x050000cc)
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_RESET_VAL 0x00000000

/*
 * 4-byte Opaque Header
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1 (0x050000d0) ***/
/*
 * Address of the Param Block.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_ADDR (0x050000d0)
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_RESET_VAL 0x00000000

/*
 * Address to Set/Get Param block.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_ERROR_BLOCK_1 (0x050000d4) ***/
/*
 * Error encountered in the last operation.
 */
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_ADDR (0x050000d4)
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_RESET_VAL 0x00000000

/*
 * Error encountered in the last operation.
 */
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_ERROR_INS_ID_BLOCK_1 (0x050000d8) ***/
/*
 * Plugin Instance id that encountered an error.
 */
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_ADDR (0x050000d8)
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_MASK_VAL 0x000000ff
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_RMASK_VAL 0x000000ff
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_RESET_VAL 0x00000000

/*
 * Plugin Instance id that encountered an error.
 */
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_ID_MASK 0x000000ff
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_ID_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_ID_POS 0
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_ID_SIZE 8
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_1_ID_DECL (7 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1 (0x050000dc) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_ADDR (0x050000dc)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1 (0x050000e0) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_ADDR (0x050000e0)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1 (0x050000e4) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_ADDR (0x050000e4)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1 (0x050000e8) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_ADDR (0x050000e8)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1 (0x050000ec) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_ADDR (0x050000ec)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1 (0x050000f0) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_ADDR (0x050000f0)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1 (0x050000f4) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_ADDR (0x050000f4)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1 (0x050000f8) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_ADDR (0x050000f8)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1 (0x050000fc) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_ADDR (0x050000fc)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1 (0x05000100) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_ADDR (0x05000100)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1 (0x05000104) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_ADDR (0x05000104)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1 (0x05000108) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_ADDR (0x05000108)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1 (0x0500010c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_ADDR (0x0500010c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1 (0x05000110) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_ADDR (0x05000110)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1 (0x05000114) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_ADDR (0x05000114)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1 (0x05000118) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_ADDR (0x05000118)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1 (0x0500011c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_ADDR (0x0500011c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1 (0x05000120) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_ADDR (0x05000120)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1 (0x05000124) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_ADDR (0x05000124)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1 (0x05000128) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_ADDR (0x05000128)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1 (0x0500012c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_ADDR (0x0500012c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1 (0x05000130) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_ADDR (0x05000130)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1 (0x05000134) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_ADDR (0x05000134)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1 (0x05000138) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_ADDR (0x05000138)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1 (0x0500013c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_ADDR (0x0500013c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1 (0x05000140) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_ADDR (0x05000140)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1 (0x05000144) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_ADDR (0x05000144)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1 (0x05000148) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_ADDR (0x05000148)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1 (0x0500014c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_ADDR (0x0500014c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1 (0x05000150) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_ADDR (0x05000150)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1 (0x05000154) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_ADDR (0x05000154)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1 (0x05000158) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_ADDR (0x05000158)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_1_REG_DECL (31 : 0)

/*** PLUGIN_HDR_CREATE_BLOCK_2 (0x0500015c) ***/
/*
 * Create/Destroy plugin instances.
 * This register is not cleared on completion of the task.
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_ADDR (0x0500015c)
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_RESET_VAL 0x00000000

/*
 * Create/Destroy plugin instance 0
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_0_DECL 0

/*
 * Create/Destroy plugin instance 1
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_1_DECL 1

/*
 * Create/Destroy plugin instance 2
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_2_DECL 2

/*
 * Create/Destroy plugin instance 3
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_3_DECL 3

/*
 * Create/Destroy plugin instance 4
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_4_DECL 4

/*
 * Create/Destroy plugin instance 5
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_5_DECL 5

/*
 * Create/Destroy plugin instance 6
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_6_DECL 6

/*
 * Create/Destroy plugin instance 7
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_7_DECL 7

/*
 * Create/Destroy plugin instance 8
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_8_DECL 8

/*
 * Create/Destroy plugin instance 9
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_9_DECL 9

/*
 * Create/Destroy plugin instance 10
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_10_DECL 10

/*
 * Create/Destroy plugin instance 11
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_11_DECL 11

/*
 * Create/Destroy plugin instance 12
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_12_DECL 12

/*
 * Create/Destroy plugin instance 13
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_13_DECL 13

/*
 * Create/Destroy plugin instance 14
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_14_DECL 14

/*
 * Create/Destroy plugin instance 15
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_15_DECL 15

/*
 * Create/Destroy plugin instance 16
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_16_DECL 16

/*
 * Create/Destroy plugin instance 17
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_17_DECL 17

/*
 * Create/Destroy plugin instance 18
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_18_DECL 18

/*
 * Create/Destroy plugin instance 19
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_19_DECL 19

/*
 * Create/Destroy plugin instance 20
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_20_DECL 20

/*
 * Create/Destroy plugin instance 21
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_21_DECL 21

/*
 * Create/Destroy plugin instance 22
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_22_DECL 22

/*
 * Create/Destroy plugin instance 23
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_23_DECL 23

/*
 * Create/Destroy plugin instance 24
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_24_DECL 24

/*
 * Create/Destroy plugin instance 25
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_25_DECL 25

/*
 * Create/Destroy plugin instance 26
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_26_DECL 26

/*
 * Create/Destroy plugin instance 27
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_27_DECL 27

/*
 * Create/Destroy plugin instance 28
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_28_DECL 28

/*
 * Create/Destroy plugin instance 29
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_29_DECL 29

/*
 * Create/Destroy plugin instance 30
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_30_DECL 30

/*
 * Create/Destroy plugin instance 31
 * 0 - Destroy
 * 1 - Create
 */
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_CREATE_BLOCK_2_INS_31_DECL 31

/*** PLUGIN_HDR_ENABLE_BLOCK_2 (0x05000160) ***/
/*
 * Enable (run)/Disable (suspend) the plugin instances.
 * This register is not cleared on completion of the task.
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_ADDR (0x05000160)
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_RESET_VAL 0x00000000

/*
 * Enable/Disable plugin instance 0
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_0_DECL 0

/*
 * Enable/Disable plugin instance 1
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_1_DECL 1

/*
 * Enable/Disable plugin instances 2
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_2_DECL 2

/*
 * Enable/Disable plugin instance 3
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_3_DECL 3

/*
 * Enable/Disable plugin instance 4
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_4_DECL 4

/*
 * Enable/Disable plugin instance 5
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_5_DECL 5

/*
 * Enable/Disable plugin instance 6
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_6_DECL 6

/*
 * Enable/Disable plugin instance 7
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_7_DECL 7

/*
 * Enable/Disable plugin instance 8
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_8_DECL 8

/*
 * Enable/Disable plugin instance 9
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_9_DECL 9

/*
 * Enable/Disable plugin instance 10
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_10_DECL 10

/*
 * Enable/Disable plugin instance 11
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_11_DECL 11

/*
 * Enable/Disable plugin instance 12
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_12_DECL 12

/*
 * Enable/Disable plugin instance 13
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_13_DECL 13

/*
 * Enable/Disable plugin instance 14
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_14_DECL 14

/*
 * Enable/Disable plugin instance 15
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_15_DECL 15

/*
 * Enable/Disable plugin instance 16
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_16_DECL 16

/*
 * Enable/Disable plugin instance 17
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_17_DECL 17

/*
 * Enable/Disable plugin instance 18
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_18_DECL 18

/*
 * Enable/Disable plugin instance 19
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_19_DECL 19

/*
 * Enable/Disable plugin instance 20
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_20_DECL 20

/*
 * Enable/Disable plugin instance 21
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_21_DECL 21

/*
 * Enable/Disable plugin instance 22
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_22_DECL 22

/*
 * Enable/Disable plugin instance 23
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_23_DECL 23

/*
 * Enable/Disable plugin instance 24
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_24_DECL 24

/*
 * Enable/Disable plugin instance 25
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_25_DECL 25

/*
 * Enable/Disable plugin instance 26
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_26_DECL 26

/*
 * Enable/Disable plugin instance 27
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_27_DECL 27

/*
 * Enable/Disable plugin instance 28
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_28_DECL 28

/*
 * Enable/Disable plugin instance 29
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_29_DECL 29

/*
 * Enable/Disable plugin instance 30
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_30_DECL 30

/*
 * Enable/Disable plugin instance 31
 * 0 - Disable
 * 1 - Enable
 */
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_ENABLE_BLOCK_2_INS_31_DECL 31

/*** PLUGIN_HDR_RESET_BLOCK_2 (0x05000164) ***/
/*
 * This register can be used to reset any
 * plugin instance(s) internal states.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_ADDR (0x05000164)
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_RESET_VAL 0x00000000

/*
 * Reset plugin instance 0
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_0_DECL 0

/*
 * Reset plugin instance 1
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_1_DECL 1

/*
 * Reset plugin instance 2
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_2_DECL 2

/*
 * Reset plugin instance 3
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_3_DECL 3

/*
 * Reset plugin instance 4
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_4_DECL 4

/*
 * Reset plugin instance 5
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_5_DECL 5

/*
 * Reset plugin instance 6
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_6_DECL 6

/*
 * Reset plugin instance 7
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_7_DECL 7

/*
 * Reset plugin instance 8
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_8_DECL 8

/*
 * Reset plugin instance 9
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_9_DECL 9

/*
 * Reset plugin instance 10
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_10_DECL 10

/*
 * Reset plugin instance 11
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_11_DECL 11

/*
 * Reset plugin instance 12
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_12_DECL 12

/*
 * Reset plugin instance 13
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_13_DECL 13

/*
 * Reset plugin instance 14
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_14_DECL 14

/*
 * Reset plugin instance 15
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_15_DECL 15

/*
 * Reset plugin instance 16
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_16_DECL 16

/*
 * Reset plugin instance 17
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_17_DECL 17

/*
 * Reset plugin instance 18
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_18_DECL 18

/*
 * Reset plugin instance 19
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_19_DECL 19

/*
 * Reset plugin instance 20
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_20_DECL 20

/*
 * Reset plugin instance 21
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_21_DECL 21

/*
 * Reset plugin instance 22
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_22_DECL 22

/*
 * Reset plugin instance 23
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_23_DECL 23

/*
 * Reset plugin instance 24
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_24_DECL 24

/*
 * Reset plugin instance 25
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_25_DECL 25

/*
 * Reset plugin instance 26
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_26_DECL 26

/*
 * Reset plugin instance 27
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_27_DECL 27

/*
 * Reset plugin instance 28
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_28_DECL 28

/*
 * Reset plugin instance 29
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_29_DECL 29

/*
 * Reset plugin instance 30
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_30_DECL 30

/*
 * Reset plugin instance 31
 * 0 - No change
 * 1 - Reset
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_RESET_BLOCK_2_INS_31_DECL 31

/*** PLUGIN_HDR_EVT_UPDATE_BLOCK_2 (0x05000168) ***/
/*
 * This register can be used to update event enable/disable
 * for any plugin instance(s).
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_ADDR (0x05000168)
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_RESET_VAL 0x00000000

/*
 * Update Events for instance 0
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_0_DECL 0

/*
 * Update Events for instance 1
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_1_DECL 1

/*
 * Update Events for instance 2
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_2_DECL 2

/*
 * Update Events for instance 3
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_3_DECL 3

/*
 * Update Events for instance 4
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_4_DECL 4

/*
 * Update Events for instance 5
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_5_DECL 5

/*
 * Update Events for instance 6
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_6_DECL 6

/*
 * Update Events for instance 7
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_7_DECL 7

/*
 * Update Events for instance 8
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_8_DECL 8

/*
 * Update Events for instance 9
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_9_DECL 9

/*
 * Update Events for instance 10
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_10_DECL 10

/*
 * Update Events for instance 11
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_11_DECL 11

/*
 * Update Events for instance 12
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_12_DECL 12

/*
 * Update Events for instance 13
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_13_DECL 13

/*
 * Update Events for instance 14
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_14_DECL 14

/*
 * Update Events for instance 15
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_15_DECL 15

/*
 * Update Events for instance 16
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_16_DECL 16

/*
 * Update Events for instance 17
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_17_DECL 17

/*
 * Update Events for instance 18
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_18_DECL 18

/*
 * Update Events for instance 19
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_19_DECL 19

/*
 * Update Events for instance 20
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_20_DECL 20

/*
 * Update Events for instance 21
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_21_DECL 21

/*
 * Update Events for instance 22
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_22_DECL 22

/*
 * Update Events for instance 23
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_23_DECL 23

/*
 * Update Events for instance 24
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_24_DECL 24

/*
 * Update Events for instance 25
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_25_DECL 25

/*
 * Update Events for instance 26
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_26_DECL 26

/*
 * Update Events for instance 27
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_27_DECL 27

/*
 * Update Events for instance 28
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_28_DECL 28

/*
 * Update Events for instance 29
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_29_DECL 29

/*
 * Update Events for instance 30
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_30_DECL 30

/*
 * Update Events for instance 31
 * 0 - No change
 * 1 - Update
 * The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_EVT_UPDATE_BLOCK_2_INS_31_DECL 31

/*** PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2 (0x0500016c) ***/
/*
 * This register is used to request SetParam to
 * any Plugin Instance(s). This register write is
 * accompanied by writing to appropriate ParamId
 * and ParamVal registers from Plugin Instance Group.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_ADDR (0x0500016c)
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_RESET_VAL 0x00000000

/*
 * Request Set Param to plugin instance 0 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_0_DECL 0

/*
 * Request Set Param to plugin instance 1 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_1_DECL 1

/*
 * Request Set Param to plugin instance 2 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_2_DECL 2

/*
 * Request Set Param to plugin instance 3 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_3_DECL 3

/*
 * Request Set Param to plugin instance 4 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_4_DECL 4

/*
 * Request Set Param to plugin instance 5 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_5_DECL 5

/*
 * Request Set Param to plugin instance 6 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_6_DECL 6

/*
 * Request Set Param to plugin instance 7 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_7_DECL 7

/*
 * Request Set Param to plugin instance 8 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_8_DECL 8

/*
 * Request Set Param to plugin instance 9 The bit is cleared on completion of
 * task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_9_DECL 9

/*
 * Request Set Param to plugin instance 10 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_10_DECL 10

/*
 * Request Set Param to plugin instance 11 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_11_DECL 11

/*
 * Request Set Param to plugin instance 12 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_12_DECL 12

/*
 * Request Set Param to plugin instance 13 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_13_DECL 13

/*
 * Request Set Param to plugin instance 14 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_14_DECL 14

/*
 * Request Set Param to plugin instance 15 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_15_DECL 15

/*
 * Request Set Param to plugin instance 16 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_16_DECL 16

/*
 * Request Set Param to plugin instance 17 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_17_DECL 17

/*
 * Request Set Param to plugin instance 18 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_18_DECL 18

/*
 * Request Set Param to plugin instance 19 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_19_DECL 19

/*
 * Request Set Param to plugin instance 20 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_20_DECL 20

/*
 * Request Set Param to plugin instance 21 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_21_DECL 21

/*
 * Request Set Param to plugin instance 22 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_22_DECL 22

/*
 * Request Set Param to plugin instance 23 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_23_DECL 23

/*
 * Request Set Param to plugin instance 24 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_24_DECL 24

/*
 * Request Set Param to plugin instance 25 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_25_DECL 25

/*
 * Request Set Param to plugin instance 26 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_26_DECL 26

/*
 * Request Set Param to plugin instance 27 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_27_DECL 27

/*
 * Request Set Param to plugin instance 28 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_28_DECL 28

/*
 * Request Set Param to plugin instance 29 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_29_DECL 29

/*
 * Request Set Param to plugin instance 30 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_30_DECL 30

/*
 * Request Set Param to plugin instance 31 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_SET_PARAM_REQ_BLOCK_2_INS_31_DECL 31

/*** PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2 (0x05000170) ***/
/*
 * This register is used to request GetParam to
 * any Plugin Instance(s). This register write is
 * accompanied by writing to appropriate ParamId
 * registers from Plugin Instance Group.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_ADDR (0x05000170)
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_RESET_VAL 0x00000000

/*
 * Request Get Param from plugin instance 0 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_0_MASK 0x00000001
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_0_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_0_POS 0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_0_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_0_DECL 0

/*
 * Request Get Param from plugin instance 1 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_1_MASK 0x00000002
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_1_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_1_POS 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_1_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_1_DECL 1

/*
 * Request Get Param from plugin instance 2 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_2_MASK 0x00000004
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_2_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_2_POS 2
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_2_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_2_DECL 2

/*
 * Request Get Param from plugin instance 3 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_3_MASK 0x00000008
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_3_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_3_POS 3
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_3_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_3_DECL 3

/*
 * Request Get Param from plugin instance 4 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_4_MASK 0x00000010
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_4_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_4_POS 4
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_4_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_4_DECL 4

/*
 * Request Get Param from plugin instance 5 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_5_MASK 0x00000020
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_5_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_5_POS 5
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_5_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_5_DECL 5

/*
 * Request Get Param from plugin instance 6 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_6_MASK 0x00000040
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_6_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_6_POS 6
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_6_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_6_DECL 6

/*
 * Request Get Param from plugin instance 7 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_7_MASK 0x00000080
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_7_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_7_POS 7
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_7_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_7_DECL 7

/*
 * Request Get Param from plugin instance 8 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_8_MASK 0x00000100
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_8_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_8_POS 8
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_8_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_8_DECL 8

/*
 * Request Get Param from plugin instance 9 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_9_MASK 0x00000200
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_9_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_9_POS 9
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_9_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_9_DECL 9

/*
 * Request Get Param from plugin instance 10 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_10_MASK 0x00000400
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_10_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_10_POS 10
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_10_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_10_DECL 10

/*
 * Request Get Param from plugin instance 11 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_11_MASK 0x00000800
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_11_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_11_POS 11
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_11_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_11_DECL 11

/*
 * Request Get Param from plugin instance 12 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_12_MASK 0x00001000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_12_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_12_POS 12
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_12_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_12_DECL 12

/*
 * Request Get Param from plugin instance 13 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_13_MASK 0x00002000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_13_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_13_POS 13
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_13_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_13_DECL 13

/*
 * Request Get Param from plugin instance 14 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_14_MASK 0x00004000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_14_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_14_POS 14
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_14_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_14_DECL 14

/*
 * Request Get Param from plugin instance 15 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_15_MASK 0x00008000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_15_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_15_POS 15
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_15_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_15_DECL 15

/*
 * Request Get Param from plugin instance 16 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_16_MASK 0x00010000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_16_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_16_POS 16
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_16_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_16_DECL 16

/*
 * Request Get Param from plugin instance 17 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_17_MASK 0x00020000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_17_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_17_POS 17
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_17_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_17_DECL 17

/*
 * Request Get Param from plugin instance 18 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_18_MASK 0x00040000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_18_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_18_POS 18
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_18_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_18_DECL 18

/*
 * Request Get Param from plugin instance 19 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_19_MASK 0x00080000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_19_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_19_POS 19
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_19_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_19_DECL 19

/*
 * Request Get Param from plugin instance 20 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_20_MASK 0x00100000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_20_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_20_POS 20
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_20_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_20_DECL 20

/*
 * Request Get Param from plugin instance 21 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_21_MASK 0x00200000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_21_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_21_POS 21
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_21_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_21_DECL 21

/*
 * Request Get Param from plugin instance 22 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_22_MASK 0x00400000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_22_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_22_POS 22
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_22_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_22_DECL 22

/*
 * Request Get Param from plugin instance 23 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_23_MASK 0x00800000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_23_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_23_POS 23
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_23_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_23_DECL 23

/*
 * Request Get Param from plugin instance 24 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_24_MASK 0x01000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_24_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_24_POS 24
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_24_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_24_DECL 24

/*
 * Request Get Param from plugin instance 25 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_25_MASK 0x02000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_25_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_25_POS 25
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_25_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_25_DECL 25

/*
 * Request Get Param from plugin instance 26 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_26_MASK 0x04000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_26_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_26_POS 26
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_26_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_26_DECL 26

/*
 * Request Get Param from plugin instance 27 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_27_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_27_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_27_POS 27
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_27_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_27_DECL 27

/*
 * Request Get Param from plugin instance 28 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_28_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_28_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_28_POS 28
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_28_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_28_DECL 28

/*
 * Request Get Param from plugin instance 29 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_29_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_29_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_29_POS 29
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_29_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_29_DECL 29

/*
 * Request Get Param from plugin instance 30 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_30_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_30_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_30_POS 30
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_30_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_30_DECL 30

/*
 * Request Get Param from plugin instance 31 The bit is cleared on completion
 * of task.
 */
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_31_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_31_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_31_POS 31
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_31_SIZE 1
#define IAXXX_PLUGIN_HDR_GET_PARAM_REQ_BLOCK_2_INS_31_DECL 31

/*** PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2 (0x05000174) ***/
/*
 * This register is used as a control register to
 * Get/Set Param Block to a particular plugin
 * instance.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_ADDR (0x05000174)
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_MASK_VAL 0xfbf0ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_RMASK_VAL 0xfbf0ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_WMASK_VAL 0xfbf0ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_RESET_VAL 0x00000000

/*
 * Block size
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_BLK_SIZE_MASK 0x0000ffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_BLK_SIZE_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_BLK_SIZE_POS 0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_BLK_SIZE_SIZE 16
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_BLK_SIZE_DECL (15 : 0)

/*
 * Instance Id for Param Block operation
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_INSTANCE_ID_MASK 0x03f00000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_INSTANCE_ID_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_INSTANCE_ID_POS 20
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_INSTANCE_ID_SIZE 6
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_INSTANCE_ID_DECL (25 : 20)

/*
 * Indicate that the Param Block has been consumed
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_DONE_MASK 0x08000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_DONE_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_DONE_POS 27
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_DONE_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_DONE_DECL 27

/*
 * Indicate that the Param Block has been written to the memory The bit is
 * cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_DONE_MASK 0x10000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_DONE_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_DONE_POS 28
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_DONE_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_DONE_DECL 28

/*
 * Request GetParamBlock The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_REQ_MASK 0x20000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_REQ_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_REQ_POS 29
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_REQ_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_GET_BLK_REQ_DECL 29

/*
 * Request SetParamBlock The bit is cleared on completion of task.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_REQ_MASK 0x40000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_REQ_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_REQ_POS 30
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_REQ_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_SET_BLK_REQ_DECL 30

/*
 * Indicate that the block is a PluginCreationConfig
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_IS_CREATION_CFG_MASK 0x80000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_IS_CREATION_CFG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_IS_CREATION_CFG_POS 31
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_IS_CREATION_CFG_SIZE 1
#define IAXXX_PLUGIN_HDR_PARAM_BLK_CTRL_BLOCK_2_IS_CREATION_CFG_DECL 31

/*** PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2 (0x05000178) ***/
/*
 * Param Block header for Get Param block.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_ADDR (0x05000178)
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_WMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_RESET_VAL 0x00000000

/*
 * 4-byte Opaque Header
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_PARAM_BLK_HDR_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2 (0x0500017c) ***/
/*
 * Address of the Param Block.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_ADDR (0x0500017c)
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_RESET_VAL 0x00000000

/*
 * Address to Set/Get Param block.
 */
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_PARAM_BLK_ADDR_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_ERROR_BLOCK_2 (0x05000180) ***/
/*
 * Error encountered in the last operation.
 */
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_ADDR (0x05000180)
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_RESET_VAL 0x00000000

/*
 * Error encountered in the last operation.
 */
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_ERROR_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_ERROR_INS_ID_BLOCK_2 (0x05000184) ***/
/*
 * Plugin Instance id that encountered an error.
 */
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_ADDR (0x05000184)
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_MASK_VAL 0x000000ff
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_RMASK_VAL 0x000000ff
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_RESET_VAL 0x00000000

/*
 * Plugin Instance id that encountered an error.
 */
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_ID_MASK 0x000000ff
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_ID_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_ID_POS 0
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_ID_SIZE 8
#define IAXXX_PLUGIN_HDR_ERROR_INS_ID_BLOCK_2_ID_DECL (7 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2 (0x05000188) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_ADDR (0x05000188)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_0_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2 (0x0500018c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_ADDR (0x0500018c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_0_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2 (0x05000190) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_ADDR (0x05000190)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_1_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2 (0x05000194) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_ADDR (0x05000194)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_1_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2 (0x05000198) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_ADDR (0x05000198)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_2_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2 (0x0500019c) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_ADDR (0x0500019c)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_2_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2 (0x050001a0) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_ADDR (0x050001a0)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_3_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2 (0x050001a4) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_ADDR (0x050001a4)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_3_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2 (0x050001a8) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_ADDR (0x050001a8)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_4_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2 (0x050001ac) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_ADDR (0x050001ac)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_4_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2 (0x050001b0) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_ADDR (0x050001b0)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_5_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2 (0x050001b4) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_ADDR (0x050001b4)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_5_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2 (0x050001b8) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_ADDR (0x050001b8)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_6_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2 (0x050001bc) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_ADDR (0x050001bc)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_6_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2 (0x050001c0) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_ADDR (0x050001c0)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_7_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2 (0x050001c4) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_ADDR (0x050001c4)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_7_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2 (0x050001c8) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_ADDR (0x050001c8)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_8_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2 (0x050001cc) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_ADDR (0x050001cc)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_8_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2 (0x050001d0) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_ADDR (0x050001d0)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_9_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2 (0x050001d4) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_ADDR (0x050001d4)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_9_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2 (0x050001d8) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_ADDR (0x050001d8)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_10_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2 (0x050001dc) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_ADDR (0x050001dc)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_10_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2 (0x050001e0) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_ADDR (0x050001e0)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_11_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2 (0x050001e4) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_ADDR (0x050001e4)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_11_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2 (0x050001e8) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_ADDR (0x050001e8)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_12_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2 (0x050001ec) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_ADDR (0x050001ec)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_12_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2 (0x050001f0) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_ADDR (0x050001f0)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_13_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2 (0x050001f4) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_ADDR (0x050001f4)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_13_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2 (0x050001f8) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_ADDR (0x050001f8)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_14_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2 (0x050001fc) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_ADDR (0x050001fc)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_14_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2 (0x05000200) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_ADDR (0x05000200)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_RESET_VAL 0x00000000

/*
 * Lower 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_LOW_ENDPOINT_15_BLOCK_2_REG_DECL (31 : 0)

/*** PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2 (0x05000204) ***/
/*
 * When a parameter is set to a plugin using SetParam, the timestamp of the
 * last frame processed by each endpoints are copied to these registers.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_ADDR (0x05000204)
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_MASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_RMASK_VAL 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_WMASK_VAL 0x00000000
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_RESET_VAL 0x00000000

/*
 * Upper 32 bits of timestamp from frame processed by the endpoint before the
 * SetParam.
 */
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_REG_MASK 0xffffffff
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_REG_RESET_VAL 0x0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_REG_POS 0
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_REG_SIZE 32
#define IAXXX_PLUGIN_HDR_TIMESTAMP_HIGH_ENDPOINT_15_BLOCK_2_REG_DECL (31 : 0)


/* Number of registers in the module */
#define IAXXX_PLUGIN_HDR_REG_NUM 130

#endif /* __IAXXX_REGISTER_DEFS_PLUGIN_INS_HDR_H__ */
