// Seed: 2831560227
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      .id_0(id_2), .id_1(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_1
  );
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    output wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
