{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396483608655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396483608657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  2 20:06:48 2014 " "Processing started: Wed Apr  2 20:06:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396483608657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396483608657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab3B -c mastermindVGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab3B -c mastermindVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396483608658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mastermindVGA_7_1200mv_85c_slow.vho /afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/ simulation " "Generated file mastermindVGA_7_1200mv_85c_slow.vho in folder \"/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396483609459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mastermindVGA_7_1200mv_0c_slow.vho /afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/ simulation " "Generated file mastermindVGA_7_1200mv_0c_slow.vho in folder \"/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396483609799 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mastermindVGA_min_1200mv_0c_fast.vho /afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/ simulation " "Generated file mastermindVGA_min_1200mv_0c_fast.vho in folder \"/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396483610133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mastermindVGA.vho /afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/ simulation " "Generated file mastermindVGA.vho in folder \"/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396483610463 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mastermindVGA_7_1200mv_85c_vhd_slow.sdo /afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/ simulation " "Generated file mastermindVGA_7_1200mv_85c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396483610683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mastermindVGA_7_1200mv_0c_vhd_slow.sdo /afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/ simulation " "Generated file mastermindVGA_7_1200mv_0c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396483610902 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mastermindVGA_min_1200mv_0c_vhd_fast.sdo /afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/ simulation " "Generated file mastermindVGA_min_1200mv_0c_vhd_fast.sdo in folder \"/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396483611125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mastermindVGA_vhd.sdo /afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/ simulation " "Generated file mastermindVGA_vhd.sdo in folder \"/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396483611346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396483611465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  2 20:06:51 2014 " "Processing ended: Wed Apr  2 20:06:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396483611465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396483611465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396483611465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396483611465 ""}
