// Seed: 3778671318
module module_0;
  assign id_1 = id_1 == 1'b0;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_7 = 1, id_8;
  module_0 modCall_1 ();
  always
    if (id_4)
      if (id_8) begin : LABEL_0
        id_8 <= id_5 == id_2;
      end
  always @(1) begin : LABEL_0
    if (1)
      assert (1)
      else;
    else assert (id_4 < 1);
    id_1 <= id_4;
  end
endmodule
