\hypertarget{arm__iir__lattice__init__f32_8c_source}{}\doxysection{arm\+\_\+iir\+\_\+lattice\+\_\+init\+\_\+f32.\+c}
\label{arm__iir__lattice__init__f32_8c_source}\index{Autodrone32/Libraries/CMSIS/DSP/FilteringFunctions/arm\_iir\_lattice\_init\_f32.c@{Autodrone32/Libraries/CMSIS/DSP/FilteringFunctions/arm\_iir\_lattice\_init\_f32.c}}
\mbox{\hyperlink{arm__iir__lattice__init__f32_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00001}00001 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00002}00002 \textcolor{comment}{ * Project:      CMSIS DSP Library}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00003}00003 \textcolor{comment}{ * Title:        arm\_iir\_lattice\_init\_f32.c}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00004}00004 \textcolor{comment}{ * Description:  Floating-\/point IIR lattice filter initialization function}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00005}00005 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00006}00006 \textcolor{comment}{ * \$Date:        23 April 2021}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00007}00007 \textcolor{comment}{ * \$Revision:    V1.9.0}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00008}00008 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00009}00009 \textcolor{comment}{ * Target Processor: Cortex-\/M and Cortex-\/A cores}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00010}00010 \textcolor{comment}{ * -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00011}00011 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00012}00012 \textcolor{comment}{ * Copyright (C) 2010-\/2021 ARM Limited or its affiliates. All rights reserved.}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00013}00013 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00014}00014 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00015}00015 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00016}00016 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00017}00017 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00018}00018 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00019}00019 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00020}00020 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00021}00021 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00022}00022 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00023}00023 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00024}00024 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00025}00025 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00026}00026 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00027}00027 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00028}00028 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00029}00029 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{filtering__functions_8h}{dsp/filtering\_functions.h}}"{}}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00030}00030 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00051}\mbox{\hyperlink{group___i_i_r___lattice_gaed3b0230bb77439dc902daa625985e04}{00051}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___i_i_r___lattice_gaed3b0230bb77439dc902daa625985e04}{arm\_iir\_lattice\_init\_f32}}(}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00052}00052   \mbox{\hyperlink{structarm__iir__lattice__instance__f32}{arm\_iir\_lattice\_instance\_f32}} * S,}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00053}00053   uint16\_t numStages,}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00054}00054   \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} * pkCoeffs,}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00055}00055   \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} * pvCoeffs,}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00056}00056   \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} * pState,}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00057}00057   uint32\_t blockSize)}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00058}00058 \{}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00059}00059   \textcolor{comment}{/* Assign filter taps */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00060}00060   S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a4cceb90547b3e585d4c7aabaa8057212}{numStages}} = numStages;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00061}00061 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00062}00062   \textcolor{comment}{/* Assign reflection coefficient pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00063}00063   S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a994889c5c4a866c50a0ee63326378816}{pkCoeffs}} = pkCoeffs;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00064}00064 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00065}00065   \textcolor{comment}{/* Assign ladder coefficient pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00066}00066   S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a0f8815744fade9c580d44277ff802308}{pvCoeffs}} = pvCoeffs;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00067}00067 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00068}00068   \textcolor{comment}{/* Clear state buffer and size is always blockSize + numStages */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00069}00069   memset(pState, 0, (numStages + blockSize) * \textcolor{keyword}{sizeof}(\mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}}));}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00070}00070 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00071}00071   \textcolor{comment}{/* Assign state pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00072}00072   S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a335c87e6fdc4b96601d95a5de8b9c463}{pState}} = pState;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00073}00073 \}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__init__f32_8c_source_l00074}00074 }

\end{DoxyCode}
