$date
	Wed Jun 23 20:56:06 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # add_a $end
$var reg 1 $ add_b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20000
1!
1$
#30000
0$
1#
#40000
1"
0!
1$
