strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f57528ba350>",
		def_var="['overflow']",
		fillcolor=deepskyblue,
		label="16:AS
overflow = ((a[7] == 0) & (b[7] == 1) & (s[7] == 1) | (a[7] == 1) & (b[7] == 0) & (s[7] == 0)) & (a[7] != s[7]) | (a[7] == \
1) & (b[7] == 1) & (s[7] == 0) & (a[7] != s[7]) | (a[7] == 0) & (b[7] == 0) & (s[7] == 1) & (a[7] != s[7]);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a', 'b', 's', 'a', 'b', 's', 'a', 's', 'a', 'b', 's', 'a', 's', 'a', 'b', 's', 'a', 's']"];
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f5753164150>",
		def_var="['s']",
		fillcolor=deepskyblue,
		label="15:AS
s = (a[7] == b[7])? { a[7], a[7:0] + b[7:0] } : { a[7], a[7:0] - b[7:0] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a', 'b', 'a', 'a', 'b', 'a', 'a', 'b']"];
	"15:AS" -> "16:AS";
}
