// Seed: 1411266805
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wire id_4,
    input tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    input tri id_8,
    output wire id_9,
    output tri0 id_10
);
  wire id_12;
  assign id_4 = 1;
  tri  id_13 = 1;
  wire id_14 = id_14;
  wire id_15;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    output wand id_3,
    output logic id_4,
    output supply0 id_5
);
  wor id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_3,
      id_5,
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_3
  );
  assign id_7 = 1;
  always @(posedge 1) begin : LABEL_0
    id_4 <= 1'b0;
  end
  wire id_8;
  wire id_9;
endmodule
