
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Sun Nov 16 14:57:22 2025
| Design       : hdmi_picture_char_add
| Device       : PG2L25H
| Speed Grade  : -6
| Package      : MBG325
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************
                                                                                                                                                                     Clock   Non-clock                                     
 Clock                                                                        Period       Waveform            Type                                                  Loads       Loads  Sources                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                      20.0000      {0.0000 10.0000}    Declared                                                  0           2  {sys_clk}                          
   sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred                                    100.2020     {0.0000 50.1010}    Generated (sys_clk)                                       5           9  {u_pll_0/u_gpll/gpll_inst/CLKOUT1} 
   sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred                                    6.7340       {0.0000 3.3670}     Generated (sys_clk)                                     292           6  {u_pll_0/u_gpll/gpll_inst/CLKOUT0} 
     sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred  1.3460       {0.0000 0.6730}     Generated (sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred)      16           0  {u_pll_1/u_gpll/gpll_inst/CLKOUT0} 
===========================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                             9.9798 MHz    261.5063 MHz       100.2020         3.8240         96.378
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                           148.5001 MHz    149.9475 MHz         6.7340         6.6690          0.065
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                           742.9421 MHz   1054.8523 MHz         1.3460         0.9480          0.398
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    96.378       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.065       0.000              0           2325
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -5.286    -353.355             88             88
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.398       0.000              0              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.334       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.300       0.000              0           2325
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.433       0.000              0             88
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.341       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     4.713       0.000              0             41
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -5.420    -533.535            121            121
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.383       0.000              0             41
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.450       0.000              0            121
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0            292
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    97.872       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     2.578       0.000              0           2325
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.048    -205.312             88             88
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.737       0.000              0              8
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.219       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.201       0.000              0           2325
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.267       0.000              0             88
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.225       0.000              0              8
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     5.469       0.000              0             41
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.271    -313.048            121            121
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.261       0.000              0             41
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.286       0.000              0            121
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0            292
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450       4.236         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q3                   tco                   0.203       4.439 r       rstn_1ms[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.288       4.727         rstn_1ms[12]     
 CLMS_189_253/CR1                  td                    0.116       4.843 r       CLKROUTE_30/CR   
                                   net (fanout=2)        0.540       5.383         _N30             
 CLMA_183_253/CR2                  td                    0.114       5.497 r       CLKROUTE_31/CR   
                                   net (fanout=1)        0.577       6.074         _N31             
 CLMS_177_253/Y0                   td                    0.096       6.170 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=8)        1.248       7.418         _N3262_cpy       
 CLMS_177_253/Y1                   td                    0.074       7.492 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      0.277       7.769         sync_vg/N0_cpy_rnmt
 CLMA_183_252/B5                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/I5

 Data arrival time                                                   7.769         Logic Levels: 4  
                                                                                   Logic: 0.603ns(17.068%), Route: 2.930ns(82.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381     103.706         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.704     104.410                          
 clock uncertainty                                      -0.150     104.260                          

 Setup time                                             -0.113     104.147                          

 Data required time                                                104.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.147                          
 Data arrival time                                                   7.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.378                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  4.237
  Clock Pessimism Removal :  0.732

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.451       4.237         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_252/Q1                   tco                   0.203       4.440 r       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=5)        0.522       4.962         rstn_1ms[0]      
 CLMA_183_234/COUT                 td                    0.288       5.250 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.250         _N959            
 CLMA_183_240/COUT                 td                    0.085       5.335 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.335         _N963            
 CLMA_183_246/COUT                 td                    0.078       5.413 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.413         _N967            
 CLMA_183_252/CIN                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.413         Logic Levels: 3  
                                                                                   Logic: 0.654ns(55.612%), Route: 0.522ns(44.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381     103.706         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.732     104.438                          
 clock uncertainty                                      -0.150     104.288                          

 Setup time                                             -0.111     104.177                          

 Data required time                                                104.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.177                          
 Data arrival time                                                   5.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.764                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.503
  Launch Clock Delay      :  4.237
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.451       4.237         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_252/Q1                   tco                   0.203       4.440 r       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=5)        0.522       4.962         rstn_1ms[0]      
 CLMA_183_234/COUT                 td                    0.288       5.250 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.250         _N959            
 CLMA_183_240/COUT                 td                    0.078       5.328 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.328         _N963            
 CLMA_183_246/CIN                                                          r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.328         Logic Levels: 2  
                                                                                   Logic: 0.569ns(52.154%), Route: 0.522ns(47.846%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380     103.705         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.704     104.409                          
 clock uncertainty                                      -0.150     104.259                          

 Setup time                                             -0.111     104.148                          

 Data required time                                                104.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.148                          
 Data arrival time                                                   5.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.820                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.234
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  -0.733

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.378       3.501         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q0                   tco                   0.158       3.659 f       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.087       3.746         rstn_1ms[1]      
 CLMA_183_234/B2                                                           f       rstn_1ms[2]/opit_0_AQ_perm/I2

 Data arrival time                                                   3.746         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.448       4.234         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.733       3.501                          
 clock uncertainty                                       0.000       3.501                          

 Hold time                                              -0.089       3.412                          

 Data required time                                                  3.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.412                          
 Data arrival time                                                   3.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[8]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.235
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  -0.733

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.379       3.502         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q3                   tco                   0.158       3.660 f       rstn_1ms[8]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.144       3.804         rstn_1ms[8]      
 CLMA_183_240/D4                                                           f       rstn_1ms[8]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.804         Logic Levels: 0  
                                                                                   Logic: 0.158ns(52.318%), Route: 0.144ns(47.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449       4.235         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.733       3.502                          
 clock uncertainty                                       0.000       3.502                          

 Hold time                                              -0.036       3.466                          

 Data required time                                                  3.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.466                          
 Data arrival time                                                   3.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[12]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.236
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  -0.733

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380       3.503         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q3                   tco                   0.158       3.661 f       rstn_1ms[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.144       3.805         rstn_1ms[12]     
 CLMA_183_246/D4                                                           f       rstn_1ms[12]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.805         Logic Levels: 0  
                                                                                   Logic: 0.158ns(52.318%), Route: 0.144ns(47.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450       4.236         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.733       3.503                          
 clock uncertainty                                       0.000       3.503                          

 Hold time                                              -0.036       3.467                          

 Data required time                                                  3.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.467                          
 Data arrival time                                                   3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/y_act[2]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/pixel_data[22]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.388
  Launch Clock Delay      :  5.304
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.450       5.304         _N37             
 CLMS_177_253/CLK                                                          r       sync_vg/y_act[2]/opit_0_L6Q_perm/CLK

 CLMS_177_253/Q2                   tco                   0.203       5.507 r       sync_vg/y_act[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=70)       0.447       5.954         act_y[2]         
 CLMA_165_252/Y3                   td                    0.423       6.377 r       video_display/N5_1.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.397       6.774         video_display/y_cnt [7]
 CLMA_165_271/Y1                   td                    0.336       7.110 r       video_display/N209_18/gateop_perm/Y
                                   net (fanout=46)       0.426       7.536         video_display/_N2667
 CLMA_159_282/CR0                  td                    0.224       7.760 r       video_display/N85_1[10]_1/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=2)        0.416       8.176         video_display/N660
 CLMS_159_259/Y3                   td                    0.207       8.383 r       video_display/N88_94/gateop_perm/L6
                                   net (fanout=1)        0.244       8.627         video_display/_N1227
 CLMS_159_259/CR0                  td                    0.256       8.883 r       video_display/N88_97_muxf7_perm/L7
                                   net (fanout=1)        0.589       9.472         video_display/_N1230
 CLMS_159_283/CR1                  td                    0.339       9.811 r       video_display/N88_172_muxf8_perm/L8
                                   net (fanout=1)        0.248      10.059         video_display/N88
 CLMA_159_294/Y3                   td                    0.074      10.133 r       video_display/N89_10/LUT6_inst_perm/L6
                                   net (fanout=13)       1.356      11.489         video_display/N89
 CLMS_189_463/A5                                                           r       video_display/pixel_data[22]/opit_0_L6Q_perm/I5

 Data arrival time                                                  11.489         Logic Levels: 7  
                                                                                   Logic: 2.062ns(33.339%), Route: 4.123ns(66.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N40             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=26)       0.365      11.122         _N35             
 CLMS_189_463/CLK                                                          r       video_display/pixel_data[22]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.821                          
 clock uncertainty                                      -0.150      11.671                          

 Setup time                                             -0.117      11.554                          

 Data required time                                                 11.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.554                          
 Data arrival time                                                  11.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.065                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/y_act[2]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/pixel_data[21]/opit_0_L6Q_LUT6DQL5Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.384
  Launch Clock Delay      :  5.304
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.450       5.304         _N37             
 CLMS_177_253/CLK                                                          r       sync_vg/y_act[2]/opit_0_L6Q_perm/CLK

 CLMS_177_253/Q2                   tco                   0.203       5.507 r       sync_vg/y_act[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=70)       0.447       5.954         act_y[2]         
 CLMA_165_252/Y3                   td                    0.423       6.377 r       video_display/N5_1.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.397       6.774         video_display/y_cnt [7]
 CLMA_165_271/Y1                   td                    0.336       7.110 r       video_display/N209_18/gateop_perm/Y
                                   net (fanout=46)       0.426       7.536         video_display/_N2667
 CLMA_159_282/CR0                  td                    0.224       7.760 r       video_display/N85_1[10]_1/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=2)        0.416       8.176         video_display/N660
 CLMS_159_259/Y3                   td                    0.207       8.383 r       video_display/N88_94/gateop_perm/L6
                                   net (fanout=1)        0.244       8.627         video_display/_N1227
 CLMS_159_259/CR0                  td                    0.256       8.883 r       video_display/N88_97_muxf7_perm/L7
                                   net (fanout=1)        0.589       9.472         video_display/_N1230
 CLMS_159_283/CR1                  td                    0.339       9.811 r       video_display/N88_172_muxf8_perm/L8
                                   net (fanout=1)        0.248      10.059         video_display/N88
 CLMA_159_294/Y3                   td                    0.074      10.133 r       video_display/N89_10/LUT6_inst_perm/L6
                                   net (fanout=13)       1.202      11.335         video_display/N89
 CLMA_165_462/A4                                                           r       video_display/pixel_data[21]/opit_0_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                  11.335         Logic Levels: 7  
                                                                                   Logic: 2.062ns(34.190%), Route: 3.969ns(65.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N40             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=26)       0.361      11.118         _N35             
 CLMA_165_462/CLK                                                          r       video_display/pixel_data[21]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.699      11.817                          
 clock uncertainty                                      -0.150      11.667                          

 Setup time                                             -0.139      11.528                          

 Data required time                                                 11.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.528                          
 Data arrival time                                                  11.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/y_act[2]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/pixel_data[17]/opit_0_L6Q_LUT6DQL5Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.391
  Launch Clock Delay      :  5.304
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.450       5.304         _N37             
 CLMS_177_253/CLK                                                          r       sync_vg/y_act[2]/opit_0_L6Q_perm/CLK

 CLMS_177_253/Q2                   tco                   0.203       5.507 r       sync_vg/y_act[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=70)       0.447       5.954         act_y[2]         
 CLMA_165_252/Y3                   td                    0.423       6.377 r       video_display/N5_1.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.397       6.774         video_display/y_cnt [7]
 CLMA_165_271/Y1                   td                    0.336       7.110 r       video_display/N209_18/gateop_perm/Y
                                   net (fanout=46)       0.426       7.536         video_display/_N2667
 CLMA_159_282/CR0                  td                    0.224       7.760 r       video_display/N85_1[10]_1/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=2)        0.416       8.176         video_display/N660
 CLMS_159_259/Y3                   td                    0.207       8.383 r       video_display/N88_94/gateop_perm/L6
                                   net (fanout=1)        0.244       8.627         video_display/_N1227
 CLMS_159_259/CR0                  td                    0.256       8.883 r       video_display/N88_97_muxf7_perm/L7
                                   net (fanout=1)        0.589       9.472         video_display/_N1230
 CLMS_159_283/CR1                  td                    0.339       9.811 r       video_display/N88_172_muxf8_perm/L8
                                   net (fanout=1)        0.248      10.059         video_display/N88
 CLMA_159_294/Y3                   td                    0.074      10.133 r       video_display/N89_10/LUT6_inst_perm/L6
                                   net (fanout=13)       0.817      10.950         video_display/N89
 CLMA_147_198/A3                                                           r       video_display/pixel_data[17]/opit_0_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                  10.950         Logic Levels: 7  
                                                                                   Logic: 2.062ns(36.521%), Route: 3.584ns(63.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N40             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.368      11.125         _N34             
 CLMA_147_198/CLK                                                          r       video_display/pixel_data[17]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.699      11.824                          
 clock uncertainty                                      -0.150      11.674                          

 Setup time                                             -0.150      11.524                          

 Data required time                                                 11.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.524                          
 Data arrival time                                                  10.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.308
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  -0.901

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N40             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.384       4.407         _N34             
 CLMA_57_198/CLK                                                           r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_57_198/CR0                   tco                   0.173       4.580 f       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=7)        0.088       4.668         u_dvi_transmitter/encoder_r/cnt [0]
 CLMA_57_198/A3                                                            f       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/I3

 Data arrival time                                                   4.668         Logic Levels: 0  
                                                                                   Logic: 0.173ns(66.284%), Route: 0.088ns(33.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.454       5.308         _N34             
 CLMA_57_198/CLK                                                           r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.901       4.407                          
 clock uncertainty                                       0.000       4.407                          

 Hold time                                              -0.039       4.368                          

 Data required time                                                  4.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.368                          
 Data arrival time                                                   4.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/v_count[10]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/de_out/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.304
  Launch Clock Delay      :  4.402
  Clock Pessimism Removal :  -0.872

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N40             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.379       4.402         _N37             
 CLMA_177_246/CLK                                                          r       sync_vg/v_count[10]/opit_0_AQ_perm/CLK

 CLMA_177_246/Q1                   tco                   0.158       4.560 f       sync_vg/v_count[10]/opit_0_AQ_perm/Q
                                   net (fanout=6)        0.159       4.719         sync_vg/v_count [10]
 CLMA_183_247/B5                                                           f       sync_vg/de_out/opit_0_L6Q_perm/I5

 Data arrival time                                                   4.719         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.842%), Route: 0.159ns(50.158%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.450       5.304         _N37             
 CLMA_183_247/CLK                                                          r       sync_vg/de_out/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.872       4.432                          
 clock uncertainty                                       0.000       4.432                          

 Hold time                                              -0.015       4.417                          

 Data required time                                                  4.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.417                          
 Data arrival time                                                   4.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_b/n0q_m[1]/opit_0_L6Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.291
  Launch Clock Delay      :  4.391
  Clock Pessimism Removal :  -0.872

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N40             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.368       4.391         _N34             
 CLMS_147_199/CLK                                                          r       u_dvi_transmitter/encoder_b/n0q_m[1]/opit_0_L6Q_perm/CLK

 CLMS_147_199/Q2                   tco                   0.158       4.549 f       u_dvi_transmitter/encoder_b/n0q_m[1]/opit_0_L6Q_perm/L6Q
                                   net (fanout=10)       0.158       4.707         u_dvi_transmitter/encoder_b/n0q_m [1]
 CLMA_147_192/B5                                                           f       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/I5

 Data arrival time                                                   4.707         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.000%), Route: 0.158ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.437       5.291         _N34             
 CLMA_147_192/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.872       4.419                          
 clock uncertainty                                       0.000       4.419                          

 Hold time                                              -0.015       4.404                          

 Data required time                                                  4.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.404                          
 Data arrival time                                                   4.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/de_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449    1707.669         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q0                   tco                   0.203    1707.872 r       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.282    1708.154         rstn_1ms[5]      
 CLMA_183_247/CR3                  td                    0.125    1708.279 r       CLKROUTE_15/CR   
                                   net (fanout=2)        0.877    1709.156         _N15             
 CLMS_177_247/Y3                   td                    0.096    1709.252 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        1.334    1710.586         _N3264           
 CLMS_177_247/Y0                   td                    0.074    1710.660 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.398    1711.058         sync_vg/N0       
 CLMS_177_247/CR0                  td                    0.114    1711.172 r       CLKROUTE_33/CR   
                                   net (fanout=11)       2.185    1713.357         _N33             
 CLMA_183_247/RS                                                           r       sync_vg/de_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1713.357         Logic Levels: 4  
                                                                                   Logic: 0.612ns(10.759%), Route: 5.076ns(89.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N40             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.380    1708.105         _N37             
 CLMA_183_247/CLK                                                          r       sync_vg/de_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.360    1708.465                          
 clock uncertainty                                      -0.150    1708.315                          

 Setup time                                             -0.244    1708.071                          

 Data required time                                               1708.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.071                          
 Data arrival time                                                1713.357                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.286                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/hs_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449    1707.669         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q0                   tco                   0.203    1707.872 r       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.282    1708.154         rstn_1ms[5]      
 CLMA_183_247/CR3                  td                    0.125    1708.279 r       CLKROUTE_15/CR   
                                   net (fanout=2)        0.877    1709.156         _N15             
 CLMS_177_247/Y3                   td                    0.096    1709.252 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        1.334    1710.586         _N3264           
 CLMS_177_247/Y0                   td                    0.074    1710.660 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.398    1711.058         sync_vg/N0       
 CLMS_177_247/CR0                  td                    0.114    1711.172 r       CLKROUTE_33/CR   
                                   net (fanout=11)       2.185    1713.357         _N33             
 CLMA_183_247/RS                                                           r       sync_vg/hs_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1713.357         Logic Levels: 4  
                                                                                   Logic: 0.612ns(10.759%), Route: 5.076ns(89.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N40             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.380    1708.105         _N37             
 CLMA_183_247/CLK                                                          r       sync_vg/hs_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.360    1708.465                          
 clock uncertainty                                      -0.150    1708.315                          

 Setup time                                             -0.244    1708.071                          

 Data required time                                               1708.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.071                          
 Data arrival time                                                1713.357                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.286                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[8]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449    1707.669         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q0                   tco                   0.203    1707.872 r       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.282    1708.154         rstn_1ms[5]      
 CLMA_183_247/CR3                  td                    0.125    1708.279 r       CLKROUTE_15/CR   
                                   net (fanout=2)        0.877    1709.156         _N15             
 CLMS_177_247/Y3                   td                    0.096    1709.252 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        1.334    1710.586         _N3264           
 CLMS_177_247/Y0                   td                    0.074    1710.660 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.398    1711.058         sync_vg/N0       
 CLMS_177_247/CR0                  td                    0.114    1711.172 r       CLKROUTE_33/CR   
                                   net (fanout=11)       2.124    1713.296         _N33             
 CLMA_177_240/RS                                                           r       sync_vg/v_count[8]/opit_0_AQ_perm/RS

 Data arrival time                                                1713.296         Logic Levels: 4  
                                                                                   Logic: 0.612ns(10.876%), Route: 5.015ns(89.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N40             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.378    1708.103         _N37             
 CLMA_177_240/CLK                                                          r       sync_vg/v_count[8]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.360    1708.463                          
 clock uncertainty                                      -0.150    1708.313                          

 Setup time                                             -0.244    1708.069                          

 Data required time                                               1708.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.069                          
 Data arrival time                                                1713.296                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.227                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[2]/opit_0_L6Q_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.306
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380       3.503         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q2                   tco                   0.158       3.661 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.333       3.994         rstn_1ms[11]     
 CLMS_195_259/CR3                  td                    0.085       4.079 f       CLKROUTE_29/CR   
                                   net (fanout=1)        0.260       4.339         _N29             
 CLMS_177_253/Y0                   td                    0.050       4.389 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=8)        1.047       5.436         _N3262_cpy       
 CLMA_177_264/A2                                                           f       sync_vg/x_act[2]/opit_0_L6Q_perm/I2

 Data arrival time                                                   5.436         Logic Levels: 2  
                                                                                   Logic: 0.293ns(15.158%), Route: 1.640ns(84.842%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.452       5.306         _N37             
 CLMA_177_264/CLK                                                          r       sync_vg/x_act[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.946                          
 clock uncertainty                                       0.150       5.096                          

 Hold time                                              -0.093       5.003                          

 Data required time                                                  5.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.003                          
 Data arrival time                                                   5.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.433                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[3]/opit_0_L6Q_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.306
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.380       3.503         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q2                   tco                   0.158       3.661 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.333       3.994         rstn_1ms[11]     
 CLMS_195_259/CR3                  td                    0.085       4.079 f       CLKROUTE_29/CR   
                                   net (fanout=1)        0.260       4.339         _N29             
 CLMS_177_253/Y0                   td                    0.050       4.389 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=8)        1.037       5.426         _N3262_cpy       
 CLMS_189_253/C1                                                           f       sync_vg/x_act[3]/opit_0_L6Q_perm/I1

 Data arrival time                                                   5.426         Logic Levels: 2  
                                                                                   Logic: 0.293ns(15.237%), Route: 1.630ns(84.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.452       5.306         _N37             
 CLMS_189_253/CLK                                                          r       sync_vg/x_act[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.946                          
 clock uncertainty                                       0.150       5.096                          

 Hold time                                              -0.120       4.976                          

 Data required time                                                  4.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.976                          
 Data arrival time                                                   5.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L6Q_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.378       3.501         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q3                   tco                   0.158       3.659 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.251       3.910         rstn_1ms[4]      
 CLMS_177_247/Y2                   td                    0.143       4.053 f       N42_13/gateop_perm/L6
                                   net (fanout=31)       1.413       5.466         _N3265           
 CLMA_183_241/B2                                                           f       sync_vg/h_count[0]/opit_0_L6Q_perm/I2

 Data arrival time                                                   5.466         Logic Levels: 1  
                                                                                   Logic: 0.301ns(15.318%), Route: 1.664ns(84.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.449       5.303         _N37             
 CLMA_183_241/CLK                                                          r       sync_vg/h_count[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.943                          
 clock uncertainty                                       0.150       5.093                          

 Hold time                                              -0.089       5.004                          

 Data required time                                                  5.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.004                          
 Data arrival time                                                   5.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N40             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N38             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N40             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N38             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N40             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N38             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N40             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N38             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N40             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N38             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N40             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N38             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N40             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N38             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N40             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N38             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N40             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N38             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N40             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N38             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N40             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N38             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N40             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N38             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[3]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  5.297
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.443       5.297         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.249       5.546 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.956       6.502         u_dvi_transmitter/reset
 CLMA_69_187/RSCO                  td                    0.098       6.600 r       u_dvi_transmitter/encoder_r/dout[7]/opit_0_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.600         ntR9             
 CLMA_69_193/RSCO                  td                    0.075       6.675 r       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.675         ntR8             
 CLMA_69_199/RSCO                  td                    0.075       6.750 r       u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.750         ntR7             
 CLMA_69_205/RSCI                                                          r       u_dvi_transmitter/encoder_b/dout[3]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.750         Logic Levels: 3  
                                                                                   Logic: 0.497ns(34.205%), Route: 0.956ns(65.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N40             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.383      11.140         _N34             
 CLMA_69_205/CLK                                                           r       u_dvi_transmitter/encoder_b/dout[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.839                          
 clock uncertainty                                      -0.150      11.689                          

 Recovery time                                          -0.226      11.463                          

 Data required time                                                 11.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.463                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[4]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  5.297
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.443       5.297         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.249       5.546 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.956       6.502         u_dvi_transmitter/reset
 CLMA_69_187/RSCO                  td                    0.098       6.600 r       u_dvi_transmitter/encoder_r/dout[7]/opit_0_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.600         ntR9             
 CLMA_69_193/RSCO                  td                    0.075       6.675 r       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.675         ntR8             
 CLMA_69_199/RSCO                  td                    0.075       6.750 r       u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.750         ntR7             
 CLMA_69_205/RSCI                                                          r       u_dvi_transmitter/encoder_b/dout[4]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.750         Logic Levels: 3  
                                                                                   Logic: 0.497ns(34.205%), Route: 0.956ns(65.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N40             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.383      11.140         _N34             
 CLMA_69_205/CLK                                                           r       u_dvi_transmitter/encoder_b/dout[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.839                          
 clock uncertainty                                      -0.150      11.689                          

 Recovery time                                          -0.226      11.463                          

 Data required time                                                 11.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.463                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[9]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  5.297
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.443       5.297         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.249       5.546 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.956       6.502         u_dvi_transmitter/reset
 CLMA_69_187/RSCO                  td                    0.098       6.600 r       u_dvi_transmitter/encoder_r/dout[7]/opit_0_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.600         ntR9             
 CLMA_69_193/RSCO                  td                    0.075       6.675 r       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.675         ntR8             
 CLMA_69_199/RSCI                                                          r       u_dvi_transmitter/encoder_b/dout[9]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.675         Logic Levels: 2  
                                                                                   Logic: 0.422ns(30.624%), Route: 0.956ns(69.376%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N40             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.382      11.139         _N34             
 CLMA_69_199/CLK                                                           r       u_dvi_transmitter/encoder_b/dout[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.838                          
 clock uncertainty                                      -0.150      11.688                          

 Recovery time                                          -0.226      11.462                          

 Data required time                                                 11.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.462                          
 Data arrival time                                                   6.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[0]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.294
  Launch Clock Delay      :  4.397
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N40             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.374       4.397         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.173       4.570 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.344       4.914         u_dvi_transmitter/reset
 CLMA_147_210/RS                                                           f       u_dvi_transmitter/encoder_b/dout[0]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.914         Logic Levels: 0  
                                                                                   Logic: 0.173ns(33.462%), Route: 0.344ns(66.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.440       5.294         _N34             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_b/dout[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.595                          
 clock uncertainty                                       0.000       4.595                          

 Removal time                                           -0.064       4.531                          

 Data required time                                                  4.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.531                          
 Data arrival time                                                   4.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.294
  Launch Clock Delay      :  4.397
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N40             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.374       4.397         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.173       4.570 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.344       4.914         u_dvi_transmitter/reset
 CLMA_147_210/RS                                                           f       u_dvi_transmitter/encoder_b/dout[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.914         Logic Levels: 0  
                                                                                   Logic: 0.173ns(33.462%), Route: 0.344ns(66.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.440       5.294         _N34             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_b/dout[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.595                          
 clock uncertainty                                       0.000       4.595                          

 Removal time                                           -0.064       4.531                          

 Data required time                                                  4.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.531                          
 Data arrival time                                                   4.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.294
  Launch Clock Delay      :  4.397
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N40             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.374       4.397         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.173       4.570 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.344       4.914         u_dvi_transmitter/reset
 CLMA_147_210/RS                                                           f       u_dvi_transmitter/encoder_b/dout[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.914         Logic Levels: 0  
                                                                                   Logic: 0.173ns(33.462%), Route: 0.344ns(66.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.440       5.294         _N34             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_b/dout[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.595                          
 clock uncertainty                                       0.000       4.595                          

 Removal time                                           -0.064       4.531                          

 Data required time                                                  4.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.531                          
 Data arrival time                                                   4.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.543  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.419
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450    1707.670         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q3                   tco                   0.203    1707.873 r       rstn_1ms[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.288    1708.161         rstn_1ms[12]     
 CLMS_189_253/CR1                  td                    0.116    1708.277 r       CLKROUTE_30/CR   
                                   net (fanout=2)        0.540    1708.817         _N30             
 CLMA_183_253/CR2                  td                    0.114    1708.931 r       CLKROUTE_31/CR   
                                   net (fanout=1)        0.577    1709.508         _N31             
 CLMS_177_253/Y0                   td                    0.096    1709.604 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=8)        1.248    1710.852         _N3262_cpy       
 CLMS_177_253/Y1                   td                    0.074    1710.926 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      2.430    1713.356         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1713.356         Logic Levels: 4  
                                                                                   Logic: 0.603ns(10.605%), Route: 5.083ns(89.395%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N40             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=18)       0.396    1708.121         _N36             
 DRM_40_552/CLKB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.360    1708.481                          
 clock uncertainty                                      -0.150    1708.331                          

 Recovery time                                          -0.395    1707.936                          

 Data required time                                               1707.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.936                          
 Data arrival time                                                1713.356                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.420                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450    1707.670         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q3                   tco                   0.203    1707.873 r       rstn_1ms[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.288    1708.161         rstn_1ms[12]     
 CLMS_189_253/CR1                  td                    0.116    1708.277 r       CLKROUTE_30/CR   
                                   net (fanout=2)        0.540    1708.817         _N30             
 CLMA_183_253/CR2                  td                    0.114    1708.931 r       CLKROUTE_31/CR   
                                   net (fanout=1)        0.577    1709.508         _N31             
 CLMS_177_253/Y0                   td                    0.096    1709.604 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=8)        1.248    1710.852         _N3262_cpy       
 CLMS_177_253/Y1                   td                    0.074    1710.926 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      2.402    1713.328         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                1713.328         Logic Levels: 4  
                                                                                   Logic: 0.603ns(10.657%), Route: 5.055ns(89.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N40             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=18)       0.395    1708.120         _N36             
 DRM_40_552/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.360    1708.480                          
 clock uncertainty                                      -0.150    1708.330                          

 Recovery time                                          -0.395    1707.935                          

 Data required time                                               1707.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.935                          
 Data arrival time                                                1713.328                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.393                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450    1707.670         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q3                   tco                   0.203    1707.873 r       rstn_1ms[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.288    1708.161         rstn_1ms[12]     
 CLMS_189_253/CR1                  td                    0.116    1708.277 r       CLKROUTE_30/CR   
                                   net (fanout=2)        0.540    1708.817         _N30             
 CLMA_183_253/CR2                  td                    0.114    1708.931 r       CLKROUTE_31/CR   
                                   net (fanout=1)        0.577    1709.508         _N31             
 CLMS_177_253/Y0                   td                    0.096    1709.604 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=8)        1.248    1710.852         _N3262_cpy       
 CLMS_177_253/Y1                   td                    0.074    1710.926 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      2.229    1713.155         sync_vg/N0_cpy_rnmt
 DRM_40_522/RSTA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]

 Data arrival time                                                1713.155         Logic Levels: 4  
                                                                                   Logic: 0.603ns(10.994%), Route: 4.882ns(89.006%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N40             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=18)       0.390    1708.115         _N36             
 DRM_40_522/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.360    1708.475                          
 clock uncertainty                                      -0.150    1708.325                          

 Recovery time                                          -0.395    1707.930                          

 Data required time                                               1707.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.930                          
 Data arrival time                                                1713.155                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.225                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.297
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.378       3.501         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q3                   tco                   0.158       3.659 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.251       3.910         rstn_1ms[4]      
 CLMS_177_247/Y2                   td                    0.143       4.053 f       N42_13/gateop_perm/L6
                                   net (fanout=31)       0.584       4.637         _N3265           
 CLMS_159_247/Y1                   td                    0.071       4.708 f       u_dvi_transmitter/reset_syn/N0/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.765       5.473         u_dvi_transmitter/reset_syn/N0
 CLMA_159_234/RS                                                           f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS

 Data arrival time                                                   5.473         Logic Levels: 2  
                                                                                   Logic: 0.372ns(18.864%), Route: 1.600ns(81.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.443       5.297         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
 clock pessimism                                        -0.360       4.937                          
 clock uncertainty                                       0.150       5.087                          

 Removal time                                           -0.064       5.023                          

 Data required time                                                  5.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.023                          
 Data arrival time                                                   5.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : video_display/pixel_data[3]/opit_0_L6Q_LUT6DQL5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.298
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.378       3.501         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q3                   tco                   0.158       3.659 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.147       3.806         rstn_1ms[4]      
 CLMA_183_235/CR3                  td                    0.087       3.893 f       CLKROUTE_12/CR   
                                   net (fanout=3)        0.386       4.279         _N12             
 CLMA_183_223/CR3                  td                    0.087       4.366 f       CLKROUTE_13/CR   
                                   net (fanout=1)        0.468       4.834         _N13             
 CLMS_177_253/Y1                   td                    0.071       4.905 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      0.686       5.591         sync_vg/N0_cpy_rnmt
 CLMA_147_360/RS                                                           f       video_display/pixel_data[3]/opit_0_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   5.591         Logic Levels: 3  
                                                                                   Logic: 0.403ns(19.282%), Route: 1.687ns(80.718%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=18)       0.444       5.298         _N36             
 CLMA_147_360/CLK                                                          r       video_display/pixel_data[3]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.360       4.938                          
 clock uncertainty                                       0.150       5.088                          

 Removal time                                           -0.064       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   5.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : video_display/rom_addr[15]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.449  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.310
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.378       3.501         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q3                   tco                   0.158       3.659 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.147       3.806         rstn_1ms[4]      
 CLMA_183_235/CR3                  td                    0.087       3.893 f       CLKROUTE_12/CR   
                                   net (fanout=3)        0.386       4.279         _N12             
 CLMA_183_223/CR3                  td                    0.087       4.366 f       CLKROUTE_13/CR   
                                   net (fanout=1)        0.468       4.834         _N13             
 CLMS_177_253/Y1                   td                    0.071       4.905 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      0.714       5.619         sync_vg/N0_cpy_rnmt
 CLMA_165_301/RS                                                           f       video_display/rom_addr[15]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.619         Logic Levels: 3  
                                                                                   Logic: 0.403ns(19.027%), Route: 1.715ns(80.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N40             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.456       5.310         _N37             
 CLMA_165_301/CLK                                                          r       video_display/rom_addr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.360       4.950                          
 clock uncertainty                                       0.150       5.100                          

 Removal time                                           -0.064       5.036                          

 Data required time                                                  5.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.036                          
 Data arrival time                                                   5.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.583                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N40             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N38             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N40             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N38             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       7.398         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   7.398         Logic Levels: 1  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N40             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N38             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N40             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N38             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N40             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N38             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.956         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   5.956         Logic Levels: 1  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N40             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N38             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_183_252/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_183_252/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_183_234/CLK        rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306       2.784         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q0                   tco                   0.125       2.909 f       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.164       3.073         rstn_1ms[5]      
 CLMA_183_247/CR3                  td                    0.068       3.141 f       CLKROUTE_15/CR   
                                   net (fanout=2)        0.509       3.650         _N15             
 CLMS_177_247/Y3                   td                    0.066       3.716 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.919       4.635         _N3264           
 CLMS_177_253/Y1                   td                    0.104       4.739 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      0.158       4.897         sync_vg/N0_cpy_rnmt
 CLMA_183_252/B5                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/I5

 Data arrival time                                                   4.897         Logic Levels: 3  
                                                                                   Logic: 0.363ns(17.179%), Route: 1.750ns(82.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260     102.500         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.473     102.973                          
 clock uncertainty                                      -0.150     102.823                          

 Setup time                                             -0.054     102.769                          

 Data required time                                                102.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.769                          
 Data arrival time                                                   4.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.872                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308       2.786         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_252/Q1                   tco                   0.125       2.911 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=5)        0.309       3.220         rstn_1ms[0]      
 CLMA_183_234/COUT                 td                    0.198       3.418 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.418         _N959            
 CLMA_183_240/COUT                 td                    0.056       3.474 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.474         _N963            
 CLMA_183_246/COUT                 td                    0.046       3.520 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.520         _N967            
 CLMA_183_252/CIN                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.520         Logic Levels: 3  
                                                                                   Logic: 0.425ns(57.902%), Route: 0.309ns(42.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260     102.500         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.488     102.988                          
 clock uncertainty                                      -0.150     102.838                          

 Setup time                                             -0.057     102.781                          

 Data required time                                                102.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.781                          
 Data arrival time                                                   3.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.261                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.297
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308       2.786         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_252/Q1                   tco                   0.125       2.911 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=5)        0.309       3.220         rstn_1ms[0]      
 CLMA_183_234/COUT                 td                    0.198       3.418 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.418         _N959            
 CLMA_183_240/COUT                 td                    0.046       3.464 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.464         _N963            
 CLMA_183_246/CIN                                                          r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.464         Logic Levels: 2  
                                                                                   Logic: 0.369ns(54.425%), Route: 0.309ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.259     102.499         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.473     102.972                          
 clock uncertainty                                      -0.150     102.822                          

 Setup time                                             -0.057     102.765                          

 Data required time                                                102.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.765                          
 Data arrival time                                                   3.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.301                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.783
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.256       2.294         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q0                   tco                   0.103       2.397 r       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.057       2.454         rstn_1ms[1]      
 CLMA_183_234/B2                                                           r       rstn_1ms[2]/opit_0_AQ_perm/I2

 Data arrival time                                                   2.454         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.305       2.783         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.489       2.294                          
 clock uncertainty                                       0.000       2.294                          

 Hold time                                              -0.059       2.235                          

 Data required time                                                  2.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.235                          
 Data arrival time                                                   2.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.786
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260       2.298         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_183_252/Q1                   tco                   0.103       2.401 r       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=5)        0.058       2.459         rstn_1ms[0]      
 CLMA_183_252/B0                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/I0

 Data arrival time                                                   2.459         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.308       2.786         _N39             
 CLMA_183_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.488       2.298                          
 clock uncertainty                                       0.000       2.298                          

 Hold time                                              -0.072       2.226                          

 Data required time                                                  2.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.226                          
 Data arrival time                                                   2.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[6]/opit_0_AQ_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.258       2.296         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q1                   tco                   0.103       2.399 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.058       2.457         rstn_1ms[6]      
 CLMA_183_240/B0                                                           r       rstn_1ms[6]/opit_0_AQ_perm/I0

 Data arrival time                                                   2.457         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306       2.784         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.488       2.296                          
 clock uncertainty                                       0.000       2.296                          

 Hold time                                              -0.072       2.224                          

 Data required time                                                  2.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.224                          
 Data arrival time                                                   2.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/y_act[2]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/pixel_data[22]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.508
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.307       3.508         _N37             
 CLMS_177_253/CLK                                                          r       sync_vg/y_act[2]/opit_0_L6Q_perm/CLK

 CLMS_177_253/Q2                   tco                   0.125       3.633 f       sync_vg/y_act[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=70)       0.252       3.885         act_y[2]         
 CLMA_165_252/Y3                   td                    0.251       4.136 f       video_display/N5_1.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.242       4.378         video_display/y_cnt [7]
 CLMA_165_271/Y1                   td                    0.201       4.579 f       video_display/N209_18/gateop_perm/Y
                                   net (fanout=46)       0.247       4.826         video_display/_N2667
 CLMA_159_282/CR0                  td                    0.134       4.960 f       video_display/N85_1[10]_1/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=2)        0.260       5.220         video_display/N660
 CLMS_159_259/Y3                   td                    0.122       5.342 f       video_display/N88_94/gateop_perm/L6
                                   net (fanout=1)        0.147       5.489         video_display/_N1227
 CLMS_159_259/CR0                  td                    0.140       5.629 f       video_display/N88_97_muxf7_perm/L7
                                   net (fanout=1)        0.364       5.993         video_display/_N1230
 CLMS_159_283/CR1                  td                    0.197       6.190 f       video_display/N88_172_muxf8_perm/L8
                                   net (fanout=1)        0.161       6.351         video_display/N88
 CLMA_159_294/Y3                   td                    0.039       6.390 f       video_display/N89_10/LUT6_inst_perm/L6
                                   net (fanout=13)       0.909       7.299         video_display/N89
 CLMS_189_463/A5                                                           f       video_display/pixel_data[22]/opit_0_L6Q_perm/I5

 Data arrival time                                                   7.299         Logic Levels: 7  
                                                                                   Logic: 1.209ns(31.891%), Route: 2.582ns(68.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N40             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=26)       0.244       9.616         _N35             
 CLMS_189_463/CLK                                                          r       video_display/pixel_data[22]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.078                          
 clock uncertainty                                      -0.150       9.928                          

 Setup time                                             -0.051       9.877                          

 Data required time                                                  9.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.877                          
 Data arrival time                                                   7.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.578                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/y_act[2]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/pixel_data[21]/opit_0_L6Q_LUT6DQL5Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.877
  Launch Clock Delay      :  3.508
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.307       3.508         _N37             
 CLMS_177_253/CLK                                                          r       sync_vg/y_act[2]/opit_0_L6Q_perm/CLK

 CLMS_177_253/Q2                   tco                   0.125       3.633 f       sync_vg/y_act[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=70)       0.252       3.885         act_y[2]         
 CLMA_165_252/Y3                   td                    0.251       4.136 f       video_display/N5_1.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.242       4.378         video_display/y_cnt [7]
 CLMA_165_271/Y1                   td                    0.201       4.579 f       video_display/N209_18/gateop_perm/Y
                                   net (fanout=46)       0.247       4.826         video_display/_N2667
 CLMA_159_282/CR0                  td                    0.134       4.960 f       video_display/N85_1[10]_1/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=2)        0.260       5.220         video_display/N660
 CLMS_159_259/Y3                   td                    0.122       5.342 f       video_display/N88_94/gateop_perm/L6
                                   net (fanout=1)        0.147       5.489         video_display/_N1227
 CLMS_159_259/CR0                  td                    0.140       5.629 f       video_display/N88_97_muxf7_perm/L7
                                   net (fanout=1)        0.364       5.993         video_display/_N1230
 CLMS_159_283/CR1                  td                    0.197       6.190 f       video_display/N88_172_muxf8_perm/L8
                                   net (fanout=1)        0.161       6.351         video_display/N88
 CLMA_159_294/Y3                   td                    0.039       6.390 f       video_display/N89_10/LUT6_inst_perm/L6
                                   net (fanout=13)       0.814       7.204         video_display/N89
 CLMA_165_462/A4                                                           f       video_display/pixel_data[21]/opit_0_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   7.204         Logic Levels: 7  
                                                                                   Logic: 1.209ns(32.711%), Route: 2.487ns(67.289%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N40             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=26)       0.239       9.611         _N35             
 CLMA_165_462/CLK                                                          r       video_display/pixel_data[21]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.462      10.073                          
 clock uncertainty                                      -0.150       9.923                          

 Setup time                                             -0.078       9.845                          

 Data required time                                                  9.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.845                          
 Data arrival time                                                   7.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.641                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/y_act[2]/opit_0_L6Q_perm/CLK
Endpoint    : video_display/pixel_data[17]/opit_0_L6Q_LUT6DQL5Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.885
  Launch Clock Delay      :  3.508
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.307       3.508         _N37             
 CLMS_177_253/CLK                                                          r       sync_vg/y_act[2]/opit_0_L6Q_perm/CLK

 CLMS_177_253/Q2                   tco                   0.125       3.633 f       sync_vg/y_act[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=70)       0.252       3.885         act_y[2]         
 CLMA_165_252/Y3                   td                    0.251       4.136 f       video_display/N5_1.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.242       4.378         video_display/y_cnt [7]
 CLMA_165_271/Y1                   td                    0.201       4.579 f       video_display/N209_18/gateop_perm/Y
                                   net (fanout=46)       0.247       4.826         video_display/_N2667
 CLMA_159_282/CR0                  td                    0.134       4.960 f       video_display/N85_1[10]_1/LUT6_inst_LUT6DL5_perm/L5
                                   net (fanout=2)        0.260       5.220         video_display/N660
 CLMS_159_259/Y3                   td                    0.122       5.342 f       video_display/N88_94/gateop_perm/L6
                                   net (fanout=1)        0.147       5.489         video_display/_N1227
 CLMS_159_259/CR0                  td                    0.140       5.629 f       video_display/N88_97_muxf7_perm/L7
                                   net (fanout=1)        0.364       5.993         video_display/_N1230
 CLMS_159_283/CR1                  td                    0.197       6.190 f       video_display/N88_172_muxf8_perm/L8
                                   net (fanout=1)        0.161       6.351         video_display/N88
 CLMA_159_294/Y3                   td                    0.039       6.390 f       video_display/N89_10/LUT6_inst_perm/L6
                                   net (fanout=13)       0.538       6.928         video_display/N89
 CLMA_147_198/A3                                                           f       video_display/pixel_data[17]/opit_0_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   6.928         Logic Levels: 7  
                                                                                   Logic: 1.209ns(35.351%), Route: 2.211ns(64.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N40             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.247       9.619         _N34             
 CLMA_147_198/CLK                                                          r       video_display/pixel_data[17]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.462      10.081                          
 clock uncertainty                                      -0.150       9.931                          

 Setup time                                             -0.082       9.849                          

 Data required time                                                  9.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.849                          
 Data arrival time                                                   6.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.921                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_b/c0_reg/opit_0/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[1]/opit_0_L6Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.498
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N40             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.249       2.887         _N37             
 CLMA_165_210/CLK                                                          r       u_dvi_transmitter/encoder_b/c0_reg/opit_0/CLK

 CLMA_165_210/Q0                   tco                   0.109       2.996 f       u_dvi_transmitter/encoder_b/c0_reg/opit_0/Q
                                   net (fanout=10)       0.172       3.168         u_dvi_transmitter/encoder_b/c0_reg
 CLMA_147_210/B0                                                           f       u_dvi_transmitter/encoder_b/dout[1]/opit_0_L6Q_perm/I0

 Data arrival time                                                   3.168         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.790%), Route: 0.172ns(61.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.297       3.498         _N34             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_b/dout[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.036                          
 clock uncertainty                                       0.000       3.036                          

 Hold time                                              -0.069       2.967                          

 Data required time                                                  2.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.967                          
 Data arrival time                                                   3.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  2.901
  Clock Pessimism Removal :  -0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N40             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.263       2.901         _N34             
 CLMA_57_198/CLK                                                           r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_57_198/CR0                   tco                   0.122       3.023 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=7)        0.059       3.082         u_dvi_transmitter/encoder_r/cnt [0]
 CLMA_57_198/A3                                                            r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/I3

 Data arrival time                                                   3.082         Logic Levels: 0  
                                                                                   Logic: 0.122ns(67.403%), Route: 0.059ns(32.597%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.311       3.512         _N34             
 CLMA_57_198/CLK                                                           r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.611       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.021       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/pixel_data[23]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_r/n1d[3]/opit_0_L6QL5Q1_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.496
  Launch Clock Delay      :  2.885
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N40             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.247       2.885         _N37             
 CLMS_159_205/CLK                                                          r       video_display/pixel_data[23]/opit_0_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_159_205/Q0                   tco                   0.103       2.988 r       video_display/pixel_data[23]/opit_0_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=3)        0.239       3.227         video_data[23]   
 CLMS_147_199/B4                                                           r       u_dvi_transmitter/encoder_r/n1d[3]/opit_0_L6QL5Q1_perm/I4

 Data arrival time                                                   3.227         Logic Levels: 0  
                                                                                   Logic: 0.103ns(30.117%), Route: 0.239ns(69.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.295       3.496         _N34             
 CLMS_147_199/CLK                                                          r       u_dvi_transmitter/encoder_r/n1d[3]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.462       3.034                          
 clock uncertainty                                       0.000       3.034                          

 Hold time                                              -0.015       3.019                          

 Data required time                                                  3.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.019                          
 Data arrival time                                                   3.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/de_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.897
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306    1706.218         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q0                   tco                   0.125    1706.343 f       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.164    1706.507         rstn_1ms[5]      
 CLMA_183_247/CR3                  td                    0.068    1706.575 f       CLKROUTE_15/CR   
                                   net (fanout=2)        0.509    1707.084         _N15             
 CLMS_177_247/Y3                   td                    0.066    1707.150 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.836    1707.986         _N3264           
 CLMS_177_247/Y0                   td                    0.039    1708.025 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.239    1708.264         sync_vg/N0       
 CLMS_177_247/CR0                  td                    0.066    1708.330 f       CLKROUTE_33/CR   
                                   net (fanout=11)       1.295    1709.625         _N33             
 CLMA_183_247/RS                                                           f       sync_vg/de_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1709.625         Logic Levels: 4  
                                                                                   Logic: 0.364ns(10.684%), Route: 3.043ns(89.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N40             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.259    1706.599         _N37             
 CLMA_183_247/CLK                                                          r       sync_vg/de_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.805                          
 clock uncertainty                                      -0.150    1706.655                          

 Setup time                                             -0.078    1706.577                          

 Data required time                                               1706.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.577                          
 Data arrival time                                                1709.625                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.048                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/hs_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.897
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306    1706.218         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q0                   tco                   0.125    1706.343 f       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.164    1706.507         rstn_1ms[5]      
 CLMA_183_247/CR3                  td                    0.068    1706.575 f       CLKROUTE_15/CR   
                                   net (fanout=2)        0.509    1707.084         _N15             
 CLMS_177_247/Y3                   td                    0.066    1707.150 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.836    1707.986         _N3264           
 CLMS_177_247/Y0                   td                    0.039    1708.025 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.239    1708.264         sync_vg/N0       
 CLMS_177_247/CR0                  td                    0.066    1708.330 f       CLKROUTE_33/CR   
                                   net (fanout=11)       1.295    1709.625         _N33             
 CLMA_183_247/RS                                                           f       sync_vg/hs_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1709.625         Logic Levels: 4  
                                                                                   Logic: 0.364ns(10.684%), Route: 3.043ns(89.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N40             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.259    1706.599         _N37             
 CLMA_183_247/CLK                                                          r       sync_vg/hs_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.805                          
 clock uncertainty                                      -0.150    1706.655                          

 Setup time                                             -0.078    1706.577                          

 Data required time                                               1706.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.577                          
 Data arrival time                                                1709.625                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.048                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/y_act[1]/opit_0_L6Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.307    1706.219         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q3                   tco                   0.125    1706.344 f       rstn_1ms[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.173    1706.517         rstn_1ms[12]     
 CLMS_189_253/CR1                  td                    0.067    1706.584 f       CLKROUTE_30/CR   
                                   net (fanout=2)        0.441    1707.025         _N30             
 CLMS_177_247/Y1                   td                    0.039    1707.064 f       N42_10/gateop_perm/L6
                                   net (fanout=2)        0.083    1707.147         _N3262           
 CLMA_177_246/CR3                  td                    0.068    1707.215 f       CLKROUTE_0/CR    
                                   net (fanout=1)        0.148    1707.363         _N0              
 CLMS_177_247/Y2                   td                    0.039    1707.402 f       N42_13/gateop_perm/L6
                                   net (fanout=31)       2.153    1709.555         _N3265           
 CLMS_177_235/B0                                                           f       sync_vg/y_act[1]/opit_0_L6Q_perm/I0

 Data arrival time                                                1709.555         Logic Levels: 4  
                                                                                   Logic: 0.338ns(10.132%), Route: 2.998ns(89.868%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N40             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.255    1706.595         _N37             
 CLMS_177_235/CLK                                                          r       sync_vg/y_act[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.801                          
 clock uncertainty                                      -0.150    1706.651                          

 Setup time                                             -0.134    1706.517                          

 Data required time                                               1706.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.517                          
 Data arrival time                                                1709.555                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.038                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[2]/opit_0_L6Q_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.259       2.297         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q2                   tco                   0.109       2.406 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.243       2.649         rstn_1ms[11]     
 CLMS_195_259/CR3                  td                    0.054       2.703 f       CLKROUTE_29/CR   
                                   net (fanout=1)        0.184       2.887         _N29             
 CLMS_177_253/Y0                   td                    0.034       2.921 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=8)        0.744       3.665         _N3262_cpy       
 CLMA_177_264/A2                                                           f       sync_vg/x_act[2]/opit_0_L6Q_perm/I2

 Data arrival time                                                   3.665         Logic Levels: 2  
                                                                                   Logic: 0.197ns(14.401%), Route: 1.171ns(85.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.309       3.510         _N37             
 CLMA_177_264/CLK                                                          r       sync_vg/x_act[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                              -0.056       3.398                          

 Data required time                                                  3.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.398                          
 Data arrival time                                                   3.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[3]/opit_0_L6Q_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.259       2.297         _N39             
 CLMA_183_246/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_183_246/Q2                   tco                   0.109       2.406 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.243       2.649         rstn_1ms[11]     
 CLMS_195_259/CR3                  td                    0.054       2.703 f       CLKROUTE_29/CR   
                                   net (fanout=1)        0.184       2.887         _N29             
 CLMS_177_253/Y0                   td                    0.034       2.921 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=8)        0.739       3.660         _N3262_cpy       
 CLMS_189_253/C1                                                           f       sync_vg/x_act[3]/opit_0_L6Q_perm/I1

 Data arrival time                                                   3.660         Logic Levels: 2  
                                                                                   Logic: 0.197ns(14.453%), Route: 1.166ns(85.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.309       3.510         _N37             
 CLMS_189_253/CLK                                                          r       sync_vg/x_act[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                              -0.068       3.386                          

 Data required time                                                  3.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.386                          
 Data arrival time                                                   3.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L6Q_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.507
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.256       2.294         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q3                   tco                   0.109       2.403 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.177       2.580         rstn_1ms[4]      
 CLMS_177_247/Y2                   td                    0.100       2.680 f       N42_13/gateop_perm/L6
                                   net (fanout=31)       1.005       3.685         _N3265           
 CLMA_183_241/B2                                                           f       sync_vg/h_count[0]/opit_0_L6Q_perm/I2

 Data arrival time                                                   3.685         Logic Levels: 1  
                                                                                   Logic: 0.209ns(15.025%), Route: 1.182ns(84.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.306       3.507         _N37             
 CLMA_183_241/CLK                                                          r       sync_vg/h_count[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.301                          
 clock uncertainty                                       0.150       3.451                          

 Hold time                                              -0.054       3.397                          

 Data required time                                                  3.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.397                          
 Data arrival time                                                   3.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N40             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N38             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N40             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N38             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N40             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N38             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N40             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N38             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N40             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N38             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N40             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N38             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N40             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N38             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N40             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N38             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N40             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N38             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N40             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N38             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N40             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N38             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N40             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N38             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[3]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.900
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.301       3.502         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.141       3.643 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.603       4.246         u_dvi_transmitter/reset
 CLMA_69_187/RSCO                  td                    0.057       4.303 f       u_dvi_transmitter/encoder_r/dout[7]/opit_0_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.303         ntR9             
 CLMA_69_193/RSCO                  td                    0.051       4.354 f       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.354         ntR8             
 CLMA_69_199/RSCO                  td                    0.051       4.405 f       u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.405         ntR7             
 CLMA_69_205/RSCI                                                          f       u_dvi_transmitter/encoder_b/dout[3]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.405         Logic Levels: 3  
                                                                                   Logic: 0.300ns(33.223%), Route: 0.603ns(66.777%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N40             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.262       9.634         _N34             
 CLMA_69_205/CLK                                                           r       u_dvi_transmitter/encoder_b/dout[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.096                          
 clock uncertainty                                      -0.150       9.946                          

 Recovery time                                          -0.072       9.874                          

 Data required time                                                  9.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.874                          
 Data arrival time                                                   4.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[4]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.900
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.301       3.502         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.141       3.643 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.603       4.246         u_dvi_transmitter/reset
 CLMA_69_187/RSCO                  td                    0.057       4.303 f       u_dvi_transmitter/encoder_r/dout[7]/opit_0_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.303         ntR9             
 CLMA_69_193/RSCO                  td                    0.051       4.354 f       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.354         ntR8             
 CLMA_69_199/RSCO                  td                    0.051       4.405 f       u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.405         ntR7             
 CLMA_69_205/RSCI                                                          f       u_dvi_transmitter/encoder_b/dout[4]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.405         Logic Levels: 3  
                                                                                   Logic: 0.300ns(33.223%), Route: 0.603ns(66.777%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N40             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.262       9.634         _N34             
 CLMA_69_205/CLK                                                           r       u_dvi_transmitter/encoder_b/dout[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.096                          
 clock uncertainty                                      -0.150       9.946                          

 Recovery time                                          -0.072       9.874                          

 Data required time                                                  9.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.874                          
 Data arrival time                                                   4.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[9]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.899
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.301       3.502         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.141       3.643 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.603       4.246         u_dvi_transmitter/reset
 CLMA_69_187/RSCO                  td                    0.057       4.303 f       u_dvi_transmitter/encoder_r/dout[7]/opit_0_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.303         ntR9             
 CLMA_69_193/RSCO                  td                    0.051       4.354 f       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.354         ntR8             
 CLMA_69_199/RSCI                                                          f       u_dvi_transmitter/encoder_b/dout[9]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.354         Logic Levels: 2  
                                                                                   Logic: 0.249ns(29.225%), Route: 0.603ns(70.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N40             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.261       9.633         _N34             
 CLMA_69_199/CLK                                                           r       u_dvi_transmitter/encoder_b/dout[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.095                          
 clock uncertainty                                      -0.150       9.945                          

 Recovery time                                          -0.072       9.873                          

 Data required time                                                  9.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.873                          
 Data arrival time                                                   4.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[0]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.498
  Launch Clock Delay      :  2.890
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N40             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.252       2.890         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.123       3.013 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.246       3.259         u_dvi_transmitter/reset
 CLMA_147_210/RS                                                           f       u_dvi_transmitter/encoder_b/dout[0]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.259         Logic Levels: 0  
                                                                                   Logic: 0.123ns(33.333%), Route: 0.246ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.297       3.498         _N34             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_b/dout[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.036                          
 clock uncertainty                                       0.000       3.036                          

 Removal time                                           -0.038       2.998                          

 Data required time                                                  2.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.998                          
 Data arrival time                                                   3.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.498
  Launch Clock Delay      :  2.890
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N40             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.252       2.890         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.123       3.013 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.246       3.259         u_dvi_transmitter/reset
 CLMA_147_210/RS                                                           f       u_dvi_transmitter/encoder_b/dout[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.259         Logic Levels: 0  
                                                                                   Logic: 0.123ns(33.333%), Route: 0.246ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.297       3.498         _N34             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_b/dout[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.036                          
 clock uncertainty                                       0.000       3.036                          

 Removal time                                           -0.038       2.998                          

 Data required time                                                  2.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.998                          
 Data arrival time                                                   3.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.498
  Launch Clock Delay      :  2.890
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N40             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.252       2.890         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_159_234/CR0                  tco                   0.123       3.013 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=28)       0.246       3.259         u_dvi_transmitter/reset
 CLMA_147_210/RS                                                           f       u_dvi_transmitter/encoder_b/dout[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.259         Logic Levels: 0  
                                                                                   Logic: 0.123ns(33.333%), Route: 0.246ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=146)      0.297       3.498         _N34             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_b/dout[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.036                          
 clock uncertainty                                       0.000       3.036                          

 Removal time                                           -0.038       2.998                          

 Data required time                                                  2.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.998                          
 Data arrival time                                                   3.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.914
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306    1706.218         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q0                   tco                   0.125    1706.343 f       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.164    1706.507         rstn_1ms[5]      
 CLMA_183_247/CR3                  td                    0.068    1706.575 f       CLKROUTE_15/CR   
                                   net (fanout=2)        0.509    1707.084         _N15             
 CLMS_177_247/Y3                   td                    0.066    1707.150 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.919    1708.069         _N3264           
 CLMS_177_253/Y1                   td                    0.100    1708.169 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      1.592    1709.761         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTB[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1709.761         Logic Levels: 3  
                                                                                   Logic: 0.359ns(10.133%), Route: 3.184ns(89.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N40             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=18)       0.276    1706.616         _N36             
 DRM_40_552/CLKB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.206    1706.822                          
 clock uncertainty                                      -0.150    1706.672                          

 Recovery time                                          -0.182    1706.490                          

 Data required time                                               1706.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.490                          
 Data arrival time                                                1709.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.271                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306    1706.218         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q0                   tco                   0.125    1706.343 f       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.164    1706.507         rstn_1ms[5]      
 CLMA_183_247/CR3                  td                    0.068    1706.575 f       CLKROUTE_15/CR   
                                   net (fanout=2)        0.509    1707.084         _N15             
 CLMS_177_247/Y3                   td                    0.066    1707.150 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.919    1708.069         _N3264           
 CLMS_177_253/Y1                   td                    0.100    1708.169 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      1.560    1709.729         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTA[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                1709.729         Logic Levels: 3  
                                                                                   Logic: 0.359ns(10.225%), Route: 3.152ns(89.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N40             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=18)       0.275    1706.615         _N36             
 DRM_40_552/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.206    1706.821                          
 clock uncertainty                                      -0.150    1706.671                          

 Recovery time                                          -0.179    1706.492                          

 Data required time                                               1706.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.492                          
 Data arrival time                                                1709.729                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.237                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306    1706.218         _N39             
 CLMA_183_240/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_183_240/Q0                   tco                   0.125    1706.343 f       rstn_1ms[5]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.164    1706.507         rstn_1ms[5]      
 CLMA_183_247/CR3                  td                    0.068    1706.575 f       CLKROUTE_15/CR   
                                   net (fanout=2)        0.509    1707.084         _N15             
 CLMS_177_247/Y3                   td                    0.066    1707.150 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        0.919    1708.069         _N3264           
 CLMS_177_253/Y1                   td                    0.100    1708.169 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      1.431    1709.600         sync_vg/N0_cpy_rnmt
 DRM_40_522/RSTA[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]

 Data arrival time                                                1709.600         Logic Levels: 3  
                                                                                   Logic: 0.359ns(10.615%), Route: 3.023ns(89.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N40             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=18)       0.269    1706.609         _N36             
 DRM_40_522/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.206    1706.815                          
 clock uncertainty                                      -0.150    1706.665                          

 Recovery time                                          -0.179    1706.486                          

 Data required time                                               1706.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.486                          
 Data arrival time                                                1709.600                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.114                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.502
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.256       2.294         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q3                   tco                   0.109       2.403 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.177       2.580         rstn_1ms[4]      
 CLMS_177_247/Y2                   td                    0.102       2.682 r       N42_13/gateop_perm/L6
                                   net (fanout=31)       0.415       3.097         _N3265           
 CLMS_159_247/Y1                   td                    0.047       3.144 r       u_dvi_transmitter/reset_syn/N0/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.512       3.656         u_dvi_transmitter/reset_syn/N0
 CLMA_159_234/RS                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS

 Data arrival time                                                   3.656         Logic Levels: 2  
                                                                                   Logic: 0.258ns(18.943%), Route: 1.104ns(81.057%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.301       3.502         _N37             
 CLMA_159_234/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
 clock pessimism                                        -0.206       3.296                          
 clock uncertainty                                       0.150       3.446                          

 Removal time                                           -0.076       3.370                          

 Data required time                                                  3.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.370                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.256       2.294         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q3                   tco                   0.109       2.403 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.108       2.511         rstn_1ms[4]      
 CLMA_183_235/CR3                  td                    0.058       2.569 f       CLKROUTE_12/CR   
                                   net (fanout=3)        0.283       2.852         _N12             
 CLMA_183_223/CR3                  td                    0.058       2.910 f       CLKROUTE_13/CR   
                                   net (fanout=1)        0.337       3.247         _N13             
 CLMS_177_253/Y1                   td                    0.047       3.294 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      0.394       3.688         sync_vg/N0_cpy_rnmt
 DRM_202_186/RSTA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]

 Data arrival time                                                   3.688         Logic Levels: 3  
                                                                                   Logic: 0.272ns(19.512%), Route: 1.122ns(80.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.299       3.500         _N37             
 DRM_202_186/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.206       3.294                          
 clock uncertainty                                       0.150       3.444                          

 Removal time                                           -0.087       3.357                          

 Data required time                                                  3.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.357                          
 Data arrival time                                                   3.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.256       2.294         _N39             
 CLMA_183_234/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_183_234/Q3                   tco                   0.109       2.403 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.108       2.511         rstn_1ms[4]      
 CLMA_183_235/CR3                  td                    0.058       2.569 f       CLKROUTE_12/CR   
                                   net (fanout=3)        0.283       2.852         _N12             
 CLMA_183_223/CR3                  td                    0.058       2.910 f       CLKROUTE_13/CR   
                                   net (fanout=1)        0.337       3.247         _N13             
 CLMS_177_253/Y1                   td                    0.047       3.294 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=122)      0.409       3.703         sync_vg/N0_cpy_rnmt
 DRM_226_216/RSTB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                   3.703         Logic Levels: 3  
                                                                                   Logic: 0.272ns(19.304%), Route: 1.137ns(80.696%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N40             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=107)      0.310       3.511         _N37             
 DRM_226_216/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.206       3.305                          
 clock uncertainty                                       0.150       3.455                          

 Removal time                                           -0.089       3.366                          

 Data required time                                                  3.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.366                          
 Data arrival time                                                   3.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N40             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N38             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N40             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N38             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.049         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   5.049         Logic Levels: 1  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N40             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N38             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N40             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N38             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N40             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N38             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       4.135         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   4.135         Logic Levels: 1  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N40             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N38             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_183_252/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_183_252/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_183_234/CLK        rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/place_route/hdmi_picture_char_add_pnr.adf       
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/report_timing/hdmi_picture_char_add_rtp.adf     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/report_timing/hdmi_picture_char_add.rtr         
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/report_timing/rtr.db                            
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,004 MB
Total CPU time to report_timing completion : 0h:0m:8s
Process Total CPU time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:9s
