Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 17 14:27:03 2025
| Host         : Nani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_topmodule_timing_summary_routed.rpt -pb mac_topmodule_timing_summary_routed.pb -rpx mac_topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : mac_topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     44          
LUTAR-1    Warning           LUT drives async reset alert    1           
SYNTH-9    Warning           Small multiplier                2           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (10)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controlpath_inst1/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controlpath_inst1/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controlpath_inst1/FSM_sequential_present_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  134          inf        0.000                      0                  134           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst1/out_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.076ns  (logic 3.049ns (60.074%)  route 2.027ns (39.926%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  datapath_inst1/out_reg[11]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  datapath_inst1/out_reg[11]/Q
                         net (fo=1, routed)           2.027     2.483    out_OBUF[11]
    R18                  OBUF (Prop_obuf_I_O)         2.593     5.076 r  out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.076    out[11]
    R18                                                               r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 3.194ns (63.107%)  route 1.867ns (36.893%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  datapath_inst1/out_reg[8]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  datapath_inst1/out_reg[8]/Q
                         net (fo=1, routed)           1.867     2.286    out_OBUF[8]
    W18                  OBUF (Prop_obuf_I_O)         2.775     5.061 r  out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.061    out[8]
    W18                                                               r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.009ns  (logic 3.196ns (63.799%)  route 1.813ns (36.201%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  datapath_inst1/out_reg[5]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  datapath_inst1/out_reg[5]/Q
                         net (fo=1, routed)           1.813     2.232    out_OBUF[5]
    T18                  OBUF (Prop_obuf_I_O)         2.777     5.009 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.009    out[5]
    T18                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 3.063ns (61.566%)  route 1.912ns (38.434%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  datapath_inst1/done_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  datapath_inst1/done_reg/Q
                         net (fo=1, routed)           1.912     2.368    done_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.607     4.975 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     4.975    done
    P18                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/out_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 3.196ns (64.856%)  route 1.732ns (35.144%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  datapath_inst1/out_reg[9]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  datapath_inst1/out_reg[9]/Q
                         net (fo=1, routed)           1.732     2.151    out_OBUF[9]
    V19                  OBUF (Prop_obuf_I_O)         2.777     4.928 r  out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.928    out[9]
    V19                                                               r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/out_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.927ns  (logic 3.050ns (61.904%)  route 1.877ns (38.096%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  datapath_inst1/out_reg[10]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  datapath_inst1/out_reg[10]/Q
                         net (fo=1, routed)           1.877     2.333    out_OBUF[10]
    U19                  OBUF (Prop_obuf_I_O)         2.594     4.927 r  out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.927    out[10]
    U19                                                               r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.911ns  (logic 3.190ns (64.954%)  route 1.721ns (35.046%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  datapath_inst1/out_reg[7]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  datapath_inst1/out_reg[7]/Q
                         net (fo=1, routed)           1.721     2.140    out_OBUF[7]
    W19                  OBUF (Prop_obuf_I_O)         2.771     4.911 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.911    out[7]
    W19                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.863ns  (logic 3.045ns (62.613%)  route 1.818ns (37.387%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  datapath_inst1/out_reg[3]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  datapath_inst1/out_reg[3]/Q
                         net (fo=1, routed)           1.818     2.274    out_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         2.589     4.863 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.863    out[3]
    U18                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            datapath_inst1/temp_min_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.840ns  (logic 1.976ns (40.824%)  route 2.864ns (59.176%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  B_IBUF[2]_inst/O
                         net (fo=11, routed)          1.336     2.280    datapath_inst1/B_IBUF[2]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.150     2.430 r  datapath_inst1/temp_min[7]_i_10/O
                         net (fo=2, routed)           0.981     3.411    datapath_inst1/temp_min[7]_i_10_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.326     3.737 r  datapath_inst1/temp_min[7]_i_5/O
                         net (fo=1, routed)           0.547     4.284    datapath_inst1/temp_min[7]_i_5_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     4.840 r  datapath_inst1/temp_min_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     4.840    datapath_inst1/temp_min0[6]
    SLICE_X1Y8           FDRE                                         r  datapath_inst1/temp_min_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            datapath_inst1/temp_min_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.810ns  (logic 1.946ns (40.455%)  route 2.864ns (59.545%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  B_IBUF[2]_inst/O
                         net (fo=11, routed)          1.336     2.280    datapath_inst1/B_IBUF[2]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.150     2.430 r  datapath_inst1/temp_min[7]_i_10/O
                         net (fo=2, routed)           0.981     3.411    datapath_inst1/temp_min[7]_i_10_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.326     3.737 r  datapath_inst1/temp_min[7]_i_5/O
                         net (fo=1, routed)           0.547     4.284    datapath_inst1/temp_min[7]_i_5_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.810 r  datapath_inst1/temp_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.810    datapath_inst1/temp_min0[7]
    SLICE_X1Y8           FDRE                                         r  datapath_inst1/temp_min_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst1/Racc_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath_inst1/out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.502%)  route 0.071ns (33.498%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  datapath_inst1/Racc_reg[10]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath_inst1/Racc_reg[10]/Q
                         net (fo=2, routed)           0.071     0.212    datapath_inst1/Racc_reg[10]
    SLICE_X0Y13          FDCE                                         r  datapath_inst1/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/temp_min_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst1/temp_mout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  datapath_inst1/temp_min_reg[2]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath_inst1/temp_min_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    datapath_inst1/temp_min[2]
    SLICE_X0Y8           FDRE                                         r  datapath_inst1/temp_mout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/temp_min_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst1/temp_mout_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  datapath_inst1/temp_min_reg[6]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath_inst1/temp_min_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    datapath_inst1/temp_min[6]
    SLICE_X1Y10          FDRE                                         r  datapath_inst1/temp_mout_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/Racc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath_inst1/out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  datapath_inst1/Racc_reg[8]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath_inst1/Racc_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    datapath_inst1/Racc_reg[8]
    SLICE_X0Y13          FDCE                                         r  datapath_inst1/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/Racc_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath_inst1/out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.888%)  route 0.131ns (48.112%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  datapath_inst1/Racc_reg[11]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath_inst1/Racc_reg[11]/Q
                         net (fo=2, routed)           0.131     0.272    datapath_inst1/Racc_reg[11]
    SLICE_X0Y13          FDCE                                         r  datapath_inst1/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/temp_min_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst1/temp_mout_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  datapath_inst1/temp_min_reg[4]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath_inst1/temp_min_reg[4]/Q
                         net (fo=1, routed)           0.142     0.283    datapath_inst1/temp_min[4]
    SLICE_X1Y10          FDRE                                         r  datapath_inst1/temp_mout_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/temp_min_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst1/temp_mout_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  datapath_inst1/temp_min_reg[5]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath_inst1/temp_min_reg[5]/Q
                         net (fo=1, routed)           0.168     0.309    datapath_inst1/temp_min[5]
    SLICE_X1Y10          FDRE                                         r  datapath_inst1/temp_mout_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/temp_min_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst1/temp_mout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  datapath_inst1/temp_min_reg[3]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath_inst1/temp_min_reg[3]/Q
                         net (fo=1, routed)           0.172     0.313    datapath_inst1/temp_min[3]
    SLICE_X0Y8           FDRE                                         r  datapath_inst1/temp_mout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/Racc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath_inst1/out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.414%)  route 0.176ns (55.586%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  datapath_inst1/Racc_reg[4]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath_inst1/Racc_reg[4]/Q
                         net (fo=2, routed)           0.176     0.317    datapath_inst1/Racc_reg[4]
    SLICE_X0Y13          FDCE                                         r  datapath_inst1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst1/temp_min_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst1/temp_mout_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  datapath_inst1/temp_min_reg[7]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath_inst1/temp_min_reg[7]/Q
                         net (fo=1, routed)           0.177     0.318    datapath_inst1/temp_min[7]
    SLICE_X1Y10          FDRE                                         r  datapath_inst1/temp_mout_reg[7]/D
  -------------------------------------------------------------------    -------------------





