{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 16:17:16 2015 " "Info: Processing started: Wed Apr 22 16:17:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sram16 -c sram16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sram16 -c sram16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell12\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell10\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell8\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell6\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell5\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell4\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell2\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst1\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst10\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst8\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst2\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst12\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst14\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst3\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst24\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst24\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst28\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst28\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst30\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst30\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram_register:inst22\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 " "Warning: Node \"sram_register:inst22\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" is a latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CS " "Info: Assuming node \"CS\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 328 40 208 344 "CS" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WE " "Info: Assuming node \"WE\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 312 40 208 328 "WE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[15\] " "Info: Assuming node \"Reg\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[6\] " "Info: Assuming node \"Reg\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[14\] " "Info: Assuming node \"Reg\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[7\] " "Info: Assuming node \"Reg\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[13\] " "Info: Assuming node \"Reg\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[5\] " "Info: Assuming node \"Reg\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[12\] " "Info: Assuming node \"Reg\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[4\] " "Info: Assuming node \"Reg\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[3\] " "Info: Assuming node \"Reg\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[11\] " "Info: Assuming node \"Reg\[11\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[10\] " "Info: Assuming node \"Reg\[10\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[2\] " "Info: Assuming node \"Reg\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[1\] " "Info: Assuming node \"Reg\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[9\] " "Info: Assuming node \"Reg\[9\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[0\] " "Info: Assuming node \"Reg\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reg\[8\] " "Info: Assuming node \"Reg\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "sram_register:inst22\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst22\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst22\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst30\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst30\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst30\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst18\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst18\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst18\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst28\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst28\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst28\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst26\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst26\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst26\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst17\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst17\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst17\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst16\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst16\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst16\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst24\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst24\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst24\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst14\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst14\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst14\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst3\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst3\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst3\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst12\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst12\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst12\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst2\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst2\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst2\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst8\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst8\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst8\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst1\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst1\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst1\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst10\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst10\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst10\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram_register:inst\|sram_cell:cell15\|comb~0 " "Info: Detected gated clock \"sram_register:inst\|sram_cell:cell15\|comb~0\" as buffer" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sram_register:inst\|sram_cell:cell15\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CS register sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 251.51 MHz 3.976 ns Internal " "Info: Clock \"CS\" has Internal fmax of 251.51 MHz between source register \"sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 3.976 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.404 ns + Longest register register " "Info: + Longest register to register delay is 0.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X33_Y19_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X33_Y19_N22 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.13 % ) " "Info: Total cell delay = 0.150 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.254 ns ( 62.87 % ) " "Info: Total interconnect delay = 0.254 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.254ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.273 ns - Smallest " "Info: - Smallest clock skew is 0.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 6.417 ns + Shortest register " "Info: + Shortest clock path from clock \"CS\" to destination register is 6.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 CLK PIN_V2 51 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 328 40 208 344 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.275 ns) 2.647 ns sram_register:inst8\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N0 1 " "Info: 2: + IC(1.520 ns) + CELL(0.275 ns) = 2.647 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { CS sram_register:inst8|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.000 ns) 4.656 ns sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.656 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.419 ns) 6.417 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X33_Y19_N22 1 " "Info: 4: + IC(1.342 ns) + CELL(0.419 ns) = 6.417 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.546 ns ( 24.09 % ) " "Info: Total cell delay = 1.546 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.871 ns ( 75.91 % ) " "Info: Total interconnect delay = 4.871 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { CS sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { CS {} CS~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.520ns 2.009ns 1.342ns } { 0.000ns 0.852ns 0.275ns 0.000ns 0.419ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 6.144 ns - Longest register " "Info: - Longest clock path from clock \"CS\" to source register is 6.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 CLK PIN_V2 51 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 328 40 208 344 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.275 ns) 2.647 ns sram_register:inst8\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N0 1 " "Info: 2: + IC(1.520 ns) + CELL(0.275 ns) = 2.647 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { CS sram_register:inst8|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.000 ns) 4.656 ns sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.656 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.150 ns) 6.144 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X33_Y19_N28 1 " "Info: 4: + IC(1.338 ns) + CELL(0.150 ns) = 6.144 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 20.78 % ) " "Info: Total cell delay = 1.277 ns ( 20.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.867 ns ( 79.22 % ) " "Info: Total interconnect delay = 4.867 ns ( 79.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.144 ns" { CS sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.144 ns" { CS {} CS~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.520ns 2.009ns 1.338ns } { 0.000ns 0.852ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { CS sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { CS {} CS~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.520ns 2.009ns 1.342ns } { 0.000ns 0.852ns 0.275ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.144 ns" { CS sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.144 ns" { CS {} CS~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.520ns 2.009ns 1.338ns } { 0.000ns 0.852ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.857 ns + " "Info: + Micro setup delay of destination is 1.857 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.254ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { CS sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { CS {} CS~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.520ns 2.009ns 1.342ns } { 0.000ns 0.852ns 0.275ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.144 ns" { CS sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.144 ns" { CS {} CS~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.520ns 2.009ns 1.338ns } { 0.000ns 0.852ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WE register sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 251.51 MHz 3.976 ns Internal " "Info: Clock \"WE\" has Internal fmax of 251.51 MHz between source register \"sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 3.976 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.404 ns + Longest register register " "Info: + Longest register to register delay is 0.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X33_Y19_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X33_Y19_N22 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.13 % ) " "Info: Total cell delay = 0.150 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.254 ns ( 62.87 % ) " "Info: Total interconnect delay = 0.254 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.254ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.273 ns - Smallest " "Info: - Smallest clock skew is 0.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 6.534 ns + Shortest register " "Info: + Shortest clock path from clock \"WE\" to destination register is 6.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns WE 1 CLK PIN_U4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'WE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 312 40 208 328 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.393 ns) 2.764 ns sram_register:inst8\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N0 1 " "Info: 2: + IC(1.539 ns) + CELL(0.393 ns) = 2.764 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { WE sram_register:inst8|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.000 ns) 4.773 ns sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.773 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.419 ns) 6.534 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X33_Y19_N22 1 " "Info: 4: + IC(1.342 ns) + CELL(0.419 ns) = 6.534 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.644 ns ( 25.16 % ) " "Info: Total cell delay = 1.644 ns ( 25.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.890 ns ( 74.84 % ) " "Info: Total interconnect delay = 4.890 ns ( 74.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.534 ns" { WE sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.534 ns" { WE {} WE~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.539ns 2.009ns 1.342ns } { 0.000ns 0.832ns 0.393ns 0.000ns 0.419ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 6.261 ns - Longest register " "Info: - Longest clock path from clock \"WE\" to source register is 6.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns WE 1 CLK PIN_U4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'WE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 312 40 208 328 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.393 ns) 2.764 ns sram_register:inst8\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N0 1 " "Info: 2: + IC(1.539 ns) + CELL(0.393 ns) = 2.764 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { WE sram_register:inst8|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.000 ns) 4.773 ns sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.773 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.150 ns) 6.261 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X33_Y19_N28 1 " "Info: 4: + IC(1.338 ns) + CELL(0.150 ns) = 6.261 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.375 ns ( 21.96 % ) " "Info: Total cell delay = 1.375 ns ( 21.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.886 ns ( 78.04 % ) " "Info: Total interconnect delay = 4.886 ns ( 78.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { WE sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { WE {} WE~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.539ns 2.009ns 1.338ns } { 0.000ns 0.832ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.534 ns" { WE sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.534 ns" { WE {} WE~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.539ns 2.009ns 1.342ns } { 0.000ns 0.832ns 0.393ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { WE sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { WE {} WE~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.539ns 2.009ns 1.338ns } { 0.000ns 0.832ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.857 ns + " "Info: + Micro setup delay of destination is 1.857 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.254ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.534 ns" { WE sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.534 ns" { WE {} WE~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.539ns 2.009ns 1.342ns } { 0.000ns 0.832ns 0.393ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { WE sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { WE {} WE~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.539ns 2.009ns 1.338ns } { 0.000ns 0.832ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[15\] register sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 352.61 MHz 2.836 ns Internal " "Info: Clock \"Reg\[15\]\" has Internal fmax of 352.61 MHz between source register \"sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.836 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.394 ns + Longest register register " "Info: + Longest register to register delay is 0.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X29_Y18_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 1; REG Node = 'sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 0.394 ns sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X29_Y18_N4 1 " "Info: 2: + IC(0.244 ns) + CELL(0.150 ns) = 0.394 ns; Loc. = LCCOMB_X29_Y18_N4; Fanout = 1; REG Node = 'sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 38.07 % ) " "Info: Total cell delay = 0.150 ns ( 38.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.244 ns ( 61.93 % ) " "Info: Total interconnect delay = 0.244 ns ( 61.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.394 ns" { sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.244ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.142 ns - Smallest " "Info: - Smallest clock skew is 0.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[15\] destination 6.064 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[15\]\" to destination register is 6.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Reg\[15\] 1 CLK PIN_AF14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 18; CLK Node = 'Reg\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[15] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.393 ns) 3.427 ns sram_register:inst\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X1_Y14_N12 1 " "Info: 2: + IC(2.035 ns) + CELL(0.393 ns) = 3.427 ns; Loc. = LCCOMB_X1_Y14_N12; Fanout = 1; COMB Node = 'sram_register:inst\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.428 ns" { Reg[15] sram_register:inst|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.000 ns) 4.306 ns sram_register:inst\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G2 32 " "Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 4.306 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'sram_register:inst\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.275 ns) 6.064 ns sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X29_Y18_N4 1 " "Info: 4: + IC(1.483 ns) + CELL(0.275 ns) = 6.064 ns; Loc. = LCCOMB_X29_Y18_N4; Fanout = 1; REG Node = 'sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 27.49 % ) " "Info: Total cell delay = 1.667 ns ( 27.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.397 ns ( 72.51 % ) " "Info: Total interconnect delay = 4.397 ns ( 72.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { Reg[15] sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { Reg[15] {} Reg[15]~combout {} sram_register:inst|sram_cell:cell15|comb~0 {} sram_register:inst|sram_cell:cell15|comb~0clkctrl {} sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.035ns 0.879ns 1.483ns } { 0.000ns 0.999ns 0.393ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[15\] source 5.922 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[15\]\" to source register is 5.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Reg\[15\] 1 CLK PIN_AF14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 18; CLK Node = 'Reg\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[15] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.393 ns) 3.427 ns sram_register:inst\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X1_Y14_N12 1 " "Info: 2: + IC(2.035 ns) + CELL(0.393 ns) = 3.427 ns; Loc. = LCCOMB_X1_Y14_N12; Fanout = 1; COMB Node = 'sram_register:inst\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.428 ns" { Reg[15] sram_register:inst|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.000 ns) 4.306 ns sram_register:inst\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G2 32 " "Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 4.306 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'sram_register:inst\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.150 ns) 5.922 ns sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X29_Y18_N6 1 " "Info: 4: + IC(1.466 ns) + CELL(0.150 ns) = 5.922 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 1; REG Node = 'sram_register:inst\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.542 ns ( 26.04 % ) " "Info: Total cell delay = 1.542 ns ( 26.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.380 ns ( 73.96 % ) " "Info: Total interconnect delay = 4.380 ns ( 73.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.922 ns" { Reg[15] sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.922 ns" { Reg[15] {} Reg[15]~combout {} sram_register:inst|sram_cell:cell15|comb~0 {} sram_register:inst|sram_cell:cell15|comb~0clkctrl {} sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.035ns 0.879ns 1.466ns } { 0.000ns 0.999ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { Reg[15] sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { Reg[15] {} Reg[15]~combout {} sram_register:inst|sram_cell:cell15|comb~0 {} sram_register:inst|sram_cell:cell15|comb~0clkctrl {} sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.035ns 0.879ns 1.483ns } { 0.000ns 0.999ns 0.393ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.922 ns" { Reg[15] sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.922 ns" { Reg[15] {} Reg[15]~combout {} sram_register:inst|sram_cell:cell15|comb~0 {} sram_register:inst|sram_cell:cell15|comb~0clkctrl {} sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.035ns 0.879ns 1.466ns } { 0.000ns 0.999ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.166 ns + " "Info: + Micro setup delay of destination is 1.166 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.394 ns" { sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.244ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { Reg[15] sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { Reg[15] {} Reg[15]~combout {} sram_register:inst|sram_cell:cell15|comb~0 {} sram_register:inst|sram_cell:cell15|comb~0clkctrl {} sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.035ns 0.879ns 1.483ns } { 0.000ns 0.999ns 0.393ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.922 ns" { Reg[15] sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.922 ns" { Reg[15] {} Reg[15]~combout {} sram_register:inst|sram_cell:cell15|comb~0 {} sram_register:inst|sram_cell:cell15|comb~0clkctrl {} sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.035ns 0.879ns 1.466ns } { 0.000ns 0.999ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[6\] register sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 272.33 MHz 3.672 ns Internal " "Info: Clock \"Reg\[6\]\" has Internal fmax of 272.33 MHz between source register \"sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 3.672 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.409 ns + Longest register register " "Info: + Longest register to register delay is 0.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X23_Y21_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y21_N10; Fanout = 1; REG Node = 'sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 0.409 ns sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X23_Y21_N28 1 " "Info: 2: + IC(0.259 ns) + CELL(0.150 ns) = 0.409 ns; Loc. = LCCOMB_X23_Y21_N28; Fanout = 1; REG Node = 'sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.67 % ) " "Info: Total cell delay = 0.150 ns ( 36.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.259 ns ( 63.33 % ) " "Info: Total interconnect delay = 0.259 ns ( 63.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.409 ns" { sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.259ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.274 ns - Smallest " "Info: - Smallest clock skew is 0.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[6\] destination 6.009 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[6\]\" to destination register is 6.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns Reg\[6\] 1 CLK PIN_AE9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE9; Fanout = 3; CLK Node = 'Reg\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[6] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.150 ns) 2.461 ns sram_register:inst10\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N6 1 " "Info: 2: + IC(1.451 ns) + CELL(0.150 ns) = 2.461 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 1; COMB Node = 'sram_register:inst10\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { Reg[6] sram_register:inst10|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.000 ns) 4.212 ns sram_register:inst10\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G1 32 " "Info: 3: + IC(1.751 ns) + CELL(0.000 ns) = 4.212 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'sram_register:inst10\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { sram_register:inst10|sram_cell:cell15|comb~0 sram_register:inst10|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.419 ns) 6.009 ns sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X23_Y21_N28 1 " "Info: 4: + IC(1.378 ns) + CELL(0.419 ns) = 6.009 ns; Loc. = LCCOMB_X23_Y21_N28; Fanout = 1; REG Node = 'sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { sram_register:inst10|sram_cell:cell15|comb~0clkctrl sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.429 ns ( 23.78 % ) " "Info: Total cell delay = 1.429 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 76.22 % ) " "Info: Total interconnect delay = 4.580 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.009 ns" { Reg[6] sram_register:inst10|sram_cell:cell15|comb~0 sram_register:inst10|sram_cell:cell15|comb~0clkctrl sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.009 ns" { Reg[6] {} Reg[6]~combout {} sram_register:inst10|sram_cell:cell15|comb~0 {} sram_register:inst10|sram_cell:cell15|comb~0clkctrl {} sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.451ns 1.751ns 1.378ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.419ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[6\] source 5.735 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[6\]\" to source register is 5.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns Reg\[6\] 1 CLK PIN_AE9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE9; Fanout = 3; CLK Node = 'Reg\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[6] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.150 ns) 2.461 ns sram_register:inst10\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N6 1 " "Info: 2: + IC(1.451 ns) + CELL(0.150 ns) = 2.461 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 1; COMB Node = 'sram_register:inst10\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { Reg[6] sram_register:inst10|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.000 ns) 4.212 ns sram_register:inst10\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G1 32 " "Info: 3: + IC(1.751 ns) + CELL(0.000 ns) = 4.212 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'sram_register:inst10\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { sram_register:inst10|sram_cell:cell15|comb~0 sram_register:inst10|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.150 ns) 5.735 ns sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X23_Y21_N10 1 " "Info: 4: + IC(1.373 ns) + CELL(0.150 ns) = 5.735 ns; Loc. = LCCOMB_X23_Y21_N10; Fanout = 1; REG Node = 'sram_register:inst10\|sram_cell:cell11\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { sram_register:inst10|sram_cell:cell15|comb~0clkctrl sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.160 ns ( 20.23 % ) " "Info: Total cell delay = 1.160 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.575 ns ( 79.77 % ) " "Info: Total interconnect delay = 4.575 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.735 ns" { Reg[6] sram_register:inst10|sram_cell:cell15|comb~0 sram_register:inst10|sram_cell:cell15|comb~0clkctrl sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.735 ns" { Reg[6] {} Reg[6]~combout {} sram_register:inst10|sram_cell:cell15|comb~0 {} sram_register:inst10|sram_cell:cell15|comb~0clkctrl {} sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.451ns 1.751ns 1.373ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.009 ns" { Reg[6] sram_register:inst10|sram_cell:cell15|comb~0 sram_register:inst10|sram_cell:cell15|comb~0clkctrl sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.009 ns" { Reg[6] {} Reg[6]~combout {} sram_register:inst10|sram_cell:cell15|comb~0 {} sram_register:inst10|sram_cell:cell15|comb~0clkctrl {} sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.451ns 1.751ns 1.378ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.735 ns" { Reg[6] sram_register:inst10|sram_cell:cell15|comb~0 sram_register:inst10|sram_cell:cell15|comb~0clkctrl sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.735 ns" { Reg[6] {} Reg[6]~combout {} sram_register:inst10|sram_cell:cell15|comb~0 {} sram_register:inst10|sram_cell:cell15|comb~0clkctrl {} sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.451ns 1.751ns 1.373ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.701 ns + " "Info: + Micro setup delay of destination is 1.701 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.409 ns" { sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.259ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.009 ns" { Reg[6] sram_register:inst10|sram_cell:cell15|comb~0 sram_register:inst10|sram_cell:cell15|comb~0clkctrl sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.009 ns" { Reg[6] {} Reg[6]~combout {} sram_register:inst10|sram_cell:cell15|comb~0 {} sram_register:inst10|sram_cell:cell15|comb~0clkctrl {} sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.451ns 1.751ns 1.378ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.735 ns" { Reg[6] sram_register:inst10|sram_cell:cell15|comb~0 sram_register:inst10|sram_cell:cell15|comb~0clkctrl sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.735 ns" { Reg[6] {} Reg[6]~combout {} sram_register:inst10|sram_cell:cell15|comb~0 {} sram_register:inst10|sram_cell:cell15|comb~0clkctrl {} sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.451ns 1.751ns 1.373ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[14\] register sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 345.07 MHz 2.898 ns Internal " "Info: Clock \"Reg\[14\]\" has Internal fmax of 345.07 MHz between source register \"sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.898 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.409 ns + Longest register register " "Info: + Longest register to register delay is 0.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X34_Y12_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y12_N30; Fanout = 1; REG Node = 'sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 0.409 ns sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X34_Y12_N4 1 " "Info: 2: + IC(0.259 ns) + CELL(0.150 ns) = 0.409 ns; Loc. = LCCOMB_X34_Y12_N4; Fanout = 1; REG Node = 'sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.67 % ) " "Info: Total cell delay = 0.150 ns ( 36.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.259 ns ( 63.33 % ) " "Info: Total interconnect delay = 0.259 ns ( 63.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.409 ns" { sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.259ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.276 ns - Smallest " "Info: - Smallest clock skew is 0.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[14\] destination 6.279 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[14\]\" to destination register is 6.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Reg\[14\] 1 CLK PIN_AC9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC9; Fanout = 3; CLK Node = 'Reg\[14\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[14] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.150 ns) 2.469 ns sram_register:inst1\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N4 1 " "Info: 2: + IC(1.479 ns) + CELL(0.150 ns) = 2.469 ns; Loc. = LCCOMB_X21_Y16_N4; Fanout = 1; COMB Node = 'sram_register:inst1\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { Reg[14] sram_register:inst1|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.000 ns) 4.495 ns sram_register:inst1\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(2.026 ns) + CELL(0.000 ns) = 4.495 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'sram_register:inst1\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { sram_register:inst1|sram_cell:cell15|comb~0 sram_register:inst1|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.420 ns) 6.279 ns sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X34_Y12_N4 1 " "Info: 4: + IC(1.364 ns) + CELL(0.420 ns) = 6.279 ns; Loc. = LCCOMB_X34_Y12_N4; Fanout = 1; REG Node = 'sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { sram_register:inst1|sram_cell:cell15|comb~0clkctrl sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 22.46 % ) " "Info: Total cell delay = 1.410 ns ( 22.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.869 ns ( 77.54 % ) " "Info: Total interconnect delay = 4.869 ns ( 77.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { Reg[14] sram_register:inst1|sram_cell:cell15|comb~0 sram_register:inst1|sram_cell:cell15|comb~0clkctrl sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { Reg[14] {} Reg[14]~combout {} sram_register:inst1|sram_cell:cell15|comb~0 {} sram_register:inst1|sram_cell:cell15|comb~0clkctrl {} sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.479ns 2.026ns 1.364ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[14\] source 6.003 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[14\]\" to source register is 6.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Reg\[14\] 1 CLK PIN_AC9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC9; Fanout = 3; CLK Node = 'Reg\[14\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[14] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.150 ns) 2.469 ns sram_register:inst1\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N4 1 " "Info: 2: + IC(1.479 ns) + CELL(0.150 ns) = 2.469 ns; Loc. = LCCOMB_X21_Y16_N4; Fanout = 1; COMB Node = 'sram_register:inst1\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { Reg[14] sram_register:inst1|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.000 ns) 4.495 ns sram_register:inst1\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(2.026 ns) + CELL(0.000 ns) = 4.495 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'sram_register:inst1\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { sram_register:inst1|sram_cell:cell15|comb~0 sram_register:inst1|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.150 ns) 6.003 ns sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X34_Y12_N30 1 " "Info: 4: + IC(1.358 ns) + CELL(0.150 ns) = 6.003 ns; Loc. = LCCOMB_X34_Y12_N30; Fanout = 1; REG Node = 'sram_register:inst1\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { sram_register:inst1|sram_cell:cell15|comb~0clkctrl sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.140 ns ( 18.99 % ) " "Info: Total cell delay = 1.140 ns ( 18.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.863 ns ( 81.01 % ) " "Info: Total interconnect delay = 4.863 ns ( 81.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { Reg[14] sram_register:inst1|sram_cell:cell15|comb~0 sram_register:inst1|sram_cell:cell15|comb~0clkctrl sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { Reg[14] {} Reg[14]~combout {} sram_register:inst1|sram_cell:cell15|comb~0 {} sram_register:inst1|sram_cell:cell15|comb~0clkctrl {} sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.479ns 2.026ns 1.358ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { Reg[14] sram_register:inst1|sram_cell:cell15|comb~0 sram_register:inst1|sram_cell:cell15|comb~0clkctrl sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { Reg[14] {} Reg[14]~combout {} sram_register:inst1|sram_cell:cell15|comb~0 {} sram_register:inst1|sram_cell:cell15|comb~0clkctrl {} sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.479ns 2.026ns 1.364ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.420ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { Reg[14] sram_register:inst1|sram_cell:cell15|comb~0 sram_register:inst1|sram_cell:cell15|comb~0clkctrl sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { Reg[14] {} Reg[14]~combout {} sram_register:inst1|sram_cell:cell15|comb~0 {} sram_register:inst1|sram_cell:cell15|comb~0clkctrl {} sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.479ns 2.026ns 1.358ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.316 ns + " "Info: + Micro setup delay of destination is 1.316 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.409 ns" { sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.259ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { Reg[14] sram_register:inst1|sram_cell:cell15|comb~0 sram_register:inst1|sram_cell:cell15|comb~0clkctrl sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { Reg[14] {} Reg[14]~combout {} sram_register:inst1|sram_cell:cell15|comb~0 {} sram_register:inst1|sram_cell:cell15|comb~0clkctrl {} sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.479ns 2.026ns 1.364ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.420ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { Reg[14] sram_register:inst1|sram_cell:cell15|comb~0 sram_register:inst1|sram_cell:cell15|comb~0clkctrl sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { Reg[14] {} Reg[14]~combout {} sram_register:inst1|sram_cell:cell15|comb~0 {} sram_register:inst1|sram_cell:cell15|comb~0clkctrl {} sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.479ns 2.026ns 1.358ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[7\] register sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 251.51 MHz 3.976 ns Internal " "Info: Clock \"Reg\[7\]\" has Internal fmax of 251.51 MHz between source register \"sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 3.976 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.404 ns + Longest register register " "Info: + Longest register to register delay is 0.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X33_Y19_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X33_Y19_N22 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.13 % ) " "Info: Total cell delay = 0.150 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.254 ns ( 62.87 % ) " "Info: Total interconnect delay = 0.254 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.254ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.273 ns - Smallest " "Info: - Smallest clock skew is 0.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[7\] destination 6.469 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[7\]\" to destination register is 6.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Reg\[7\] 1 CLK PIN_AC10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 3; CLK Node = 'Reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[7] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.150 ns) 2.699 ns sram_register:inst8\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N0 1 " "Info: 2: + IC(1.709 ns) + CELL(0.150 ns) = 2.699 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { Reg[7] sram_register:inst8|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.000 ns) 4.708 ns sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.708 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.419 ns) 6.469 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X33_Y19_N22 1 " "Info: 4: + IC(1.342 ns) + CELL(0.419 ns) = 6.469 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 21.78 % ) " "Info: Total cell delay = 1.409 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.060 ns ( 78.22 % ) " "Info: Total interconnect delay = 5.060 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.469 ns" { Reg[7] sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.469 ns" { Reg[7] {} Reg[7]~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.709ns 2.009ns 1.342ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.419ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[7\] source 6.196 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[7\]\" to source register is 6.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Reg\[7\] 1 CLK PIN_AC10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 3; CLK Node = 'Reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[7] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.150 ns) 2.699 ns sram_register:inst8\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N0 1 " "Info: 2: + IC(1.709 ns) + CELL(0.150 ns) = 2.699 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { Reg[7] sram_register:inst8|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.000 ns) 4.708 ns sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G6 32 " "Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.708 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.150 ns) 6.196 ns sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X33_Y19_N28 1 " "Info: 4: + IC(1.338 ns) + CELL(0.150 ns) = 6.196 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.140 ns ( 18.40 % ) " "Info: Total cell delay = 1.140 ns ( 18.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.056 ns ( 81.60 % ) " "Info: Total interconnect delay = 5.056 ns ( 81.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { Reg[7] sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { Reg[7] {} Reg[7]~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.709ns 2.009ns 1.338ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.469 ns" { Reg[7] sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.469 ns" { Reg[7] {} Reg[7]~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.709ns 2.009ns 1.342ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { Reg[7] sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { Reg[7] {} Reg[7]~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.709ns 2.009ns 1.338ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.857 ns + " "Info: + Micro setup delay of destination is 1.857 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.254ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.469 ns" { Reg[7] sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.469 ns" { Reg[7] {} Reg[7]~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.709ns 2.009ns 1.342ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { Reg[7] sram_register:inst8|sram_cell:cell15|comb~0 sram_register:inst8|sram_cell:cell15|comb~0clkctrl sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { Reg[7] {} Reg[7]~combout {} sram_register:inst8|sram_cell:cell15|comb~0 {} sram_register:inst8|sram_cell:cell15|comb~0clkctrl {} sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.709ns 2.009ns 1.338ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[13\] register sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 357.91 MHz 2.794 ns Internal " "Info: Clock \"Reg\[13\]\" has Internal fmax of 357.91 MHz between source register \"sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.794 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.412 ns + Longest register register " "Info: + Longest register to register delay is 0.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X32_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y15_N0; Fanout = 1; REG Node = 'sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 0.412 ns sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X32_Y15_N24 1 " "Info: 2: + IC(0.262 ns) + CELL(0.150 ns) = 0.412 ns; Loc. = LCCOMB_X32_Y15_N24; Fanout = 1; REG Node = 'sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.41 % ) " "Info: Total cell delay = 0.150 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.262 ns ( 63.59 % ) " "Info: Total interconnect delay = 0.262 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.412 ns" { sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.262ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[13\] destination 5.570 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[13\]\" to destination register is 5.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Reg\[13\] 1 CLK PIN_T9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T9; Fanout = 3; CLK Node = 'Reg\[13\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[13] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 2.348 ns sram_register:inst2\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N30 1 " "Info: 2: + IC(1.346 ns) + CELL(0.150 ns) = 2.348 ns; Loc. = LCCOMB_X21_Y16_N30; Fanout = 1; COMB Node = 'sram_register:inst2\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { Reg[13] sram_register:inst2|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.000 ns) 3.897 ns sram_register:inst2\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G3 32 " "Info: 3: + IC(1.549 ns) + CELL(0.000 ns) = 3.897 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'sram_register:inst2\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { sram_register:inst2|sram_cell:cell15|comb~0 sram_register:inst2|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.275 ns) 5.570 ns sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X32_Y15_N24 1 " "Info: 4: + IC(1.398 ns) + CELL(0.275 ns) = 5.570 ns; Loc. = LCCOMB_X32_Y15_N24; Fanout = 1; REG Node = 'sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { sram_register:inst2|sram_cell:cell15|comb~0clkctrl sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 22.93 % ) " "Info: Total cell delay = 1.277 ns ( 22.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 77.07 % ) " "Info: Total interconnect delay = 4.293 ns ( 77.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { Reg[13] sram_register:inst2|sram_cell:cell15|comb~0 sram_register:inst2|sram_cell:cell15|comb~0clkctrl sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { Reg[13] {} Reg[13]~combout {} sram_register:inst2|sram_cell:cell15|comb~0 {} sram_register:inst2|sram_cell:cell15|comb~0clkctrl {} sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.346ns 1.549ns 1.398ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[13\] source 5.570 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[13\]\" to source register is 5.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Reg\[13\] 1 CLK PIN_T9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T9; Fanout = 3; CLK Node = 'Reg\[13\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[13] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 2.348 ns sram_register:inst2\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N30 1 " "Info: 2: + IC(1.346 ns) + CELL(0.150 ns) = 2.348 ns; Loc. = LCCOMB_X21_Y16_N30; Fanout = 1; COMB Node = 'sram_register:inst2\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { Reg[13] sram_register:inst2|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.000 ns) 3.897 ns sram_register:inst2\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G3 32 " "Info: 3: + IC(1.549 ns) + CELL(0.000 ns) = 3.897 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'sram_register:inst2\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { sram_register:inst2|sram_cell:cell15|comb~0 sram_register:inst2|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.275 ns) 5.570 ns sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X32_Y15_N0 1 " "Info: 4: + IC(1.398 ns) + CELL(0.275 ns) = 5.570 ns; Loc. = LCCOMB_X32_Y15_N0; Fanout = 1; REG Node = 'sram_register:inst2\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { sram_register:inst2|sram_cell:cell15|comb~0clkctrl sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 22.93 % ) " "Info: Total cell delay = 1.277 ns ( 22.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 77.07 % ) " "Info: Total interconnect delay = 4.293 ns ( 77.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { Reg[13] sram_register:inst2|sram_cell:cell15|comb~0 sram_register:inst2|sram_cell:cell15|comb~0clkctrl sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { Reg[13] {} Reg[13]~combout {} sram_register:inst2|sram_cell:cell15|comb~0 {} sram_register:inst2|sram_cell:cell15|comb~0clkctrl {} sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.346ns 1.549ns 1.398ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { Reg[13] sram_register:inst2|sram_cell:cell15|comb~0 sram_register:inst2|sram_cell:cell15|comb~0clkctrl sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { Reg[13] {} Reg[13]~combout {} sram_register:inst2|sram_cell:cell15|comb~0 {} sram_register:inst2|sram_cell:cell15|comb~0clkctrl {} sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.346ns 1.549ns 1.398ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { Reg[13] sram_register:inst2|sram_cell:cell15|comb~0 sram_register:inst2|sram_cell:cell15|comb~0clkctrl sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { Reg[13] {} Reg[13]~combout {} sram_register:inst2|sram_cell:cell15|comb~0 {} sram_register:inst2|sram_cell:cell15|comb~0clkctrl {} sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.346ns 1.549ns 1.398ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.985 ns + " "Info: + Micro setup delay of destination is 0.985 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.412 ns" { sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.262ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { Reg[13] sram_register:inst2|sram_cell:cell15|comb~0 sram_register:inst2|sram_cell:cell15|comb~0clkctrl sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { Reg[13] {} Reg[13]~combout {} sram_register:inst2|sram_cell:cell15|comb~0 {} sram_register:inst2|sram_cell:cell15|comb~0clkctrl {} sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.346ns 1.549ns 1.398ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { Reg[13] sram_register:inst2|sram_cell:cell15|comb~0 sram_register:inst2|sram_cell:cell15|comb~0clkctrl sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { Reg[13] {} Reg[13]~combout {} sram_register:inst2|sram_cell:cell15|comb~0 {} sram_register:inst2|sram_cell:cell15|comb~0clkctrl {} sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.346ns 1.549ns 1.398ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[5\] register sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 372.86 MHz 2.682 ns Internal " "Info: Clock \"Reg\[5\]\" has Internal fmax of 372.86 MHz between source register \"sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.682 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.393 ns + Longest register register " "Info: + Longest register to register delay is 0.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X21_Y21_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y21_N2; Fanout = 1; REG Node = 'sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.393 ns sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X21_Y21_N0 1 " "Info: 2: + IC(0.243 ns) + CELL(0.150 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y21_N0; Fanout = 1; REG Node = 'sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 38.17 % ) " "Info: Total cell delay = 0.150 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.243 ns ( 61.83 % ) " "Info: Total interconnect delay = 0.243 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.393 ns" { sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.243ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[5\] destination 5.863 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[5\]\" to destination register is 5.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Reg\[5\] 1 CLK PIN_F12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F12; Fanout = 3; CLK Node = 'Reg\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[5] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.275 ns) 2.550 ns sram_register:inst12\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N2 1 " "Info: 2: + IC(1.455 ns) + CELL(0.275 ns) = 2.550 ns; Loc. = LCCOMB_X28_Y20_N2; Fanout = 1; COMB Node = 'sram_register:inst12\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Reg[5] sram_register:inst12|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.000 ns) 4.233 ns sram_register:inst12\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(1.683 ns) + CELL(0.000 ns) = 4.233 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'sram_register:inst12\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { sram_register:inst12|sram_cell:cell15|comb~0 sram_register:inst12|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.275 ns) 5.863 ns sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X21_Y21_N0 1 " "Info: 4: + IC(1.355 ns) + CELL(0.275 ns) = 5.863 ns; Loc. = LCCOMB_X21_Y21_N0; Fanout = 1; REG Node = 'sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { sram_register:inst12|sram_cell:cell15|comb~0clkctrl sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 23.37 % ) " "Info: Total cell delay = 1.370 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.493 ns ( 76.63 % ) " "Info: Total interconnect delay = 4.493 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { Reg[5] sram_register:inst12|sram_cell:cell15|comb~0 sram_register:inst12|sram_cell:cell15|comb~0clkctrl sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { Reg[5] {} Reg[5]~combout {} sram_register:inst12|sram_cell:cell15|comb~0 {} sram_register:inst12|sram_cell:cell15|comb~0clkctrl {} sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.455ns 1.683ns 1.355ns } { 0.000ns 0.820ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[5\] source 5.863 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[5\]\" to source register is 5.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Reg\[5\] 1 CLK PIN_F12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F12; Fanout = 3; CLK Node = 'Reg\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[5] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.275 ns) 2.550 ns sram_register:inst12\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N2 1 " "Info: 2: + IC(1.455 ns) + CELL(0.275 ns) = 2.550 ns; Loc. = LCCOMB_X28_Y20_N2; Fanout = 1; COMB Node = 'sram_register:inst12\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Reg[5] sram_register:inst12|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.000 ns) 4.233 ns sram_register:inst12\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(1.683 ns) + CELL(0.000 ns) = 4.233 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'sram_register:inst12\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { sram_register:inst12|sram_cell:cell15|comb~0 sram_register:inst12|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.275 ns) 5.863 ns sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X21_Y21_N2 1 " "Info: 4: + IC(1.355 ns) + CELL(0.275 ns) = 5.863 ns; Loc. = LCCOMB_X21_Y21_N2; Fanout = 1; REG Node = 'sram_register:inst12\|sram_cell:cell9\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { sram_register:inst12|sram_cell:cell15|comb~0clkctrl sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 23.37 % ) " "Info: Total cell delay = 1.370 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.493 ns ( 76.63 % ) " "Info: Total interconnect delay = 4.493 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { Reg[5] sram_register:inst12|sram_cell:cell15|comb~0 sram_register:inst12|sram_cell:cell15|comb~0clkctrl sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { Reg[5] {} Reg[5]~combout {} sram_register:inst12|sram_cell:cell15|comb~0 {} sram_register:inst12|sram_cell:cell15|comb~0clkctrl {} sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.455ns 1.683ns 1.355ns } { 0.000ns 0.820ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { Reg[5] sram_register:inst12|sram_cell:cell15|comb~0 sram_register:inst12|sram_cell:cell15|comb~0clkctrl sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { Reg[5] {} Reg[5]~combout {} sram_register:inst12|sram_cell:cell15|comb~0 {} sram_register:inst12|sram_cell:cell15|comb~0clkctrl {} sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.455ns 1.683ns 1.355ns } { 0.000ns 0.820ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { Reg[5] sram_register:inst12|sram_cell:cell15|comb~0 sram_register:inst12|sram_cell:cell15|comb~0clkctrl sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { Reg[5] {} Reg[5]~combout {} sram_register:inst12|sram_cell:cell15|comb~0 {} sram_register:inst12|sram_cell:cell15|comb~0clkctrl {} sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.455ns 1.683ns 1.355ns } { 0.000ns 0.820ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.948 ns + " "Info: + Micro setup delay of destination is 0.948 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.393 ns" { sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.243ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { Reg[5] sram_register:inst12|sram_cell:cell15|comb~0 sram_register:inst12|sram_cell:cell15|comb~0clkctrl sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { Reg[5] {} Reg[5]~combout {} sram_register:inst12|sram_cell:cell15|comb~0 {} sram_register:inst12|sram_cell:cell15|comb~0clkctrl {} sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.455ns 1.683ns 1.355ns } { 0.000ns 0.820ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { Reg[5] sram_register:inst12|sram_cell:cell15|comb~0 sram_register:inst12|sram_cell:cell15|comb~0clkctrl sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { Reg[5] {} Reg[5]~combout {} sram_register:inst12|sram_cell:cell15|comb~0 {} sram_register:inst12|sram_cell:cell15|comb~0clkctrl {} sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.455ns 1.683ns 1.355ns } { 0.000ns 0.820ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[12\] register sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 385.8 MHz 2.592 ns Internal " "Info: Clock \"Reg\[12\]\" has Internal fmax of 385.8 MHz between source register \"sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.592 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.409 ns + Longest register register " "Info: + Longest register to register delay is 0.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X32_Y15_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 1; REG Node = 'sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 0.409 ns sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X32_Y15_N28 1 " "Info: 2: + IC(0.259 ns) + CELL(0.150 ns) = 0.409 ns; Loc. = LCCOMB_X32_Y15_N28; Fanout = 1; REG Node = 'sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.67 % ) " "Info: Total cell delay = 0.150 ns ( 36.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.259 ns ( 63.33 % ) " "Info: Total interconnect delay = 0.259 ns ( 63.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.409 ns" { sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.259ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.274 ns - Smallest " "Info: - Smallest clock skew is 0.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[12\] destination 6.584 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[12\]\" to destination register is 6.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Reg\[12\] 1 CLK PIN_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3; CLK Node = 'Reg\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[12] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.393 ns) 3.031 ns sram_register:inst3\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N28 1 " "Info: 2: + IC(1.796 ns) + CELL(0.393 ns) = 3.031 ns; Loc. = LCCOMB_X28_Y20_N28; Fanout = 1; COMB Node = 'sram_register:inst3\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { Reg[12] sram_register:inst3|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.000 ns) 4.801 ns sram_register:inst3\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G8 32 " "Info: 3: + IC(1.770 ns) + CELL(0.000 ns) = 4.801 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'sram_register:inst3\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { sram_register:inst3|sram_cell:cell15|comb~0 sram_register:inst3|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.419 ns) 6.584 ns sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X32_Y15_N28 1 " "Info: 4: + IC(1.364 ns) + CELL(0.419 ns) = 6.584 ns; Loc. = LCCOMB_X32_Y15_N28; Fanout = 1; REG Node = 'sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { sram_register:inst3|sram_cell:cell15|comb~0clkctrl sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 25.12 % ) " "Info: Total cell delay = 1.654 ns ( 25.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.930 ns ( 74.88 % ) " "Info: Total interconnect delay = 4.930 ns ( 74.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.584 ns" { Reg[12] sram_register:inst3|sram_cell:cell15|comb~0 sram_register:inst3|sram_cell:cell15|comb~0clkctrl sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.584 ns" { Reg[12] {} Reg[12]~combout {} sram_register:inst3|sram_cell:cell15|comb~0 {} sram_register:inst3|sram_cell:cell15|comb~0clkctrl {} sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.796ns 1.770ns 1.364ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.419ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[12\] source 6.310 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[12\]\" to source register is 6.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Reg\[12\] 1 CLK PIN_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3; CLK Node = 'Reg\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[12] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.393 ns) 3.031 ns sram_register:inst3\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N28 1 " "Info: 2: + IC(1.796 ns) + CELL(0.393 ns) = 3.031 ns; Loc. = LCCOMB_X28_Y20_N28; Fanout = 1; COMB Node = 'sram_register:inst3\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { Reg[12] sram_register:inst3|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.000 ns) 4.801 ns sram_register:inst3\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G8 32 " "Info: 3: + IC(1.770 ns) + CELL(0.000 ns) = 4.801 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'sram_register:inst3\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { sram_register:inst3|sram_cell:cell15|comb~0 sram_register:inst3|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.150 ns) 6.310 ns sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X32_Y15_N12 1 " "Info: 4: + IC(1.359 ns) + CELL(0.150 ns) = 6.310 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 1; REG Node = 'sram_register:inst3\|sram_cell:cell3\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { sram_register:inst3|sram_cell:cell15|comb~0clkctrl sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 21.95 % ) " "Info: Total cell delay = 1.385 ns ( 21.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.925 ns ( 78.05 % ) " "Info: Total interconnect delay = 4.925 ns ( 78.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { Reg[12] sram_register:inst3|sram_cell:cell15|comb~0 sram_register:inst3|sram_cell:cell15|comb~0clkctrl sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.310 ns" { Reg[12] {} Reg[12]~combout {} sram_register:inst3|sram_cell:cell15|comb~0 {} sram_register:inst3|sram_cell:cell15|comb~0clkctrl {} sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.796ns 1.770ns 1.359ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.584 ns" { Reg[12] sram_register:inst3|sram_cell:cell15|comb~0 sram_register:inst3|sram_cell:cell15|comb~0clkctrl sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.584 ns" { Reg[12] {} Reg[12]~combout {} sram_register:inst3|sram_cell:cell15|comb~0 {} sram_register:inst3|sram_cell:cell15|comb~0clkctrl {} sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.796ns 1.770ns 1.364ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { Reg[12] sram_register:inst3|sram_cell:cell15|comb~0 sram_register:inst3|sram_cell:cell15|comb~0clkctrl sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.310 ns" { Reg[12] {} Reg[12]~combout {} sram_register:inst3|sram_cell:cell15|comb~0 {} sram_register:inst3|sram_cell:cell15|comb~0clkctrl {} sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.796ns 1.770ns 1.359ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.161 ns + " "Info: + Micro setup delay of destination is 1.161 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.409 ns" { sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.259ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.584 ns" { Reg[12] sram_register:inst3|sram_cell:cell15|comb~0 sram_register:inst3|sram_cell:cell15|comb~0clkctrl sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.584 ns" { Reg[12] {} Reg[12]~combout {} sram_register:inst3|sram_cell:cell15|comb~0 {} sram_register:inst3|sram_cell:cell15|comb~0clkctrl {} sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.796ns 1.770ns 1.364ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { Reg[12] sram_register:inst3|sram_cell:cell15|comb~0 sram_register:inst3|sram_cell:cell15|comb~0clkctrl sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.310 ns" { Reg[12] {} Reg[12]~combout {} sram_register:inst3|sram_cell:cell15|comb~0 {} sram_register:inst3|sram_cell:cell15|comb~0clkctrl {} sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.796ns 1.770ns 1.359ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[4\] register sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 413.91 MHz 2.416 ns Internal " "Info: Clock \"Reg\[4\]\" has Internal fmax of 413.91 MHz between source register \"sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.416 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.393 ns + Longest register register " "Info: + Longest register to register delay is 0.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X32_Y9_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 1; REG Node = 'sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.393 ns sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X32_Y9_N0 1 " "Info: 2: + IC(0.243 ns) + CELL(0.150 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y9_N0; Fanout = 1; REG Node = 'sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 38.17 % ) " "Info: Total cell delay = 0.150 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.243 ns ( 61.83 % ) " "Info: Total interconnect delay = 0.243 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.393 ns" { sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.243ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.133 ns - Smallest " "Info: - Smallest clock skew is 0.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[4\] destination 6.064 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[4\]\" to destination register is 6.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Reg\[4\] 1 CLK PIN_AE11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE11; Fanout = 3; CLK Node = 'Reg\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[4] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.275 ns) 2.686 ns sram_register:inst14\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N22 1 " "Info: 2: + IC(1.561 ns) + CELL(0.275 ns) = 2.686 ns; Loc. = LCCOMB_X28_Y20_N22; Fanout = 1; COMB Node = 'sram_register:inst14\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { Reg[4] sram_register:inst14|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.000 ns) 4.447 ns sram_register:inst14\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G13 32 " "Info: 3: + IC(1.761 ns) + CELL(0.000 ns) = 4.447 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_register:inst14\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { sram_register:inst14|sram_cell:cell15|comb~0 sram_register:inst14|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.275 ns) 6.064 ns sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X32_Y9_N0 1 " "Info: 4: + IC(1.342 ns) + CELL(0.275 ns) = 6.064 ns; Loc. = LCCOMB_X32_Y9_N0; Fanout = 1; REG Node = 'sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { sram_register:inst14|sram_cell:cell15|comb~0clkctrl sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 23.09 % ) " "Info: Total cell delay = 1.400 ns ( 23.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.664 ns ( 76.91 % ) " "Info: Total interconnect delay = 4.664 ns ( 76.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { Reg[4] sram_register:inst14|sram_cell:cell15|comb~0 sram_register:inst14|sram_cell:cell15|comb~0clkctrl sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { Reg[4] {} Reg[4]~combout {} sram_register:inst14|sram_cell:cell15|comb~0 {} sram_register:inst14|sram_cell:cell15|comb~0clkctrl {} sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.561ns 1.761ns 1.342ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[4\] source 5.931 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[4\]\" to source register is 5.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Reg\[4\] 1 CLK PIN_AE11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE11; Fanout = 3; CLK Node = 'Reg\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[4] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.275 ns) 2.686 ns sram_register:inst14\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N22 1 " "Info: 2: + IC(1.561 ns) + CELL(0.275 ns) = 2.686 ns; Loc. = LCCOMB_X28_Y20_N22; Fanout = 1; COMB Node = 'sram_register:inst14\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { Reg[4] sram_register:inst14|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.000 ns) 4.447 ns sram_register:inst14\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G13 32 " "Info: 3: + IC(1.761 ns) + CELL(0.000 ns) = 4.447 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_register:inst14\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { sram_register:inst14|sram_cell:cell15|comb~0 sram_register:inst14|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 5.931 ns sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X32_Y9_N2 1 " "Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 5.931 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 1; REG Node = 'sram_register:inst14\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { sram_register:inst14|sram_cell:cell15|comb~0clkctrl sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 21.50 % ) " "Info: Total cell delay = 1.275 ns ( 21.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.656 ns ( 78.50 % ) " "Info: Total interconnect delay = 4.656 ns ( 78.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.931 ns" { Reg[4] sram_register:inst14|sram_cell:cell15|comb~0 sram_register:inst14|sram_cell:cell15|comb~0clkctrl sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.931 ns" { Reg[4] {} Reg[4]~combout {} sram_register:inst14|sram_cell:cell15|comb~0 {} sram_register:inst14|sram_cell:cell15|comb~0clkctrl {} sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.561ns 1.761ns 1.334ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { Reg[4] sram_register:inst14|sram_cell:cell15|comb~0 sram_register:inst14|sram_cell:cell15|comb~0clkctrl sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { Reg[4] {} Reg[4]~combout {} sram_register:inst14|sram_cell:cell15|comb~0 {} sram_register:inst14|sram_cell:cell15|comb~0clkctrl {} sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.561ns 1.761ns 1.342ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.931 ns" { Reg[4] sram_register:inst14|sram_cell:cell15|comb~0 sram_register:inst14|sram_cell:cell15|comb~0clkctrl sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.931 ns" { Reg[4] {} Reg[4]~combout {} sram_register:inst14|sram_cell:cell15|comb~0 {} sram_register:inst14|sram_cell:cell15|comb~0clkctrl {} sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.561ns 1.761ns 1.334ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.948 ns + " "Info: + Micro setup delay of destination is 0.948 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.393 ns" { sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.243ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { Reg[4] sram_register:inst14|sram_cell:cell15|comb~0 sram_register:inst14|sram_cell:cell15|comb~0clkctrl sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.064 ns" { Reg[4] {} Reg[4]~combout {} sram_register:inst14|sram_cell:cell15|comb~0 {} sram_register:inst14|sram_cell:cell15|comb~0clkctrl {} sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.561ns 1.761ns 1.342ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.931 ns" { Reg[4] sram_register:inst14|sram_cell:cell15|comb~0 sram_register:inst14|sram_cell:cell15|comb~0clkctrl sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.931 ns" { Reg[4] {} Reg[4]~combout {} sram_register:inst14|sram_cell:cell15|comb~0 {} sram_register:inst14|sram_cell:cell15|comb~0clkctrl {} sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.561ns 1.761ns 1.334ns } { 0.000ns 0.850ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[3\] register sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 393.7 MHz 2.54 ns Internal " "Info: Clock \"Reg\[3\]\" has Internal fmax of 393.7 MHz between source register \"sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.54 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X25_Y17_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y17_N6; Fanout = 1; REG Node = 'sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 0.407 ns sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X25_Y17_N10 1 " "Info: 2: + IC(0.257 ns) + CELL(0.150 ns) = 0.407 ns; Loc. = LCCOMB_X25_Y17_N10; Fanout = 1; REG Node = 'sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.86 % ) " "Info: Total cell delay = 0.150 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.257 ns ( 63.14 % ) " "Info: Total interconnect delay = 0.257 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.257ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.123 ns - Smallest " "Info: - Smallest clock skew is 0.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[3\] destination 6.257 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[3\]\" to destination register is 6.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns Reg\[3\] 1 CLK PIN_J10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 3; CLK Node = 'Reg\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[3] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.275 ns) 2.660 ns sram_register:inst24\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N16 1 " "Info: 2: + IC(1.505 ns) + CELL(0.275 ns) = 2.660 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 1; COMB Node = 'sram_register:inst24\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { Reg[3] sram_register:inst24|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.000 ns) 4.577 ns sram_register:inst24\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G5 32 " "Info: 3: + IC(1.917 ns) + CELL(0.000 ns) = 4.577 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'sram_register:inst24\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.275 ns) 6.257 ns sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X25_Y17_N10 1 " "Info: 4: + IC(1.405 ns) + CELL(0.275 ns) = 6.257 ns; Loc. = LCCOMB_X25_Y17_N10; Fanout = 1; REG Node = 'sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.430 ns ( 22.85 % ) " "Info: Total cell delay = 1.430 ns ( 22.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.827 ns ( 77.15 % ) " "Info: Total interconnect delay = 4.827 ns ( 77.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { Reg[3] sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { Reg[3] {} Reg[3]~combout {} sram_register:inst24|sram_cell:cell15|comb~0 {} sram_register:inst24|sram_cell:cell15|comb~0clkctrl {} sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.505ns 1.917ns 1.405ns } { 0.000ns 0.880ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[3\] source 6.134 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[3\]\" to source register is 6.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns Reg\[3\] 1 CLK PIN_J10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 3; CLK Node = 'Reg\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[3] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.275 ns) 2.660 ns sram_register:inst24\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N16 1 " "Info: 2: + IC(1.505 ns) + CELL(0.275 ns) = 2.660 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 1; COMB Node = 'sram_register:inst24\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { Reg[3] sram_register:inst24|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.000 ns) 4.577 ns sram_register:inst24\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G5 32 " "Info: 3: + IC(1.917 ns) + CELL(0.000 ns) = 4.577 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'sram_register:inst24\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.150 ns) 6.134 ns sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X25_Y17_N6 1 " "Info: 4: + IC(1.407 ns) + CELL(0.150 ns) = 6.134 ns; Loc. = LCCOMB_X25_Y17_N6; Fanout = 1; REG Node = 'sram_register:inst24\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.305 ns ( 21.27 % ) " "Info: Total cell delay = 1.305 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.829 ns ( 78.73 % ) " "Info: Total interconnect delay = 4.829 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { Reg[3] sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { Reg[3] {} Reg[3]~combout {} sram_register:inst24|sram_cell:cell15|comb~0 {} sram_register:inst24|sram_cell:cell15|comb~0clkctrl {} sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.505ns 1.917ns 1.407ns } { 0.000ns 0.880ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { Reg[3] sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { Reg[3] {} Reg[3]~combout {} sram_register:inst24|sram_cell:cell15|comb~0 {} sram_register:inst24|sram_cell:cell15|comb~0clkctrl {} sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.505ns 1.917ns 1.405ns } { 0.000ns 0.880ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { Reg[3] sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { Reg[3] {} Reg[3]~combout {} sram_register:inst24|sram_cell:cell15|comb~0 {} sram_register:inst24|sram_cell:cell15|comb~0clkctrl {} sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.505ns 1.917ns 1.407ns } { 0.000ns 0.880ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.986 ns + " "Info: + Micro setup delay of destination is 0.986 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.257ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { Reg[3] sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { Reg[3] {} Reg[3]~combout {} sram_register:inst24|sram_cell:cell15|comb~0 {} sram_register:inst24|sram_cell:cell15|comb~0clkctrl {} sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.505ns 1.917ns 1.405ns } { 0.000ns 0.880ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { Reg[3] sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { Reg[3] {} Reg[3]~combout {} sram_register:inst24|sram_cell:cell15|comb~0 {} sram_register:inst24|sram_cell:cell15|comb~0clkctrl {} sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.505ns 1.917ns 1.407ns } { 0.000ns 0.880ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[11\] register sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 301.02 MHz 3.322 ns Internal " "Info: Clock \"Reg\[11\]\" has Internal fmax of 301.02 MHz between source register \"sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 3.322 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X32_Y19_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y19_N2; Fanout = 1; REG Node = 'sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 0.407 ns sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X32_Y19_N16 1 " "Info: 2: + IC(0.257 ns) + CELL(0.150 ns) = 0.407 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 1; REG Node = 'sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.86 % ) " "Info: Total cell delay = 0.150 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.257 ns ( 63.14 % ) " "Info: Total interconnect delay = 0.257 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.257ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.133 ns - Smallest " "Info: - Smallest clock skew is 0.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[11\] destination 5.939 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[11\]\" to destination register is 5.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns Reg\[11\] 1 CLK PIN_G11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 3; CLK Node = 'Reg\[11\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[11] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.150 ns) 2.753 ns sram_register:inst16\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N22 1 " "Info: 2: + IC(1.793 ns) + CELL(0.150 ns) = 2.753 ns; Loc. = LCCOMB_X21_Y16_N22; Fanout = 1; COMB Node = 'sram_register:inst16\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.943 ns" { Reg[11] sram_register:inst16|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.000 ns) 4.296 ns sram_register:inst16\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(1.543 ns) + CELL(0.000 ns) = 4.296 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'sram_register:inst16\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { sram_register:inst16|sram_cell:cell15|comb~0 sram_register:inst16|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.275 ns) 5.939 ns sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X32_Y19_N16 1 " "Info: 4: + IC(1.368 ns) + CELL(0.275 ns) = 5.939 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 1; REG Node = 'sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { sram_register:inst16|sram_cell:cell15|comb~0clkctrl sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.235 ns ( 20.79 % ) " "Info: Total cell delay = 1.235 ns ( 20.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.704 ns ( 79.21 % ) " "Info: Total interconnect delay = 4.704 ns ( 79.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { Reg[11] sram_register:inst16|sram_cell:cell15|comb~0 sram_register:inst16|sram_cell:cell15|comb~0clkctrl sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { Reg[11] {} Reg[11]~combout {} sram_register:inst16|sram_cell:cell15|comb~0 {} sram_register:inst16|sram_cell:cell15|comb~0clkctrl {} sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.793ns 1.543ns 1.368ns } { 0.000ns 0.810ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[11\] source 5.806 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[11\]\" to source register is 5.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns Reg\[11\] 1 CLK PIN_G11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 3; CLK Node = 'Reg\[11\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[11] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.150 ns) 2.753 ns sram_register:inst16\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X21_Y16_N22 1 " "Info: 2: + IC(1.793 ns) + CELL(0.150 ns) = 2.753 ns; Loc. = LCCOMB_X21_Y16_N22; Fanout = 1; COMB Node = 'sram_register:inst16\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.943 ns" { Reg[11] sram_register:inst16|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.000 ns) 4.296 ns sram_register:inst16\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(1.543 ns) + CELL(0.000 ns) = 4.296 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'sram_register:inst16\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { sram_register:inst16|sram_cell:cell15|comb~0 sram_register:inst16|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 5.806 ns sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X32_Y19_N2 1 " "Info: 4: + IC(1.360 ns) + CELL(0.150 ns) = 5.806 ns; Loc. = LCCOMB_X32_Y19_N2; Fanout = 1; REG Node = 'sram_register:inst16\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { sram_register:inst16|sram_cell:cell15|comb~0clkctrl sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.110 ns ( 19.12 % ) " "Info: Total cell delay = 1.110 ns ( 19.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.696 ns ( 80.88 % ) " "Info: Total interconnect delay = 4.696 ns ( 80.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.806 ns" { Reg[11] sram_register:inst16|sram_cell:cell15|comb~0 sram_register:inst16|sram_cell:cell15|comb~0clkctrl sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.806 ns" { Reg[11] {} Reg[11]~combout {} sram_register:inst16|sram_cell:cell15|comb~0 {} sram_register:inst16|sram_cell:cell15|comb~0clkctrl {} sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.793ns 1.543ns 1.360ns } { 0.000ns 0.810ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { Reg[11] sram_register:inst16|sram_cell:cell15|comb~0 sram_register:inst16|sram_cell:cell15|comb~0clkctrl sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { Reg[11] {} Reg[11]~combout {} sram_register:inst16|sram_cell:cell15|comb~0 {} sram_register:inst16|sram_cell:cell15|comb~0clkctrl {} sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.793ns 1.543ns 1.368ns } { 0.000ns 0.810ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.806 ns" { Reg[11] sram_register:inst16|sram_cell:cell15|comb~0 sram_register:inst16|sram_cell:cell15|comb~0clkctrl sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.806 ns" { Reg[11] {} Reg[11]~combout {} sram_register:inst16|sram_cell:cell15|comb~0 {} sram_register:inst16|sram_cell:cell15|comb~0clkctrl {} sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.793ns 1.543ns 1.360ns } { 0.000ns 0.810ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.387 ns + " "Info: + Micro setup delay of destination is 1.387 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.257ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { Reg[11] sram_register:inst16|sram_cell:cell15|comb~0 sram_register:inst16|sram_cell:cell15|comb~0clkctrl sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { Reg[11] {} Reg[11]~combout {} sram_register:inst16|sram_cell:cell15|comb~0 {} sram_register:inst16|sram_cell:cell15|comb~0clkctrl {} sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.793ns 1.543ns 1.368ns } { 0.000ns 0.810ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.806 ns" { Reg[11] sram_register:inst16|sram_cell:cell15|comb~0 sram_register:inst16|sram_cell:cell15|comb~0clkctrl sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.806 ns" { Reg[11] {} Reg[11]~combout {} sram_register:inst16|sram_cell:cell15|comb~0 {} sram_register:inst16|sram_cell:cell15|comb~0clkctrl {} sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.793ns 1.543ns 1.360ns } { 0.000ns 0.810ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[10\] register sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 364.7 MHz 2.742 ns Internal " "Info: Clock \"Reg\[10\]\" has Internal fmax of 364.7 MHz between source register \"sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X31_Y21_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 1; REG Node = 'sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 0.396 ns sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X31_Y21_N24 1 " "Info: 2: + IC(0.246 ns) + CELL(0.150 ns) = 0.396 ns; Loc. = LCCOMB_X31_Y21_N24; Fanout = 1; REG Node = 'sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.88 % ) " "Info: Total cell delay = 0.150 ns ( 37.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.246 ns ( 62.12 % ) " "Info: Total interconnect delay = 0.246 ns ( 62.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.246ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[10\] destination 6.424 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[10\]\" to destination register is 6.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns Reg\[10\] 1 CLK PIN_J11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 3; CLK Node = 'Reg\[10\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[10] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.413 ns) 2.756 ns sram_register:inst17\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N24 1 " "Info: 2: + IC(1.473 ns) + CELL(0.413 ns) = 2.756 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'sram_register:inst17\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { Reg[10] sram_register:inst17|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.000 ns) 4.791 ns sram_register:inst17\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G7 32 " "Info: 3: + IC(2.035 ns) + CELL(0.000 ns) = 4.791 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'sram_register:inst17\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.275 ns) 6.424 ns sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X31_Y21_N24 1 " "Info: 4: + IC(1.358 ns) + CELL(0.275 ns) = 6.424 ns; Loc. = LCCOMB_X31_Y21_N24; Fanout = 1; REG Node = 'sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 24.25 % ) " "Info: Total cell delay = 1.558 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.866 ns ( 75.75 % ) " "Info: Total interconnect delay = 4.866 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.424 ns" { Reg[10] sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.424 ns" { Reg[10] {} Reg[10]~combout {} sram_register:inst17|sram_cell:cell15|comb~0 {} sram_register:inst17|sram_cell:cell15|comb~0clkctrl {} sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.473ns 2.035ns 1.358ns } { 0.000ns 0.870ns 0.413ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[10\] source 6.423 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[10\]\" to source register is 6.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns Reg\[10\] 1 CLK PIN_J11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 3; CLK Node = 'Reg\[10\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[10] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.413 ns) 2.756 ns sram_register:inst17\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N24 1 " "Info: 2: + IC(1.473 ns) + CELL(0.413 ns) = 2.756 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'sram_register:inst17\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { Reg[10] sram_register:inst17|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.000 ns) 4.791 ns sram_register:inst17\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G7 32 " "Info: 3: + IC(2.035 ns) + CELL(0.000 ns) = 4.791 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'sram_register:inst17\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.275 ns) 6.423 ns sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X31_Y21_N26 1 " "Info: 4: + IC(1.357 ns) + CELL(0.275 ns) = 6.423 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 1; REG Node = 'sram_register:inst17\|sram_cell:cell7\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 24.26 % ) " "Info: Total cell delay = 1.558 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.865 ns ( 75.74 % ) " "Info: Total interconnect delay = 4.865 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.423 ns" { Reg[10] sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.423 ns" { Reg[10] {} Reg[10]~combout {} sram_register:inst17|sram_cell:cell15|comb~0 {} sram_register:inst17|sram_cell:cell15|comb~0clkctrl {} sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.473ns 2.035ns 1.357ns } { 0.000ns 0.870ns 0.413ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.424 ns" { Reg[10] sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.424 ns" { Reg[10] {} Reg[10]~combout {} sram_register:inst17|sram_cell:cell15|comb~0 {} sram_register:inst17|sram_cell:cell15|comb~0clkctrl {} sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.473ns 2.035ns 1.358ns } { 0.000ns 0.870ns 0.413ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.423 ns" { Reg[10] sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.423 ns" { Reg[10] {} Reg[10]~combout {} sram_register:inst17|sram_cell:cell15|comb~0 {} sram_register:inst17|sram_cell:cell15|comb~0clkctrl {} sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.473ns 2.035ns 1.357ns } { 0.000ns 0.870ns 0.413ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.976 ns + " "Info: + Micro setup delay of destination is 0.976 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.246ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.424 ns" { Reg[10] sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.424 ns" { Reg[10] {} Reg[10]~combout {} sram_register:inst17|sram_cell:cell15|comb~0 {} sram_register:inst17|sram_cell:cell15|comb~0clkctrl {} sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.473ns 2.035ns 1.358ns } { 0.000ns 0.870ns 0.413ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.423 ns" { Reg[10] sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.423 ns" { Reg[10] {} Reg[10]~combout {} sram_register:inst17|sram_cell:cell15|comb~0 {} sram_register:inst17|sram_cell:cell15|comb~0clkctrl {} sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.473ns 2.035ns 1.357ns } { 0.000ns 0.870ns 0.413ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[2\] register sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 405.84 MHz 2.464 ns Internal " "Info: Clock \"Reg\[2\]\" has Internal fmax of 405.84 MHz between source register \"sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.464 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.397 ns + Longest register register " "Info: + Longest register to register delay is 0.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X33_Y20_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 1; REG Node = 'sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 0.397 ns sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X33_Y20_N16 1 " "Info: 2: + IC(0.247 ns) + CELL(0.150 ns) = 0.397 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 1; REG Node = 'sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.78 % ) " "Info: Total cell delay = 0.150 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.247 ns ( 62.22 % ) " "Info: Total interconnect delay = 0.247 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.397 ns" { sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.247ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.140 ns - Smallest " "Info: - Smallest clock skew is 0.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[2\] destination 6.057 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[2\]\" to destination register is 6.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Reg\[2\] 1 CLK PIN_C12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 3; CLK Node = 'Reg\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[2] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.393 ns) 2.727 ns sram_register:inst26\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N26 1 " "Info: 2: + IC(1.494 ns) + CELL(0.393 ns) = 2.727 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 1; COMB Node = 'sram_register:inst26\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { Reg[2] sram_register:inst26|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.000 ns) 4.431 ns sram_register:inst26\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G9 32 " "Info: 3: + IC(1.704 ns) + CELL(0.000 ns) = 4.431 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'sram_register:inst26\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { sram_register:inst26|sram_cell:cell15|comb~0 sram_register:inst26|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.275 ns) 6.057 ns sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X33_Y20_N16 1 " "Info: 4: + IC(1.351 ns) + CELL(0.275 ns) = 6.057 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 1; REG Node = 'sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { sram_register:inst26|sram_cell:cell15|comb~0clkctrl sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 24.90 % ) " "Info: Total cell delay = 1.508 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.549 ns ( 75.10 % ) " "Info: Total interconnect delay = 4.549 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { Reg[2] sram_register:inst26|sram_cell:cell15|comb~0 sram_register:inst26|sram_cell:cell15|comb~0clkctrl sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.057 ns" { Reg[2] {} Reg[2]~combout {} sram_register:inst26|sram_cell:cell15|comb~0 {} sram_register:inst26|sram_cell:cell15|comb~0clkctrl {} sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.494ns 1.704ns 1.351ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[2\] source 5.917 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[2\]\" to source register is 5.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Reg\[2\] 1 CLK PIN_C12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 3; CLK Node = 'Reg\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[2] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.393 ns) 2.727 ns sram_register:inst26\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N26 1 " "Info: 2: + IC(1.494 ns) + CELL(0.393 ns) = 2.727 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 1; COMB Node = 'sram_register:inst26\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { Reg[2] sram_register:inst26|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.000 ns) 4.431 ns sram_register:inst26\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G9 32 " "Info: 3: + IC(1.704 ns) + CELL(0.000 ns) = 4.431 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'sram_register:inst26\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { sram_register:inst26|sram_cell:cell15|comb~0 sram_register:inst26|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.150 ns) 5.917 ns sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X33_Y20_N26 1 " "Info: 4: + IC(1.336 ns) + CELL(0.150 ns) = 5.917 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 1; REG Node = 'sram_register:inst26\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { sram_register:inst26|sram_cell:cell15|comb~0clkctrl sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 23.37 % ) " "Info: Total cell delay = 1.383 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.534 ns ( 76.63 % ) " "Info: Total interconnect delay = 4.534 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { Reg[2] sram_register:inst26|sram_cell:cell15|comb~0 sram_register:inst26|sram_cell:cell15|comb~0clkctrl sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { Reg[2] {} Reg[2]~combout {} sram_register:inst26|sram_cell:cell15|comb~0 {} sram_register:inst26|sram_cell:cell15|comb~0clkctrl {} sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.494ns 1.704ns 1.336ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { Reg[2] sram_register:inst26|sram_cell:cell15|comb~0 sram_register:inst26|sram_cell:cell15|comb~0clkctrl sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.057 ns" { Reg[2] {} Reg[2]~combout {} sram_register:inst26|sram_cell:cell15|comb~0 {} sram_register:inst26|sram_cell:cell15|comb~0clkctrl {} sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.494ns 1.704ns 1.351ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { Reg[2] sram_register:inst26|sram_cell:cell15|comb~0 sram_register:inst26|sram_cell:cell15|comb~0clkctrl sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { Reg[2] {} Reg[2]~combout {} sram_register:inst26|sram_cell:cell15|comb~0 {} sram_register:inst26|sram_cell:cell15|comb~0clkctrl {} sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.494ns 1.704ns 1.336ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.975 ns + " "Info: + Micro setup delay of destination is 0.975 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.397 ns" { sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.247ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { Reg[2] sram_register:inst26|sram_cell:cell15|comb~0 sram_register:inst26|sram_cell:cell15|comb~0clkctrl sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.057 ns" { Reg[2] {} Reg[2]~combout {} sram_register:inst26|sram_cell:cell15|comb~0 {} sram_register:inst26|sram_cell:cell15|comb~0clkctrl {} sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.494ns 1.704ns 1.351ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { Reg[2] sram_register:inst26|sram_cell:cell15|comb~0 sram_register:inst26|sram_cell:cell15|comb~0clkctrl sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { Reg[2] {} Reg[2]~combout {} sram_register:inst26|sram_cell:cell15|comb~0 {} sram_register:inst26|sram_cell:cell15|comb~0clkctrl {} sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.494ns 1.704ns 1.336ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[1\] register sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 359.45 MHz 2.782 ns Internal " "Info: Clock \"Reg\[1\]\" has Internal fmax of 359.45 MHz between source register \"sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.782 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.401 ns + Longest register register " "Info: + Longest register to register delay is 0.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X32_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 1; REG Node = 'sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.401 ns sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X32_Y19_N6 1 " "Info: 2: + IC(0.251 ns) + CELL(0.150 ns) = 0.401 ns; Loc. = LCCOMB_X32_Y19_N6; Fanout = 1; REG Node = 'sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.41 % ) " "Info: Total cell delay = 0.150 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.251 ns ( 62.59 % ) " "Info: Total interconnect delay = 0.251 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.401 ns" { sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.251ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[1\] destination 5.148 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[1\]\" to destination register is 5.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Reg\[1\] 1 CLK PIN_AF10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF10; Fanout = 3; CLK Node = 'Reg\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[1] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.150 ns) 1.995 ns sram_register:inst28\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X25_Y4_N12 1 " "Info: 2: + IC(0.995 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X25_Y4_N12; Fanout = 1; COMB Node = 'sram_register:inst28\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { Reg[1] sram_register:inst28|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.000 ns) 3.475 ns sram_register:inst28\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G12 32 " "Info: 3: + IC(1.480 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'sram_register:inst28\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { sram_register:inst28|sram_cell:cell15|comb~0 sram_register:inst28|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.275 ns) 5.148 ns sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X32_Y19_N6 1 " "Info: 4: + IC(1.398 ns) + CELL(0.275 ns) = 5.148 ns; Loc. = LCCOMB_X32_Y19_N6; Fanout = 1; REG Node = 'sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { sram_register:inst28|sram_cell:cell15|comb~0clkctrl sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 24.77 % ) " "Info: Total cell delay = 1.275 ns ( 24.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 75.23 % ) " "Info: Total interconnect delay = 3.873 ns ( 75.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.148 ns" { Reg[1] sram_register:inst28|sram_cell:cell15|comb~0 sram_register:inst28|sram_cell:cell15|comb~0clkctrl sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.148 ns" { Reg[1] {} Reg[1]~combout {} sram_register:inst28|sram_cell:cell15|comb~0 {} sram_register:inst28|sram_cell:cell15|comb~0clkctrl {} sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 0.995ns 1.480ns 1.398ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[1\] source 5.149 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[1\]\" to source register is 5.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Reg\[1\] 1 CLK PIN_AF10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF10; Fanout = 3; CLK Node = 'Reg\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[1] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.150 ns) 1.995 ns sram_register:inst28\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X25_Y4_N12 1 " "Info: 2: + IC(0.995 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X25_Y4_N12; Fanout = 1; COMB Node = 'sram_register:inst28\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { Reg[1] sram_register:inst28|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.000 ns) 3.475 ns sram_register:inst28\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G12 32 " "Info: 3: + IC(1.480 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'sram_register:inst28\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { sram_register:inst28|sram_cell:cell15|comb~0 sram_register:inst28|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.275 ns) 5.149 ns sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X32_Y19_N0 1 " "Info: 4: + IC(1.399 ns) + CELL(0.275 ns) = 5.149 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 1; REG Node = 'sram_register:inst28\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { sram_register:inst28|sram_cell:cell15|comb~0clkctrl sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 24.76 % ) " "Info: Total cell delay = 1.275 ns ( 24.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.874 ns ( 75.24 % ) " "Info: Total interconnect delay = 3.874 ns ( 75.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { Reg[1] sram_register:inst28|sram_cell:cell15|comb~0 sram_register:inst28|sram_cell:cell15|comb~0clkctrl sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.149 ns" { Reg[1] {} Reg[1]~combout {} sram_register:inst28|sram_cell:cell15|comb~0 {} sram_register:inst28|sram_cell:cell15|comb~0clkctrl {} sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 0.995ns 1.480ns 1.399ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.148 ns" { Reg[1] sram_register:inst28|sram_cell:cell15|comb~0 sram_register:inst28|sram_cell:cell15|comb~0clkctrl sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.148 ns" { Reg[1] {} Reg[1]~combout {} sram_register:inst28|sram_cell:cell15|comb~0 {} sram_register:inst28|sram_cell:cell15|comb~0clkctrl {} sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 0.995ns 1.480ns 1.398ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { Reg[1] sram_register:inst28|sram_cell:cell15|comb~0 sram_register:inst28|sram_cell:cell15|comb~0clkctrl sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.149 ns" { Reg[1] {} Reg[1]~combout {} sram_register:inst28|sram_cell:cell15|comb~0 {} sram_register:inst28|sram_cell:cell15|comb~0clkctrl {} sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 0.995ns 1.480ns 1.399ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.989 ns + " "Info: + Micro setup delay of destination is 0.989 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.401 ns" { sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.251ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.148 ns" { Reg[1] sram_register:inst28|sram_cell:cell15|comb~0 sram_register:inst28|sram_cell:cell15|comb~0clkctrl sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.148 ns" { Reg[1] {} Reg[1]~combout {} sram_register:inst28|sram_cell:cell15|comb~0 {} sram_register:inst28|sram_cell:cell15|comb~0clkctrl {} sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 0.995ns 1.480ns 1.398ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { Reg[1] sram_register:inst28|sram_cell:cell15|comb~0 sram_register:inst28|sram_cell:cell15|comb~0clkctrl sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.149 ns" { Reg[1] {} Reg[1]~combout {} sram_register:inst28|sram_cell:cell15|comb~0 {} sram_register:inst28|sram_cell:cell15|comb~0clkctrl {} sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 0.995ns 1.480ns 1.399ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[9\] register sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 260.15 MHz 3.844 ns Internal " "Info: Clock \"Reg\[9\]\" has Internal fmax of 260.15 MHz between source register \"sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 3.844 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.404 ns + Longest register register " "Info: + Longest register to register delay is 0.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X32_Y19_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X32_Y19_N18 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X32_Y19_N18; Fanout = 1; REG Node = 'sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.13 % ) " "Info: Total cell delay = 0.150 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.254 ns ( 62.87 % ) " "Info: Total interconnect delay = 0.254 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.254ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.273 ns - Smallest " "Info: - Smallest clock skew is 0.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[9\] destination 5.861 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[9\]\" to destination register is 5.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns Reg\[9\] 1 CLK PIN_G12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 3; CLK Node = 'Reg\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[9] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.275 ns) 2.598 ns sram_register:inst18\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N20 1 " "Info: 2: + IC(1.513 ns) + CELL(0.275 ns) = 2.598 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'sram_register:inst18\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Reg[9] sram_register:inst18|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.000 ns) 4.050 ns sram_register:inst18\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G11 32 " "Info: 3: + IC(1.452 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'sram_register:inst18\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { sram_register:inst18|sram_cell:cell15|comb~0 sram_register:inst18|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.419 ns) 5.861 ns sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X32_Y19_N18 1 " "Info: 4: + IC(1.392 ns) + CELL(0.419 ns) = 5.861 ns; Loc. = LCCOMB_X32_Y19_N18; Fanout = 1; REG Node = 'sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { sram_register:inst18|sram_cell:cell15|comb~0clkctrl sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 25.66 % ) " "Info: Total cell delay = 1.504 ns ( 25.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.357 ns ( 74.34 % ) " "Info: Total interconnect delay = 4.357 ns ( 74.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.861 ns" { Reg[9] sram_register:inst18|sram_cell:cell15|comb~0 sram_register:inst18|sram_cell:cell15|comb~0clkctrl sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.861 ns" { Reg[9] {} Reg[9]~combout {} sram_register:inst18|sram_cell:cell15|comb~0 {} sram_register:inst18|sram_cell:cell15|comb~0clkctrl {} sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.513ns 1.452ns 1.392ns } { 0.000ns 0.810ns 0.275ns 0.000ns 0.419ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[9\] source 5.588 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[9\]\" to source register is 5.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns Reg\[9\] 1 CLK PIN_G12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 3; CLK Node = 'Reg\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[9] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.275 ns) 2.598 ns sram_register:inst18\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N20 1 " "Info: 2: + IC(1.513 ns) + CELL(0.275 ns) = 2.598 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'sram_register:inst18\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Reg[9] sram_register:inst18|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.000 ns) 4.050 ns sram_register:inst18\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G11 32 " "Info: 3: + IC(1.452 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'sram_register:inst18\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { sram_register:inst18|sram_cell:cell15|comb~0 sram_register:inst18|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.150 ns) 5.588 ns sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X32_Y19_N28 1 " "Info: 4: + IC(1.388 ns) + CELL(0.150 ns) = 5.588 ns; Loc. = LCCOMB_X32_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst18\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { sram_register:inst18|sram_cell:cell15|comb~0clkctrl sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.235 ns ( 22.10 % ) " "Info: Total cell delay = 1.235 ns ( 22.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.353 ns ( 77.90 % ) " "Info: Total interconnect delay = 4.353 ns ( 77.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { Reg[9] sram_register:inst18|sram_cell:cell15|comb~0 sram_register:inst18|sram_cell:cell15|comb~0clkctrl sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.588 ns" { Reg[9] {} Reg[9]~combout {} sram_register:inst18|sram_cell:cell15|comb~0 {} sram_register:inst18|sram_cell:cell15|comb~0clkctrl {} sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.513ns 1.452ns 1.388ns } { 0.000ns 0.810ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.861 ns" { Reg[9] sram_register:inst18|sram_cell:cell15|comb~0 sram_register:inst18|sram_cell:cell15|comb~0clkctrl sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.861 ns" { Reg[9] {} Reg[9]~combout {} sram_register:inst18|sram_cell:cell15|comb~0 {} sram_register:inst18|sram_cell:cell15|comb~0clkctrl {} sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.513ns 1.452ns 1.392ns } { 0.000ns 0.810ns 0.275ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { Reg[9] sram_register:inst18|sram_cell:cell15|comb~0 sram_register:inst18|sram_cell:cell15|comb~0clkctrl sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.588 ns" { Reg[9] {} Reg[9]~combout {} sram_register:inst18|sram_cell:cell15|comb~0 {} sram_register:inst18|sram_cell:cell15|comb~0clkctrl {} sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.513ns 1.452ns 1.388ns } { 0.000ns 0.810ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.791 ns + " "Info: + Micro setup delay of destination is 1.791 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.404 ns" { sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.254ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.861 ns" { Reg[9] sram_register:inst18|sram_cell:cell15|comb~0 sram_register:inst18|sram_cell:cell15|comb~0clkctrl sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.861 ns" { Reg[9] {} Reg[9]~combout {} sram_register:inst18|sram_cell:cell15|comb~0 {} sram_register:inst18|sram_cell:cell15|comb~0clkctrl {} sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.513ns 1.452ns 1.392ns } { 0.000ns 0.810ns 0.275ns 0.000ns 0.419ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { Reg[9] sram_register:inst18|sram_cell:cell15|comb~0 sram_register:inst18|sram_cell:cell15|comb~0clkctrl sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.588 ns" { Reg[9] {} Reg[9]~combout {} sram_register:inst18|sram_cell:cell15|comb~0 {} sram_register:inst18|sram_cell:cell15|comb~0clkctrl {} sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.513ns 1.452ns 1.388ns } { 0.000ns 0.810ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[0\] register sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 365.5 MHz 2.736 ns Internal " "Info: Clock \"Reg\[0\]\" has Internal fmax of 365.5 MHz between source register \"sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.736 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns + Longest register register " "Info: + Longest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X24_Y13_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y13_N28; Fanout = 1; REG Node = 'sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 0.410 ns sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X24_Y13_N30 1 " "Info: 2: + IC(0.260 ns) + CELL(0.150 ns) = 0.410 ns; Loc. = LCCOMB_X24_Y13_N30; Fanout = 1; REG Node = 'sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.59 % ) " "Info: Total cell delay = 0.150 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.260 ns ( 63.41 % ) " "Info: Total interconnect delay = 0.260 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[0\] destination 5.121 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[0\]\" to destination register is 5.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Reg\[0\] 1 CLK PIN_AC12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 3; CLK Node = 'Reg\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[0] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.150 ns) 1.971 ns sram_register:inst30\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X25_Y4_N14 1 " "Info: 2: + IC(0.991 ns) + CELL(0.150 ns) = 1.971 ns; Loc. = LCCOMB_X25_Y4_N14; Fanout = 1; COMB Node = 'sram_register:inst30\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { Reg[0] sram_register:inst30|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.000 ns) 3.475 ns sram_register:inst30\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G14 32 " "Info: 3: + IC(1.504 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'sram_register:inst30\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { sram_register:inst30|sram_cell:cell15|comb~0 sram_register:inst30|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.275 ns) 5.121 ns sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X24_Y13_N30 1 " "Info: 4: + IC(1.371 ns) + CELL(0.275 ns) = 5.121 ns; Loc. = LCCOMB_X24_Y13_N30; Fanout = 1; REG Node = 'sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { sram_register:inst30|sram_cell:cell15|comb~0clkctrl sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.255 ns ( 24.51 % ) " "Info: Total cell delay = 1.255 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.866 ns ( 75.49 % ) " "Info: Total interconnect delay = 3.866 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { Reg[0] sram_register:inst30|sram_cell:cell15|comb~0 sram_register:inst30|sram_cell:cell15|comb~0clkctrl sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { Reg[0] {} Reg[0]~combout {} sram_register:inst30|sram_cell:cell15|comb~0 {} sram_register:inst30|sram_cell:cell15|comb~0clkctrl {} sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 0.991ns 1.504ns 1.371ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[0\] source 5.122 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[0\]\" to source register is 5.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Reg\[0\] 1 CLK PIN_AC12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 3; CLK Node = 'Reg\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[0] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.150 ns) 1.971 ns sram_register:inst30\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X25_Y4_N14 1 " "Info: 2: + IC(0.991 ns) + CELL(0.150 ns) = 1.971 ns; Loc. = LCCOMB_X25_Y4_N14; Fanout = 1; COMB Node = 'sram_register:inst30\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { Reg[0] sram_register:inst30|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.000 ns) 3.475 ns sram_register:inst30\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G14 32 " "Info: 3: + IC(1.504 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'sram_register:inst30\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { sram_register:inst30|sram_cell:cell15|comb~0 sram_register:inst30|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.275 ns) 5.122 ns sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X24_Y13_N28 1 " "Info: 4: + IC(1.372 ns) + CELL(0.275 ns) = 5.122 ns; Loc. = LCCOMB_X24_Y13_N28; Fanout = 1; REG Node = 'sram_register:inst30\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { sram_register:inst30|sram_cell:cell15|comb~0clkctrl sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.255 ns ( 24.50 % ) " "Info: Total cell delay = 1.255 ns ( 24.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 75.50 % ) " "Info: Total interconnect delay = 3.867 ns ( 75.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { Reg[0] sram_register:inst30|sram_cell:cell15|comb~0 sram_register:inst30|sram_cell:cell15|comb~0clkctrl sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.122 ns" { Reg[0] {} Reg[0]~combout {} sram_register:inst30|sram_cell:cell15|comb~0 {} sram_register:inst30|sram_cell:cell15|comb~0clkctrl {} sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 0.991ns 1.504ns 1.372ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { Reg[0] sram_register:inst30|sram_cell:cell15|comb~0 sram_register:inst30|sram_cell:cell15|comb~0clkctrl sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { Reg[0] {} Reg[0]~combout {} sram_register:inst30|sram_cell:cell15|comb~0 {} sram_register:inst30|sram_cell:cell15|comb~0clkctrl {} sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 0.991ns 1.504ns 1.371ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { Reg[0] sram_register:inst30|sram_cell:cell15|comb~0 sram_register:inst30|sram_cell:cell15|comb~0clkctrl sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.122 ns" { Reg[0] {} Reg[0]~combout {} sram_register:inst30|sram_cell:cell15|comb~0 {} sram_register:inst30|sram_cell:cell15|comb~0clkctrl {} sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 0.991ns 1.504ns 1.372ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.957 ns + " "Info: + Micro setup delay of destination is 0.957 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { Reg[0] sram_register:inst30|sram_cell:cell15|comb~0 sram_register:inst30|sram_cell:cell15|comb~0clkctrl sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { Reg[0] {} Reg[0]~combout {} sram_register:inst30|sram_cell:cell15|comb~0 {} sram_register:inst30|sram_cell:cell15|comb~0clkctrl {} sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 0.991ns 1.504ns 1.371ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { Reg[0] sram_register:inst30|sram_cell:cell15|comb~0 sram_register:inst30|sram_cell:cell15|comb~0clkctrl sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.122 ns" { Reg[0] {} Reg[0]~combout {} sram_register:inst30|sram_cell:cell15|comb~0 {} sram_register:inst30|sram_cell:cell15|comb~0clkctrl {} sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 0.991ns 1.504ns 1.372ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Reg\[8\] register sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 register sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 395.26 MHz 2.53 ns Internal " "Info: Clock \"Reg\[8\]\" has Internal fmax of 395.26 MHz between source register \"sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" and destination register \"sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" (period= 2.53 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.406 ns + Longest register register " "Info: + Longest register to register delay is 0.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 1 REG LCCOMB_X24_Y13_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y13_N18; Fanout = 1; REG Node = 'sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 0.406 ns sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 2 REG LCCOMB_X24_Y13_N12 1 " "Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X24_Y13_N12; Fanout = 1; REG Node = 'sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.95 % ) " "Info: Total cell delay = 0.150 ns ( 36.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.256 ns ( 63.05 % ) " "Info: Total interconnect delay = 0.256 ns ( 63.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.406 ns" { sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.256ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.131 ns - Smallest " "Info: - Smallest clock skew is 0.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[8\] destination 5.289 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg\[8\]\" to destination register is 5.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns Reg\[8\] 1 CLK PIN_AF9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF9; Fanout = 3; CLK Node = 'Reg\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[8] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.150 ns) 2.240 ns sram_register:inst22\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X25_Y4_N26 1 " "Info: 2: + IC(1.230 ns) + CELL(0.150 ns) = 2.240 ns; Loc. = LCCOMB_X25_Y4_N26; Fanout = 1; COMB Node = 'sram_register:inst22\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { Reg[8] sram_register:inst22|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 3.636 ns sram_register:inst22\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G15 32 " "Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.636 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'sram_register:inst22\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { sram_register:inst22|sram_cell:cell15|comb~0 sram_register:inst22|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.275 ns) 5.289 ns sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X24_Y13_N12 1 " "Info: 4: + IC(1.378 ns) + CELL(0.275 ns) = 5.289 ns; Loc. = LCCOMB_X24_Y13_N12; Fanout = 1; REG Node = 'sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { sram_register:inst22|sram_cell:cell15|comb~0clkctrl sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.285 ns ( 24.30 % ) " "Info: Total cell delay = 1.285 ns ( 24.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.004 ns ( 75.70 % ) " "Info: Total interconnect delay = 4.004 ns ( 75.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { Reg[8] sram_register:inst22|sram_cell:cell15|comb~0 sram_register:inst22|sram_cell:cell15|comb~0clkctrl sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { Reg[8] {} Reg[8]~combout {} sram_register:inst22|sram_cell:cell15|comb~0 {} sram_register:inst22|sram_cell:cell15|comb~0clkctrl {} sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.230ns 1.396ns 1.378ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg\[8\] source 5.158 ns - Longest register " "Info: - Longest clock path from clock \"Reg\[8\]\" to source register is 5.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns Reg\[8\] 1 CLK PIN_AF9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF9; Fanout = 3; CLK Node = 'Reg\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg[8] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 72 8 176 88 "Reg\[15..0\]" "" } { 64 240 304 80 "Reg\[15\]" "" } { 288 240 304 304 "Reg\[14\]" "" } { 432 240 304 448 "Reg\[13\]" "" } { 584 240 304 600 "Reg\[12\]" "" } { 736 240 304 752 "Reg\[11\]" "" } { 888 240 304 904 "Reg\[10\]" "" } { 1040 240 304 1056 "Reg\[9\]" "" } { 1192 240 304 1208 "Reg\[8\]" "" } { 168 704 752 184 "Reg\[7\]" "" } { 328 704 760 344 "Reg\[6\]" "" } { 480 704 760 496 "Reg\[5\]" "" } { 632 704 760 648 "Reg\[4\]" "" } { 784 704 760 800 "Reg\[3\]" "" } { 936 704 760 952 "Reg\[2\]" "" } { 1088 704 760 1104 "Reg\[1\]" "" } { 1240 704 760 1256 "Reg\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.150 ns) 2.240 ns sram_register:inst22\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X25_Y4_N26 1 " "Info: 2: + IC(1.230 ns) + CELL(0.150 ns) = 2.240 ns; Loc. = LCCOMB_X25_Y4_N26; Fanout = 1; COMB Node = 'sram_register:inst22\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { Reg[8] sram_register:inst22|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 3.636 ns sram_register:inst22\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G15 32 " "Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.636 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'sram_register:inst22\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { sram_register:inst22|sram_cell:cell15|comb~0 sram_register:inst22|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 5.158 ns sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X24_Y13_N18 1 " "Info: 4: + IC(1.372 ns) + CELL(0.150 ns) = 5.158 ns; Loc. = LCCOMB_X24_Y13_N18; Fanout = 1; REG Node = 'sram_register:inst22\|sram_cell:cell14\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { sram_register:inst22|sram_cell:cell15|comb~0clkctrl sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.160 ns ( 22.49 % ) " "Info: Total cell delay = 1.160 ns ( 22.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.998 ns ( 77.51 % ) " "Info: Total interconnect delay = 3.998 ns ( 77.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { Reg[8] sram_register:inst22|sram_cell:cell15|comb~0 sram_register:inst22|sram_cell:cell15|comb~0clkctrl sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { Reg[8] {} Reg[8]~combout {} sram_register:inst22|sram_cell:cell15|comb~0 {} sram_register:inst22|sram_cell:cell15|comb~0clkctrl {} sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.230ns 1.396ns 1.372ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { Reg[8] sram_register:inst22|sram_cell:cell15|comb~0 sram_register:inst22|sram_cell:cell15|comb~0clkctrl sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { Reg[8] {} Reg[8]~combout {} sram_register:inst22|sram_cell:cell15|comb~0 {} sram_register:inst22|sram_cell:cell15|comb~0clkctrl {} sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.230ns 1.396ns 1.378ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { Reg[8] sram_register:inst22|sram_cell:cell15|comb~0 sram_register:inst22|sram_cell:cell15|comb~0clkctrl sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { Reg[8] {} Reg[8]~combout {} sram_register:inst22|sram_cell:cell15|comb~0 {} sram_register:inst22|sram_cell:cell15|comb~0clkctrl {} sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.230ns 1.396ns 1.372ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.990 ns + " "Info: + Micro setup delay of destination is 0.990 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.406 ns" { sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.256ns } { 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { Reg[8] sram_register:inst22|sram_cell:cell15|comb~0 sram_register:inst22|sram_cell:cell15|comb~0clkctrl sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.289 ns" { Reg[8] {} Reg[8]~combout {} sram_register:inst22|sram_cell:cell15|comb~0 {} sram_register:inst22|sram_cell:cell15|comb~0clkctrl {} sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 1.230ns 1.396ns 1.378ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { Reg[8] sram_register:inst22|sram_cell:cell15|comb~0 sram_register:inst22|sram_cell:cell15|comb~0clkctrl sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { Reg[8] {} Reg[8]~combout {} sram_register:inst22|sram_cell:cell15|comb~0 {} sram_register:inst22|sram_cell:cell15|comb~0clkctrl {} sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.230ns 1.396ns 1.372ns } { 0.000ns 0.860ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 DataIn\[13\] CS 3.985 ns register " "Info: tsu for register \"sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" (data pin = \"DataIn\[13\]\", clock pin = \"CS\") is 3.985 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.224 ns + Longest pin register " "Info: + Longest pin to register delay is 7.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns DataIn\[13\] 1 PIN PIN_AE13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE13; Fanout = 16; PIN Node = 'DataIn\[13\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[13] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.099 ns) + CELL(0.275 ns) 7.224 ns sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 2 REG LCCOMB_X24_Y16_N10 1 " "Info: 2: + IC(6.099 ns) + CELL(0.275 ns) = 7.224 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 1; REG Node = 'sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.374 ns" { DataIn[13] sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 15.57 % ) " "Info: Total cell delay = 1.125 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.099 ns ( 84.43 % ) " "Info: Total interconnect delay = 6.099 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.224 ns" { DataIn[13] sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.224 ns" { DataIn[13] {} DataIn[13]~combout {} sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 6.099ns } { 0.000ns 0.850ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.255 ns + " "Info: + Micro setup delay of destination is 1.255 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 4.494 ns - Shortest register " "Info: - Shortest clock path from clock \"CS\" to destination register is 4.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 CLK PIN_V2 51 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 328 40 208 344 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.150 ns) 2.050 ns sram_register:inst\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X1_Y14_N12 1 " "Info: 2: + IC(1.048 ns) + CELL(0.150 ns) = 2.050 ns; Loc. = LCCOMB_X1_Y14_N12; Fanout = 1; COMB Node = 'sram_register:inst\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { CS sram_register:inst|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.000 ns) 2.929 ns sram_register:inst\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G2 32 " "Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 2.929 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'sram_register:inst\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.150 ns) 4.494 ns sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X24_Y16_N10 1 " "Info: 4: + IC(1.415 ns) + CELL(0.150 ns) = 4.494 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 1; REG Node = 'sram_register:inst\|sram_cell:cell13\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 25.63 % ) " "Info: Total cell delay = 1.152 ns ( 25.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.342 ns ( 74.37 % ) " "Info: Total interconnect delay = 3.342 ns ( 74.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.494 ns" { CS sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.494 ns" { CS {} CS~combout {} sram_register:inst|sram_cell:cell15|comb~0 {} sram_register:inst|sram_cell:cell15|comb~0clkctrl {} sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.048ns 0.879ns 1.415ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.224 ns" { DataIn[13] sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.224 ns" { DataIn[13] {} DataIn[13]~combout {} sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 6.099ns } { 0.000ns 0.850ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.494 ns" { CS sram_register:inst|sram_cell:cell15|comb~0 sram_register:inst|sram_cell:cell15|comb~0clkctrl sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.494 ns" { CS {} CS~combout {} sram_register:inst|sram_cell:cell15|comb~0 {} sram_register:inst|sram_cell:cell15|comb~0clkctrl {} sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.048ns 0.879ns 1.415ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "WE DataOut\[0\] sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 16.332 ns register " "Info: tco from clock \"WE\" to destination pin \"DataOut\[0\]\" through register \"sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1\" is 16.332 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 7.040 ns + Longest register " "Info: + Longest clock path from clock \"WE\" to source register is 7.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns WE 1 CLK PIN_U4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'WE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 312 40 208 328 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(0.275 ns) 3.371 ns sram_register:inst17\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N24 1 " "Info: 2: + IC(2.264 ns) + CELL(0.275 ns) = 3.371 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'sram_register:inst17\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { WE sram_register:inst17|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.000 ns) 5.406 ns sram_register:inst17\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G7 32 " "Info: 3: + IC(2.035 ns) + CELL(0.000 ns) = 5.406 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'sram_register:inst17\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.275 ns) 7.040 ns sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 4 REG LCCOMB_X32_Y21_N0 1 " "Info: 4: + IC(1.359 ns) + CELL(0.275 ns) = 7.040 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 1; REG Node = 'sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 19.63 % ) " "Info: Total cell delay = 1.382 ns ( 19.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.658 ns ( 80.37 % ) " "Info: Total interconnect delay = 5.658 ns ( 80.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { WE sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { WE {} WE~combout {} sram_register:inst17|sram_cell:cell15|comb~0 {} sram_register:inst17|sram_cell:cell15|comb~0clkctrl {} sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.264ns 2.035ns 1.359ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.292 ns + Longest register pin " "Info: + Longest register to pin delay is 9.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 1 REG LCCOMB_X32_Y21_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 1; REG Node = 'sram_register:inst17\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.438 ns) 1.221 ns inst7\[0\]~236 2 COMB LCCOMB_X32_Y19_N4 1 " "Info: 2: + IC(0.783 ns) + CELL(0.438 ns) = 1.221 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 1; COMB Node = 'inst7\[0\]~236'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 inst7[0]~236 } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 48 624 672 80 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.410 ns) 2.350 ns inst7\[0\]~239 3 COMB LCCOMB_X32_Y19_N26 1 " "Info: 3: + IC(0.719 ns) + CELL(0.410 ns) = 2.350 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 1; COMB Node = 'inst7\[0\]~239'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { inst7[0]~236 inst7[0]~239 } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 48 624 672 80 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.393 ns) 4.125 ns inst7\[0\]~240 4 COMB LCCOMB_X34_Y12_N18 1 " "Info: 4: + IC(1.382 ns) + CELL(0.393 ns) = 4.125 ns; Loc. = LCCOMB_X34_Y12_N18; Fanout = 1; COMB Node = 'inst7\[0\]~240'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { inst7[0]~239 inst7[0]~240 } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 48 624 672 80 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(2.818 ns) 9.292 ns DataOut\[0\] 5 PIN PIN_AE23 0 " "Info: 5: + IC(2.349 ns) + CELL(2.818 ns) = 9.292 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'DataOut\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { inst7[0]~240 DataOut[0] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.059 ns ( 43.68 % ) " "Info: Total cell delay = 4.059 ns ( 43.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.233 ns ( 56.32 % ) " "Info: Total interconnect delay = 5.233 ns ( 56.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.292 ns" { sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 inst7[0]~236 inst7[0]~239 inst7[0]~240 DataOut[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.292 ns" { sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} inst7[0]~236 {} inst7[0]~239 {} inst7[0]~240 {} DataOut[0] {} } { 0.000ns 0.783ns 0.719ns 1.382ns 2.349ns } { 0.000ns 0.438ns 0.410ns 0.393ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { WE sram_register:inst17|sram_cell:cell15|comb~0 sram_register:inst17|sram_cell:cell15|comb~0clkctrl sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { WE {} WE~combout {} sram_register:inst17|sram_cell:cell15|comb~0 {} sram_register:inst17|sram_cell:cell15|comb~0clkctrl {} sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} } { 0.000ns 0.000ns 2.264ns 2.035ns 1.359ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.292 ns" { sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 inst7[0]~236 inst7[0]~239 inst7[0]~240 DataOut[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.292 ns" { sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 {} inst7[0]~236 {} inst7[0]~239 {} inst7[0]~240 {} DataOut[0] {} } { 0.000ns 0.783ns 0.719ns 1.382ns 2.349ns } { 0.000ns 0.438ns 0.410ns 0.393ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CS DataOut\[0\] 17.751 ns Longest " "Info: Longest tpd from source pin \"CS\" to destination pin \"DataOut\[0\]\" is 17.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 CLK PIN_V2 51 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 328 40 208 344 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.914 ns) + CELL(0.393 ns) 7.159 ns sram_register:inst30\|sram_cell:cell15\|DataOut~0 2 COMB LCCOMB_X25_Y4_N22 16 " "Info: 2: + IC(5.914 ns) + CELL(0.393 ns) = 7.159 ns; Loc. = LCCOMB_X25_Y4_N22; Fanout = 16; COMB Node = 'sram_register:inst30\|sram_cell:cell15\|DataOut~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.307 ns" { CS sram_register:inst30|sram_cell:cell15|DataOut~0 } "NODE_NAME" } } { "sram_cell.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram_cell.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.847 ns) + CELL(0.275 ns) 10.281 ns inst7\[0\]~238 3 COMB LCCOMB_X32_Y19_N8 1 " "Info: 3: + IC(2.847 ns) + CELL(0.275 ns) = 10.281 ns; Loc. = LCCOMB_X32_Y19_N8; Fanout = 1; COMB Node = 'inst7\[0\]~238'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { sram_register:inst30|sram_cell:cell15|DataOut~0 inst7[0]~238 } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 48 624 672 80 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 10.809 ns inst7\[0\]~239 4 COMB LCCOMB_X32_Y19_N26 1 " "Info: 4: + IC(0.253 ns) + CELL(0.275 ns) = 10.809 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 1; COMB Node = 'inst7\[0\]~239'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { inst7[0]~238 inst7[0]~239 } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 48 624 672 80 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.393 ns) 12.584 ns inst7\[0\]~240 5 COMB LCCOMB_X34_Y12_N18 1 " "Info: 5: + IC(1.382 ns) + CELL(0.393 ns) = 12.584 ns; Loc. = LCCOMB_X34_Y12_N18; Fanout = 1; COMB Node = 'inst7\[0\]~240'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { inst7[0]~239 inst7[0]~240 } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 48 624 672 80 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(2.818 ns) 17.751 ns DataOut\[0\] 6 PIN PIN_AE23 0 " "Info: 6: + IC(2.349 ns) + CELL(2.818 ns) = 17.751 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'DataOut\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { inst7[0]~240 DataOut[0] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 1096 1272 72 "DataOut\[15..0\]" "" } { 48 672 1073 64 "DataOut\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.006 ns ( 28.20 % ) " "Info: Total cell delay = 5.006 ns ( 28.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.745 ns ( 71.80 % ) " "Info: Total interconnect delay = 12.745 ns ( 71.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.751 ns" { CS sram_register:inst30|sram_cell:cell15|DataOut~0 inst7[0]~238 inst7[0]~239 inst7[0]~240 DataOut[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "17.751 ns" { CS {} CS~combout {} sram_register:inst30|sram_cell:cell15|DataOut~0 {} inst7[0]~238 {} inst7[0]~239 {} inst7[0]~240 {} DataOut[0] {} } { 0.000ns 0.000ns 5.914ns 2.847ns 0.253ns 1.382ns 2.349ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.275ns 0.393ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 DataIn\[1\] CS 4.322 ns register " "Info: th for register \"sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1\" (data pin = \"DataIn\[1\]\", clock pin = \"CS\") is 4.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 6.962 ns + Longest register " "Info: + Longest clock path from clock \"CS\" to destination register is 6.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 CLK PIN_V2 51 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 328 40 208 344 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.284 ns) + CELL(0.413 ns) 3.549 ns sram_register:inst24\|sram_cell:cell15\|comb~0 2 COMB LCCOMB_X28_Y20_N16 1 " "Info: 2: + IC(2.284 ns) + CELL(0.413 ns) = 3.549 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 1; COMB Node = 'sram_register:inst24\|sram_cell:cell15\|comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CS sram_register:inst24|sram_cell:cell15|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.000 ns) 5.466 ns sram_register:inst24\|sram_cell:cell15\|comb~0clkctrl 3 COMB CLKCTRL_G5 32 " "Info: 3: + IC(1.917 ns) + CELL(0.000 ns) = 5.466 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'sram_register:inst24\|sram_cell:cell15\|comb~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 6.962 ns sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 4 REG LCCOMB_X40_Y19_N2 1 " "Info: 4: + IC(1.346 ns) + CELL(0.150 ns) = 6.962 ns; Loc. = LCCOMB_X40_Y19_N2; Fanout = 1; REG Node = 'sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.415 ns ( 20.32 % ) " "Info: Total cell delay = 1.415 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.547 ns ( 79.68 % ) " "Info: Total interconnect delay = 5.547 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { CS sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { CS {} CS~combout {} sram_register:inst24|sram_cell:cell15|comb~0 {} sram_register:inst24|sram_cell:cell15|comb~0clkctrl {} sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.284ns 1.917ns 1.346ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.640 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DataIn\[1\] 1 PIN PIN_N26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; PIN Node = 'DataIn\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[1] } "NODE_NAME" } } { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 56 8 176 72 "DataIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.275 ns) 2.640 ns sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 2 REG LCCOMB_X40_Y19_N2 1 " "Info: 2: + IC(1.366 ns) + CELL(0.275 ns) = 2.640 ns; Loc. = LCCOMB_X40_Y19_N2; Fanout = 1; REG Node = 'sram_register:inst24\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { DataIn[1] sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 48.26 % ) " "Info: Total cell delay = 1.274 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.366 ns ( 51.74 % ) " "Info: Total interconnect delay = 1.366 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { DataIn[1] sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { DataIn[1] {} DataIn[1]~combout {} sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.366ns } { 0.000ns 0.999ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { CS sram_register:inst24|sram_cell:cell15|comb~0 sram_register:inst24|sram_cell:cell15|comb~0clkctrl sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { CS {} CS~combout {} sram_register:inst24|sram_cell:cell15|comb~0 {} sram_register:inst24|sram_cell:cell15|comb~0clkctrl {} sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 2.284ns 1.917ns 1.346ns } { 0.000ns 0.852ns 0.413ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { DataIn[1] sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { DataIn[1] {} DataIn[1]~combout {} sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 {} } { 0.000ns 0.000ns 1.366ns } { 0.000ns 0.999ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 515 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 515 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 16:17:20 2015 " "Info: Processing ended: Wed Apr 22 16:17:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
