# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../4th semester/lab exp_3/source/givencode1.sv" \
"../../../../../4th semester/lab exp_3/tb/givencode1_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
