// Seed: 3565343071
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri0 id_8
    , id_27,
    output wire id_9,
    output wire id_10,
    input wand id_11,
    input tri0 id_12,
    input supply0 id_13,
    output tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    output supply1 id_17,
    output supply0 id_18,
    input supply1 id_19,
    output wor id_20,
    output tri1 id_21,
    input supply1 id_22,
    output wand id_23
    , id_28,
    output tri1 id_24,
    output supply0 id_25
);
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7
);
  wire id_9;
  always forever id_2 = 1;
  assign id_2 = 1;
  module_0(
      id_4,
      id_3,
      id_0,
      id_0,
      id_5,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_0,
      id_1,
      id_0,
      id_7,
      id_4,
      id_1,
      id_5,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
