Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 18:44:28 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.870        0.000                      0                  159        0.190        0.000                      0                  159       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              95.870        0.000                      0                  159        0.190        0.000                      0                  159       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       95.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.870ns  (required time - arrival time)
  Source:                 index000_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index000_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 2.599ns (62.697%)  route 1.546ns (37.303%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  index000_reg[1]/Q
                         net (fo=3, routed)           0.744     6.805    index000_reg_n_0_[1]
    SLICE_X111Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.636 r  index000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    index000_reg[4]_i_2_n_0
    SLICE_X111Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  index000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    index000_reg[8]_i_2_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  index000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    index000_reg[12]_i_2_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  index000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    index000_reg[16]_i_2_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  index000_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    index000_reg[20]_i_2_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  index000_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.206    index000_reg[24]_i_2_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  index000_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.320    index000_reg[28]_i_2_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.654 r  index000_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.802     9.456    in6[30]
    SLICE_X110Y49        LUT2 (Prop_lut2_I1_O)        0.331     9.787 r  index000[30]_i_1/O
                         net (fo=1, routed)           0.000     9.787    index000[30]_i_1_n_0
    SLICE_X110Y49        FDRE                                         r  index000_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.700   105.183    clock_IBUF_BUFG
    SLICE_X110Y49        FDRE                                         r  index000_reg[30]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X110Y49        FDRE (Setup_fdre_C_D)        0.075   105.657    index000_reg[30]
  -------------------------------------------------------------------
                         required time                        105.657    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 95.870    

Slack (MET) :             95.978ns  (required time - arrival time)
  Source:                 index000_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index000_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 2.485ns (61.547%)  route 1.553ns (38.453%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  index000_reg[1]/Q
                         net (fo=3, routed)           0.744     6.805    index000_reg_n_0_[1]
    SLICE_X111Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.636 r  index000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    index000_reg[4]_i_2_n_0
    SLICE_X111Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  index000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    index000_reg[8]_i_2_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  index000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    index000_reg[12]_i_2_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  index000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    index000_reg[16]_i_2_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  index000_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    index000_reg[20]_i_2_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  index000_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.206    index000_reg[24]_i_2_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  index000_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.320    index000_reg[28]_i_2_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.542 r  index000_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.808     9.350    in6[29]
    SLICE_X110Y48        LUT2 (Prop_lut2_I1_O)        0.329     9.679 r  index000[29]_i_1/O
                         net (fo=1, routed)           0.000     9.679    index000[29]_i_1_n_0
    SLICE_X110Y48        FDRE                                         r  index000_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.700   105.183    clock_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  index000_reg[29]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X110Y48        FDRE (Setup_fdre_C_D)        0.075   105.657    index000_reg[29]
  -------------------------------------------------------------------
                         required time                        105.657    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                 95.978    

Slack (MET) :             96.017ns  (required time - arrival time)
  Source:                 index000_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index000_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 2.361ns (59.684%)  route 1.595ns (40.316%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  index000_reg[1]/Q
                         net (fo=3, routed)           0.744     6.805    index000_reg_n_0_[1]
    SLICE_X111Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.636 r  index000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    index000_reg[4]_i_2_n_0
    SLICE_X111Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  index000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    index000_reg[8]_i_2_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  index000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    index000_reg[12]_i_2_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  index000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    index000_reg[16]_i_2_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  index000_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    index000_reg[20]_i_2_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  index000_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.206    index000_reg[24]_i_2_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.445 r  index000_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.850     9.295    in6[27]
    SLICE_X110Y48        LUT2 (Prop_lut2_I1_O)        0.302     9.597 r  index000[27]_i_1/O
                         net (fo=1, routed)           0.000     9.597    index000[27]_i_1_n_0
    SLICE_X110Y48        FDRE                                         r  index000_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.700   105.183    clock_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  index000_reg[27]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X110Y48        FDRE (Setup_fdre_C_D)        0.032   105.614    index000_reg[27]
  -------------------------------------------------------------------
                         required time                        105.614    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 96.017    

Slack (MET) :             96.043ns  (required time - arrival time)
  Source:                 index000_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index000_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 2.369ns (59.627%)  route 1.604ns (40.373%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  index000_reg[1]/Q
                         net (fo=3, routed)           0.744     6.805    index000_reg_n_0_[1]
    SLICE_X111Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.636 r  index000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    index000_reg[4]_i_2_n_0
    SLICE_X111Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  index000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    index000_reg[8]_i_2_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  index000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    index000_reg[12]_i_2_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  index000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    index000_reg[16]_i_2_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  index000_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    index000_reg[20]_i_2_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  index000_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.206    index000_reg[24]_i_2_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.428 r  index000_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.860     9.287    in6[25]
    SLICE_X110Y48        LUT2 (Prop_lut2_I1_O)        0.327     9.614 r  index000[25]_i_1/O
                         net (fo=1, routed)           0.000     9.614    index000[25]_i_1_n_0
    SLICE_X110Y48        FDRE                                         r  index000_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.700   105.183    clock_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  index000_reg[25]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X110Y48        FDRE (Setup_fdre_C_D)        0.075   105.657    index000_reg[25]
  -------------------------------------------------------------------
                         required time                        105.657    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                 96.043    

Slack (MET) :             96.063ns  (required time - arrival time)
  Source:                 index000_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index000_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 2.343ns (59.976%)  route 1.564ns (40.024%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  index000_reg[1]/Q
                         net (fo=3, routed)           0.744     6.805    index000_reg_n_0_[1]
    SLICE_X111Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.636 r  index000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    index000_reg[4]_i_2_n_0
    SLICE_X111Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  index000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    index000_reg[8]_i_2_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  index000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    index000_reg[12]_i_2_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  index000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    index000_reg[16]_i_2_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  index000_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    index000_reg[20]_i_2_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.426 r  index000_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.819     9.245    in6[22]
    SLICE_X110Y48        LUT2 (Prop_lut2_I1_O)        0.303     9.548 r  index000[22]_i_1/O
                         net (fo=1, routed)           0.000     9.548    index000[22]_i_1_n_0
    SLICE_X110Y48        FDRE                                         r  index000_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.700   105.183    clock_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  index000_reg[22]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X110Y48        FDRE (Setup_fdre_C_D)        0.029   105.611    index000_reg[22]
  -------------------------------------------------------------------
                         required time                        105.611    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 96.063    

Slack (MET) :             96.096ns  (required time - arrival time)
  Source:                 index000_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index000_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 2.229ns (56.830%)  route 1.693ns (43.170%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 105.182 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  index000_reg[1]/Q
                         net (fo=3, routed)           0.744     6.805    index000_reg_n_0_[1]
    SLICE_X111Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.636 r  index000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    index000_reg[4]_i_2_n_0
    SLICE_X111Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  index000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    index000_reg[8]_i_2_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  index000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    index000_reg[12]_i_2_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  index000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    index000_reg[16]_i_2_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.312 r  index000_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.949     9.261    in6[18]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.303     9.564 r  index000[18]_i_1/O
                         net (fo=1, routed)           0.000     9.564    index000[18]_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  index000_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.699   105.182    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  index000_reg[18]/C
                         clock pessimism              0.434   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X112Y46        FDRE (Setup_fdre_C_D)        0.079   105.660    index000_reg[18]
  -------------------------------------------------------------------
                         required time                        105.660    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                 96.096    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 index000_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index000_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 2.500ns (65.394%)  route 1.323ns (34.606%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  index000_reg[1]/Q
                         net (fo=3, routed)           0.744     6.805    index000_reg_n_0_[1]
    SLICE_X111Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.636 r  index000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    index000_reg[4]_i_2_n_0
    SLICE_X111Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  index000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    index000_reg[8]_i_2_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  index000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    index000_reg[12]_i_2_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  index000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    index000_reg[16]_i_2_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  index000_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    index000_reg[20]_i_2_n_0
    SLICE_X111Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  index000_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.206    index000_reg[24]_i_2_n_0
    SLICE_X111Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  index000_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.320    index000_reg[28]_i_2_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.559 r  index000_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.579     9.137    in6[31]
    SLICE_X110Y48        LUT2 (Prop_lut2_I1_O)        0.327     9.464 r  index000[31]_i_1/O
                         net (fo=1, routed)           0.000     9.464    index000[31]_i_1_n_0
    SLICE_X110Y48        FDRE                                         r  index000_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.700   105.183    clock_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  index000_reg[31]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X110Y48        FDRE (Setup_fdre_C_D)        0.075   105.657    index000_reg[31]
  -------------------------------------------------------------------
                         required time                        105.657    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                 96.193    

Slack (MET) :             96.196ns  (required time - arrival time)
  Source:                 index001_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 2.381ns (62.316%)  route 1.440ns (37.684%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.877     5.639    clock_IBUF_BUFG
    SLICE_X109Y42        FDRE                                         r  index001_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDRE (Prop_fdre_C_Q)         0.456     6.095 r  index001_reg[2]/Q
                         net (fo=2, routed)           0.589     6.685    index001_reg_n_0_[2]
    SLICE_X108Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.342 r  index001_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.342    index001_reg[4]_i_2_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  index001_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.459    index001_reg[8]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  index001_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    index001_reg[12]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  index001_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.693    index001_reg[16]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.810 r  index001_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.810    index001_reg[20]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.927 r  index001_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.927    index001_reg[24]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.044 r  index001_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.044    index001_reg[28]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.283 r  index001_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.850     9.133    in5[31]
    SLICE_X109Y49        LUT2 (Prop_lut2_I1_O)        0.327     9.460 r  index001[31]_i_1/O
                         net (fo=1, routed)           0.000     9.460    index001[31]_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  index001_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.698   105.181    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  index001_reg[31]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y49        FDRE (Setup_fdre_C_D)        0.075   105.656    index001_reg[31]
  -------------------------------------------------------------------
                         required time                        105.656    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 96.196    

Slack (MET) :             96.244ns  (required time - arrival time)
  Source:                 index000_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index000_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 2.243ns (58.810%)  route 1.571ns (41.190%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 105.182 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X110Y43        FDRE                                         r  index000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  index000_reg[1]/Q
                         net (fo=3, routed)           0.744     6.805    index000_reg_n_0_[1]
    SLICE_X111Y42        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.636 r  index000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    index000_reg[4]_i_2_n_0
    SLICE_X111Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  index000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    index000_reg[8]_i_2_n_0
    SLICE_X111Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  index000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    index000_reg[12]_i_2_n_0
    SLICE_X111Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  index000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    index000_reg[16]_i_2_n_0
    SLICE_X111Y46        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.291 r  index000_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.827     9.117    in6[20]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.338     9.455 r  index000[20]_i_1/O
                         net (fo=1, routed)           0.000     9.455    index000[20]_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  index000_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.699   105.182    clock_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  index000_reg[20]/C
                         clock pessimism              0.434   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X112Y46        FDRE (Setup_fdre_C_D)        0.118   105.699    index000_reg[20]
  -------------------------------------------------------------------
                         required time                        105.699    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                 96.244    

Slack (MET) :             96.244ns  (required time - arrival time)
  Source:                 index001_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 2.327ns (62.410%)  route 1.402ns (37.590%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.877     5.639    clock_IBUF_BUFG
    SLICE_X109Y42        FDRE                                         r  index001_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDRE (Prop_fdre_C_Q)         0.456     6.095 r  index001_reg[2]/Q
                         net (fo=2, routed)           0.589     6.685    index001_reg_n_0_[2]
    SLICE_X108Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.342 r  index001_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.342    index001_reg[4]_i_2_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  index001_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.459    index001_reg[8]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  index001_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    index001_reg[12]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  index001_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.693    index001_reg[16]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.810 r  index001_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.810    index001_reg[20]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.927 r  index001_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.927    index001_reg[24]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.250 r  index001_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.812     9.062    in5[26]
    SLICE_X109Y49        LUT2 (Prop_lut2_I1_O)        0.306     9.368 r  index001[26]_i_1/O
                         net (fo=1, routed)           0.000     9.368    index001[26]_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  index001_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.698   105.181    clock_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  index001_reg[26]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y49        FDRE (Setup_fdre_C_D)        0.031   105.612    index001_reg[26]
  -------------------------------------------------------------------
                         required time                        105.612    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 96.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 var2_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X106Y48        FDRE                                         r  var2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141     1.878 f  var2_reg/Q
                         net (fo=3, routed)           0.109     1.987    var2__0
    SLICE_X107Y48        LUT2 (Prop_lut2_I1_O)        0.045     2.032 r  FSM_onehot_state[11]_i_3/O
                         net (fo=1, routed)           0.000     2.032    FSM_onehot_state[11]_i_3_n_0
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.355     1.750    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.092     1.842    FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.121     2.022    var2
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.070     1.823    FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            var2_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.370%)  route 0.116ns (35.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.116     2.017    var2
    SLICE_X106Y48        LUT3 (Prop_lut3_I1_O)        0.045     2.062 r  var2_i_1/O
                         net (fo=1, routed)           0.000     2.062    var2_i_1_n_0
    SLICE_X106Y48        FDRE                                         r  var2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X106Y48        FDRE                                         r  var2_reg/C
                         clock pessimism             -0.352     1.753    
    SLICE_X106Y48        FDRE (Hold_fdre_C_D)         0.091     1.844    var2_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.235%)  route 0.129ns (37.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  FSM_onehot_state_reg[10]/Q
                         net (fo=34, routed)          0.129     2.029    FSM_onehot_state_reg_n_0_[10]
    SLICE_X109Y48        LUT2 (Prop_lut2_I0_O)        0.048     2.077 r  index001[17]_i_1/O
                         net (fo=1, routed)           0.000     2.077    index001[17]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  index001_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  index001_reg[17]/C
                         clock pessimism             -0.355     1.750    
    SLICE_X109Y48        FDRE (Hold_fdre_C_D)         0.107     1.857    index001_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.164%)  route 0.130ns (37.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  FSM_onehot_state_reg[10]/Q
                         net (fo=34, routed)          0.130     2.030    FSM_onehot_state_reg_n_0_[10]
    SLICE_X109Y48        LUT2 (Prop_lut2_I0_O)        0.049     2.079 r  index001[24]_i_1/O
                         net (fo=1, routed)           0.000     2.079    index001[24]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  index001_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  index001_reg[24]/C
                         clock pessimism             -0.355     1.750    
    SLICE_X109Y48        FDRE (Hold_fdre_C_D)         0.107     1.857    index001_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.122%)  route 0.100ns (43.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.128     1.865 r  FSM_onehot_state_reg[6]/Q
                         net (fo=2, routed)           0.100     1.965    FSM_onehot_state_reg_n_0_[6]
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.368     1.737    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)        -0.002     1.735    FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  FSM_onehot_state_reg[10]/Q
                         net (fo=34, routed)          0.129     2.029    FSM_onehot_state_reg_n_0_[10]
    SLICE_X109Y48        LUT2 (Prop_lut2_I0_O)        0.045     2.074 r  index001[14]_i_1/O
                         net (fo=1, routed)           0.000     2.074    index001[14]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  index001_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  index001_reg[14]/C
                         clock pessimism             -0.355     1.750    
    SLICE_X109Y48        FDRE (Hold_fdre_C_D)         0.091     1.841    index001_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            index001_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  FSM_onehot_state_reg[10]/Q
                         net (fo=34, routed)          0.130     2.030    FSM_onehot_state_reg_n_0_[10]
    SLICE_X109Y48        LUT2 (Prop_lut2_I0_O)        0.045     2.075 r  index001[18]_i_1/O
                         net (fo=1, routed)           0.000     2.075    index001[18]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  index001_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  index001_reg[18]/C
                         clock pessimism             -0.355     1.750    
    SLICE_X109Y48        FDRE (Hold_fdre_C_D)         0.092     1.842    index001_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.463%)  route 0.183ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.183     2.061    FSM_onehot_state_reg_n_0_[8]
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X107Y48        FDRE                                         r  FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.368     1.737    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.076     1.813    FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tempint000_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tempint000_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.640     1.737    clock_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  tempint000_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  tempint000_reg[5]/Q
                         net (fo=7, routed)           0.175     2.076    tempint000__0[5]
    SLICE_X112Y45        LUT2 (Prop_lut2_I1_O)        0.045     2.121 r  tempint000[5]_i_1/O
                         net (fo=1, routed)           0.000     2.121    tempint000[5]_i_1_n_0
    SLICE_X112Y45        FDRE                                         r  tempint000_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  tempint000_reg[5]/C
                         clock pessimism             -0.368     1.737    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.120     1.857    tempint000_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X112Y48  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X108Y48  FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y48  FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y48  FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y48  FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y48  FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X108Y48  FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y48  FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y48  FSM_onehot_state_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X112Y48  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y48  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y48  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y48  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y47  done_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y44  index000_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y46  index000_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y46  index000_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y46  index000_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y46  index000_reg[17]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X112Y48  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y48  FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y48  FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y48  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y48  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y48  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y48  FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y48  FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y48  FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y48  FSM_onehot_state_reg[7]/C



