# ðŸ‘‹ Hi there, I'm **Thai Tai**

ðŸš€ **IC Design Student @ HCMUT-VNU-HCM | RTL Design Engineer | Design Verification Engineer | Physical Design Engineer**

ðŸŽ¯ **About Me**

I'm currently in my **third year** pursuing a Bachelor's degree in **IC Design** at **Ho Chi Minh City University of Technology** . My passion lies in digital circuit design, verification methodologies, and the synthesis/timing closure process.

---

## ðŸ’¡ **What I Do**

âœ… **RTL Design**: Designing digital circuits using **SystemVerilog/Verilog**  
âœ… **Design Verification**: Functional verification with **SystemVerilog** and **UVM**  
âœ… **STA/Synthesis**: Logic synthesis and timing analysis using **Cadence Genus**

---

## ðŸ”¨ **Technical Skills**

ðŸ”¹ **Languages**: SystemVerilog, Verilog, C, Assembly, Python

ðŸ”¹ **EDA Tools**: Cadence Genus, Cadence Xcelium, ModelSim, Quartus Prime  

ðŸ”¹ **Analog Design**: Cadence Virtuoso, LTspice  

ðŸ”¹ **Platforms**: Intel/Altera FPGA  

ðŸ”¹ **Operating Systems**: Linux, Windows

---

## ðŸ“« **Reach Out to me!**

ðŸ“Œ **LinkedIn**: [Thai Tai](your-linkedin-url)  
ðŸ“§ **Email**: [tai.thai108k23@hcmut.edu.vn](mailto:tai.thai108k23@hcmut.edu.vn)

---

