# Image Edge Detection using Sobel Operator (Verilog HDL)

## Giá»›i thiá»‡u (Overview)
Dá»± Ã¡n nÃ y lÃ  má»™t mÃ´ hÃ¬nh thiáº¿t káº¿ pháº§n cá»©ng (Hardware Design Model) thá»±c hiá»‡n thuáº­t toÃ¡n phÃ¡t hiá»‡n biÃªn **Sobel** trÃªn áº£nh sá»‘. Há»‡ thá»‘ng Ä‘Æ°á»£c viáº¿t báº±ng ngÃ´n ngá»¯ **Verilog HDL** vÃ  kiá»ƒm tra thÃ´ng qua mÃ´ phá»ng (Simulation).

Quy trÃ¬nh xá»­ lÃ½ áº£nh:
1.  **Tiá»n xá»­ lÃ½ (Python):** Chuyá»ƒn áº£nh JPEG sang Grayscale vÃ  trÃ­ch xuáº¥t dá»¯ liá»‡u Hex.
2.  **Xá»­ lÃ½ chÃ­nh (Verilog):** Thá»±c hiá»‡n tÃ­ch cháº­p vá»›i toÃ¡n tá»­ Sobel (3x3 Kernel) Ä‘á»ƒ tÃ­nh Gradient vÃ  biÃªn.
3.  **Háº­u xá»­ lÃ½ (Python):** Dá»±ng láº¡i áº£nh biÃªn tá»« dá»¯ liá»‡u Hex xuáº¥t ra.

## ğŸ“‚ Cáº¥u trÃºc Dá»± Ã¡n (Project Structure)
Dá»± Ã¡n Ä‘Æ°á»£c tá»• chá»©c theo tiÃªu chuáº©n thiáº¿t káº¿ pháº§n cá»©ng:

```text
Sobel_Edge_Project/
â”‚
â”œâ”€â”€ ğŸ“‚ rtl/                 # MÃ£ nguá»“n Verilog (Register Transfer Level)
â”‚   â”œâ”€â”€ sobel_core.v    # Module chÃ­nh: TÃ­nh toÃ¡n Sobel & Thresholding
â”‚   â””â”€â”€ tb_sobel.v
â”‚
â”œâ”€â”€ ğŸ“‚ scripts/             # CÃ¡c cÃ´ng cá»¥ há»— trá»£ (Python)
â”‚   â”œâ”€â”€ convert_to_hex.py   # Chuyá»ƒn áº£nh -> image_data.hex
â”‚   â””â”€â”€ view_edge_output.py # Chuyá»ƒn edge_output.hex -> áº£nh PNG
â”‚
â”œâ”€â”€ ğŸ“‚ sim/                 # MÃ´i trÆ°á»ng mÃ´ phá»ng (Simulation Work)
â”‚   â”œâ”€â”€ input.jpeg          # áº¢nh Ä‘áº§u vÃ o gá»‘c
â”‚   â”œâ”€â”€ run.bat     # Script tá»± Ä‘á»™ng cháº¡y toÃ n bá»™ quy trÃ¬nh
â”‚   â””â”€â”€ (CÃ¡c file táº¡m nhÆ° .hex, .out sáº½ Ä‘Æ°á»£c sinh ra táº¡i Ä‘Ã¢y)
â”‚
â”‚â”€â”€ ğŸ“‚ docs/                # TÃ i liá»‡u bÃ¡o cÃ¡o & tham kháº£o
â”‚    â”œâ”€â”€ DATKLL_251.pdf
â”‚    â””â”€â”€ DATKLL_Sobel_Edge_Detection_Final.pdf
â”‚
â”‚â”€â”€ run_comparation.bat
|
â””â”€â”€ input.jpeg
