ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  22              		.type	CyPmHibSlpSaveSet, %function
  23              	CyPmHibSlpSaveSet:
  24              	.LFB12:
  25              		.file 1 ".\\Generated_Source\\PSoC5\\cyPm.c"
   1:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/cyPm.c **** * File Name: cyPm.c
   3:.\Generated_Source\PSoC5/cyPm.c **** * Version 5.10
   4:.\Generated_Source\PSoC5/cyPm.c **** *
   5:.\Generated_Source\PSoC5/cyPm.c **** * Description:
   6:.\Generated_Source\PSoC5/cyPm.c **** *  Provides an API for the power management.
   7:.\Generated_Source\PSoC5/cyPm.c **** *
   8:.\Generated_Source\PSoC5/cyPm.c **** * Note:
   9:.\Generated_Source\PSoC5/cyPm.c **** *  Documentation of the API's in this file is located in the
  10:.\Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
  11:.\Generated_Source\PSoC5/cyPm.c **** *
  12:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  13:.\Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  14:.\Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:.\Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:.\Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  17:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  18:.\Generated_Source\PSoC5/cyPm.c **** 
  19:.\Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  20:.\Generated_Source\PSoC5/cyPm.c **** 
  21:.\Generated_Source\PSoC5/cyPm.c **** #ifdef CY_USE_CALLBACKS
  22:.\Generated_Source\PSoC5/cyPm.c ****     #include "CyAPICallbacks.h"
  23:.\Generated_Source\PSoC5/cyPm.c **** #endif  /* CY_USE_CALLBACKS */
  24:.\Generated_Source\PSoC5/cyPm.c **** 
  25:.\Generated_Source\PSoC5/cyPm.c **** 
  26:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  27:.\Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  28:.\Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  29:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  30:.\Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  31:.\Generated_Source\PSoC5/cyPm.c **** 
  32:.\Generated_Source\PSoC5/cyPm.c **** /* `#END` */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 2


  33:.\Generated_Source\PSoC5/cyPm.c **** 
  34:.\Generated_Source\PSoC5/cyPm.c **** 
  35:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  36:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  37:.\Generated_Source\PSoC5/cyPm.c **** 
  38:.\Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  39:.\Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  40:.\Generated_Source\PSoC5/cyPm.c **** 
  41:.\Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  42:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  43:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  44:.\Generated_Source\PSoC5/cyPm.c **** 
  45:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  46:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  47:.\Generated_Source\PSoC5/cyPm.c **** 
  48:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  49:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  50:.\Generated_Source\PSoC5/cyPm.c **** 
  51:.\Generated_Source\PSoC5/cyPm.c **** 
  52:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  53:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  54:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  55:.\Generated_Source\PSoC5/cyPm.c **** *
  56:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
  57:.\Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  58:.\Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  59:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  60:.\Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  61:.\Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  62:.\Generated_Source\PSoC5/cyPm.c **** *
  63:.\Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  64:.\Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  65:.\Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  66:.\Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  67:.\Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  68:.\Generated_Source\PSoC5/cyPm.c **** *  speed.
  69:.\Generated_Source\PSoC5/cyPm.c **** *
  70:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  71:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  72:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  73:.\Generated_Source\PSoC5/cyPm.c **** *
  74:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
  75:.\Generated_Source\PSoC5/cyPm.c **** *  None
  76:.\Generated_Source\PSoC5/cyPm.c **** *
  77:.\Generated_Source\PSoC5/cyPm.c **** * Return:
  78:.\Generated_Source\PSoC5/cyPm.c **** *  None
  79:.\Generated_Source\PSoC5/cyPm.c **** *
  80:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
  81:.\Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  82:.\Generated_Source\PSoC5/cyPm.c **** *
  83:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  84:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  85:.\Generated_Source\PSoC5/cyPm.c **** {
  86:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  87:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  88:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  89:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 3


  90:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  91:.\Generated_Source\PSoC5/cyPm.c **** 
  92:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  93:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  94:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  95:.\Generated_Source\PSoC5/cyPm.c **** 
  96:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  97:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  98:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
  99:.\Generated_Source\PSoC5/cyPm.c **** 
 100:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
 101:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 102:.\Generated_Source\PSoC5/cyPm.c ****     {
 103:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
 104:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 105:.\Generated_Source\PSoC5/cyPm.c ****     }
 106:.\Generated_Source\PSoC5/cyPm.c ****     else
 107:.\Generated_Source\PSoC5/cyPm.c ****     {
 108:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
 109:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 110:.\Generated_Source\PSoC5/cyPm.c ****     }
 111:.\Generated_Source\PSoC5/cyPm.c **** 
 112:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 113:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 114:.\Generated_Source\PSoC5/cyPm.c **** 
 115:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 116:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 117:.\Generated_Source\PSoC5/cyPm.c ****     {
 118:.\Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 119:.\Generated_Source\PSoC5/cyPm.c ****         {
 120:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 121:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 122:.\Generated_Source\PSoC5/cyPm.c ****             break;
 123:.\Generated_Source\PSoC5/cyPm.c **** 
 124:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 125:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 126:.\Generated_Source\PSoC5/cyPm.c ****             break;
 127:.\Generated_Source\PSoC5/cyPm.c **** 
 128:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 129:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 130:.\Generated_Source\PSoC5/cyPm.c ****             break;
 131:.\Generated_Source\PSoC5/cyPm.c **** 
 132:.\Generated_Source\PSoC5/cyPm.c ****         default:
 133:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 134:.\Generated_Source\PSoC5/cyPm.c ****             break;
 135:.\Generated_Source\PSoC5/cyPm.c ****         }
 136:.\Generated_Source\PSoC5/cyPm.c ****     }
 137:.\Generated_Source\PSoC5/cyPm.c **** 
 138:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 139:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 140:.\Generated_Source\PSoC5/cyPm.c ****     {
 141:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 142:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 143:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 144:.\Generated_Source\PSoC5/cyPm.c ****     }
 145:.\Generated_Source\PSoC5/cyPm.c ****     else
 146:.\Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 4


 147:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 148:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 149:.\Generated_Source\PSoC5/cyPm.c ****     }
 150:.\Generated_Source\PSoC5/cyPm.c **** 
 151:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 152:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 153:.\Generated_Source\PSoC5/cyPm.c **** 
 154:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 155:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 156:.\Generated_Source\PSoC5/cyPm.c ****     {
 157:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 158:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 159:.\Generated_Source\PSoC5/cyPm.c ****     }
 160:.\Generated_Source\PSoC5/cyPm.c ****     else
 161:.\Generated_Source\PSoC5/cyPm.c ****     {
 162:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 163:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 164:.\Generated_Source\PSoC5/cyPm.c **** 
 165:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 166:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 167:.\Generated_Source\PSoC5/cyPm.c **** 
 168:.\Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 169:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 170:.\Generated_Source\PSoC5/cyPm.c ****     }
 171:.\Generated_Source\PSoC5/cyPm.c **** 
 172:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 173:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 174:.\Generated_Source\PSoC5/cyPm.c ****     {
 175:.\Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 176:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 177:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 178:.\Generated_Source\PSoC5/cyPm.c **** 
 179:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 180:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 181:.\Generated_Source\PSoC5/cyPm.c ****     }
 182:.\Generated_Source\PSoC5/cyPm.c ****     else
 183:.\Generated_Source\PSoC5/cyPm.c ****     {
 184:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 185:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 186:.\Generated_Source\PSoC5/cyPm.c ****     }
 187:.\Generated_Source\PSoC5/cyPm.c **** 
 188:.\Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 189:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 190:.\Generated_Source\PSoC5/cyPm.c **** 
 191:.\Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 192:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 193:.\Generated_Source\PSoC5/cyPm.c ****     {
 194:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 195:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 196:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 197:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 198:.\Generated_Source\PSoC5/cyPm.c **** 
 199:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 200:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 201:.\Generated_Source\PSoC5/cyPm.c ****     {
 202:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 203:.\Generated_Source\PSoC5/cyPm.c ****     }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 5


 204:.\Generated_Source\PSoC5/cyPm.c **** 
 205:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 206:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 207:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 208:.\Generated_Source\PSoC5/cyPm.c ****     {
 209:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 210:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 211:.\Generated_Source\PSoC5/cyPm.c **** 
 212:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 213:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 214:.\Generated_Source\PSoC5/cyPm.c ****     {
 215:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 216:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 217:.\Generated_Source\PSoC5/cyPm.c **** 
 218:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 219:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 220:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 221:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 222:.\Generated_Source\PSoC5/cyPm.c ****     {
 223:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 224:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 225:.\Generated_Source\PSoC5/cyPm.c **** 
 226:.\Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 227:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 228:.\Generated_Source\PSoC5/cyPm.c **** 
 229:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 230:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 231:.\Generated_Source\PSoC5/cyPm.c ****     {
 232:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 233:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 234:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 235:.\Generated_Source\PSoC5/cyPm.c ****     }
 236:.\Generated_Source\PSoC5/cyPm.c ****     else
 237:.\Generated_Source\PSoC5/cyPm.c ****     {
 238:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 239:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 240:.\Generated_Source\PSoC5/cyPm.c ****     }
 241:.\Generated_Source\PSoC5/cyPm.c **** 
 242:.\Generated_Source\PSoC5/cyPm.c **** 
 243:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 244:.\Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 245:.\Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 246:.\Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 247:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 248:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 249:.\Generated_Source\PSoC5/cyPm.c ****     {
 250:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 251:.\Generated_Source\PSoC5/cyPm.c ****     }
 252:.\Generated_Source\PSoC5/cyPm.c ****     else
 253:.\Generated_Source\PSoC5/cyPm.c ****     {
 254:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 255:.\Generated_Source\PSoC5/cyPm.c ****     }
 256:.\Generated_Source\PSoC5/cyPm.c **** }
 257:.\Generated_Source\PSoC5/cyPm.c **** 
 258:.\Generated_Source\PSoC5/cyPm.c **** 
 259:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 260:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 6


 261:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 262:.\Generated_Source\PSoC5/cyPm.c **** *
 263:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 264:.\Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 265:.\Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 266:.\Generated_Source\PSoC5/cyPm.c **** *
 267:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 268:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 269:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 270:.\Generated_Source\PSoC5/cyPm.c **** *
 271:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 272:.\Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 273:.\Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 274:.\Generated_Source\PSoC5/cyPm.c **** *
 275:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 276:.\Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 277:.\Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 278:.\Generated_Source\PSoC5/cyPm.c **** *
 279:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 280:.\Generated_Source\PSoC5/cyPm.c **** *  None
 281:.\Generated_Source\PSoC5/cyPm.c **** *
 282:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 283:.\Generated_Source\PSoC5/cyPm.c **** *  None
 284:.\Generated_Source\PSoC5/cyPm.c **** *
 285:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 286:.\Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 287:.\Generated_Source\PSoC5/cyPm.c **** {
 288:.\Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 289:.\Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 290:.\Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 291:.\Generated_Source\PSoC5/cyPm.c **** 
 292:.\Generated_Source\PSoC5/cyPm.c **** 
 293:.\Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 294:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 295:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 296:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 297:.\Generated_Source\PSoC5/cyPm.c **** 
 298:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 299:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 300:.\Generated_Source\PSoC5/cyPm.c ****     {
 301:.\Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 302:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 303:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 304:.\Generated_Source\PSoC5/cyPm.c **** 
 305:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 306:.\Generated_Source\PSoC5/cyPm.c ****     }
 307:.\Generated_Source\PSoC5/cyPm.c **** 
 308:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 309:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 310:.\Generated_Source\PSoC5/cyPm.c ****     {
 311:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 312:.\Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 313:.\Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 314:.\Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 315:.\Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 316:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 317:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 7


 318:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 319:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 320:.\Generated_Source\PSoC5/cyPm.c **** 
 321:.\Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 322:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 323:.\Generated_Source\PSoC5/cyPm.c **** 
 324:.\Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 325:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 326:.\Generated_Source\PSoC5/cyPm.c ****         {
 327:.\Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 328:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 329:.\Generated_Source\PSoC5/cyPm.c **** 
 330:.\Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 331:.\Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 332:.\Generated_Source\PSoC5/cyPm.c ****             {
 333:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 334:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 335:.\Generated_Source\PSoC5/cyPm.c ****             }
 336:.\Generated_Source\PSoC5/cyPm.c ****         }
 337:.\Generated_Source\PSoC5/cyPm.c **** 
 338:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 339:.\Generated_Source\PSoC5/cyPm.c ****         {
 340:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 341:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 342:.\Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 343:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 344:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 345:.\Generated_Source\PSoC5/cyPm.c **** 
 346:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 347:.\Generated_Source\PSoC5/cyPm.c **** 
 348:.\Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 349:.\Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 350:.\Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 351:.\Generated_Source\PSoC5/cyPm.c ****         }
 352:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 353:.\Generated_Source\PSoC5/cyPm.c **** 
 354:.\Generated_Source\PSoC5/cyPm.c **** 
 355:.\Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 356:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 357:.\Generated_Source\PSoC5/cyPm.c **** 
 358:.\Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 359:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 360:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 361:.\Generated_Source\PSoC5/cyPm.c ****     {
 362:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 363:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 364:.\Generated_Source\PSoC5/cyPm.c ****         {
 365:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 366:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 367:.\Generated_Source\PSoC5/cyPm.c ****         }
 368:.\Generated_Source\PSoC5/cyPm.c **** 
 369:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 370:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 371:.\Generated_Source\PSoC5/cyPm.c ****     }
 372:.\Generated_Source\PSoC5/cyPm.c **** 
 373:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 374:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 8


 375:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 376:.\Generated_Source\PSoC5/cyPm.c ****     {
 377:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 378:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 379:.\Generated_Source\PSoC5/cyPm.c ****     }
 380:.\Generated_Source\PSoC5/cyPm.c ****     else
 381:.\Generated_Source\PSoC5/cyPm.c ****     {
 382:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 383:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 384:.\Generated_Source\PSoC5/cyPm.c **** 
 385:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 386:.\Generated_Source\PSoC5/cyPm.c ****         {
 387:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 388:.\Generated_Source\PSoC5/cyPm.c ****         }
 389:.\Generated_Source\PSoC5/cyPm.c ****         else
 390:.\Generated_Source\PSoC5/cyPm.c ****         {
 391:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 392:.\Generated_Source\PSoC5/cyPm.c ****         }
 393:.\Generated_Source\PSoC5/cyPm.c ****     }
 394:.\Generated_Source\PSoC5/cyPm.c **** 
 395:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 396:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 397:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 398:.\Generated_Source\PSoC5/cyPm.c ****     {
 399:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 400:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 401:.\Generated_Source\PSoC5/cyPm.c ****     }
 402:.\Generated_Source\PSoC5/cyPm.c **** 
 403:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 404:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 405:.\Generated_Source\PSoC5/cyPm.c **** 
 406:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 407:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 408:.\Generated_Source\PSoC5/cyPm.c ****     {
 409:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 410:.\Generated_Source\PSoC5/cyPm.c ****     }
 411:.\Generated_Source\PSoC5/cyPm.c **** 
 412:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 413:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 414:.\Generated_Source\PSoC5/cyPm.c ****     {
 415:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 416:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 417:.\Generated_Source\PSoC5/cyPm.c ****     }
 418:.\Generated_Source\PSoC5/cyPm.c **** 
 419:.\Generated_Source\PSoC5/cyPm.c **** 
 420:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 421:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 422:.\Generated_Source\PSoC5/cyPm.c ****     {
 423:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 424:.\Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 425:.\Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 426:.\Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 427:.\Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 428:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 429:.\Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 430:.\Generated_Source\PSoC5/cyPm.c **** 
 431:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 9


 432:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 433:.\Generated_Source\PSoC5/cyPm.c **** 
 434:.\Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 435:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 436:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 437:.\Generated_Source\PSoC5/cyPm.c **** 
 438:.\Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 439:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 440:.\Generated_Source\PSoC5/cyPm.c ****         {
 441:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 442:.\Generated_Source\PSoC5/cyPm.c **** 
 443:.\Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 444:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 445:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 446:.\Generated_Source\PSoC5/cyPm.c ****             {
 447:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 448:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 449:.\Generated_Source\PSoC5/cyPm.c ****             }
 450:.\Generated_Source\PSoC5/cyPm.c ****         }
 451:.\Generated_Source\PSoC5/cyPm.c **** 
 452:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 453:.\Generated_Source\PSoC5/cyPm.c ****         {
 454:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 455:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 456:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 457:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 458:.\Generated_Source\PSoC5/cyPm.c **** 
 459:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 460:.\Generated_Source\PSoC5/cyPm.c **** 
 461:.\Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 462:.\Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 463:.\Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 464:.\Generated_Source\PSoC5/cyPm.c ****         }
 465:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 466:.\Generated_Source\PSoC5/cyPm.c **** 
 467:.\Generated_Source\PSoC5/cyPm.c **** 
 468:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 469:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 470:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 471:.\Generated_Source\PSoC5/cyPm.c ****     {
 472:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 473:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 474:.\Generated_Source\PSoC5/cyPm.c ****         {
 475:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 476:.\Generated_Source\PSoC5/cyPm.c ****         }
 477:.\Generated_Source\PSoC5/cyPm.c **** 
 478:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 479:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 480:.\Generated_Source\PSoC5/cyPm.c ****     }
 481:.\Generated_Source\PSoC5/cyPm.c **** 
 482:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 483:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 484:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 485:.\Generated_Source\PSoC5/cyPm.c ****     {
 486:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 487:.\Generated_Source\PSoC5/cyPm.c ****     }
 488:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 10


 489:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 490:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 491:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 492:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 493:.\Generated_Source\PSoC5/cyPm.c ****     {
 494:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 495:.\Generated_Source\PSoC5/cyPm.c ****     }
 496:.\Generated_Source\PSoC5/cyPm.c **** 
 497:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 498:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 499:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 500:.\Generated_Source\PSoC5/cyPm.c **** 
 501:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 502:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 503:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 504:.\Generated_Source\PSoC5/cyPm.c **** }
 505:.\Generated_Source\PSoC5/cyPm.c **** 
 506:.\Generated_Source\PSoC5/cyPm.c **** 
 507:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 508:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 509:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 510:.\Generated_Source\PSoC5/cyPm.c **** *
 511:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 512:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 513:.\Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 514:.\Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 515:.\Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 516:.\Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 517:.\Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 518:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 519:.\Generated_Source\PSoC5/cyPm.c **** *
 520:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 521:.\Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 522:.\Generated_Source\PSoC5/cyPm.c **** *
 523:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 524:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 525:.\Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 526:.\Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 527:.\Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 528:.\Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 529:.\Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 530:.\Generated_Source\PSoC5/cyPm.c **** *  Active state.
 531:.\Generated_Source\PSoC5/cyPm.c **** *
 532:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 533:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 534:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 535:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 536:.\Generated_Source\PSoC5/cyPm.c **** *
 537:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 538:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 539:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 540:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 541:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 542:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 543:.\Generated_Source\PSoC5/cyPm.c **** *
 544:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 545:.\Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 11


 546:.\Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 547:.\Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 548:.\Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 549:.\Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 550:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 551:.\Generated_Source\PSoC5/cyPm.c **** *
 552:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 553:.\Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 554:.\Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 555:.\Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 556:.\Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 557:.\Generated_Source\PSoC5/cyPm.c **** *
 558:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 559:.\Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 560:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 561:.\Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 562:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 563:.\Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 564:.\Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 565:.\Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 566:.\Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 567:.\Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 568:.\Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 569:.\Generated_Source\PSoC5/cyPm.c **** *
 570:.\Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 571:.\Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 572:.\Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 573:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 574:.\Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 575:.\Generated_Source\PSoC5/cyPm.c **** *
 576:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 577:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 578:.\Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 579:.\Generated_Source\PSoC5/cyPm.c **** *
 580:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 581:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 582:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 583:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 584:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 585:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 586:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 587:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 588:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 589:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 590:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 591:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 592:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 593:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 594:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 595:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 596:.\Generated_Source\PSoC5/cyPm.c **** *
 597:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 598:.\Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 599:.\Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 600:.\Generated_Source\PSoC5/cyPm.c **** *
 601:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 602:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 12


 603:.\Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 604:.\Generated_Source\PSoC5/cyPm.c **** *
 605:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 606:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 607:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 608:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 609:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 610:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 611:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 612:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 613:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 614:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 615:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 616:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 617:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 618:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 619:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 620:.\Generated_Source\PSoC5/cyPm.c **** *
 621:.\Generated_Source\PSoC5/cyPm.c **** *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 622:.\Generated_Source\PSoC5/cyPm.c **** *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 623:.\Generated_Source\PSoC5/cyPm.c **** *
 624:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 625:.\Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 626:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 627:.\Generated_Source\PSoC5/cyPm.c **** *  MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 628:.\Generated_Source\PSoC5/cyPm.c **** *
 629:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 630:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 631:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 632:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 633:.\Generated_Source\PSoC5/cyPm.c **** *
 634:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 635:.\Generated_Source\PSoC5/cyPm.c **** *  None
 636:.\Generated_Source\PSoC5/cyPm.c **** *
 637:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 638:.\Generated_Source\PSoC5/cyPm.c **** *  No
 639:.\Generated_Source\PSoC5/cyPm.c **** *
 640:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
 641:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 642:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 643:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 644:.\Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 645:.\Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 646:.\Generated_Source\PSoC5/cyPm.c **** *
 647:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 648:.\Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 649:.\Generated_Source\PSoC5/cyPm.c **** {
 650:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 651:.\Generated_Source\PSoC5/cyPm.c **** 
 652:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 653:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 654:.\Generated_Source\PSoC5/cyPm.c **** 
 655:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 656:.\Generated_Source\PSoC5/cyPm.c ****         {
 657:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 658:.\Generated_Source\PSoC5/cyPm.c ****         }
 659:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 13


 660:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 661:.\Generated_Source\PSoC5/cyPm.c **** 
 662:.\Generated_Source\PSoC5/cyPm.c **** 
 663:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 664:.\Generated_Source\PSoC5/cyPm.c **** 
 665:.\Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 666:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 667:.\Generated_Source\PSoC5/cyPm.c ****         {
 668:.\Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 669:.\Generated_Source\PSoC5/cyPm.c **** 
 670:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 671:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 672:.\Generated_Source\PSoC5/cyPm.c ****         }
 673:.\Generated_Source\PSoC5/cyPm.c **** 
 674:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 675:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 676:.\Generated_Source\PSoC5/cyPm.c ****         {
 677:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 678:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 679:.\Generated_Source\PSoC5/cyPm.c **** 
 680:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 681:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 682:.\Generated_Source\PSoC5/cyPm.c ****         }
 683:.\Generated_Source\PSoC5/cyPm.c **** 
 684:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 685:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 686:.\Generated_Source\PSoC5/cyPm.c ****         {
 687:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 688:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 689:.\Generated_Source\PSoC5/cyPm.c **** 
 690:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 691:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 692:.\Generated_Source\PSoC5/cyPm.c ****         }
 693:.\Generated_Source\PSoC5/cyPm.c **** 
 694:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 695:.\Generated_Source\PSoC5/cyPm.c **** 
 696:.\Generated_Source\PSoC5/cyPm.c **** 
 697:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 698:.\Generated_Source\PSoC5/cyPm.c **** 
 699:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 700:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 701:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 702:.\Generated_Source\PSoC5/cyPm.c **** 
 703:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 704:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 705:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 706:.\Generated_Source\PSoC5/cyPm.c **** 
 707:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 708:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 709:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 710:.\Generated_Source\PSoC5/cyPm.c **** 
 711:.\Generated_Source\PSoC5/cyPm.c **** 
 712:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 713:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 714:.\Generated_Source\PSoC5/cyPm.c **** 
 715:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 716:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 14


 717:.\Generated_Source\PSoC5/cyPm.c **** 
 718:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 719:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 720:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 721:.\Generated_Source\PSoC5/cyPm.c **** 
 722:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 723:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 724:.\Generated_Source\PSoC5/cyPm.c **** 
 725:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 726:.\Generated_Source\PSoC5/cyPm.c **** 
 727:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 728:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 729:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 730:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 731:.\Generated_Source\PSoC5/cyPm.c **** }
 732:.\Generated_Source\PSoC5/cyPm.c **** 
 733:.\Generated_Source\PSoC5/cyPm.c **** 
 734:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 735:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 736:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 737:.\Generated_Source\PSoC5/cyPm.c **** *
 738:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 739:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 740:.\Generated_Source\PSoC5/cyPm.c **** *
 741:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 742:.\Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 743:.\Generated_Source\PSoC5/cyPm.c **** *
 744:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 745:.\Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 746:.\Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 747:.\Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 748:.\Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 749:.\Generated_Source\PSoC5/cyPm.c **** *
 750:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 751:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 752:.\Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 753:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 754:.\Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 755:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 756:.\Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 757:.\Generated_Source\PSoC5/cyPm.c **** *
 758:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 759:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 760:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 761:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 762:.\Generated_Source\PSoC5/cyPm.c **** *
 763:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 764:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 765:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 766:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 767:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 768:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 769:.\Generated_Source\PSoC5/cyPm.c **** *
 770:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 771:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 772:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 773:.\Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 15


 774:.\Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 775:.\Generated_Source\PSoC5/cyPm.c **** *
 776:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 777:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 778:.\Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 779:.\Generated_Source\PSoC5/cyPm.c **** *
 780:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 781:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 782:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 783:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 784:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 785:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 786:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 787:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 788:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 789:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 790:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 791:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 792:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 793:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 794:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 795:.\Generated_Source\PSoC5/cyPm.c **** *
 796:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 797:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 798:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 799:.\Generated_Source\PSoC5/cyPm.c **** *
 800:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 801:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 802:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 803:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 804:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 805:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 806:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 807:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 808:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 809:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 810:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 811:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 812:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 813:.\Generated_Source\PSoC5/cyPm.c **** *
 814:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 815:.\Generated_Source\PSoC5/cyPm.c **** *
 816:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 817:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 818:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 819:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 820:.\Generated_Source\PSoC5/cyPm.c **** *
 821:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 822:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 823:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 824:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 825:.\Generated_Source\PSoC5/cyPm.c **** *
 826:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 827:.\Generated_Source\PSoC5/cyPm.c **** *  None
 828:.\Generated_Source\PSoC5/cyPm.c **** *
 829:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 830:.\Generated_Source\PSoC5/cyPm.c **** *  No
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 16


 831:.\Generated_Source\PSoC5/cyPm.c **** *
 832:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 833:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 834:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 835:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 836:.\Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 837:.\Generated_Source\PSoC5/cyPm.c **** *
 838:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 839:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 840:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 841:.\Generated_Source\PSoC5/cyPm.c **** *
 842:.\Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 843:.\Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 844:.\Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 845:.\Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 846:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 847:.\Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 848:.\Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 849:.\Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 850:.\Generated_Source\PSoC5/cyPm.c **** *
 851:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 852:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 853:.\Generated_Source\PSoC5/cyPm.c **** {
 854:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 855:.\Generated_Source\PSoC5/cyPm.c **** 
 856:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 857:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 858:.\Generated_Source\PSoC5/cyPm.c **** 
 859:.\Generated_Source\PSoC5/cyPm.c **** 
 860:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 861:.\Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 862:.\Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 863:.\Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 864:.\Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 865:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 866:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 867:.\Generated_Source\PSoC5/cyPm.c ****     {
 868:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 869:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 870:.\Generated_Source\PSoC5/cyPm.c ****     }
 871:.\Generated_Source\PSoC5/cyPm.c ****     else
 872:.\Generated_Source\PSoC5/cyPm.c ****     {
 873:.\Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 874:.\Generated_Source\PSoC5/cyPm.c **** 
 875:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 876:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 877:.\Generated_Source\PSoC5/cyPm.c **** 
 878:.\Generated_Source\PSoC5/cyPm.c ****         return;
 879:.\Generated_Source\PSoC5/cyPm.c ****     }
 880:.\Generated_Source\PSoC5/cyPm.c **** 
 881:.\Generated_Source\PSoC5/cyPm.c **** 
 882:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 883:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 884:.\Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 885:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 886:.\Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 887:.\Generated_Source\PSoC5/cyPm.c ****     *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 17


 888:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 889:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 890:.\Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 891:.\Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 892:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 893:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 894:.\Generated_Source\PSoC5/cyPm.c **** 
 895:.\Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 896:.\Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 897:.\Generated_Source\PSoC5/cyPm.c ****         {
 898:.\Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 899:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 900:.\Generated_Source\PSoC5/cyPm.c ****         }
 901:.\Generated_Source\PSoC5/cyPm.c **** 
 902:.\Generated_Source\PSoC5/cyPm.c **** 
 903:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 904:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 905:.\Generated_Source\PSoC5/cyPm.c ****         {
 906:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 907:.\Generated_Source\PSoC5/cyPm.c ****             {
 908:.\Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 909:.\Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 910:.\Generated_Source\PSoC5/cyPm.c ****             }
 911:.\Generated_Source\PSoC5/cyPm.c ****             else
 912:.\Generated_Source\PSoC5/cyPm.c ****             {
 913:.\Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 914:.\Generated_Source\PSoC5/cyPm.c ****                 {
 915:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 916:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 917:.\Generated_Source\PSoC5/cyPm.c ****                 }
 918:.\Generated_Source\PSoC5/cyPm.c ****                 else
 919:.\Generated_Source\PSoC5/cyPm.c ****                 {
 920:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 921:.\Generated_Source\PSoC5/cyPm.c ****                 }
 922:.\Generated_Source\PSoC5/cyPm.c ****             }
 923:.\Generated_Source\PSoC5/cyPm.c ****         }
 924:.\Generated_Source\PSoC5/cyPm.c **** 
 925:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 926:.\Generated_Source\PSoC5/cyPm.c **** 
 927:.\Generated_Source\PSoC5/cyPm.c **** 
 928:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 929:.\Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 930:.\Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 931:.\Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 932:.\Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 933:.\Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 934:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 935:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 936:.\Generated_Source\PSoC5/cyPm.c **** 
 937:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 938:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 939:.\Generated_Source\PSoC5/cyPm.c **** 
 940:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 941:.\Generated_Source\PSoC5/cyPm.c ****         {
 942:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 943:.\Generated_Source\PSoC5/cyPm.c ****         }
 944:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 18


 945:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 946:.\Generated_Source\PSoC5/cyPm.c **** 
 947:.\Generated_Source\PSoC5/cyPm.c **** 
 948:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 949:.\Generated_Source\PSoC5/cyPm.c **** 
 950:.\Generated_Source\PSoC5/cyPm.c **** 
 951:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 952:.\Generated_Source\PSoC5/cyPm.c **** 
 953:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 954:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 955:.\Generated_Source\PSoC5/cyPm.c ****         {
 956:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 957:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 958:.\Generated_Source\PSoC5/cyPm.c **** 
 959:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 960:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 961:.\Generated_Source\PSoC5/cyPm.c ****         }
 962:.\Generated_Source\PSoC5/cyPm.c **** 
 963:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 964:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 965:.\Generated_Source\PSoC5/cyPm.c ****         {
 966:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 967:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 968:.\Generated_Source\PSoC5/cyPm.c **** 
 969:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 970:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 971:.\Generated_Source\PSoC5/cyPm.c ****         }
 972:.\Generated_Source\PSoC5/cyPm.c **** 
 973:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 974:.\Generated_Source\PSoC5/cyPm.c **** 
 975:.\Generated_Source\PSoC5/cyPm.c **** 
 976:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 977:.\Generated_Source\PSoC5/cyPm.c **** 
 978:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 979:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 980:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 981:.\Generated_Source\PSoC5/cyPm.c **** 
 982:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 983:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 984:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 985:.\Generated_Source\PSoC5/cyPm.c **** 
 986:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 987:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 988:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 989:.\Generated_Source\PSoC5/cyPm.c **** 
 990:.\Generated_Source\PSoC5/cyPm.c **** 
 991:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 992:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 993:.\Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 994:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 995:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 996:.\Generated_Source\PSoC5/cyPm.c **** 
 997:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 998:.\Generated_Source\PSoC5/cyPm.c **** 
 999:.\Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
1000:.\Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
1001:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 19


1002:.\Generated_Source\PSoC5/cyPm.c **** 
1003:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1004:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
1005:.\Generated_Source\PSoC5/cyPm.c ****     {
1006:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1007:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
1008:.\Generated_Source\PSoC5/cyPm.c ****     }
1009:.\Generated_Source\PSoC5/cyPm.c ****     else
1010:.\Generated_Source\PSoC5/cyPm.c ****     {
1011:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1012:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
1013:.\Generated_Source\PSoC5/cyPm.c **** 
1014:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1015:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1016:.\Generated_Source\PSoC5/cyPm.c **** 
1017:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1018:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1019:.\Generated_Source\PSoC5/cyPm.c ****     }
1020:.\Generated_Source\PSoC5/cyPm.c **** 
1021:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
1022:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
1023:.\Generated_Source\PSoC5/cyPm.c **** 
1024:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1025:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
1026:.\Generated_Source\PSoC5/cyPm.c **** 
1027:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1028:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1029:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1030:.\Generated_Source\PSoC5/cyPm.c **** 
1031:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1032:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1033:.\Generated_Source\PSoC5/cyPm.c **** 
1034:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1035:.\Generated_Source\PSoC5/cyPm.c **** 
1036:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1037:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1038:.\Generated_Source\PSoC5/cyPm.c ****     {
1039:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1040:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1041:.\Generated_Source\PSoC5/cyPm.c ****     }
1042:.\Generated_Source\PSoC5/cyPm.c **** 
1043:.\Generated_Source\PSoC5/cyPm.c **** 
1044:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1045:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1046:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1047:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1048:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1049:.\Generated_Source\PSoC5/cyPm.c **** 
1050:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1051:.\Generated_Source\PSoC5/cyPm.c **** 
1052:.\Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1053:.\Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1054:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1055:.\Generated_Source\PSoC5/cyPm.c **** 
1056:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1057:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1058:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 20


1059:.\Generated_Source\PSoC5/cyPm.c **** 
1060:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1061:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1062:.\Generated_Source\PSoC5/cyPm.c **** 
1063:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1064:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1065:.\Generated_Source\PSoC5/cyPm.c ****         {
1066:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1067:.\Generated_Source\PSoC5/cyPm.c ****             {
1068:.\Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1069:.\Generated_Source\PSoC5/cyPm.c ****                 {
1070:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1071:.\Generated_Source\PSoC5/cyPm.c ****                 }
1072:.\Generated_Source\PSoC5/cyPm.c ****             }
1073:.\Generated_Source\PSoC5/cyPm.c ****         }
1074:.\Generated_Source\PSoC5/cyPm.c **** 
1075:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1076:.\Generated_Source\PSoC5/cyPm.c **** 
1077:.\Generated_Source\PSoC5/cyPm.c **** 
1078:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1079:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1080:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1081:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1082:.\Generated_Source\PSoC5/cyPm.c **** 
1083:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1084:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1085:.\Generated_Source\PSoC5/cyPm.c **** }
1086:.\Generated_Source\PSoC5/cyPm.c **** 
1087:.\Generated_Source\PSoC5/cyPm.c **** 
1088:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1089:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1090:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1091:.\Generated_Source\PSoC5/cyPm.c **** *
1092:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1093:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1094:.\Generated_Source\PSoC5/cyPm.c **** *
1095:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1096:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1097:.\Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1098:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1099:.\Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1100:.\Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1101:.\Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1102:.\Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1103:.\Generated_Source\PSoC5/cyPm.c **** *
1104:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1105:.\Generated_Source\PSoC5/cyPm.c **** *  None
1106:.\Generated_Source\PSoC5/cyPm.c **** *
1107:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1108:.\Generated_Source\PSoC5/cyPm.c **** *  None
1109:.\Generated_Source\PSoC5/cyPm.c **** *
1110:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1111:.\Generated_Source\PSoC5/cyPm.c **** *  No
1112:.\Generated_Source\PSoC5/cyPm.c **** *
1113:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1114:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1115:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 21


1116:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1117:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1118:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1119:.\Generated_Source\PSoC5/cyPm.c **** *
1120:.\Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1121:.\Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1122:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1123:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1124:.\Generated_Source\PSoC5/cyPm.c **** *
1125:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1126:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1127:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1128:.\Generated_Source\PSoC5/cyPm.c **** *
1129:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1130:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1131:.\Generated_Source\PSoC5/cyPm.c **** {
1132:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
1133:.\Generated_Source\PSoC5/cyPm.c **** }
1134:.\Generated_Source\PSoC5/cyPm.c **** 
1135:.\Generated_Source\PSoC5/cyPm.c **** 
1136:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1137:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1138:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1139:.\Generated_Source\PSoC5/cyPm.c **** *
1140:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1141:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1142:.\Generated_Source\PSoC5/cyPm.c **** *
1143:.\Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1144:.\Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1145:.\Generated_Source\PSoC5/cyPm.c **** *
1146:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1147:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1148:.\Generated_Source\PSoC5/cyPm.c **** *
1149:.\Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1150:.\Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
1151:.\Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1152:.\Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1153:.\Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1154:.\Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1155:.\Generated_Source\PSoC5/cyPm.c **** *
1156:.\Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1157:.\Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1158:.\Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1159:.\Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1160:.\Generated_Source\PSoC5/cyPm.c **** *
1161:.\Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1162:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1163:.\Generated_Source\PSoC5/cyPm.c **** *
1164:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1165:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource:
1166:.\Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1167:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1168:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1169:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1170:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1171:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1172:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 22


1173:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1174:.\Generated_Source\PSoC5/cyPm.c **** *  None
1175:.\Generated_Source\PSoC5/cyPm.c **** *
1176:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1177:.\Generated_Source\PSoC5/cyPm.c **** *  No
1178:.\Generated_Source\PSoC5/cyPm.c **** *
1179:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1180:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1181:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1182:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1183:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1184:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1185:.\Generated_Source\PSoC5/cyPm.c **** *
1186:.\Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1187:.\Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1188:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1189:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1190:.\Generated_Source\PSoC5/cyPm.c **** *
1191:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1192:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1193:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1194:.\Generated_Source\PSoC5/cyPm.c **** *
1195:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1196:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1197:.\Generated_Source\PSoC5/cyPm.c **** {
1198:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1199:.\Generated_Source\PSoC5/cyPm.c **** 
1200:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1201:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1202:.\Generated_Source\PSoC5/cyPm.c **** 
1203:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1204:.\Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1205:.\Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1206:.\Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1207:.\Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1208:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1209:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
1210:.\Generated_Source\PSoC5/cyPm.c ****         {
1211:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1212:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
1213:.\Generated_Source\PSoC5/cyPm.c ****         }
1214:.\Generated_Source\PSoC5/cyPm.c ****         else
1215:.\Generated_Source\PSoC5/cyPm.c ****         {
1216:.\Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1217:.\Generated_Source\PSoC5/cyPm.c **** 
1218:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1219:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1220:.\Generated_Source\PSoC5/cyPm.c **** 
1221:.\Generated_Source\PSoC5/cyPm.c ****             return;
1222:.\Generated_Source\PSoC5/cyPm.c ****         }
1223:.\Generated_Source\PSoC5/cyPm.c **** 
1224:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
1225:.\Generated_Source\PSoC5/cyPm.c **** 
1226:.\Generated_Source\PSoC5/cyPm.c **** 
1227:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1228:.\Generated_Source\PSoC5/cyPm.c **** 
1229:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 23


1230:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
1231:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
1232:.\Generated_Source\PSoC5/cyPm.c **** 
1233:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1234:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
1235:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
1236:.\Generated_Source\PSoC5/cyPm.c **** 
1237:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
1238:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
1239:.\Generated_Source\PSoC5/cyPm.c **** 
1240:.\Generated_Source\PSoC5/cyPm.c **** 
1241:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1242:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
1243:.\Generated_Source\PSoC5/cyPm.c ****     {
1244:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1245:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
1246:.\Generated_Source\PSoC5/cyPm.c ****     }
1247:.\Generated_Source\PSoC5/cyPm.c ****     else
1248:.\Generated_Source\PSoC5/cyPm.c ****     {
1249:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1250:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
1251:.\Generated_Source\PSoC5/cyPm.c **** 
1252:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1253:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
1254:.\Generated_Source\PSoC5/cyPm.c **** 
1255:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1256:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
1257:.\Generated_Source\PSoC5/cyPm.c ****     }
1258:.\Generated_Source\PSoC5/cyPm.c **** 
1259:.\Generated_Source\PSoC5/cyPm.c **** 
1260:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1261:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
1262:.\Generated_Source\PSoC5/cyPm.c **** 
1263:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1264:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
1265:.\Generated_Source\PSoC5/cyPm.c **** 
1266:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1267:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1268:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
1269:.\Generated_Source\PSoC5/cyPm.c **** 
1270:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1271:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
1272:.\Generated_Source\PSoC5/cyPm.c **** 
1273:.\Generated_Source\PSoC5/cyPm.c **** 
1274:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1275:.\Generated_Source\PSoC5/cyPm.c **** 
1276:.\Generated_Source\PSoC5/cyPm.c **** 
1277:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1278:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
1279:.\Generated_Source\PSoC5/cyPm.c ****     {
1280:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
1281:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
1282:.\Generated_Source\PSoC5/cyPm.c ****     }
1283:.\Generated_Source\PSoC5/cyPm.c **** 
1284:.\Generated_Source\PSoC5/cyPm.c **** 
1285:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1286:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 24


1287:.\Generated_Source\PSoC5/cyPm.c **** 
1288:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1289:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
1290:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
1291:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
1292:.\Generated_Source\PSoC5/cyPm.c **** 
1293:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1294:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1295:.\Generated_Source\PSoC5/cyPm.c **** }
1296:.\Generated_Source\PSoC5/cyPm.c **** 
1297:.\Generated_Source\PSoC5/cyPm.c **** 
1298:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1299:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1300:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1301:.\Generated_Source\PSoC5/cyPm.c **** *
1302:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1303:.\Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1304:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1305:.\Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1306:.\Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1307:.\Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1308:.\Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1309:.\Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1310:.\Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1311:.\Generated_Source\PSoC5/cyPm.c **** *
1312:.\Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1313:.\Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1314:.\Generated_Source\PSoC5/cyPm.c **** *
1315:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1316:.\Generated_Source\PSoC5/cyPm.c **** *  mask: Bits in the shadow register to clear.
1317:.\Generated_Source\PSoC5/cyPm.c **** *
1318:.\Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1319:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1320:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1321:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1322:.\Generated_Source\PSoC5/cyPm.c **** *
1323:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1324:.\Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1325:.\Generated_Source\PSoC5/cyPm.c **** *
1326:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1327:.\Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1328:.\Generated_Source\PSoC5/cyPm.c **** {
1329:.\Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1330:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1331:.\Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1332:.\Generated_Source\PSoC5/cyPm.c **** 
1333:.\Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1334:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
1335:.\Generated_Source\PSoC5/cyPm.c **** 
1336:.\Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1337:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
1338:.\Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
1339:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
1340:.\Generated_Source\PSoC5/cyPm.c **** 
1341:.\Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1342:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
1343:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 25


1344:.\Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
1345:.\Generated_Source\PSoC5/cyPm.c **** }
1346:.\Generated_Source\PSoC5/cyPm.c **** 
1347:.\Generated_Source\PSoC5/cyPm.c **** 
1348:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1349:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1350:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1351:.\Generated_Source\PSoC5/cyPm.c **** *
1352:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1353:.\Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1354:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1355:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1356:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1357:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1358:.\Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1359:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1360:.\Generated_Source\PSoC5/cyPm.c **** *
1361:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1362:.\Generated_Source\PSoC5/cyPm.c **** *  None
1363:.\Generated_Source\PSoC5/cyPm.c **** *
1364:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1365:.\Generated_Source\PSoC5/cyPm.c **** *  None
1366:.\Generated_Source\PSoC5/cyPm.c **** *
1367:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1368:.\Generated_Source\PSoC5/cyPm.c **** *  No
1369:.\Generated_Source\PSoC5/cyPm.c **** *
1370:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1371:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1372:.\Generated_Source\PSoC5/cyPm.c **** {
1373:.\Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1374:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
1375:.\Generated_Source\PSoC5/cyPm.c ****     {
1376:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1377:.\Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1378:.\Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1379:.\Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1380:.\Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1381:.\Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1382:.\Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1383:.\Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1384:.\Generated_Source\PSoC5/cyPm.c ****         * restoration.
1385:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1386:.\Generated_Source\PSoC5/cyPm.c **** 
1387:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1388:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
1389:.\Generated_Source\PSoC5/cyPm.c ****     }
1390:.\Generated_Source\PSoC5/cyPm.c **** 
1391:.\Generated_Source\PSoC5/cyPm.c **** 
1392:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1393:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
1394:.\Generated_Source\PSoC5/cyPm.c **** 
1395:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1396:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
1397:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1398:.\Generated_Source\PSoC5/cyPm.c **** 
1399:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1400:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 26


1401:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
1402:.\Generated_Source\PSoC5/cyPm.c **** 
1403:.\Generated_Source\PSoC5/cyPm.c **** 
1404:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1405:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
1406:.\Generated_Source\PSoC5/cyPm.c ****     {
1407:.\Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1408:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
1409:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
1410:.\Generated_Source\PSoC5/cyPm.c ****     }
1411:.\Generated_Source\PSoC5/cyPm.c ****     else
1412:.\Generated_Source\PSoC5/cyPm.c ****     {
1413:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
1414:.\Generated_Source\PSoC5/cyPm.c ****     }
1415:.\Generated_Source\PSoC5/cyPm.c **** 
1416:.\Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1417:.\Generated_Source\PSoC5/cyPm.c **** 
1418:.\Generated_Source\PSoC5/cyPm.c **** 
1419:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1420:.\Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1421:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1422:.\Generated_Source\PSoC5/cyPm.c **** 
1423:.\Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1424:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
1425:.\Generated_Source\PSoC5/cyPm.c **** 
1426:.\Generated_Source\PSoC5/cyPm.c **** 
1427:.\Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1428:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
1429:.\Generated_Source\PSoC5/cyPm.c **** 
1430:.\Generated_Source\PSoC5/cyPm.c **** 
1431:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1432:.\Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1433:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1434:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
1435:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
1436:.\Generated_Source\PSoC5/cyPm.c **** 
1437:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
1438:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
1439:.\Generated_Source\PSoC5/cyPm.c **** }
1440:.\Generated_Source\PSoC5/cyPm.c **** 
1441:.\Generated_Source\PSoC5/cyPm.c **** 
1442:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1443:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1444:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1445:.\Generated_Source\PSoC5/cyPm.c **** *
1446:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1447:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1448:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1449:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1450:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1451:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1452:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1453:.\Generated_Source\PSoC5/cyPm.c **** *
1454:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1455:.\Generated_Source\PSoC5/cyPm.c **** *  None
1456:.\Generated_Source\PSoC5/cyPm.c **** *
1457:.\Generated_Source\PSoC5/cyPm.c **** * Return:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 27


1458:.\Generated_Source\PSoC5/cyPm.c **** *  None
1459:.\Generated_Source\PSoC5/cyPm.c **** *
1460:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1461:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1462:.\Generated_Source\PSoC5/cyPm.c **** {
1463:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1464:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
1465:.\Generated_Source\PSoC5/cyPm.c **** 
1466:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1467:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
1468:.\Generated_Source\PSoC5/cyPm.c **** 
1469:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1470:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
1471:.\Generated_Source\PSoC5/cyPm.c ****     {
1472:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1473:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
1474:.\Generated_Source\PSoC5/cyPm.c ****     }
1475:.\Generated_Source\PSoC5/cyPm.c **** 
1476:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1477:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
1478:.\Generated_Source\PSoC5/cyPm.c ****     {
1479:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1480:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
1481:.\Generated_Source\PSoC5/cyPm.c ****     }
1482:.\Generated_Source\PSoC5/cyPm.c **** 
1483:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1484:.\Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
1485:.\Generated_Source\PSoC5/cyPm.c **** 
1486:.\Generated_Source\PSoC5/cyPm.c **** 
1487:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
1488:.\Generated_Source\PSoC5/cyPm.c ****     {
1489:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1490:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
1491:.\Generated_Source\PSoC5/cyPm.c ****     }
1492:.\Generated_Source\PSoC5/cyPm.c **** 
1493:.\Generated_Source\PSoC5/cyPm.c **** 
1494:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1495:.\Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1496:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1497:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
1498:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
1499:.\Generated_Source\PSoC5/cyPm.c **** }
1500:.\Generated_Source\PSoC5/cyPm.c **** 
1501:.\Generated_Source\PSoC5/cyPm.c **** 
1502:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1503:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1504:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1505:.\Generated_Source\PSoC5/cyPm.c **** *
1506:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1507:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1508:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1509:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1510:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1511:.\Generated_Source\PSoC5/cyPm.c **** *
1512:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1513:.\Generated_Source\PSoC5/cyPm.c **** *  ctwInterval: the CTW interval to be set.
1514:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 28


1515:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1516:.\Generated_Source\PSoC5/cyPm.c **** *  None
1517:.\Generated_Source\PSoC5/cyPm.c **** *
1518:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1519:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1520:.\Generated_Source\PSoC5/cyPm.c **** *
1521:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1522:.\Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1523:.\Generated_Source\PSoC5/cyPm.c **** {
1524:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1525:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
1526:.\Generated_Source\PSoC5/cyPm.c **** 
1527:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1528:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
1529:.\Generated_Source\PSoC5/cyPm.c **** 
1530:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1531:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
1532:.\Generated_Source\PSoC5/cyPm.c ****     {
1533:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1534:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1535:.\Generated_Source\PSoC5/cyPm.c ****         {
1536:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1537:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
1538:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1539:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1540:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1541:.\Generated_Source\PSoC5/cyPm.c ****     }
1542:.\Generated_Source\PSoC5/cyPm.c ****     else
1543:.\Generated_Source\PSoC5/cyPm.c ****     {
1544:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1545:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
1546:.\Generated_Source\PSoC5/cyPm.c ****         {
1547:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1548:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
1549:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1550:.\Generated_Source\PSoC5/cyPm.c **** 
1551:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1552:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
1553:.\Generated_Source\PSoC5/cyPm.c ****     }
1554:.\Generated_Source\PSoC5/cyPm.c **** }
1555:.\Generated_Source\PSoC5/cyPm.c **** 
1556:.\Generated_Source\PSoC5/cyPm.c **** 
1557:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1558:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1559:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1560:.\Generated_Source\PSoC5/cyPm.c **** *
1561:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1562:.\Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1563:.\Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1564:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1565:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1566:.\Generated_Source\PSoC5/cyPm.c **** *
1567:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1568:.\Generated_Source\PSoC5/cyPm.c **** *  None
1569:.\Generated_Source\PSoC5/cyPm.c **** *
1570:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1571:.\Generated_Source\PSoC5/cyPm.c **** *  None
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 29


1572:.\Generated_Source\PSoC5/cyPm.c **** *
1573:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1574:.\Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1575:.\Generated_Source\PSoC5/cyPm.c **** {
1576:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1577:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
1578:.\Generated_Source\PSoC5/cyPm.c ****     {
1579:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1580:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
1581:.\Generated_Source\PSoC5/cyPm.c ****     }
1582:.\Generated_Source\PSoC5/cyPm.c **** 
1583:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1584:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
1585:.\Generated_Source\PSoC5/cyPm.c **** 
1586:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1587:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
1588:.\Generated_Source\PSoC5/cyPm.c **** }
1589:.\Generated_Source\PSoC5/cyPm.c **** 
1590:.\Generated_Source\PSoC5/cyPm.c **** 
1591:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1592:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1593:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1594:.\Generated_Source\PSoC5/cyPm.c **** *
1595:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1596:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1597:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1598:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1599:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1600:.\Generated_Source\PSoC5/cyPm.c **** *
1601:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1602:.\Generated_Source\PSoC5/cyPm.c **** *  ftwInterval - FTW counter interval.
1603:.\Generated_Source\PSoC5/cyPm.c **** *
1604:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1605:.\Generated_Source\PSoC5/cyPm.c **** *  None
1606:.\Generated_Source\PSoC5/cyPm.c **** *
1607:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1608:.\Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1609:.\Generated_Source\PSoC5/cyPm.c **** *
1610:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1611:.\Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1612:.\Generated_Source\PSoC5/cyPm.c **** {
1613:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1614:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
1615:.\Generated_Source\PSoC5/cyPm.c **** 
1616:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1617:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
1618:.\Generated_Source\PSoC5/cyPm.c **** 
1619:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1620:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
1621:.\Generated_Source\PSoC5/cyPm.c ****     {
1622:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1623:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1624:.\Generated_Source\PSoC5/cyPm.c ****         {
1625:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1626:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
1627:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1628:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 30


1629:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1630:.\Generated_Source\PSoC5/cyPm.c ****     }
1631:.\Generated_Source\PSoC5/cyPm.c ****     else
1632:.\Generated_Source\PSoC5/cyPm.c ****     {
1633:.\Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1634:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
1635:.\Generated_Source\PSoC5/cyPm.c ****         {
1636:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1637:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
1638:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1639:.\Generated_Source\PSoC5/cyPm.c **** 
1640:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1641:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
1642:.\Generated_Source\PSoC5/cyPm.c ****     }
1643:.\Generated_Source\PSoC5/cyPm.c **** }
1644:.\Generated_Source\PSoC5/cyPm.c **** 
1645:.\Generated_Source\PSoC5/cyPm.c **** 
1646:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1647:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1648:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1649:.\Generated_Source\PSoC5/cyPm.c **** *
1650:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1651:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1652:.\Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1653:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1654:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1655:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1656:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1657:.\Generated_Source\PSoC5/cyPm.c **** *
1658:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1659:.\Generated_Source\PSoC5/cyPm.c **** *  None
1660:.\Generated_Source\PSoC5/cyPm.c **** *
1661:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1662:.\Generated_Source\PSoC5/cyPm.c **** *  None
1663:.\Generated_Source\PSoC5/cyPm.c **** *
1664:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1665:.\Generated_Source\PSoC5/cyPm.c **** *  No
1666:.\Generated_Source\PSoC5/cyPm.c **** *
1667:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1668:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1669:.\Generated_Source\PSoC5/cyPm.c **** {
  26              		.loc 1 1669 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  31              		.cfi_def_cfa_offset 36
  32              		.cfi_offset 4, -36
  33              		.cfi_offset 5, -32
  34              		.cfi_offset 6, -28
  35              		.cfi_offset 7, -24
  36              		.cfi_offset 8, -20
  37              		.cfi_offset 9, -16
  38              		.cfi_offset 10, -12
  39              		.cfi_offset 11, -8
  40              		.cfi_offset 14, -4
1670:.\Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 31


1671:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
  41              		.loc 1 1671 0
  42 0004 DFF8BCA1 		ldr	r10, .L5+96
  43 0008 9AF80020 		ldrb	r2, [r10]	@ zero_extendqisi2
  44 000c 554B     		ldr	r3, .L5
  45 000e 5A72     		strb	r2, [r3, #9]
1672:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
  46              		.loc 1 1672 0
  47 0010 DFF8B491 		ldr	r9, .L5+100
  48 0014 99F80020 		ldrb	r2, [r9]	@ zero_extendqisi2
  49 0018 9A72     		strb	r2, [r3, #10]
1673:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
  50              		.loc 1 1673 0
  51 001a 534A     		ldr	r2, .L5+4
  52 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  53 001e DA72     		strb	r2, [r3, #11]
1674:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
  54              		.loc 1 1674 0
  55 0020 524A     		ldr	r2, .L5+8
  56 0022 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  57 0024 1A73     		strb	r2, [r3, #12]
1675:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
  58              		.loc 1 1675 0
  59 0026 524A     		ldr	r2, .L5+12
  60 0028 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  61 002a 5A73     		strb	r2, [r3, #13]
1676:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
  62              		.loc 1 1676 0
  63 002c 514A     		ldr	r2, .L5+16
  64 002e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  65 0030 9A73     		strb	r2, [r3, #14]
1677:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
  66              		.loc 1 1677 0
  67 0032 514A     		ldr	r2, .L5+20
  68 0034 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  69 0036 DA73     		strb	r2, [r3, #15]
1678:.\Generated_Source\PSoC5/cyPm.c **** 
1679:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
  70              		.loc 1 1679 0
  71 0038 504A     		ldr	r2, .L5+24
  72 003a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  73 003c 1A74     		strb	r2, [r3, #16]
1680:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
  74              		.loc 1 1680 0
  75 003e 504A     		ldr	r2, .L5+28
  76 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  77 0042 5A74     		strb	r2, [r3, #17]
1681:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
  78              		.loc 1 1681 0
  79 0044 4F4A     		ldr	r2, .L5+32
  80 0046 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  81 0048 9A74     		strb	r2, [r3, #18]
1682:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
  82              		.loc 1 1682 0
  83 004a 4F4A     		ldr	r2, .L5+36
  84 004c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  85 004e DA74     		strb	r2, [r3, #19]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 32


1683:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
  86              		.loc 1 1683 0
  87 0050 4E4A     		ldr	r2, .L5+40
  88 0052 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  89 0054 1A75     		strb	r2, [r3, #20]
1684:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
  90              		.loc 1 1684 0
  91 0056 4E4A     		ldr	r2, .L5+44
  92 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  93 005a 5A75     		strb	r2, [r3, #21]
1685:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
  94              		.loc 1 1685 0
  95 005c 4D4A     		ldr	r2, .L5+48
  96 005e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  97 0060 9A75     		strb	r2, [r3, #22]
1686:.\Generated_Source\PSoC5/cyPm.c **** 
1687:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
  98              		.loc 1 1687 0
  99 0062 4D4A     		ldr	r2, .L5+52
 100 0064 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 101 0066 DA75     		strb	r2, [r3, #23]
1688:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 102              		.loc 1 1688 0
 103 0068 4C4A     		ldr	r2, .L5+56
 104 006a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 105 006c 1A76     		strb	r2, [r3, #24]
1689:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 106              		.loc 1 1689 0
 107 006e 4C4A     		ldr	r2, .L5+60
 108 0070 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 109 0072 5A76     		strb	r2, [r3, #25]
1690:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 110              		.loc 1 1690 0
 111 0074 DFF854B1 		ldr	fp, .L5+104
 112 0078 9BF80020 		ldrb	r2, [fp]	@ zero_extendqisi2
 113 007c 9A76     		strb	r2, [r3, #26]
1691:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 114              		.loc 1 1691 0
 115 007e DFF85081 		ldr	r8, .L5+108
 116 0082 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 117 0086 DA76     		strb	r2, [r3, #27]
1692:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 118              		.loc 1 1692 0
 119 0088 DFF848C1 		ldr	ip, .L5+112
 120 008c 9CF80020 		ldrb	r2, [ip]	@ zero_extendqisi2
 121 0090 1A77     		strb	r2, [r3, #28]
1693:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 122              		.loc 1 1693 0
 123 0092 DFF844E1 		ldr	lr, .L5+116
 124 0096 9EF80020 		ldrb	r2, [lr]	@ zero_extendqisi2
 125 009a 5A77     		strb	r2, [r3, #29]
1694:.\Generated_Source\PSoC5/cyPm.c **** 
1695:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 126              		.loc 1 1695 0
 127 009c 414F     		ldr	r7, .L5+64
 128 009e 3A78     		ldrb	r2, [r7]	@ zero_extendqisi2
 129 00a0 9A77     		strb	r2, [r3, #30]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 33


1696:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 130              		.loc 1 1696 0
 131 00a2 414E     		ldr	r6, .L5+68
 132 00a4 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 133 00a6 DA77     		strb	r2, [r3, #31]
1697:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 134              		.loc 1 1697 0
 135 00a8 404D     		ldr	r5, .L5+72
 136 00aa 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 137 00ac 83F82020 		strb	r2, [r3, #32]
1698:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 138              		.loc 1 1698 0
 139 00b0 3F4C     		ldr	r4, .L5+76
 140 00b2 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 141 00b4 83F82120 		strb	r2, [r3, #33]
1699:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 142              		.loc 1 1699 0
 143 00b8 3E48     		ldr	r0, .L5+80
 144 00ba 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 145 00bc 83F82220 		strb	r2, [r3, #34]
1700:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 146              		.loc 1 1700 0
 147 00c0 3D49     		ldr	r1, .L5+84
 148 00c2 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 149 00c4 83F82320 		strb	r2, [r3, #35]
1701:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 150              		.loc 1 1701 0
 151 00c8 3C4A     		ldr	r2, .L5+88
 152 00ca 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 153 00cc 83F82420 		strb	r2, [r3, #36]
1702:.\Generated_Source\PSoC5/cyPm.c **** 
1703:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 154              		.loc 1 1703 0
 155 00d0 0023     		movs	r3, #0
 156 00d2 8AF80030 		strb	r3, [r10]
1704:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 157              		.loc 1 1704 0
 158 00d6 89F80030 		strb	r3, [r9]
1705:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 159              		.loc 1 1705 0
 160 00da 234A     		ldr	r2, .L5+4
 161 00dc 1370     		strb	r3, [r2]
1706:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 162              		.loc 1 1706 0
 163 00de 0132     		adds	r2, r2, #1
 164 00e0 1370     		strb	r3, [r2]
1707:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 165              		.loc 1 1707 0
 166 00e2 0232     		adds	r2, r2, #2
 167 00e4 1370     		strb	r3, [r2]
1708:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 168              		.loc 1 1708 0
 169 00e6 0232     		adds	r2, r2, #2
 170 00e8 1370     		strb	r3, [r2]
1709:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 171              		.loc 1 1709 0
 172 00ea 0232     		adds	r2, r2, #2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 34


 173 00ec 1370     		strb	r3, [r2]
1710:.\Generated_Source\PSoC5/cyPm.c **** 
1711:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 174              		.loc 1 1711 0
 175 00ee 0632     		adds	r2, r2, #6
 176 00f0 1370     		strb	r3, [r2]
1712:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 177              		.loc 1 1712 0
 178 00f2 0232     		adds	r2, r2, #2
 179 00f4 1370     		strb	r3, [r2]
1713:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 180              		.loc 1 1713 0
 181 00f6 0132     		adds	r2, r2, #1
 182 00f8 1370     		strb	r3, [r2]
1714:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 183              		.loc 1 1714 0
 184 00fa 0132     		adds	r2, r2, #1
 185 00fc 1370     		strb	r3, [r2]
1715:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 186              		.loc 1 1715 0
 187 00fe 0232     		adds	r2, r2, #2
 188 0100 1370     		strb	r3, [r2]
1716:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 189              		.loc 1 1716 0
 190 0102 0232     		adds	r2, r2, #2
 191 0104 1370     		strb	r3, [r2]
1717:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 192              		.loc 1 1717 0
 193 0106 0232     		adds	r2, r2, #2
 194 0108 1370     		strb	r3, [r2]
1718:.\Generated_Source\PSoC5/cyPm.c **** 
1719:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 195              		.loc 1 1719 0
 196 010a 0632     		adds	r2, r2, #6
 197 010c 1370     		strb	r3, [r2]
1720:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 198              		.loc 1 1720 0
 199 010e 0232     		adds	r2, r2, #2
 200 0110 1370     		strb	r3, [r2]
1721:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 201              		.loc 1 1721 0
 202 0112 0132     		adds	r2, r2, #1
 203 0114 1370     		strb	r3, [r2]
1722:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 204              		.loc 1 1722 0
 205 0116 8BF80030 		strb	r3, [fp]
1723:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 206              		.loc 1 1723 0
 207 011a 88F80030 		strb	r3, [r8]
1724:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 208              		.loc 1 1724 0
 209 011e 8CF80030 		strb	r3, [ip]
1725:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 210              		.loc 1 1725 0
 211 0122 8EF80030 		strb	r3, [lr]
1726:.\Generated_Source\PSoC5/cyPm.c **** 
1727:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 35


 212              		.loc 1 1727 0
 213 0126 3B70     		strb	r3, [r7]
1728:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 214              		.loc 1 1728 0
 215 0128 3370     		strb	r3, [r6]
1729:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 216              		.loc 1 1729 0
 217 012a 2B70     		strb	r3, [r5]
1730:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 218              		.loc 1 1730 0
 219 012c 2370     		strb	r3, [r4]
1731:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 220              		.loc 1 1731 0
 221 012e 0370     		strb	r3, [r0]
1732:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 222              		.loc 1 1732 0
 223 0130 0B70     		strb	r3, [r1]
1733:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 224              		.loc 1 1733 0
 225 0132 1732     		adds	r2, r2, #23
 226 0134 1370     		strb	r3, [r2]
1734:.\Generated_Source\PSoC5/cyPm.c **** 
1735:.\Generated_Source\PSoC5/cyPm.c **** 
1736:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1737:.\Generated_Source\PSoC5/cyPm.c **** 
1738:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1739:.\Generated_Source\PSoC5/cyPm.c **** 
1740:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1741:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1742:.\Generated_Source\PSoC5/cyPm.c ****         {
1743:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1744:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1745:.\Generated_Source\PSoC5/cyPm.c **** 
1746:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1747:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1748:.\Generated_Source\PSoC5/cyPm.c **** 
1749:.\Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1750:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1751:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1752:.\Generated_Source\PSoC5/cyPm.c **** 
1753:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1754:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1755:.\Generated_Source\PSoC5/cyPm.c ****         }
1756:.\Generated_Source\PSoC5/cyPm.c ****         else
1757:.\Generated_Source\PSoC5/cyPm.c ****         {
1758:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1759:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1760:.\Generated_Source\PSoC5/cyPm.c ****         }
1761:.\Generated_Source\PSoC5/cyPm.c **** 
1762:.\Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1763:.\Generated_Source\PSoC5/cyPm.c **** 
1764:.\Generated_Source\PSoC5/cyPm.c **** 
1765:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1766:.\Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1767:.\Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1768:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1769:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 36


 227              		.loc 1 1769 0
 228 0136 224B     		ldr	r3, .L5+92
 229 0138 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 230 013a 13F0080F 		tst	r3, #8
 231 013e 0AD0     		beq	.L2
1770:.\Generated_Source\PSoC5/cyPm.c ****     {
1771:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 232              		.loc 1 1771 0
 233 0140 0122     		movs	r2, #1
 234 0142 084B     		ldr	r3, .L5
 235 0144 83F82E20 		strb	r2, [r3, #46]
1772:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 236              		.loc 1 1772 0
 237 0148 1D4A     		ldr	r2, .L5+92
 238 014a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 239 014c 03F0F703 		and	r3, r3, #247
 240 0150 1370     		strb	r3, [r2]
 241 0152 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 242              	.L2:
1773:.\Generated_Source\PSoC5/cyPm.c ****     }
1774:.\Generated_Source\PSoC5/cyPm.c ****     else
1775:.\Generated_Source\PSoC5/cyPm.c ****     {
1776:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 243              		.loc 1 1776 0
 244 0156 0022     		movs	r2, #0
 245 0158 024B     		ldr	r3, .L5
 246 015a 83F82E20 		strb	r2, [r3, #46]
 247 015e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 248              	.L6:
 249 0162 00BF     		.align	2
 250              	.L5:
 251 0164 00000000 		.word	.LANCHOR0
 252 0168 035A0040 		.word	1073764867
 253 016c 045A0040 		.word	1073764868
 254 0170 065A0040 		.word	1073764870
 255 0174 085A0040 		.word	1073764872
 256 0178 0A5A0040 		.word	1073764874
 257 017c 105A0040 		.word	1073764880
 258 0180 125A0040 		.word	1073764882
 259 0184 135A0040 		.word	1073764883
 260 0188 145A0040 		.word	1073764884
 261 018c 165A0040 		.word	1073764886
 262 0190 185A0040 		.word	1073764888
 263 0194 1A5A0040 		.word	1073764890
 264 0198 205A0040 		.word	1073764896
 265 019c 225A0040 		.word	1073764898
 266 01a0 235A0040 		.word	1073764899
 267 01a4 305A0040 		.word	1073764912
 268 01a8 325A0040 		.word	1073764914
 269 01ac 335A0040 		.word	1073764915
 270 01b0 345A0040 		.word	1073764916
 271 01b4 365A0040 		.word	1073764918
 272 01b8 385A0040 		.word	1073764920
 273 01bc 3A5A0040 		.word	1073764922
 274 01c0 22430040 		.word	1073759010
 275 01c4 005A0040 		.word	1073764864
 276 01c8 025A0040 		.word	1073764866
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 37


 277 01cc 245A0040 		.word	1073764900
 278 01d0 265A0040 		.word	1073764902
 279 01d4 285A0040 		.word	1073764904
 280 01d8 2A5A0040 		.word	1073764906
 281              		.cfi_endproc
 282              	.LFE12:
 283              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 284              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 285              		.align	2
 286              		.thumb
 287              		.thumb_func
 288              		.type	CyPmHibSlpRestore, %function
 289              	CyPmHibSlpRestore:
 290              	.LFB13:
1777:.\Generated_Source\PSoC5/cyPm.c ****     }
1778:.\Generated_Source\PSoC5/cyPm.c **** }
1779:.\Generated_Source\PSoC5/cyPm.c **** 
1780:.\Generated_Source\PSoC5/cyPm.c **** 
1781:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1782:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1783:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1784:.\Generated_Source\PSoC5/cyPm.c **** *
1785:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1786:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1787:.\Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1788:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1789:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1790:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1791:.\Generated_Source\PSoC5/cyPm.c **** *
1792:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1793:.\Generated_Source\PSoC5/cyPm.c **** *  None
1794:.\Generated_Source\PSoC5/cyPm.c **** *
1795:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1796:.\Generated_Source\PSoC5/cyPm.c **** *  None
1797:.\Generated_Source\PSoC5/cyPm.c **** *
1798:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1799:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1800:.\Generated_Source\PSoC5/cyPm.c **** {
 291              		.loc 1 1800 0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
1801:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1802:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 296              		.loc 1 1802 0
 297 0000 324B     		ldr	r3, .L9
 298 0002 597A     		ldrb	r1, [r3, #9]	@ zero_extendqisi2
 299 0004 324A     		ldr	r2, .L9+4
 300 0006 1170     		strb	r1, [r2]
1803:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 301              		.loc 1 1803 0
 302 0008 997A     		ldrb	r1, [r3, #10]	@ zero_extendqisi2
 303 000a 0232     		adds	r2, r2, #2
 304 000c 1170     		strb	r1, [r2]
1804:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 305              		.loc 1 1804 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 38


 306 000e D97A     		ldrb	r1, [r3, #11]	@ zero_extendqisi2
 307 0010 0132     		adds	r2, r2, #1
 308 0012 1170     		strb	r1, [r2]
1805:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 309              		.loc 1 1805 0
 310 0014 197B     		ldrb	r1, [r3, #12]	@ zero_extendqisi2
 311 0016 0132     		adds	r2, r2, #1
 312 0018 1170     		strb	r1, [r2]
1806:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 313              		.loc 1 1806 0
 314 001a 597B     		ldrb	r1, [r3, #13]	@ zero_extendqisi2
 315 001c 0232     		adds	r2, r2, #2
 316 001e 1170     		strb	r1, [r2]
1807:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 317              		.loc 1 1807 0
 318 0020 997B     		ldrb	r1, [r3, #14]	@ zero_extendqisi2
 319 0022 0232     		adds	r2, r2, #2
 320 0024 1170     		strb	r1, [r2]
1808:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 321              		.loc 1 1808 0
 322 0026 D97B     		ldrb	r1, [r3, #15]	@ zero_extendqisi2
 323 0028 0232     		adds	r2, r2, #2
 324 002a 1170     		strb	r1, [r2]
1809:.\Generated_Source\PSoC5/cyPm.c **** 
1810:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 325              		.loc 1 1810 0
 326 002c 197C     		ldrb	r1, [r3, #16]	@ zero_extendqisi2
 327 002e 0632     		adds	r2, r2, #6
 328 0030 1170     		strb	r1, [r2]
1811:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 329              		.loc 1 1811 0
 330 0032 597C     		ldrb	r1, [r3, #17]	@ zero_extendqisi2
 331 0034 0232     		adds	r2, r2, #2
 332 0036 1170     		strb	r1, [r2]
1812:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 333              		.loc 1 1812 0
 334 0038 997C     		ldrb	r1, [r3, #18]	@ zero_extendqisi2
 335 003a 0132     		adds	r2, r2, #1
 336 003c 1170     		strb	r1, [r2]
1813:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 337              		.loc 1 1813 0
 338 003e D97C     		ldrb	r1, [r3, #19]	@ zero_extendqisi2
 339 0040 0132     		adds	r2, r2, #1
 340 0042 1170     		strb	r1, [r2]
1814:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 341              		.loc 1 1814 0
 342 0044 197D     		ldrb	r1, [r3, #20]	@ zero_extendqisi2
 343 0046 0232     		adds	r2, r2, #2
 344 0048 1170     		strb	r1, [r2]
1815:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 345              		.loc 1 1815 0
 346 004a 597D     		ldrb	r1, [r3, #21]	@ zero_extendqisi2
 347 004c 0232     		adds	r2, r2, #2
 348 004e 1170     		strb	r1, [r2]
1816:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 349              		.loc 1 1816 0
 350 0050 997D     		ldrb	r1, [r3, #22]	@ zero_extendqisi2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 39


 351 0052 0232     		adds	r2, r2, #2
 352 0054 1170     		strb	r1, [r2]
1817:.\Generated_Source\PSoC5/cyPm.c **** 
1818:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 353              		.loc 1 1818 0
 354 0056 D97D     		ldrb	r1, [r3, #23]	@ zero_extendqisi2
 355 0058 0632     		adds	r2, r2, #6
 356 005a 1170     		strb	r1, [r2]
1819:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 357              		.loc 1 1819 0
 358 005c 197E     		ldrb	r1, [r3, #24]	@ zero_extendqisi2
 359 005e 0232     		adds	r2, r2, #2
 360 0060 1170     		strb	r1, [r2]
1820:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 361              		.loc 1 1820 0
 362 0062 597E     		ldrb	r1, [r3, #25]	@ zero_extendqisi2
 363 0064 0132     		adds	r2, r2, #1
 364 0066 1170     		strb	r1, [r2]
1821:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 365              		.loc 1 1821 0
 366 0068 997E     		ldrb	r1, [r3, #26]	@ zero_extendqisi2
 367 006a 0132     		adds	r2, r2, #1
 368 006c 1170     		strb	r1, [r2]
1822:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 369              		.loc 1 1822 0
 370 006e D97E     		ldrb	r1, [r3, #27]	@ zero_extendqisi2
 371 0070 0232     		adds	r2, r2, #2
 372 0072 1170     		strb	r1, [r2]
1823:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 373              		.loc 1 1823 0
 374 0074 197F     		ldrb	r1, [r3, #28]	@ zero_extendqisi2
 375 0076 0232     		adds	r2, r2, #2
 376 0078 1170     		strb	r1, [r2]
1824:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 377              		.loc 1 1824 0
 378 007a 597F     		ldrb	r1, [r3, #29]	@ zero_extendqisi2
 379 007c 0232     		adds	r2, r2, #2
 380 007e 1170     		strb	r1, [r2]
1825:.\Generated_Source\PSoC5/cyPm.c **** 
1826:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 381              		.loc 1 1826 0
 382 0080 997F     		ldrb	r1, [r3, #30]	@ zero_extendqisi2
 383 0082 0632     		adds	r2, r2, #6
 384 0084 1170     		strb	r1, [r2]
1827:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 385              		.loc 1 1827 0
 386 0086 D97F     		ldrb	r1, [r3, #31]	@ zero_extendqisi2
 387 0088 0232     		adds	r2, r2, #2
 388 008a 1170     		strb	r1, [r2]
1828:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 389              		.loc 1 1828 0
 390 008c 93F82010 		ldrb	r1, [r3, #32]	@ zero_extendqisi2
 391 0090 0132     		adds	r2, r2, #1
 392 0092 1170     		strb	r1, [r2]
1829:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 393              		.loc 1 1829 0
 394 0094 93F82110 		ldrb	r1, [r3, #33]	@ zero_extendqisi2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 40


 395 0098 0132     		adds	r2, r2, #1
 396 009a 1170     		strb	r1, [r2]
1830:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 397              		.loc 1 1830 0
 398 009c 93F82210 		ldrb	r1, [r3, #34]	@ zero_extendqisi2
 399 00a0 0232     		adds	r2, r2, #2
 400 00a2 1170     		strb	r1, [r2]
1831:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 401              		.loc 1 1831 0
 402 00a4 93F82310 		ldrb	r1, [r3, #35]	@ zero_extendqisi2
 403 00a8 0232     		adds	r2, r2, #2
 404 00aa 1170     		strb	r1, [r2]
1832:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 405              		.loc 1 1832 0
 406 00ac 93F82410 		ldrb	r1, [r3, #36]	@ zero_extendqisi2
 407 00b0 0232     		adds	r2, r2, #2
 408 00b2 1170     		strb	r1, [r2]
1833:.\Generated_Source\PSoC5/cyPm.c **** 
1834:.\Generated_Source\PSoC5/cyPm.c **** 
1835:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1836:.\Generated_Source\PSoC5/cyPm.c **** 
1837:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1838:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1839:.\Generated_Source\PSoC5/cyPm.c ****         {
1840:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1841:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1842:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1843:.\Generated_Source\PSoC5/cyPm.c **** 
1844:.\Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1845:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1846:.\Generated_Source\PSoC5/cyPm.c ****         }
1847:.\Generated_Source\PSoC5/cyPm.c **** 
1848:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1849:.\Generated_Source\PSoC5/cyPm.c **** 
1850:.\Generated_Source\PSoC5/cyPm.c **** 
1851:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1852:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 409              		.loc 1 1852 0
 410 00b4 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 411 00b8 012B     		cmp	r3, #1
 412 00ba 06D1     		bne	.L7
1853:.\Generated_Source\PSoC5/cyPm.c ****     {
1854:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 413              		.loc 1 1854 0
 414 00bc A2F5B852 		sub	r2, r2, #5888
 415 00c0 183A     		subs	r2, r2, #24
 416 00c2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 417 00c4 43F00803 		orr	r3, r3, #8
 418 00c8 1370     		strb	r3, [r2]
 419              	.L7:
 420 00ca 7047     		bx	lr
 421              	.L10:
 422              		.align	2
 423              	.L9:
 424 00cc 00000000 		.word	.LANCHOR0
 425 00d0 005A0040 		.word	1073764864
 426              		.cfi_endproc
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 41


 427              	.LFE13:
 428              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 429              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 430              		.align	2
 431              		.thumb
 432              		.thumb_func
 433              		.type	CyPmHviLviSaveDisable, %function
 434              	CyPmHviLviSaveDisable:
 435              	.LFB14:
1855:.\Generated_Source\PSoC5/cyPm.c ****     }
1856:.\Generated_Source\PSoC5/cyPm.c **** }
1857:.\Generated_Source\PSoC5/cyPm.c **** 
1858:.\Generated_Source\PSoC5/cyPm.c **** 
1859:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1860:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1861:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1862:.\Generated_Source\PSoC5/cyPm.c **** *
1863:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1864:.\Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1865:.\Generated_Source\PSoC5/cyPm.c **** *
1866:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1867:.\Generated_Source\PSoC5/cyPm.c **** *  None
1868:.\Generated_Source\PSoC5/cyPm.c **** *
1869:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1870:.\Generated_Source\PSoC5/cyPm.c **** *  None
1871:.\Generated_Source\PSoC5/cyPm.c **** *
1872:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1873:.\Generated_Source\PSoC5/cyPm.c **** *  No
1874:.\Generated_Source\PSoC5/cyPm.c **** *
1875:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1876:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1877:.\Generated_Source\PSoC5/cyPm.c **** {
 436              		.loc 1 1877 0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440 0000 08B5     		push	{r3, lr}
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
1878:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 444              		.loc 1 1878 0
 445 0002 234B     		ldr	r3, .L19
 446 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 447 0006 13F0010F 		tst	r3, #1
 448 000a 12D0     		beq	.L12
1879:.\Generated_Source\PSoC5/cyPm.c ****     {
1880:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 449              		.loc 1 1880 0
 450 000c 214B     		ldr	r3, .L19+4
 451 000e 0122     		movs	r2, #1
 452 0010 83F82520 		strb	r2, [r3, #37]
1881:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 453              		.loc 1 1881 0
 454 0014 204A     		ldr	r2, .L19+8
 455 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 456 0018 02F00F02 		and	r2, r2, #15
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 42


 457 001c 83F82620 		strb	r2, [r3, #38]
1882:.\Generated_Source\PSoC5/cyPm.c **** 
1883:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1884:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 458              		.loc 1 1884 0
 459 0020 1E4A     		ldr	r2, .L19+12
 460 0022 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1885:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 461              		.loc 1 1885 0
 462 0024 C2F38012 		ubfx	r2, r2, #6, #1
1884:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 463              		.loc 1 1884 0
 464 0028 83F82A20 		strb	r2, [r3, #42]
1886:.\Generated_Source\PSoC5/cyPm.c **** 
1887:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 465              		.loc 1 1887 0
 466 002c FFF7FEFF 		bl	CyVdLvDigitDisable
 467              	.LVL0:
 468 0030 03E0     		b	.L13
 469              	.L12:
1888:.\Generated_Source\PSoC5/cyPm.c ****     }
1889:.\Generated_Source\PSoC5/cyPm.c ****     else
1890:.\Generated_Source\PSoC5/cyPm.c ****     {
1891:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 470              		.loc 1 1891 0
 471 0032 0022     		movs	r2, #0
 472 0034 174B     		ldr	r3, .L19+4
 473 0036 83F82520 		strb	r2, [r3, #37]
 474              	.L13:
1892:.\Generated_Source\PSoC5/cyPm.c ****     }
1893:.\Generated_Source\PSoC5/cyPm.c **** 
1894:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 475              		.loc 1 1894 0
 476 003a 154B     		ldr	r3, .L19
 477 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 478 003e 13F0020F 		tst	r3, #2
 479 0042 10D0     		beq	.L14
1895:.\Generated_Source\PSoC5/cyPm.c ****     {
1896:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 480              		.loc 1 1896 0
 481 0044 134B     		ldr	r3, .L19+4
 482 0046 0122     		movs	r2, #1
 483 0048 83F82720 		strb	r2, [r3, #39]
1897:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 484              		.loc 1 1897 0
 485 004c 124A     		ldr	r2, .L19+8
 486 004e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 487 0050 1209     		lsrs	r2, r2, #4
 488 0052 83F82820 		strb	r2, [r3, #40]
1898:.\Generated_Source\PSoC5/cyPm.c **** 
1899:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1900:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 489              		.loc 1 1900 0
 490 0056 114A     		ldr	r2, .L19+12
 491 0058 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
1901:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 492              		.loc 1 1901 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 43


 493 005a D209     		lsrs	r2, r2, #7
1900:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 494              		.loc 1 1900 0
 495 005c 83F82B20 		strb	r2, [r3, #43]
1902:.\Generated_Source\PSoC5/cyPm.c **** 
1903:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 496              		.loc 1 1903 0
 497 0060 FFF7FEFF 		bl	CyVdLvAnalogDisable
 498              	.LVL1:
 499 0064 03E0     		b	.L15
 500              	.L14:
1904:.\Generated_Source\PSoC5/cyPm.c ****     }
1905:.\Generated_Source\PSoC5/cyPm.c ****     else
1906:.\Generated_Source\PSoC5/cyPm.c ****     {
1907:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 501              		.loc 1 1907 0
 502 0066 0022     		movs	r2, #0
 503 0068 0A4B     		ldr	r3, .L19+4
 504 006a 83F82720 		strb	r2, [r3, #39]
 505              	.L15:
1908:.\Generated_Source\PSoC5/cyPm.c ****     }
1909:.\Generated_Source\PSoC5/cyPm.c **** 
1910:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 506              		.loc 1 1910 0
 507 006e 084B     		ldr	r3, .L19
 508 0070 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 509 0072 13F0040F 		tst	r3, #4
 510 0076 06D0     		beq	.L16
1911:.\Generated_Source\PSoC5/cyPm.c ****     {
1912:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 511              		.loc 1 1912 0
 512 0078 0122     		movs	r2, #1
 513 007a 064B     		ldr	r3, .L19+4
 514 007c 83F82920 		strb	r2, [r3, #41]
1913:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 515              		.loc 1 1913 0
 516 0080 FFF7FEFF 		bl	CyVdHvAnalogDisable
 517              	.LVL2:
 518 0084 08BD     		pop	{r3, pc}
 519              	.L16:
1914:.\Generated_Source\PSoC5/cyPm.c ****     }
1915:.\Generated_Source\PSoC5/cyPm.c ****     else
1916:.\Generated_Source\PSoC5/cyPm.c ****     {
1917:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 520              		.loc 1 1917 0
 521 0086 0022     		movs	r2, #0
 522 0088 024B     		ldr	r3, .L19+4
 523 008a 83F82920 		strb	r2, [r3, #41]
 524 008e 08BD     		pop	{r3, pc}
 525              	.L20:
 526              		.align	2
 527              	.L19:
 528 0090 F5460040 		.word	1073759989
 529 0094 00000000 		.word	.LANCHOR0
 530 0098 F4460040 		.word	1073759988
 531 009c F7460040 		.word	1073759991
 532              		.cfi_endproc
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 44


 533              	.LFE14:
 534              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 535              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 536              		.align	2
 537              		.thumb
 538              		.thumb_func
 539              		.type	CyPmHibSaveSet, %function
 540              	CyPmHibSaveSet:
 541              	.LFB7:
1372:.\Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
 542              		.loc 1 1372 0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 0
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546 0000 08B5     		push	{r3, lr}
 547              		.cfi_def_cfa_offset 8
 548              		.cfi_offset 3, -8
 549              		.cfi_offset 14, -4
1374:.\Generated_Source\PSoC5/cyPm.c ****     {
 550              		.loc 1 1374 0
 551 0002 1C4B     		ldr	r3, .L26
 552 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 553 0006 13F0040F 		tst	r3, #4
 554 000a 04D0     		beq	.L22
1388:.\Generated_Source\PSoC5/cyPm.c ****     }
 555              		.loc 1 1388 0
 556 000c 194A     		ldr	r2, .L26
 557 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 558 0010 03F0FB03 		and	r3, r3, #251
 559 0014 1370     		strb	r3, [r2]
 560              	.L22:
1393:.\Generated_Source\PSoC5/cyPm.c **** 
 561              		.loc 1 1393 0
 562 0016 0120     		movs	r0, #1
 563 0018 FFF7FEFF 		bl	CyILO_SetPowerMode
 564              	.LVL3:
 565 001c 164B     		ldr	r3, .L26+4
 566 001e 1870     		strb	r0, [r3]
1396:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 567              		.loc 1 1396 0
 568 0020 1649     		ldr	r1, .L26+8
 569 0022 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
1397:.\Generated_Source\PSoC5/cyPm.c **** 
 570              		.loc 1 1397 0
 571 0024 C2F34002 		ubfx	r2, r2, #1, #1
1396:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 572              		.loc 1 1396 0
 573 0028 5A70     		strb	r2, [r3, #1]
1400:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 574              		.loc 1 1400 0
 575 002a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
1401:.\Generated_Source\PSoC5/cyPm.c **** 
 576              		.loc 1 1401 0
 577 002c C2F38002 		ubfx	r2, r2, #2, #1
1400:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 578              		.loc 1 1400 0
 579 0030 9A70     		strb	r2, [r3, #2]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 45


1405:.\Generated_Source\PSoC5/cyPm.c ****     {
 580              		.loc 1 1405 0
 581 0032 134B     		ldr	r3, .L26+12
 582 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 583 0036 13F0100F 		tst	r3, #16
 584 003a 08D1     		bne	.L23
1408:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 585              		.loc 1 1408 0
 586 003c 0022     		movs	r2, #0
 587 003e 0E4B     		ldr	r3, .L26+4
 588 0040 DA70     		strb	r2, [r3, #3]
1409:.\Generated_Source\PSoC5/cyPm.c ****     }
 589              		.loc 1 1409 0
 590 0042 0F4A     		ldr	r2, .L26+12
 591 0044 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 592 0046 43F01003 		orr	r3, r3, #16
 593 004a 1370     		strb	r3, [r2]
 594 004c 02E0     		b	.L24
 595              	.L23:
1413:.\Generated_Source\PSoC5/cyPm.c ****     }
 596              		.loc 1 1413 0
 597 004e 0122     		movs	r2, #1
 598 0050 094B     		ldr	r3, .L26+4
 599 0052 DA70     		strb	r2, [r3, #3]
 600              	.L24:
1424:.\Generated_Source\PSoC5/cyPm.c **** 
 601              		.loc 1 1424 0
 602 0054 FFF7FEFF 		bl	CyPmHviLviSaveDisable
 603              	.LVL4:
1428:.\Generated_Source\PSoC5/cyPm.c **** 
 604              		.loc 1 1428 0
 605 0058 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 606              	.LVL5:
1434:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 607              		.loc 1 1434 0
 608 005c 094A     		ldr	r2, .L26+16
 609 005e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 610 0060 0549     		ldr	r1, .L26+4
 611 0062 CB71     		strb	r3, [r1, #7]
1435:.\Generated_Source\PSoC5/cyPm.c **** 
 612              		.loc 1 1435 0
 613 0064 084B     		ldr	r3, .L26+20
 614 0066 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 615 0068 0872     		strb	r0, [r1, #8]
1437:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 616              		.loc 1 1437 0
 617 006a FF21     		movs	r1, #255
 618 006c 1170     		strb	r1, [r2]
1438:.\Generated_Source\PSoC5/cyPm.c **** }
 619              		.loc 1 1438 0
 620 006e B022     		movs	r2, #176
 621 0070 1A70     		strb	r2, [r3]
 622 0072 08BD     		pop	{r3, pc}
 623              	.L27:
 624              		.align	2
 625              	.L26:
 626 0074 31430040 		.word	1073759025
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 46


 627 0078 00000000 		.word	.LANCHOR0
 628 007c 00430040 		.word	1073758976
 629 0080 83460040 		.word	1073759875
 630 0084 85460040 		.word	1073759877
 631 0088 86460040 		.word	1073759878
 632              		.cfi_endproc
 633              	.LFE7:
 634              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 635              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 636              		.align	2
 637              		.thumb
 638              		.thumb_func
 639              		.type	CyPmHviLviRestore, %function
 640              	CyPmHviLviRestore:
 641              	.LFB15:
1918:.\Generated_Source\PSoC5/cyPm.c ****     }
1919:.\Generated_Source\PSoC5/cyPm.c **** }
1920:.\Generated_Source\PSoC5/cyPm.c **** 
1921:.\Generated_Source\PSoC5/cyPm.c **** 
1922:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1923:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1924:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1925:.\Generated_Source\PSoC5/cyPm.c **** *
1926:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1927:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1928:.\Generated_Source\PSoC5/cyPm.c **** *
1929:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1930:.\Generated_Source\PSoC5/cyPm.c **** *  None
1931:.\Generated_Source\PSoC5/cyPm.c **** *
1932:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1933:.\Generated_Source\PSoC5/cyPm.c **** *  None
1934:.\Generated_Source\PSoC5/cyPm.c **** *
1935:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1936:.\Generated_Source\PSoC5/cyPm.c **** *  No
1937:.\Generated_Source\PSoC5/cyPm.c **** *
1938:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1939:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1940:.\Generated_Source\PSoC5/cyPm.c **** {
 642              		.loc 1 1940 0
 643              		.cfi_startproc
 644              		@ args = 0, pretend = 0, frame = 0
 645              		@ frame_needed = 0, uses_anonymous_args = 0
 646 0000 08B5     		push	{r3, lr}
 647              		.cfi_def_cfa_offset 8
 648              		.cfi_offset 3, -8
 649              		.cfi_offset 14, -4
1941:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1942:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 650              		.loc 1 1942 0
 651 0002 104B     		ldr	r3, .L33
 652 0004 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 653 0008 012B     		cmp	r3, #1
 654 000a 06D1     		bne	.L29
1943:.\Generated_Source\PSoC5/cyPm.c ****     {
1944:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 655              		.loc 1 1944 0
 656 000c 0D4B     		ldr	r3, .L33
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 47


 657 000e 93F82A00 		ldrb	r0, [r3, #42]	@ zero_extendqisi2
 658 0012 93F82610 		ldrb	r1, [r3, #38]	@ zero_extendqisi2
 659 0016 FFF7FEFF 		bl	CyVdLvDigitEnable
 660              	.LVL6:
 661              	.L29:
1945:.\Generated_Source\PSoC5/cyPm.c ****     }
1946:.\Generated_Source\PSoC5/cyPm.c **** 
1947:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 662              		.loc 1 1947 0
 663 001a 0A4B     		ldr	r3, .L33
 664 001c 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 665 0020 012B     		cmp	r3, #1
 666 0022 06D1     		bne	.L30
1948:.\Generated_Source\PSoC5/cyPm.c ****     {
1949:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 667              		.loc 1 1949 0
 668 0024 074B     		ldr	r3, .L33
 669 0026 93F82B00 		ldrb	r0, [r3, #43]	@ zero_extendqisi2
 670 002a 93F82810 		ldrb	r1, [r3, #40]	@ zero_extendqisi2
 671 002e FFF7FEFF 		bl	CyVdLvAnalogEnable
 672              	.LVL7:
 673              	.L30:
1950:.\Generated_Source\PSoC5/cyPm.c ****     }
1951:.\Generated_Source\PSoC5/cyPm.c **** 
1952:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 674              		.loc 1 1952 0
 675 0032 044B     		ldr	r3, .L33
 676 0034 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 677 0038 012B     		cmp	r3, #1
 678 003a 01D1     		bne	.L28
1953:.\Generated_Source\PSoC5/cyPm.c ****     {
1954:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 679              		.loc 1 1954 0
 680 003c FFF7FEFF 		bl	CyVdHvAnalogEnable
 681              	.LVL8:
 682              	.L28:
 683 0040 08BD     		pop	{r3, pc}
 684              	.L34:
 685 0042 00BF     		.align	2
 686              	.L33:
 687 0044 00000000 		.word	.LANCHOR0
 688              		.cfi_endproc
 689              	.LFE15:
 690              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 691              		.section	.text.CyPmHibRestore,"ax",%progbits
 692              		.align	2
 693              		.thumb
 694              		.thumb_func
 695              		.type	CyPmHibRestore, %function
 696              	CyPmHibRestore:
 697              	.LFB8:
1462:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
 698              		.loc 1 1462 0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 0
 701              		@ frame_needed = 0, uses_anonymous_args = 0
 702 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 48


 703              		.cfi_def_cfa_offset 8
 704              		.cfi_offset 4, -8
 705              		.cfi_offset 14, -4
1464:.\Generated_Source\PSoC5/cyPm.c **** 
 706              		.loc 1 1464 0
 707 0002 FFF7FEFF 		bl	CyPmHviLviRestore
 708              	.LVL9:
1467:.\Generated_Source\PSoC5/cyPm.c **** 
 709              		.loc 1 1467 0
 710 0006 FFF7FEFF 		bl	CyPmHibSlpRestore
 711              	.LVL10:
1470:.\Generated_Source\PSoC5/cyPm.c ****     {
 712              		.loc 1 1470 0
 713 000a 0F4B     		ldr	r3, .L40
 714 000c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 715 000e 012B     		cmp	r3, #1
 716 0010 01D1     		bne	.L36
1473:.\Generated_Source\PSoC5/cyPm.c ****     }
 717              		.loc 1 1473 0
 718 0012 FFF7FEFF 		bl	CyILO_Start1K
 719              	.LVL11:
 720              	.L36:
1477:.\Generated_Source\PSoC5/cyPm.c ****     {
 721              		.loc 1 1477 0
 722 0016 0C4B     		ldr	r3, .L40
 723 0018 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 724 001a 012B     		cmp	r3, #1
 725 001c 01D1     		bne	.L37
1480:.\Generated_Source\PSoC5/cyPm.c ****     }
 726              		.loc 1 1480 0
 727 001e FFF7FEFF 		bl	CyILO_Start100K
 728              	.LVL12:
 729              	.L37:
1484:.\Generated_Source\PSoC5/cyPm.c **** 
 730              		.loc 1 1484 0
 731 0022 094C     		ldr	r4, .L40
 732 0024 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 733 0026 FFF7FEFF 		bl	CyILO_SetPowerMode
 734              	.LVL13:
1487:.\Generated_Source\PSoC5/cyPm.c ****     {
 735              		.loc 1 1487 0
 736 002a E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 737 002c 23B9     		cbnz	r3, .L38
1490:.\Generated_Source\PSoC5/cyPm.c ****     }
 738              		.loc 1 1490 0
 739 002e 074A     		ldr	r2, .L40+4
 740 0030 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 741 0032 03F0EF03 		and	r3, r3, #239
 742 0036 1370     		strb	r3, [r2]
 743              	.L38:
1497:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 744              		.loc 1 1497 0
 745 0038 034B     		ldr	r3, .L40
 746 003a D979     		ldrb	r1, [r3, #7]	@ zero_extendqisi2
 747 003c 044A     		ldr	r2, .L40+8
 748 003e 1170     		strb	r1, [r2]
1498:.\Generated_Source\PSoC5/cyPm.c **** }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 49


 749              		.loc 1 1498 0
 750 0040 1A7A     		ldrb	r2, [r3, #8]	@ zero_extendqisi2
 751 0042 044B     		ldr	r3, .L40+12
 752 0044 1A70     		strb	r2, [r3]
 753 0046 10BD     		pop	{r4, pc}
 754              	.L41:
 755              		.align	2
 756              	.L40:
 757 0048 00000000 		.word	.LANCHOR0
 758 004c 83460040 		.word	1073759875
 759 0050 85460040 		.word	1073759877
 760 0054 86460040 		.word	1073759878
 761              		.cfi_endproc
 762              	.LFE8:
 763              		.size	CyPmHibRestore, .-CyPmHibRestore
 764              		.section	.text.CyPmSaveClocks,"ax",%progbits
 765              		.align	2
 766              		.global	CyPmSaveClocks
 767              		.thumb
 768              		.thumb_func
 769              		.type	CyPmSaveClocks, %function
 770              	CyPmSaveClocks:
 771              	.LFB0:
  85:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
 772              		.loc 1 85 0
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 0
 775              		@ frame_needed = 0, uses_anonymous_args = 0
 776 0000 10B5     		push	{r4, lr}
 777              		.cfi_def_cfa_offset 8
 778              		.cfi_offset 4, -8
 779              		.cfi_offset 14, -4
  87:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
 780              		.loc 1 87 0
 781 0002 784A     		ldr	r2, .L69
 782 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 783 0006 784C     		ldr	r4, .L69+4
 784 0008 03F00F03 		and	r3, r3, #15
 785 000c 84F83030 		strb	r3, [r4, #48]
  88:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
 786              		.loc 1 88 0
 787 0010 764B     		ldr	r3, .L69+8
 788 0012 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 789 0014 84F83110 		strb	r1, [r4, #49]
  89:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
 790              		.loc 1 89 0
 791 0018 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 792 001a 01F0F001 		and	r1, r1, #240
 793 001e 1170     		strb	r1, [r2]
  90:.\Generated_Source\PSoC5/cyPm.c **** 
 794              		.loc 1 90 0
 795 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 796 0022 0022     		movs	r2, #0
 797 0024 1A70     		strb	r2, [r3]
  93:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 798              		.loc 1 93 0
 799 0026 03F25E43 		addw	r3, r3, #1118
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 50


 800 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 801 002c 03F0C003 		and	r3, r3, #192
 802 0030 84F83530 		strb	r3, [r4, #53]
  94:.\Generated_Source\PSoC5/cyPm.c **** 
 803              		.loc 1 94 0
 804 0034 3720     		movs	r0, #55
 805 0036 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 806              	.LVL14:
  97:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 807              		.loc 1 97 0
 808 003a 6D4B     		ldr	r3, .L69+12
 809 003c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 810 003e 02F00702 		and	r2, r2, #7
 811 0042 84F83320 		strb	r2, [r4, #51]
  98:.\Generated_Source\PSoC5/cyPm.c **** 
 812              		.loc 1 98 0
 813 0046 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 814 0048 02F04002 		and	r2, r2, #64
 815 004c 84F83420 		strb	r2, [r4, #52]
 101:.\Generated_Source\PSoC5/cyPm.c ****     {
 816              		.loc 1 101 0
 817 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 818 0052 13F0100F 		tst	r3, #16
 819 0056 03D0     		beq	.L43
 104:.\Generated_Source\PSoC5/cyPm.c ****     }
 820              		.loc 1 104 0
 821 0058 0122     		movs	r2, #1
 822 005a 84F83920 		strb	r2, [r4, #57]
 823 005e 03E0     		b	.L44
 824              	.L43:
 109:.\Generated_Source\PSoC5/cyPm.c ****     }
 825              		.loc 1 109 0
 826 0060 0022     		movs	r2, #0
 827 0062 614B     		ldr	r3, .L69+4
 828 0064 83F83920 		strb	r2, [r3, #57]
 829              	.L44:
 113:.\Generated_Source\PSoC5/cyPm.c **** 
 830              		.loc 1 113 0
 831 0068 624B     		ldr	r3, .L69+16
 832 006a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 833 006c 03F00303 		and	r3, r3, #3
 834 0070 5D4A     		ldr	r2, .L69+4
 835 0072 82F83230 		strb	r3, [r2, #50]
 116:.\Generated_Source\PSoC5/cyPm.c ****     {
 836              		.loc 1 116 0
 837 0076 012B     		cmp	r3, #1
 838 0078 19D1     		bne	.L45
 118:.\Generated_Source\PSoC5/cyPm.c ****         {
 839              		.loc 1 118 0
 840 007a 4FF04023 		mov	r3, #1073758208
 841 007e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 842 0080 03F00303 		and	r3, r3, #3
 843 0084 012B     		cmp	r3, #1
 844 0086 07D0     		beq	.L47
 845 0088 13B1     		cbz	r3, .L48
 846 008a 022B     		cmp	r3, #2
 847 008c 08D0     		beq	.L49
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 51


 848 008e 0BE0     		b	.L67
 849              	.L48:
 121:.\Generated_Source\PSoC5/cyPm.c ****             break;
 850              		.loc 1 121 0
 851 0090 0020     		movs	r0, #0
 852 0092 FFF7FEFF 		bl	CyMasterClk_SetSource
 853              	.LVL15:
 122:.\Generated_Source\PSoC5/cyPm.c **** 
 854              		.loc 1 122 0
 855 0096 0AE0     		b	.L45
 856              	.L47:
 125:.\Generated_Source\PSoC5/cyPm.c ****             break;
 857              		.loc 1 125 0
 858 0098 0220     		movs	r0, #2
 859 009a FFF7FEFF 		bl	CyMasterClk_SetSource
 860              	.LVL16:
 126:.\Generated_Source\PSoC5/cyPm.c **** 
 861              		.loc 1 126 0
 862 009e 06E0     		b	.L45
 863              	.L49:
 129:.\Generated_Source\PSoC5/cyPm.c ****             break;
 864              		.loc 1 129 0
 865 00a0 0320     		movs	r0, #3
 866 00a2 FFF7FEFF 		bl	CyMasterClk_SetSource
 867              	.LVL17:
 130:.\Generated_Source\PSoC5/cyPm.c **** 
 868              		.loc 1 130 0
 869 00a6 02E0     		b	.L45
 870              	.L67:
 133:.\Generated_Source\PSoC5/cyPm.c ****             break;
 871              		.loc 1 133 0 discriminator 1
 872 00a8 0020     		movs	r0, #0
 873 00aa FFF7FEFF 		bl	CyHalt
 874              	.LVL18:
 875              	.L45:
 139:.\Generated_Source\PSoC5/cyPm.c ****     {
 876              		.loc 1 139 0
 877 00ae 524B     		ldr	r3, .L69+20
 878 00b0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 879 00b2 13F0010F 		tst	r3, #1
 880 00b6 06D0     		beq	.L50
 142:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 881              		.loc 1 142 0
 882 00b8 0122     		movs	r2, #1
 883 00ba 4B4B     		ldr	r3, .L69+4
 884 00bc 83F83E20 		strb	r2, [r3, #62]
 143:.\Generated_Source\PSoC5/cyPm.c ****     }
 885              		.loc 1 143 0
 886 00c0 FFF7FEFF 		bl	CyPLL_OUT_Stop
 887              	.LVL19:
 888 00c4 03E0     		b	.L51
 889              	.L50:
 148:.\Generated_Source\PSoC5/cyPm.c ****     }
 890              		.loc 1 148 0
 891 00c6 0022     		movs	r2, #0
 892 00c8 474B     		ldr	r3, .L69+4
 893 00ca 83F83E20 		strb	r2, [r3, #62]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 52


 894              	.L51:
 152:.\Generated_Source\PSoC5/cyPm.c **** 
 895              		.loc 1 152 0
 896 00ce 0420     		movs	r0, #4
 897 00d0 FFF7FEFF 		bl	CyIMO_SetFreq
 898              	.LVL20:
 155:.\Generated_Source\PSoC5/cyPm.c ****     {
 899              		.loc 1 155 0
 900 00d4 494B     		ldr	r3, .L69+24
 901 00d6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 902 00d8 13F0100F 		tst	r3, #16
 903 00dc 04D0     		beq	.L52
 158:.\Generated_Source\PSoC5/cyPm.c ****     }
 904              		.loc 1 158 0
 905 00de 0122     		movs	r2, #1
 906 00e0 414B     		ldr	r3, .L69+4
 907 00e2 83F83620 		strb	r2, [r3, #54]
 908 00e6 08E0     		b	.L53
 909              	.L52:
 163:.\Generated_Source\PSoC5/cyPm.c **** 
 910              		.loc 1 163 0
 911 00e8 0020     		movs	r0, #0
 912 00ea 3F4B     		ldr	r3, .L69+4
 913 00ec 83F83600 		strb	r0, [r3, #54]
 166:.\Generated_Source\PSoC5/cyPm.c **** 
 914              		.loc 1 166 0
 915 00f0 FFF7FEFF 		bl	CyIMO_Start
 916              	.LVL21:
 169:.\Generated_Source\PSoC5/cyPm.c ****     }
 917              		.loc 1 169 0
 918 00f4 0620     		movs	r0, #6
 919 00f6 FFF7FEFF 		bl	CyDelayUs
 920              	.LVL22:
 921              	.L53:
 173:.\Generated_Source\PSoC5/cyPm.c ****     {
 922              		.loc 1 173 0
 923 00fa 3D4B     		ldr	r3, .L69+12
 924 00fc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 925 00fe 13F0200F 		tst	r3, #32
 926 0102 0FD0     		beq	.L54
 177:.\Generated_Source\PSoC5/cyPm.c **** 
 927              		.loc 1 177 0
 928 0104 4FF04023 		mov	r3, #1073758208
 929 0108 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 176:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 930              		.loc 1 176 0
 931 010a 13F0400F 		tst	r3, #64
 932 010e 01D1     		bne	.L66
 933 0110 0222     		movs	r2, #2
 934 0112 00E0     		b	.L55
 935              	.L66:
 936 0114 0122     		movs	r2, #1
 937              	.L55:
 176:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 938              		.loc 1 176 0 is_stmt 0 discriminator 4
 939 0116 344B     		ldr	r3, .L69+4
 940 0118 83F83720 		strb	r2, [r3, #55]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 53


 180:.\Generated_Source\PSoC5/cyPm.c ****     }
 941              		.loc 1 180 0 is_stmt 1 discriminator 4
 942 011c 0020     		movs	r0, #0
 943 011e FFF7FEFF 		bl	CyIMO_SetSource
 944              	.LVL23:
 945 0122 03E0     		b	.L56
 946              	.L54:
 185:.\Generated_Source\PSoC5/cyPm.c ****     }
 947              		.loc 1 185 0
 948 0124 0022     		movs	r2, #0
 949 0126 304B     		ldr	r3, .L69+4
 950 0128 83F83720 		strb	r2, [r3, #55]
 951              	.L56:
 189:.\Generated_Source\PSoC5/cyPm.c **** 
 952              		.loc 1 189 0
 953 012c 4FF04023 		mov	r3, #1073758208
 954 0130 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 955 0132 03F03003 		and	r3, r3, #48
 956 0136 2C4A     		ldr	r2, .L69+4
 957 0138 82F83830 		strb	r3, [r2, #56]
 192:.\Generated_Source\PSoC5/cyPm.c ****     {
 958              		.loc 1 192 0
 959 013c 2BB1     		cbz	r3, .L57
 195:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 960              		.loc 1 195 0
 961 013e 4FF04022 		mov	r2, #1073758208
 962 0142 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 963 0144 03F0CF03 		and	r3, r3, #207
 964 0148 1370     		strb	r3, [r2]
 965              	.L57:
 200:.\Generated_Source\PSoC5/cyPm.c ****     {
 966              		.loc 1 200 0
 967 014a 294B     		ldr	r3, .L69+12
 968 014c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 969 014e 13F0100F 		tst	r3, #16
 970 0152 01D0     		beq	.L58
 202:.\Generated_Source\PSoC5/cyPm.c ****     }
 971              		.loc 1 202 0
 972 0154 FFF7FEFF 		bl	CyIMO_DisableDoubler
 973              	.LVL24:
 974              	.L58:
 206:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 975              		.loc 1 206 0
 976 0158 294B     		ldr	r3, .L69+28
 977 015a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 978 015c DBB2     		uxtb	r3, r3
 979 015e 224A     		ldr	r2, .L69+4
 980 0160 82F83A30 		strb	r3, [r2, #58]
 207:.\Generated_Source\PSoC5/cyPm.c ****     {
 981              		.loc 1 207 0
 982 0164 13B1     		cbz	r3, .L59
 209:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 983              		.loc 1 209 0
 984 0166 0020     		movs	r0, #0
 985 0168 FFF7FEFF 		bl	CyMasterClk_SetDivider
 986              	.LVL25:
 987              	.L59:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 54


 213:.\Generated_Source\PSoC5/cyPm.c ****     {
 988              		.loc 1 213 0
 989 016c 1E4B     		ldr	r3, .L69+4
 990 016e 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 991 0172 13B1     		cbz	r3, .L60
 215:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 992              		.loc 1 215 0
 993 0174 0020     		movs	r0, #0
 994 0176 FFF7FEFF 		bl	CyMasterClk_SetSource
 995              	.LVL26:
 996              	.L60:
 219:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 997              		.loc 1 219 0
 998 017a 224B     		ldr	r3, .L69+32
 999 017c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1000 017e 1B02     		lsls	r3, r3, #8
 1001 0180 194A     		ldr	r2, .L69+4
 1002 0182 9387     		strh	r3, [r2, #60]	@ movhi
 220:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 1003              		.loc 1 220 0
 1004 0184 2049     		ldr	r1, .L69+36
 1005 0186 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 1006 0188 0B43     		orrs	r3, r3, r1
 1007 018a 9387     		strh	r3, [r2, #60]	@ movhi
 221:.\Generated_Source\PSoC5/cyPm.c ****     {
 1008              		.loc 1 221 0
 1009 018c 13B1     		cbz	r3, .L61
 223:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 1010              		.loc 1 223 0
 1011 018e 0020     		movs	r0, #0
 1012 0190 FFF7FEFF 		bl	CyBusClk_SetDivider
 1013              	.LVL27:
 1014              	.L61:
 227:.\Generated_Source\PSoC5/cyPm.c **** 
 1015              		.loc 1 227 0
 1016 0194 164B     		ldr	r3, .L69+12
 1017 0196 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1018 0198 03F00703 		and	r3, r3, #7
 1019 019c 1B4A     		ldr	r2, .L69+40
 1020 019e D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 1021 01a0 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 1022              	.LVL28:
 230:.\Generated_Source\PSoC5/cyPm.c ****     {
 1023              		.loc 1 230 0
 1024 01a4 1A4B     		ldr	r3, .L69+44
 1025 01a6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1026 01a8 13F0010F 		tst	r3, #1
 1027 01ac 06D0     		beq	.L62
 233:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 1028              		.loc 1 233 0
 1029 01ae 0122     		movs	r2, #1
 1030 01b0 0D4B     		ldr	r3, .L69+4
 1031 01b2 83F83F20 		strb	r2, [r3, #63]
 234:.\Generated_Source\PSoC5/cyPm.c ****     }
 1032              		.loc 1 234 0
 1033 01b6 FFF7FEFF 		bl	CyXTAL_Stop
 1034              	.LVL29:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 55


 1035 01ba 03E0     		b	.L63
 1036              	.L62:
 239:.\Generated_Source\PSoC5/cyPm.c ****     }
 1037              		.loc 1 239 0
 1038 01bc 0022     		movs	r2, #0
 1039 01be 0A4B     		ldr	r3, .L69+4
 1040 01c0 83F83F20 		strb	r2, [r3, #63]
 1041              	.L63:
 248:.\Generated_Source\PSoC5/cyPm.c ****     {
 1042              		.loc 1 248 0
 1043 01c4 134B     		ldr	r3, .L69+48
 1044 01c6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1045 01c8 13F0040F 		tst	r3, #4
 1046 01cc 04D0     		beq	.L64
 250:.\Generated_Source\PSoC5/cyPm.c ****     }
 1047              		.loc 1 250 0
 1048 01ce 0122     		movs	r2, #1
 1049 01d0 054B     		ldr	r3, .L69+4
 1050 01d2 83F84020 		strb	r2, [r3, #64]
 1051 01d6 10BD     		pop	{r4, pc}
 1052              	.L64:
 254:.\Generated_Source\PSoC5/cyPm.c ****     }
 1053              		.loc 1 254 0
 1054 01d8 0022     		movs	r2, #0
 1055 01da 034B     		ldr	r3, .L69+4
 1056 01dc 83F84020 		strb	r2, [r3, #64]
 1057 01e0 10BD     		pop	{r4, pc}
 1058              	.L70:
 1059 01e2 00BF     		.align	2
 1060              	.L69:
 1061 01e4 A1430040 		.word	1073759137
 1062 01e8 00000000 		.word	.LANCHOR0
 1063 01ec A2430040 		.word	1073759138
 1064 01f0 00420040 		.word	1073758720
 1065 01f4 05400040 		.word	1073758213
 1066 01f8 20420040 		.word	1073758752
 1067 01fc A0430040 		.word	1073759136
 1068 0200 04400040 		.word	1073758212
 1069 0204 07400040 		.word	1073758215
 1070 0208 06400040 		.word	1073758214
 1071 020c 00000000 		.word	.LANCHOR1
 1072 0210 10420040 		.word	1073758736
 1073 0214 0B400040 		.word	1073758219
 1074              		.cfi_endproc
 1075              	.LFE0:
 1076              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 1077              		.section	.text.CyPmRestoreClocks,"ax",%progbits
 1078              		.align	2
 1079              		.global	CyPmRestoreClocks
 1080              		.thumb
 1081              		.thumb_func
 1082              		.type	CyPmRestoreClocks, %function
 1083              	CyPmRestoreClocks:
 1084              	.LFB1:
 287:.\Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 1085              		.loc 1 287 0
 1086              		.cfi_startproc
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 56


 1087              		@ args = 0, pretend = 0, frame = 8
 1088              		@ frame_needed = 0, uses_anonymous_args = 0
 1089 0000 10B5     		push	{r4, lr}
 1090              		.cfi_def_cfa_offset 8
 1091              		.cfi_offset 4, -8
 1092              		.cfi_offset 14, -4
 1093 0002 82B0     		sub	sp, sp, #8
 1094              		.cfi_def_cfa_offset 16
 1095              	.LVL30:
 294:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 1096              		.loc 1 294 0
 1097 0004 854B     		ldr	r3, .L93
 1098 0006 53F8080F 		ldr	r0, [r3, #8]!	@ unaligned
 1099 000a 0090     		str	r0, [sp]	@ unaligned
 1100 000c 9A88     		ldrh	r2, [r3, #4]	@ unaligned
 1101 000e 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1102 0010 ADF80420 		strh	r2, [sp, #4]	@ unaligned
 1103 0014 8DF80630 		strb	r3, [sp, #6]
 299:.\Generated_Source\PSoC5/cyPm.c ****     {
 1104              		.loc 1 299 0
 1105 0018 814B     		ldr	r3, .L93+4
 1106 001a 93F84030 		ldrb	r3, [r3, #64]	@ zero_extendqisi2
 1107 001e 012B     		cmp	r3, #1
 1108 0020 10D1     		bne	.L72
 303:.\Generated_Source\PSoC5/cyPm.c **** 
 1109              		.loc 1 303 0
 1110 0022 804B     		ldr	r3, .L93+8
 1111 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1112 0026 03F00703 		and	r3, r3, #7
 1113 002a 7C4A     		ldr	r2, .L93
 1114 002c D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 302:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 1115              		.loc 1 302 0
 1116 002e 00EB8000 		add	r0, r0, r0, lsl #2
 1117 0032 C0EB0010 		rsb	r0, r0, r0, lsl #4
 1118 0036 FFF7FEFF 		bl	CyDelayCycles
 1119              	.LVL31:
 305:.\Generated_Source\PSoC5/cyPm.c ****     }
 1120              		.loc 1 305 0
 1121 003a 7B4A     		ldr	r2, .L93+12
 1122 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1123 003e 43F00403 		orr	r3, r3, #4
 1124 0042 1370     		strb	r3, [r2]
 1125              	.L72:
 309:.\Generated_Source\PSoC5/cyPm.c ****     {
 1126              		.loc 1 309 0
 1127 0044 764B     		ldr	r3, .L93+4
 1128 0046 93F83F30 		ldrb	r3, [r3, #63]	@ zero_extendqisi2
 1129 004a 012B     		cmp	r3, #1
 1130 004c 1AD1     		bne	.L73
 319:.\Generated_Source\PSoC5/cyPm.c **** 
 1131              		.loc 1 319 0
 1132 004e 0020     		movs	r0, #0
 1133 0050 FFF7FEFF 		bl	CyXTAL_Start
 1134              	.LVL32:
 322:.\Generated_Source\PSoC5/cyPm.c **** 
 1135              		.loc 1 322 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 57


 1136 0054 754B     		ldr	r3, .L93+16
 1137 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1138              	.LVL33:
 325:.\Generated_Source\PSoC5/cyPm.c ****         {
 1139              		.loc 1 325 0
 1140 0058 0524     		movs	r4, #5
 1141 005a 11E0     		b	.L74
 1142              	.LVL34:
 1143              	.L75:
 328:.\Generated_Source\PSoC5/cyPm.c **** 
 1144              		.loc 1 328 0
 1145 005c 714B     		ldr	r3, .L93+8
 1146 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1147 0060 03F00703 		and	r3, r3, #7
 1148 0064 6D4A     		ldr	r2, .L93
 1149 0066 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1150 0068 C820     		movs	r0, #200
 1151 006a 00FB03F0 		mul	r0, r0, r3
 1152 006e FFF7FEFF 		bl	CyDelayCycles
 1153              	.LVL35:
 331:.\Generated_Source\PSoC5/cyPm.c ****             {
 1154              		.loc 1 331 0
 1155 0072 6E4B     		ldr	r3, .L93+16
 1156 0074 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1157 0076 13F0800F 		tst	r3, #128
 1158 007a 03D0     		beq	.L73
 325:.\Generated_Source\PSoC5/cyPm.c ****         {
 1159              		.loc 1 325 0 discriminator 2
 1160 007c 013C     		subs	r4, r4, #1
 1161              	.LVL36:
 1162 007e A4B2     		uxth	r4, r4
 1163              	.LVL37:
 1164              	.L74:
 325:.\Generated_Source\PSoC5/cyPm.c ****         {
 1165              		.loc 1 325 0 is_stmt 0 discriminator 1
 1166 0080 002C     		cmp	r4, #0
 1167 0082 EBD1     		bne	.L75
 1168              	.LVL38:
 1169              	.L73:
 356:.\Generated_Source\PSoC5/cyPm.c **** 
 1170              		.loc 1 356 0 is_stmt 1
 1171 0084 3720     		movs	r0, #55
 1172 0086 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 1173              	.LVL39:
 359:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 1174              		.loc 1 359 0
 1175 008a 654B     		ldr	r3, .L93+4
 1176 008c 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 1177 0090 023B     		subs	r3, r3, #2
 1178 0092 DBB2     		uxtb	r3, r3
 1179 0094 012B     		cmp	r3, #1
 1180 0096 0ED8     		bhi	.L76
 363:.\Generated_Source\PSoC5/cyPm.c ****         {
 1181              		.loc 1 363 0
 1182 0098 654B     		ldr	r3, .L93+20
 1183 009a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1184 009c DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 58


 1185 009e 604A     		ldr	r2, .L93+4
 1186 00a0 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 1187 00a4 8342     		cmp	r3, r0
 1188 00a6 01D0     		beq	.L77
 366:.\Generated_Source\PSoC5/cyPm.c ****         }
 1189              		.loc 1 366 0
 1190 00a8 FFF7FEFF 		bl	CyMasterClk_SetDivider
 1191              	.LVL40:
 1192              	.L77:
 370:.\Generated_Source\PSoC5/cyPm.c ****     }
 1193              		.loc 1 370 0
 1194 00ac 5C4B     		ldr	r3, .L93+4
 1195 00ae 93F83200 		ldrb	r0, [r3, #50]	@ zero_extendqisi2
 1196 00b2 FFF7FEFF 		bl	CyMasterClk_SetSource
 1197              	.LVL41:
 1198              	.L76:
 374:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 1199              		.loc 1 374 0
 1200 00b6 5A4B     		ldr	r3, .L93+4
 1201 00b8 93F83430 		ldrb	r3, [r3, #52]	@ zero_extendqisi2
 1202 00bc 13F0400F 		tst	r3, #64
 1203 00c0 0CD0     		beq	.L78
 375:.\Generated_Source\PSoC5/cyPm.c ****     {
 1204              		.loc 1 375 0 discriminator 1
 1205 00c2 574B     		ldr	r3, .L93+4
 1206 00c4 93F83330 		ldrb	r3, [r3, #51]	@ zero_extendqisi2
 1207 00c8 02AA     		add	r2, sp, #8
 1208 00ca 1344     		add	r3, r3, r2
 1209 00cc 13F8083C 		ldrb	r3, [r3, #-8]	@ zero_extendqisi2
 374:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 1210              		.loc 1 374 0 discriminator 1
 1211 00d0 032B     		cmp	r3, #3
 1212 00d2 03D1     		bne	.L78
 378:.\Generated_Source\PSoC5/cyPm.c ****     }
 1213              		.loc 1 378 0
 1214 00d4 0820     		movs	r0, #8
 1215 00d6 FFF7FEFF 		bl	CyIMO_SetFreq
 1216              	.LVL42:
 1217 00da 18E0     		b	.L79
 1218              	.L78:
 383:.\Generated_Source\PSoC5/cyPm.c **** 
 1219              		.loc 1 383 0
 1220 00dc 504C     		ldr	r4, .L93+4
 1221 00de 94F83330 		ldrb	r3, [r4, #51]	@ zero_extendqisi2
 1222 00e2 02AA     		add	r2, sp, #8
 1223 00e4 1344     		add	r3, r3, r2
 1224 00e6 13F8080C 		ldrb	r0, [r3, #-8]	@ zero_extendqisi2
 1225 00ea FFF7FEFF 		bl	CyIMO_SetFreq
 1226              	.LVL43:
 385:.\Generated_Source\PSoC5/cyPm.c ****         {
 1227              		.loc 1 385 0
 1228 00ee 94F83430 		ldrb	r3, [r4, #52]	@ zero_extendqisi2
 1229 00f2 13F0400F 		tst	r3, #64
 1230 00f6 05D0     		beq	.L80
 387:.\Generated_Source\PSoC5/cyPm.c ****         }
 1231              		.loc 1 387 0
 1232 00f8 4A4A     		ldr	r2, .L93+8
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 59


 1233 00fa 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1234 00fc 43F04003 		orr	r3, r3, #64
 1235 0100 1370     		strb	r3, [r2]
 1236 0102 04E0     		b	.L79
 1237              	.L80:
 391:.\Generated_Source\PSoC5/cyPm.c ****         }
 1238              		.loc 1 391 0
 1239 0104 474A     		ldr	r2, .L93+8
 1240 0106 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1241 0108 03F0BF03 		and	r3, r3, #191
 1242 010c 1370     		strb	r3, [r2]
 1243              	.L79:
 396:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1244              		.loc 1 396 0
 1245 010e 444B     		ldr	r3, .L93+4
 1246 0110 93F83630 		ldrb	r3, [r3, #54]	@ zero_extendqisi2
 1247 0114 012B     		cmp	r3, #1
 1248 0116 07D1     		bne	.L81
 397:.\Generated_Source\PSoC5/cyPm.c ****     {
 1249              		.loc 1 397 0 discriminator 1
 1250 0118 464B     		ldr	r3, .L93+24
 1251 011a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 396:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1252              		.loc 1 396 0 discriminator 1
 1253 011c 13F0100F 		tst	r3, #16
 1254 0120 02D1     		bne	.L81
 400:.\Generated_Source\PSoC5/cyPm.c ****     }
 1255              		.loc 1 400 0
 1256 0122 0020     		movs	r0, #0
 1257 0124 FFF7FEFF 		bl	CyIMO_Start
 1258              	.LVL44:
 1259              	.L81:
 404:.\Generated_Source\PSoC5/cyPm.c **** 
 1260              		.loc 1 404 0
 1261 0128 3D4C     		ldr	r4, .L93+4
 1262 012a 94F83700 		ldrb	r0, [r4, #55]	@ zero_extendqisi2
 1263 012e FFF7FEFF 		bl	CyIMO_SetSource
 1264              	.LVL45:
 407:.\Generated_Source\PSoC5/cyPm.c ****     {
 1265              		.loc 1 407 0
 1266 0132 94F83930 		ldrb	r3, [r4, #57]	@ zero_extendqisi2
 1267 0136 012B     		cmp	r3, #1
 1268 0138 01D1     		bne	.L82
 409:.\Generated_Source\PSoC5/cyPm.c ****     }
 1269              		.loc 1 409 0
 1270 013a FFF7FEFF 		bl	CyIMO_EnableDoubler
 1271              	.LVL46:
 1272              	.L82:
 413:.\Generated_Source\PSoC5/cyPm.c ****     {
 1273              		.loc 1 413 0
 1274 013e 384B     		ldr	r3, .L93+4
 1275 0140 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 1276 0144 4FF04022 		mov	r2, #1073758208
 1277 0148 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1278 014a 02F03002 		and	r2, r2, #48
 1279 014e 9A42     		cmp	r2, r3
 1280 0150 06D0     		beq	.L83
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 60


 415:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 1281              		.loc 1 415 0
 1282 0152 4FF04021 		mov	r1, #1073758208
 1283 0156 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1284 0158 02F0CF02 		and	r2, r2, #207
 1285 015c 1343     		orrs	r3, r3, r2
 1286 015e 0B70     		strb	r3, [r1]
 1287              	.L83:
 421:.\Generated_Source\PSoC5/cyPm.c ****     {
 1288              		.loc 1 421 0
 1289 0160 2F4B     		ldr	r3, .L93+4
 1290 0162 93F83E30 		ldrb	r3, [r3, #62]	@ zero_extendqisi2
 1291 0166 012B     		cmp	r3, #1
 1292 0168 1AD1     		bne	.L84
 432:.\Generated_Source\PSoC5/cyPm.c **** 
 1293              		.loc 1 432 0
 1294 016a 0020     		movs	r0, #0
 1295 016c FFF7FEFF 		bl	CyPLL_OUT_Start
 1296              	.LVL47:
 435:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 1297              		.loc 1 435 0
 1298 0170 5020     		movs	r0, #80
 1299 0172 FFF7FEFF 		bl	CyDelayUs
 1300              	.LVL48:
 436:.\Generated_Source\PSoC5/cyPm.c **** 
 1301              		.loc 1 436 0
 1302 0176 304B     		ldr	r3, .L93+28
 1303 0178 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1304              	.LVL49:
 439:.\Generated_Source\PSoC5/cyPm.c ****         {
 1305              		.loc 1 439 0
 1306 017a AB24     		movs	r4, #171
 1307 017c 0EE0     		b	.L85
 1308              	.LVL50:
 1309              	.L87:
 441:.\Generated_Source\PSoC5/cyPm.c **** 
 1310              		.loc 1 441 0
 1311 017e 0120     		movs	r0, #1
 1312 0180 FFF7FEFF 		bl	CyDelayUs
 1313              	.LVL51:
 444:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 1314              		.loc 1 444 0
 1315 0184 2C4B     		ldr	r3, .L93+28
 1316 0186 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1317 0188 13F0010F 		tst	r3, #1
 1318 018c 04D0     		beq	.L86
 445:.\Generated_Source\PSoC5/cyPm.c ****             {
 1319              		.loc 1 445 0 discriminator 1
 1320 018e 2A4B     		ldr	r3, .L93+28
 1321 0190 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 444:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 1322              		.loc 1 444 0 discriminator 1
 1323 0192 13F0010F 		tst	r3, #1
 1324 0196 03D1     		bne	.L84
 1325              	.L86:
 439:.\Generated_Source\PSoC5/cyPm.c ****         {
 1326              		.loc 1 439 0 discriminator 2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 61


 1327 0198 013C     		subs	r4, r4, #1
 1328              	.LVL52:
 1329 019a A4B2     		uxth	r4, r4
 1330              	.LVL53:
 1331              	.L85:
 439:.\Generated_Source\PSoC5/cyPm.c ****         {
 1332              		.loc 1 439 0 is_stmt 0 discriminator 1
 1333 019c 002C     		cmp	r4, #0
 1334 019e EED1     		bne	.L87
 1335              	.LVL54:
 1336              	.L84:
 469:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 1337              		.loc 1 469 0 is_stmt 1
 1338 01a0 1F4B     		ldr	r3, .L93+4
 1339 01a2 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 1340 01a6 012B     		cmp	r3, #1
 1341 01a8 0ED8     		bhi	.L88
 473:.\Generated_Source\PSoC5/cyPm.c ****         {
 1342              		.loc 1 473 0
 1343 01aa 214B     		ldr	r3, .L93+20
 1344 01ac 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1345 01ae DBB2     		uxtb	r3, r3
 1346 01b0 1B4A     		ldr	r2, .L93+4
 1347 01b2 92F83A00 		ldrb	r0, [r2, #58]	@ zero_extendqisi2
 1348 01b6 8342     		cmp	r3, r0
 1349 01b8 01D0     		beq	.L89
 475:.\Generated_Source\PSoC5/cyPm.c ****         }
 1350              		.loc 1 475 0
 1351 01ba FFF7FEFF 		bl	CyMasterClk_SetDivider
 1352              	.LVL55:
 1353              	.L89:
 479:.\Generated_Source\PSoC5/cyPm.c ****     }
 1354              		.loc 1 479 0
 1355 01be 184B     		ldr	r3, .L93+4
 1356 01c0 93F83200 		ldrb	r0, [r3, #50]	@ zero_extendqisi2
 1357 01c4 FFF7FEFF 		bl	CyMasterClk_SetSource
 1358              	.LVL56:
 1359              	.L88:
 483:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1360              		.loc 1 483 0
 1361 01c8 154B     		ldr	r3, .L93+4
 1362 01ca 93F83630 		ldrb	r3, [r3, #54]	@ zero_extendqisi2
 1363 01ce 33B9     		cbnz	r3, .L90
 484:.\Generated_Source\PSoC5/cyPm.c ****     {
 1364              		.loc 1 484 0 discriminator 1
 1365 01d0 184B     		ldr	r3, .L93+24
 1366 01d2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 483:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 1367              		.loc 1 483 0 discriminator 1
 1368 01d4 13F0100F 		tst	r3, #16
 1369 01d8 01D0     		beq	.L90
 486:.\Generated_Source\PSoC5/cyPm.c ****     }
 1370              		.loc 1 486 0
 1371 01da FFF7FEFF 		bl	CyIMO_Stop
 1372              	.LVL57:
 1373              	.L90:
 490:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 62


 1374              		.loc 1 490 0
 1375 01de 174B     		ldr	r3, .L93+32
 1376 01e0 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1377              	.LVL58:
 491:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 1378              		.loc 1 491 0
 1379 01e2 013B     		subs	r3, r3, #1
 1380 01e4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1381 01e6 43EA0223 		orr	r3, r3, r2, lsl #8
 1382              	.LVL59:
 492:.\Generated_Source\PSoC5/cyPm.c ****     {
 1383              		.loc 1 492 0
 1384 01ea 0D4A     		ldr	r2, .L93+4
 1385 01ec 908F     		ldrh	r0, [r2, #60]
 1386 01ee 9842     		cmp	r0, r3
 1387 01f0 01D0     		beq	.L91
 494:.\Generated_Source\PSoC5/cyPm.c ****     }
 1388              		.loc 1 494 0
 1389 01f2 FFF7FEFF 		bl	CyBusClk_SetDivider
 1390              	.LVL60:
 1391              	.L91:
 498:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 1392              		.loc 1 498 0
 1393 01f6 1248     		ldr	r0, .L93+36
 1394 01f8 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 499:.\Generated_Source\PSoC5/cyPm.c **** 
 1395              		.loc 1 499 0
 1396 01fa 094B     		ldr	r3, .L93+4
 1397 01fc 93F83510 		ldrb	r1, [r3, #53]	@ zero_extendqisi2
 498:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 1398              		.loc 1 498 0
 1399 0200 02F03F02 		and	r2, r2, #63
 1400 0204 0A43     		orrs	r2, r2, r1
 1401 0206 0270     		strb	r2, [r0]
 502:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 1402              		.loc 1 502 0
 1403 0208 93F83010 		ldrb	r1, [r3, #48]	@ zero_extendqisi2
 1404 020c 0D4A     		ldr	r2, .L93+40
 1405 020e 1170     		strb	r1, [r2]
 503:.\Generated_Source\PSoC5/cyPm.c **** }
 1406              		.loc 1 503 0
 1407 0210 93F83120 		ldrb	r2, [r3, #49]	@ zero_extendqisi2
 1408 0214 0C4B     		ldr	r3, .L93+44
 1409 0216 1A70     		strb	r2, [r3]
 504:.\Generated_Source\PSoC5/cyPm.c **** 
 1410              		.loc 1 504 0
 1411 0218 02B0     		add	sp, sp, #8
 1412              		.cfi_def_cfa_offset 8
 1413              		@ sp needed
 1414 021a 10BD     		pop	{r4, pc}
 1415              	.L94:
 1416              		.align	2
 1417              	.L93:
 1418 021c 00000000 		.word	.LANCHOR1
 1419 0220 00000000 		.word	.LANCHOR0
 1420 0224 00420040 		.word	1073758720
 1421 0228 0B400040 		.word	1073758219
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 63


 1422 022c 10420040 		.word	1073758736
 1423 0230 04400040 		.word	1073758212
 1424 0234 A0430040 		.word	1073759136
 1425 0238 25420040 		.word	1073758757
 1426 023c 07400040 		.word	1073758215
 1427 0240 00480040 		.word	1073760256
 1428 0244 A1430040 		.word	1073759137
 1429 0248 A2430040 		.word	1073759138
 1430              		.cfi_endproc
 1431              	.LFE1:
 1432              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 1433              		.section	.text.CyPmAltAct,"ax",%progbits
 1434              		.align	2
 1435              		.global	CyPmAltAct
 1436              		.thumb
 1437              		.thumb_func
 1438              		.type	CyPmAltAct, %function
 1439              	CyPmAltAct:
 1440              	.LFB2:
 649:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 1441              		.loc 1 649 0
 1442              		.cfi_startproc
 1443              		@ args = 0, pretend = 0, frame = 0
 1444              		@ frame_needed = 0, uses_anonymous_args = 0
 1445              	.LVL61:
 1446 0000 38B5     		push	{r3, r4, r5, lr}
 1447              		.cfi_def_cfa_offset 16
 1448              		.cfi_offset 3, -16
 1449              		.cfi_offset 4, -12
 1450              		.cfi_offset 5, -8
 1451              		.cfi_offset 14, -4
 1452 0002 0C46     		mov	r4, r1
 653:.\Generated_Source\PSoC5/cyPm.c **** 
 1453              		.loc 1 653 0
 1454 0004 10B1     		cbz	r0, .L96
 653:.\Generated_Source\PSoC5/cyPm.c **** 
 1455              		.loc 1 653 0 is_stmt 0 discriminator 1
 1456 0006 0020     		movs	r0, #0
 1457              	.LVL62:
 1458 0008 FFF7FEFF 		bl	CyHalt
 1459              	.LVL63:
 1460              	.L96:
 700:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1461              		.loc 1 700 0 is_stmt 1
 1462 000c 124D     		ldr	r5, .L98
 1463 000e 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 1464 0010 124B     		ldr	r3, .L98+4
 1465 0012 1A71     		strb	r2, [r3, #4]
 701:.\Generated_Source\PSoC5/cyPm.c **** 
 1466              		.loc 1 701 0
 1467 0014 C4F30712 		ubfx	r2, r4, #4, #8
 1468 0018 2A70     		strb	r2, [r5]
 704:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1469              		.loc 1 704 0
 1470 001a 1148     		ldr	r0, .L98+8
 1471 001c 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 1472 001e 5A71     		strb	r2, [r3, #5]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 64


 705:.\Generated_Source\PSoC5/cyPm.c **** 
 1473              		.loc 1 705 0
 1474 0020 04F00F02 		and	r2, r4, #15
 1475 0024 0270     		strb	r2, [r0]
 708:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1476              		.loc 1 708 0
 1477 0026 0F49     		ldr	r1, .L98+12
 1478 0028 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1479 002a 9A71     		strb	r2, [r3, #6]
 709:.\Generated_Source\PSoC5/cyPm.c **** 
 1480              		.loc 1 709 0
 1481 002c C4F30034 		ubfx	r4, r4, #12, #1
 1482 0030 0C70     		strb	r4, [r1]
 713:.\Generated_Source\PSoC5/cyPm.c **** 
 1483              		.loc 1 713 0
 1484 0032 0D4C     		ldr	r4, .L98+16
 1485 0034 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1486 0036 02F0F802 		and	r2, r2, #248
 1487 003a 42F00102 		orr	r2, r2, #1
 1488 003e 2270     		strb	r2, [r4]
 716:.\Generated_Source\PSoC5/cyPm.c **** 
 1489              		.loc 1 716 0
 1490 0040 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 719:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1491              		.loc 1 719 0
 1492              	@ 719 ".\Generated_Source\PSoC5\cyPm.c" 1
 1493 0042 00BF     		NOP
 1494              	
 1495              	@ 0 "" 2
 720:.\Generated_Source\PSoC5/cyPm.c **** 
 1496              		.loc 1 720 0
 1497              	@ 720 ".\Generated_Source\PSoC5\cyPm.c" 1
 1498 0044 00BF     		NOP
 1499              	
 1500              	@ 0 "" 2
 723:.\Generated_Source\PSoC5/cyPm.c **** 
 1501              		.loc 1 723 0
 1502              	@ 723 ".\Generated_Source\PSoC5\cyPm.c" 1
 1503 0046 30BF     		WFI 
 1504              	
 1505              	@ 0 "" 2
 728:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1506              		.loc 1 728 0
 1507              		.thumb
 1508 0048 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 1509 004a 2A70     		strb	r2, [r5]
 729:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1510              		.loc 1 729 0
 1511 004c 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
 1512 004e 0270     		strb	r2, [r0]
 730:.\Generated_Source\PSoC5/cyPm.c **** }
 1513              		.loc 1 730 0
 1514 0050 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1515 0052 0B70     		strb	r3, [r1]
 1516 0054 38BD     		pop	{r3, r4, r5, pc}
 1517              	.L99:
 1518 0056 00BF     		.align	2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 65


 1519              	.L98:
 1520 0058 98430040 		.word	1073759128
 1521 005c 00000000 		.word	.LANCHOR0
 1522 0060 99430040 		.word	1073759129
 1523 0064 9A430040 		.word	1073759130
 1524 0068 93430040 		.word	1073759123
 1525              		.cfi_endproc
 1526              	.LFE2:
 1527              		.size	CyPmAltAct, .-CyPmAltAct
 1528              		.section	.text.CyPmSleep,"ax",%progbits
 1529              		.align	2
 1530              		.global	CyPmSleep
 1531              		.thumb
 1532              		.thumb_func
 1533              		.type	CyPmSleep, %function
 1534              	CyPmSleep:
 1535              	.LFB3:
 853:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 1536              		.loc 1 853 0
 1537              		.cfi_startproc
 1538              		@ args = 0, pretend = 0, frame = 0
 1539              		@ frame_needed = 0, uses_anonymous_args = 0
 1540              	.LVL64:
 1541 0000 70B5     		push	{r4, r5, r6, lr}
 1542              		.cfi_def_cfa_offset 16
 1543              		.cfi_offset 4, -16
 1544              		.cfi_offset 5, -12
 1545              		.cfi_offset 6, -8
 1546              		.cfi_offset 14, -4
 1547 0002 0646     		mov	r6, r0
 1548 0004 0C46     		mov	r4, r1
 857:.\Generated_Source\PSoC5/cyPm.c **** 
 1549              		.loc 1 857 0
 1550 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1551              	.LVL65:
 1552 000a 0546     		mov	r5, r0
 1553              	.LVL66:
 866:.\Generated_Source\PSoC5/cyPm.c ****     {
 1554              		.loc 1 866 0
 1555 000c 334B     		ldr	r3, .L109
 1556 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1557 0010 13F0080F 		tst	r3, #8
 1558 0014 06D1     		bne	.L101
 869:.\Generated_Source\PSoC5/cyPm.c ****     }
 1559              		.loc 1 869 0
 1560 0016 324A     		ldr	r2, .L109+4
 1561 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1562 001a 03F01F03 		and	r3, r3, #31
 1563 001e 1370     		strb	r3, [r2]
 938:.\Generated_Source\PSoC5/cyPm.c **** 
 1564              		.loc 1 938 0
 1565 0020 36B1     		cbz	r6, .L103
 1566 0022 02E0     		b	.L102
 1567              	.L101:
 876:.\Generated_Source\PSoC5/cyPm.c **** 
 1568              		.loc 1 876 0
 1569 0024 FFF7FEFF 		bl	CyExitCriticalSection
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 66


 1570              	.LVL67:
 878:.\Generated_Source\PSoC5/cyPm.c ****     }
 1571              		.loc 1 878 0
 1572 0028 70BD     		pop	{r4, r5, r6, pc}
 1573              	.LVL68:
 1574              	.L102:
 938:.\Generated_Source\PSoC5/cyPm.c **** 
 1575              		.loc 1 938 0 discriminator 1
 1576 002a 0020     		movs	r0, #0
 1577              	.LVL69:
 1578 002c FFF7FEFF 		bl	CyHalt
 1579              	.LVL70:
 1580              	.L103:
 948:.\Generated_Source\PSoC5/cyPm.c **** 
 1581              		.loc 1 948 0
 1582 0030 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 1583              	.LVL71:
 979:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1584              		.loc 1 979 0
 1585 0034 2B4A     		ldr	r2, .L109+8
 1586 0036 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1587 0038 2B4B     		ldr	r3, .L109+12
 1588 003a 1971     		strb	r1, [r3, #4]
 980:.\Generated_Source\PSoC5/cyPm.c **** 
 1589              		.loc 1 980 0
 1590 003c C4F30711 		ubfx	r1, r4, #4, #8
 1591 0040 1170     		strb	r1, [r2]
 983:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1592              		.loc 1 983 0
 1593 0042 0132     		adds	r2, r2, #1
 1594 0044 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1595 0046 5971     		strb	r1, [r3, #5]
 984:.\Generated_Source\PSoC5/cyPm.c **** 
 1596              		.loc 1 984 0
 1597 0048 04F00F01 		and	r1, r4, #15
 1598 004c 1170     		strb	r1, [r2]
 987:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1599              		.loc 1 987 0
 1600 004e 0132     		adds	r2, r2, #1
 1601 0050 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1602 0052 9971     		strb	r1, [r3, #6]
 988:.\Generated_Source\PSoC5/cyPm.c **** 
 1603              		.loc 1 988 0
 1604 0054 C4F30034 		ubfx	r4, r4, #12, #1
 1605 0058 1470     		strb	r4, [r2]
1004:.\Generated_Source\PSoC5/cyPm.c ****     {
 1606              		.loc 1 1004 0
 1607 005a 244B     		ldr	r3, .L109+16
 1608 005c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1609 005e 13F0070F 		tst	r3, #7
 1610 0062 04D1     		bne	.L105
1007:.\Generated_Source\PSoC5/cyPm.c ****     }
 1611              		.loc 1 1007 0
 1612 0064 0122     		movs	r2, #1
 1613 0066 204B     		ldr	r3, .L109+12
 1614 0068 83F82D20 		strb	r2, [r3, #45]
 1615 006c 0DE0     		b	.L106
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 67


 1616              	.L105:
1012:.\Generated_Source\PSoC5/cyPm.c **** 
 1617              		.loc 1 1012 0
 1618 006e 1E49     		ldr	r1, .L109+12
 1619 0070 0023     		movs	r3, #0
 1620 0072 81F82D30 		strb	r3, [r1, #45]
1015:.\Generated_Source\PSoC5/cyPm.c **** 
 1621              		.loc 1 1015 0
 1622 0076 1D4B     		ldr	r3, .L109+16
 1623 0078 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1624 007a 02F00702 		and	r2, r2, #7
 1625 007e 81F82C20 		strb	r2, [r1, #44]
1018:.\Generated_Source\PSoC5/cyPm.c ****     }
 1626              		.loc 1 1018 0
 1627 0082 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1628 0084 02F0F802 		and	r2, r2, #248
 1629 0088 1A70     		strb	r2, [r3]
 1630              	.L106:
1022:.\Generated_Source\PSoC5/cyPm.c **** 
 1631              		.loc 1 1022 0
 1632 008a 144A     		ldr	r2, .L109
 1633 008c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1634 008e 03F0F803 		and	r3, r3, #248
 1635 0092 43F00303 		orr	r3, r3, #3
 1636 0096 1370     		strb	r3, [r2]
1025:.\Generated_Source\PSoC5/cyPm.c **** 
 1637              		.loc 1 1025 0
 1638 0098 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
1028:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1639              		.loc 1 1028 0
 1640              	@ 1028 ".\Generated_Source\PSoC5\cyPm.c" 1
 1641 009a 00BF     		NOP
 1642              	
 1643              	@ 0 "" 2
1029:.\Generated_Source\PSoC5/cyPm.c **** 
 1644              		.loc 1 1029 0
 1645              	@ 1029 ".\Generated_Source\PSoC5\cyPm.c" 1
 1646 009c 00BF     		NOP
 1647              	
 1648              	@ 0 "" 2
1032:.\Generated_Source\PSoC5/cyPm.c **** 
 1649              		.loc 1 1032 0
 1650              	@ 1032 ".\Generated_Source\PSoC5\cyPm.c" 1
 1651 009e 30BF     		WFI 
 1652              	
 1653              	@ 0 "" 2
1037:.\Generated_Source\PSoC5/cyPm.c ****     {
 1654              		.loc 1 1037 0
 1655              		.thumb
 1656 00a0 114B     		ldr	r3, .L109+12
 1657 00a2 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1658 00a6 012B     		cmp	r3, #1
 1659 00a8 08D0     		beq	.L107
1039:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1660              		.loc 1 1039 0
 1661 00aa 1049     		ldr	r1, .L109+16
 1662 00ac 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 68


1040:.\Generated_Source\PSoC5/cyPm.c ****     }
 1663              		.loc 1 1040 0
 1664 00ae 0E4A     		ldr	r2, .L109+12
 1665 00b0 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1039:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1666              		.loc 1 1039 0
 1667 00b4 03F0F803 		and	r3, r3, #248
 1668 00b8 1343     		orrs	r3, r3, r2
 1669 00ba 0B70     		strb	r3, [r1]
 1670              	.L107:
1057:.\Generated_Source\PSoC5/cyPm.c **** 
 1671              		.loc 1 1057 0
 1672 00bc FFF7FEFF 		bl	CyPmHibSlpRestore
 1673              	.LVL72:
1079:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1674              		.loc 1 1079 0
 1675 00c0 094B     		ldr	r3, .L109+12
 1676 00c2 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 1677 00c4 074A     		ldr	r2, .L109+8
 1678 00c6 1170     		strb	r1, [r2]
1080:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1679              		.loc 1 1080 0
 1680 00c8 5979     		ldrb	r1, [r3, #5]	@ zero_extendqisi2
 1681 00ca 0132     		adds	r2, r2, #1
 1682 00cc 1170     		strb	r1, [r2]
1081:.\Generated_Source\PSoC5/cyPm.c **** 
 1683              		.loc 1 1081 0
 1684 00ce 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 1685 00d0 074B     		ldr	r3, .L109+20
 1686 00d2 1A70     		strb	r2, [r3]
1084:.\Generated_Source\PSoC5/cyPm.c **** }
 1687              		.loc 1 1084 0
 1688 00d4 2846     		mov	r0, r5
 1689 00d6 FFF7FEFF 		bl	CyExitCriticalSection
 1690              	.LVL73:
 1691 00da 70BD     		pop	{r4, r5, r6, pc}
 1692              	.L110:
 1693              		.align	2
 1694              	.L109:
 1695 00dc 93430040 		.word	1073759123
 1696 00e0 83460040 		.word	1073759875
 1697 00e4 98430040 		.word	1073759128
 1698 00e8 00000000 		.word	.LANCHOR0
 1699 00ec 00420040 		.word	1073758720
 1700 00f0 9A430040 		.word	1073759130
 1701              		.cfi_endproc
 1702              	.LFE3:
 1703              		.size	CyPmSleep, .-CyPmSleep
 1704              		.section	.text.CyPmHibernateEx,"ax",%progbits
 1705              		.align	2
 1706              		.global	CyPmHibernateEx
 1707              		.thumb
 1708              		.thumb_func
 1709              		.type	CyPmHibernateEx, %function
 1710              	CyPmHibernateEx:
 1711              	.LFB5:
1197:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 69


 1712              		.loc 1 1197 0
 1713              		.cfi_startproc
 1714              		@ args = 0, pretend = 0, frame = 0
 1715              		@ frame_needed = 0, uses_anonymous_args = 0
 1716              	.LVL74:
 1717 0000 38B5     		push	{r3, r4, r5, lr}
 1718              		.cfi_def_cfa_offset 16
 1719              		.cfi_offset 3, -16
 1720              		.cfi_offset 4, -12
 1721              		.cfi_offset 5, -8
 1722              		.cfi_offset 14, -4
 1723 0002 0446     		mov	r4, r0
1201:.\Generated_Source\PSoC5/cyPm.c **** 
 1724              		.loc 1 1201 0
 1725 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1726              	.LVL75:
 1727 0008 0546     		mov	r5, r0
 1728              	.LVL76:
1209:.\Generated_Source\PSoC5/cyPm.c ****         {
 1729              		.loc 1 1209 0
 1730 000a 334B     		ldr	r3, .L120
 1731 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1732 000e 13F0080F 		tst	r3, #8
 1733 0012 22D1     		bne	.L112
1212:.\Generated_Source\PSoC5/cyPm.c ****         }
 1734              		.loc 1 1212 0
 1735 0014 314A     		ldr	r2, .L120+4
 1736 0016 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1737 0018 03F01F03 		and	r3, r3, #31
 1738 001c 1370     		strb	r3, [r2]
1224:.\Generated_Source\PSoC5/cyPm.c **** 
 1739              		.loc 1 1224 0
 1740 001e FFF7FEFF 		bl	CyPmHibSaveSet
 1741              	.LVL77:
1230:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1742              		.loc 1 1230 0
 1743 0022 2F49     		ldr	r1, .L120+8
 1744 0024 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1745 0026 2F4A     		ldr	r2, .L120+12
 1746 0028 1371     		strb	r3, [r2, #4]
1231:.\Generated_Source\PSoC5/cyPm.c **** 
 1747              		.loc 1 1231 0
 1748 002a C4F30713 		ubfx	r3, r4, #4, #8
 1749 002e 03F00403 		and	r3, r3, #4
 1750 0032 DBB2     		uxtb	r3, r3
 1751 0034 0B70     		strb	r3, [r1]
1234:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1752              		.loc 1 1234 0
 1753 0036 2C4B     		ldr	r3, .L120+16
 1754 0038 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1755 003a 5171     		strb	r1, [r2, #5]
1235:.\Generated_Source\PSoC5/cyPm.c **** 
 1756              		.loc 1 1235 0
 1757 003c 04F00F04 		and	r4, r4, #15
 1758 0040 1C70     		strb	r4, [r3]
1237:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1759              		.loc 1 1237 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 70


 1760 0042 0133     		adds	r3, r3, #1
 1761 0044 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1762 0046 9171     		strb	r1, [r2, #6]
1238:.\Generated_Source\PSoC5/cyPm.c **** 
 1763              		.loc 1 1238 0
 1764 0048 0022     		movs	r2, #0
 1765 004a 1A70     		strb	r2, [r3]
1242:.\Generated_Source\PSoC5/cyPm.c ****     {
 1766              		.loc 1 1242 0
 1767 004c A3F5CD73 		sub	r3, r3, #410
 1768 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1769 0052 13F0070F 		tst	r3, #7
 1770 0056 03D0     		beq	.L113
 1771 0058 07E0     		b	.L118
 1772              	.LVL78:
 1773              	.L112:
1219:.\Generated_Source\PSoC5/cyPm.c **** 
 1774              		.loc 1 1219 0
 1775 005a FFF7FEFF 		bl	CyExitCriticalSection
 1776              	.LVL79:
1221:.\Generated_Source\PSoC5/cyPm.c ****         }
 1777              		.loc 1 1221 0
 1778 005e 38BD     		pop	{r3, r4, r5, pc}
 1779              	.L113:
1245:.\Generated_Source\PSoC5/cyPm.c ****     }
 1780              		.loc 1 1245 0
 1781 0060 0122     		movs	r2, #1
 1782 0062 204B     		ldr	r3, .L120+12
 1783 0064 83F82D20 		strb	r2, [r3, #45]
 1784 0068 0DE0     		b	.L116
 1785              	.L118:
1250:.\Generated_Source\PSoC5/cyPm.c **** 
 1786              		.loc 1 1250 0
 1787 006a 1E49     		ldr	r1, .L120+12
 1788 006c 0023     		movs	r3, #0
 1789 006e 81F82D30 		strb	r3, [r1, #45]
1253:.\Generated_Source\PSoC5/cyPm.c **** 
 1790              		.loc 1 1253 0
 1791 0072 1E4B     		ldr	r3, .L120+20
 1792 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1793 0076 02F00702 		and	r2, r2, #7
 1794 007a 81F82C20 		strb	r2, [r1, #44]
1256:.\Generated_Source\PSoC5/cyPm.c ****     }
 1795              		.loc 1 1256 0
 1796 007e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1797 0080 02F0F802 		and	r2, r2, #248
 1798 0084 1A70     		strb	r2, [r3]
 1799              	.L116:
1261:.\Generated_Source\PSoC5/cyPm.c **** 
 1800              		.loc 1 1261 0
 1801 0086 144A     		ldr	r2, .L120
 1802 0088 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1803 008a 03F0F803 		and	r3, r3, #248
 1804 008e 43F00403 		orr	r3, r3, #4
 1805 0092 1370     		strb	r3, [r2]
1264:.\Generated_Source\PSoC5/cyPm.c **** 
 1806              		.loc 1 1264 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 71


 1807 0094 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
1267:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1808              		.loc 1 1267 0
 1809              	@ 1267 ".\Generated_Source\PSoC5\cyPm.c" 1
 1810 0096 00BF     		NOP
 1811              	
 1812              	@ 0 "" 2
1268:.\Generated_Source\PSoC5/cyPm.c **** 
 1813              		.loc 1 1268 0
 1814              	@ 1268 ".\Generated_Source\PSoC5\cyPm.c" 1
 1815 0098 00BF     		NOP
 1816              	
 1817              	@ 0 "" 2
1271:.\Generated_Source\PSoC5/cyPm.c **** 
 1818              		.loc 1 1271 0
 1819              	@ 1271 ".\Generated_Source\PSoC5\cyPm.c" 1
 1820 009a 30BF     		WFI 
 1821              	
 1822              	@ 0 "" 2
1278:.\Generated_Source\PSoC5/cyPm.c ****     {
 1823              		.loc 1 1278 0
 1824              		.thumb
 1825 009c 114B     		ldr	r3, .L120+12
 1826 009e 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1827 00a2 012B     		cmp	r3, #1
 1828 00a4 08D0     		beq	.L117
1280:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1829              		.loc 1 1280 0
 1830 00a6 1149     		ldr	r1, .L120+20
 1831 00a8 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1281:.\Generated_Source\PSoC5/cyPm.c ****     }
 1832              		.loc 1 1281 0
 1833 00aa 0E4A     		ldr	r2, .L120+12
 1834 00ac 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1280:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1835              		.loc 1 1280 0
 1836 00b0 03F0F803 		and	r3, r3, #248
 1837 00b4 1343     		orrs	r3, r3, r2
 1838 00b6 0B70     		strb	r3, [r1]
 1839              	.L117:
1286:.\Generated_Source\PSoC5/cyPm.c **** 
 1840              		.loc 1 1286 0
 1841 00b8 FFF7FEFF 		bl	CyPmHibRestore
 1842              	.LVL80:
1289:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1843              		.loc 1 1289 0
 1844 00bc 094B     		ldr	r3, .L120+12
 1845 00be 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 1846 00c0 074A     		ldr	r2, .L120+8
 1847 00c2 1170     		strb	r1, [r2]
1290:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1848              		.loc 1 1290 0
 1849 00c4 5979     		ldrb	r1, [r3, #5]	@ zero_extendqisi2
 1850 00c6 0132     		adds	r2, r2, #1
 1851 00c8 1170     		strb	r1, [r2]
1291:.\Generated_Source\PSoC5/cyPm.c **** 
 1852              		.loc 1 1291 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 72


 1853 00ca 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 1854 00cc 084B     		ldr	r3, .L120+24
 1855 00ce 1A70     		strb	r2, [r3]
1294:.\Generated_Source\PSoC5/cyPm.c **** }
 1856              		.loc 1 1294 0
 1857 00d0 2846     		mov	r0, r5
 1858 00d2 FFF7FEFF 		bl	CyExitCriticalSection
 1859              	.LVL81:
 1860 00d6 38BD     		pop	{r3, r4, r5, pc}
 1861              	.L121:
 1862              		.align	2
 1863              	.L120:
 1864 00d8 93430040 		.word	1073759123
 1865 00dc 83460040 		.word	1073759875
 1866 00e0 98430040 		.word	1073759128
 1867 00e4 00000000 		.word	.LANCHOR0
 1868 00e8 99430040 		.word	1073759129
 1869 00ec 00420040 		.word	1073758720
 1870 00f0 9A430040 		.word	1073759130
 1871              		.cfi_endproc
 1872              	.LFE5:
 1873              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1874              		.section	.text.CyPmHibernate,"ax",%progbits
 1875              		.align	2
 1876              		.global	CyPmHibernate
 1877              		.thumb
 1878              		.thumb_func
 1879              		.type	CyPmHibernate, %function
 1880              	CyPmHibernate:
 1881              	.LFB4:
1131:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1882              		.loc 1 1131 0
 1883              		.cfi_startproc
 1884              		@ args = 0, pretend = 0, frame = 0
 1885              		@ frame_needed = 0, uses_anonymous_args = 0
 1886 0000 08B5     		push	{r3, lr}
 1887              		.cfi_def_cfa_offset 8
 1888              		.cfi_offset 3, -8
 1889              		.cfi_offset 14, -4
1132:.\Generated_Source\PSoC5/cyPm.c **** }
 1890              		.loc 1 1132 0
 1891 0002 4020     		movs	r0, #64
 1892 0004 FFF7FEFF 		bl	CyPmHibernateEx
 1893              	.LVL82:
 1894 0008 08BD     		pop	{r3, pc}
 1895              		.cfi_endproc
 1896              	.LFE4:
 1897              		.size	CyPmHibernate, .-CyPmHibernate
 1898 000a 00BF     		.section	.text.CyPmReadStatus,"ax",%progbits
 1899              		.align	2
 1900              		.global	CyPmReadStatus
 1901              		.thumb
 1902              		.thumb_func
 1903              		.type	CyPmReadStatus, %function
 1904              	CyPmReadStatus:
 1905              	.LFB6:
1328:.\Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 73


 1906              		.loc 1 1328 0
 1907              		.cfi_startproc
 1908              		@ args = 0, pretend = 0, frame = 0
 1909              		@ frame_needed = 0, uses_anonymous_args = 0
 1910              	.LVL83:
 1911 0000 38B5     		push	{r3, r4, r5, lr}
 1912              		.cfi_def_cfa_offset 16
 1913              		.cfi_offset 3, -16
 1914              		.cfi_offset 4, -12
 1915              		.cfi_offset 5, -8
 1916              		.cfi_offset 14, -4
 1917 0002 0546     		mov	r5, r0
1334:.\Generated_Source\PSoC5/cyPm.c **** 
 1918              		.loc 1 1334 0
 1919 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1920              	.LVL84:
1337:.\Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1921              		.loc 1 1337 0
 1922 0008 074B     		ldr	r3, .L126
 1923 000a 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1924 000c 074A     		ldr	r2, .L126+4
 1925 000e 92F84230 		ldrb	r3, [r2, #66]	@ zero_extendqisi2
 1926 0012 0B43     		orrs	r3, r3, r1
1338:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1927              		.loc 1 1338 0
 1928 0014 03F00704 		and	r4, r3, #7
 1929              	.LVL85:
1339:.\Generated_Source\PSoC5/cyPm.c **** 
 1930              		.loc 1 1339 0
 1931 0018 23EA0503 		bic	r3, r3, r5
 1932 001c 82F84230 		strb	r3, [r2, #66]
1342:.\Generated_Source\PSoC5/cyPm.c **** 
 1933              		.loc 1 1342 0
 1934 0020 FFF7FEFF 		bl	CyExitCriticalSection
 1935              	.LVL86:
1345:.\Generated_Source\PSoC5/cyPm.c **** 
 1936              		.loc 1 1345 0
 1937 0024 2046     		mov	r0, r4
 1938 0026 38BD     		pop	{r3, r4, r5, pc}
 1939              	.LVL87:
 1940              	.L127:
 1941              		.align	2
 1942              	.L126:
 1943 0028 90430040 		.word	1073759120
 1944 002c 00000000 		.word	.LANCHOR0
 1945              		.cfi_endproc
 1946              	.LFE6:
 1947              		.size	CyPmReadStatus, .-CyPmReadStatus
 1948              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1949              		.align	2
 1950              		.global	CyPmCtwSetInterval
 1951              		.thumb
 1952              		.thumb_func
 1953              		.type	CyPmCtwSetInterval, %function
 1954              	CyPmCtwSetInterval:
 1955              	.LFB9:
1523:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 74


 1956              		.loc 1 1523 0
 1957              		.cfi_startproc
 1958              		@ args = 0, pretend = 0, frame = 0
 1959              		@ frame_needed = 0, uses_anonymous_args = 0
 1960              	.LVL88:
 1961 0000 38B5     		push	{r3, r4, r5, lr}
 1962              		.cfi_def_cfa_offset 16
 1963              		.cfi_offset 3, -16
 1964              		.cfi_offset 4, -12
 1965              		.cfi_offset 5, -8
 1966              		.cfi_offset 14, -4
 1967 0002 0546     		mov	r5, r0
1525:.\Generated_Source\PSoC5/cyPm.c **** 
 1968              		.loc 1 1525 0
 1969 0004 134C     		ldr	r4, .L133
 1970 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1971 0008 03F0F703 		and	r3, r3, #247
 1972 000c 2370     		strb	r3, [r4]
1528:.\Generated_Source\PSoC5/cyPm.c **** 
 1973              		.loc 1 1528 0
 1974 000e FFF7FEFF 		bl	CyILO_Start1K
 1975              	.LVL89:
1531:.\Generated_Source\PSoC5/cyPm.c ****     {
 1976              		.loc 1 1531 0
 1977 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1978 0014 13F0040F 		tst	r3, #4
 1979 0018 0FD0     		beq	.L129
1534:.\Generated_Source\PSoC5/cyPm.c ****         {
 1980              		.loc 1 1534 0
 1981 001a 0F4B     		ldr	r3, .L133+4
 1982 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1983 001e DBB2     		uxtb	r3, r3
 1984 0020 AB42     		cmp	r3, r5
 1985 0022 16D0     		beq	.L128
1537:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1986              		.loc 1 1537 0
 1987 0024 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1988 0026 02F0FB02 		and	r2, r2, #251
 1989 002a 2270     		strb	r2, [r4]
1538:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1990              		.loc 1 1538 0
 1991 002c 0A4A     		ldr	r2, .L133+4
 1992 002e 1570     		strb	r5, [r2]
1539:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 1993              		.loc 1 1539 0
 1994 0030 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1995 0032 42F00402 		orr	r2, r2, #4
 1996 0036 2270     		strb	r2, [r4]
 1997 0038 38BD     		pop	{r3, r4, r5, pc}
 1998              	.L129:
1545:.\Generated_Source\PSoC5/cyPm.c ****         {
 1999              		.loc 1 1545 0
 2000 003a 074B     		ldr	r3, .L133+4
 2001 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2002 003e DBB2     		uxtb	r3, r3
 2003 0040 AB42     		cmp	r3, r5
 2004 0042 01D0     		beq	.L131
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 75


1548:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2005              		.loc 1 1548 0
 2006 0044 044B     		ldr	r3, .L133+4
 2007 0046 1D70     		strb	r5, [r3]
 2008              	.L131:
1552:.\Generated_Source\PSoC5/cyPm.c ****     }
 2009              		.loc 1 1552 0
 2010 0048 024A     		ldr	r2, .L133
 2011 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2012 004c 43F00403 		orr	r3, r3, #4
 2013 0050 1370     		strb	r3, [r2]
 2014              	.L128:
 2015 0052 38BD     		pop	{r3, r4, r5, pc}
 2016              	.L134:
 2017              		.align	2
 2018              	.L133:
 2019 0054 82430040 		.word	1073759106
 2020 0058 81430040 		.word	1073759105
 2021              		.cfi_endproc
 2022              	.LFE9:
 2023              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 2024              		.section	.text.CyPmOppsSet,"ax",%progbits
 2025              		.align	2
 2026              		.global	CyPmOppsSet
 2027              		.thumb
 2028              		.thumb_func
 2029              		.type	CyPmOppsSet, %function
 2030              	CyPmOppsSet:
 2031              	.LFB10:
1575:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
 2032              		.loc 1 1575 0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 0
 2035              		@ frame_needed = 0, uses_anonymous_args = 0
 2036 0000 08B5     		push	{r3, lr}
 2037              		.cfi_def_cfa_offset 8
 2038              		.cfi_offset 3, -8
 2039              		.cfi_offset 14, -4
1577:.\Generated_Source\PSoC5/cyPm.c ****     {
 2040              		.loc 1 1577 0
 2041 0002 084B     		ldr	r3, .L138
 2042 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2043 0006 13F0010F 		tst	r3, #1
 2044 000a 01D1     		bne	.L136
1580:.\Generated_Source\PSoC5/cyPm.c ****     }
 2045              		.loc 1 1580 0
 2046 000c FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 2047              	.LVL90:
 2048              	.L136:
1584:.\Generated_Source\PSoC5/cyPm.c **** 
 2049              		.loc 1 1584 0
 2050 0010 054B     		ldr	r3, .L138+4
 2051 0012 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2052 0014 02F0DF02 		and	r2, r2, #223
 2053 0018 1A70     		strb	r2, [r3]
1587:.\Generated_Source\PSoC5/cyPm.c **** }
 2054              		.loc 1 1587 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 76


 2055 001a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2056 001c 42F01002 		orr	r2, r2, #16
 2057 0020 1A70     		strb	r2, [r3]
 2058 0022 08BD     		pop	{r3, pc}
 2059              	.L139:
 2060              		.align	2
 2061              	.L138:
 2062 0024 08430040 		.word	1073758984
 2063 0028 82430040 		.word	1073759106
 2064              		.cfi_endproc
 2065              	.LFE10:
 2066              		.size	CyPmOppsSet, .-CyPmOppsSet
 2067              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 2068              		.align	2
 2069              		.global	CyPmFtwSetInterval
 2070              		.thumb
 2071              		.thumb_func
 2072              		.type	CyPmFtwSetInterval, %function
 2073              	CyPmFtwSetInterval:
 2074              	.LFB11:
1612:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
 2075              		.loc 1 1612 0
 2076              		.cfi_startproc
 2077              		@ args = 0, pretend = 0, frame = 0
 2078              		@ frame_needed = 0, uses_anonymous_args = 0
 2079              	.LVL91:
 2080 0000 38B5     		push	{r3, r4, r5, lr}
 2081              		.cfi_def_cfa_offset 16
 2082              		.cfi_offset 3, -16
 2083              		.cfi_offset 4, -12
 2084              		.cfi_offset 5, -8
 2085              		.cfi_offset 14, -4
 2086 0002 0546     		mov	r5, r0
1614:.\Generated_Source\PSoC5/cyPm.c **** 
 2087              		.loc 1 1614 0
 2088 0004 134C     		ldr	r4, .L145
 2089 0006 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2090 0008 03F0FD03 		and	r3, r3, #253
 2091 000c 2370     		strb	r3, [r4]
1617:.\Generated_Source\PSoC5/cyPm.c **** 
 2092              		.loc 1 1617 0
 2093 000e FFF7FEFF 		bl	CyILO_Start100K
 2094              	.LVL92:
1620:.\Generated_Source\PSoC5/cyPm.c ****     {
 2095              		.loc 1 1620 0
 2096 0012 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2097 0014 13F0010F 		tst	r3, #1
 2098 0018 0FD0     		beq	.L141
1623:.\Generated_Source\PSoC5/cyPm.c ****         {
 2099              		.loc 1 1623 0
 2100 001a 0F4B     		ldr	r3, .L145+4
 2101 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2102 001e DBB2     		uxtb	r3, r3
 2103 0020 AB42     		cmp	r3, r5
 2104 0022 16D0     		beq	.L140
1626:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 2105              		.loc 1 1626 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 77


 2106 0024 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 2107 0026 02F0FE02 		and	r2, r2, #254
 2108 002a 2270     		strb	r2, [r4]
1627:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 2109              		.loc 1 1627 0
 2110 002c 0A4A     		ldr	r2, .L145+4
 2111 002e 1570     		strb	r5, [r2]
1628:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2112              		.loc 1 1628 0
 2113 0030 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 2114 0032 42F00102 		orr	r2, r2, #1
 2115 0036 2270     		strb	r2, [r4]
 2116 0038 38BD     		pop	{r3, r4, r5, pc}
 2117              	.L141:
1634:.\Generated_Source\PSoC5/cyPm.c ****         {
 2118              		.loc 1 1634 0
 2119 003a 074B     		ldr	r3, .L145+4
 2120 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2121 003e DBB2     		uxtb	r3, r3
 2122 0040 AB42     		cmp	r3, r5
 2123 0042 01D0     		beq	.L143
1637:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
 2124              		.loc 1 1637 0
 2125 0044 044B     		ldr	r3, .L145+4
 2126 0046 1D70     		strb	r5, [r3]
 2127              	.L143:
1641:.\Generated_Source\PSoC5/cyPm.c ****     }
 2128              		.loc 1 1641 0
 2129 0048 024A     		ldr	r2, .L145
 2130 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2131 004c 43F00103 		orr	r3, r3, #1
 2132 0050 1370     		strb	r3, [r2]
 2133              	.L140:
 2134 0052 38BD     		pop	{r3, r4, r5, pc}
 2135              	.L146:
 2136              		.align	2
 2137              	.L145:
 2138 0054 82430040 		.word	1073759106
 2139 0058 80430040 		.word	1073759104
 2140              		.cfi_endproc
 2141              	.LFE11:
 2142              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2143              		.section	.rodata
 2144              		.align	2
 2145              		.set	.LANCHOR1,. + 0
 2146              		.type	cyPmImoFreqReg2Mhz, %object
 2147              		.size	cyPmImoFreqReg2Mhz, 7
 2148              	cyPmImoFreqReg2Mhz:
 2149 0000 0C       		.byte	12
 2150 0001 06       		.byte	6
 2151 0002 18       		.byte	24
 2152 0003 03       		.byte	3
 2153 0004 30       		.byte	48
 2154 0005 3E       		.byte	62
 2155 0006 4A       		.byte	74
 2156 0007 00       		.space	1
 2157              	.LC0:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 78


 2158 0008 02       		.byte	2
 2159 0009 01       		.byte	1
 2160 000a 03       		.byte	3
 2161 000b 00       		.byte	0
 2162 000c 04       		.byte	4
 2163 000d 05       		.byte	5
 2164 000e 06       		.byte	6
 2165 000f 00       		.bss
 2166              		.align	2
 2167              		.set	.LANCHOR0,. + 0
 2168              		.type	cyPmBackup, %object
 2169              		.size	cyPmBackup, 47
 2170              	cyPmBackup:
 2171 0000 00000000 		.space	47
 2171      00000000 
 2171      00000000 
 2171      00000000 
 2171      00000000 
 2172 002f 00       		.space	1
 2173              		.type	cyPmClockBackup, %object
 2174              		.size	cyPmClockBackup, 18
 2175              	cyPmClockBackup:
 2176 0030 00000000 		.space	18
 2176      00000000 
 2176      00000000 
 2176      00000000 
 2176      0000
 2177              		.type	interruptStatus.4852, %object
 2178              		.size	interruptStatus.4852, 1
 2179              	interruptStatus.4852:
 2180 0042 00       		.space	1
 2181 0043 00       		.text
 2182              	.Letext0:
 2183              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 2184              		.file 3 ".\\Generated_Source\\PSoC5\\cyPm.h"
 2185              		.file 4 ".\\Generated_Source\\PSoC5\\CyLib.h"
 2186              		.file 5 ".\\Generated_Source\\PSoC5\\CyFlash.h"
 2187              		.section	.debug_info,"",%progbits
 2188              	.Ldebug_info0:
 2189 0000 510A0000 		.4byte	0xa51
 2190 0004 0400     		.2byte	0x4
 2191 0006 00000000 		.4byte	.Ldebug_abbrev0
 2192 000a 04       		.byte	0x4
 2193 000b 01       		.uleb128 0x1
 2194 000c 89050000 		.4byte	.LASF114
 2195 0010 01       		.byte	0x1
 2196 0011 AE010000 		.4byte	.LASF115
 2197 0015 8E060000 		.4byte	.LASF116
 2198 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2199 001d 00000000 		.4byte	0
 2200 0021 00000000 		.4byte	.Ldebug_line0
 2201 0025 02       		.uleb128 0x2
 2202 0026 01       		.byte	0x1
 2203 0027 06       		.byte	0x6
 2204 0028 33010000 		.4byte	.LASF0
 2205 002c 02       		.uleb128 0x2
 2206 002d 01       		.byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 79


 2207 002e 08       		.byte	0x8
 2208 002f 5C040000 		.4byte	.LASF1
 2209 0033 02       		.uleb128 0x2
 2210 0034 02       		.byte	0x2
 2211 0035 05       		.byte	0x5
 2212 0036 95040000 		.4byte	.LASF2
 2213 003a 02       		.uleb128 0x2
 2214 003b 02       		.byte	0x2
 2215 003c 07       		.byte	0x7
 2216 003d C1020000 		.4byte	.LASF3
 2217 0041 02       		.uleb128 0x2
 2218 0042 04       		.byte	0x4
 2219 0043 05       		.byte	0x5
 2220 0044 6C010000 		.4byte	.LASF4
 2221 0048 02       		.uleb128 0x2
 2222 0049 04       		.byte	0x4
 2223 004a 07       		.byte	0x7
 2224 004b 32020000 		.4byte	.LASF5
 2225 004f 02       		.uleb128 0x2
 2226 0050 08       		.byte	0x8
 2227 0051 05       		.byte	0x5
 2228 0052 25010000 		.4byte	.LASF6
 2229 0056 02       		.uleb128 0x2
 2230 0057 08       		.byte	0x8
 2231 0058 07       		.byte	0x7
 2232 0059 A2000000 		.4byte	.LASF7
 2233 005d 03       		.uleb128 0x3
 2234 005e 04       		.byte	0x4
 2235 005f 05       		.byte	0x5
 2236 0060 696E7400 		.ascii	"int\000"
 2237 0064 02       		.uleb128 0x2
 2238 0065 04       		.byte	0x4
 2239 0066 07       		.byte	0x7
 2240 0067 04020000 		.4byte	.LASF8
 2241 006b 04       		.uleb128 0x4
 2242 006c 87010000 		.4byte	.LASF9
 2243 0070 02       		.byte	0x2
 2244 0071 B4       		.byte	0xb4
 2245 0072 2C000000 		.4byte	0x2c
 2246 0076 04       		.uleb128 0x4
 2247 0077 14000000 		.4byte	.LASF10
 2248 007b 02       		.byte	0x2
 2249 007c B5       		.byte	0xb5
 2250 007d 3A000000 		.4byte	0x3a
 2251 0081 04       		.uleb128 0x4
 2252 0082 CE010000 		.4byte	.LASF11
 2253 0086 02       		.byte	0x2
 2254 0087 B6       		.byte	0xb6
 2255 0088 48000000 		.4byte	0x48
 2256 008c 02       		.uleb128 0x2
 2257 008d 04       		.byte	0x4
 2258 008e 04       		.byte	0x4
 2259 008f FD030000 		.4byte	.LASF12
 2260 0093 02       		.uleb128 0x2
 2261 0094 08       		.byte	0x8
 2262 0095 04       		.byte	0x4
 2263 0096 A7010000 		.4byte	.LASF13
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 80


 2264 009a 02       		.uleb128 0x2
 2265 009b 01       		.byte	0x1
 2266 009c 08       		.byte	0x8
 2267 009d BF040000 		.4byte	.LASF14
 2268 00a1 05       		.uleb128 0x5
 2269 00a2 6D060000 		.4byte	.LASF15
 2270 00a6 02       		.byte	0x2
 2271 00a7 5601     		.2byte	0x156
 2272 00a9 48000000 		.4byte	0x48
 2273 00ad 05       		.uleb128 0x5
 2274 00ae 44040000 		.4byte	.LASF16
 2275 00b2 02       		.byte	0x2
 2276 00b3 5E01     		.2byte	0x15e
 2277 00b5 B9000000 		.4byte	0xb9
 2278 00b9 06       		.uleb128 0x6
 2279 00ba 6B000000 		.4byte	0x6b
 2280 00be 02       		.uleb128 0x2
 2281 00bf 04       		.byte	0x4
 2282 00c0 07       		.byte	0x7
 2283 00c1 76030000 		.4byte	.LASF17
 2284 00c5 07       		.uleb128 0x7
 2285 00c6 4B020000 		.4byte	.LASF34
 2286 00ca 12       		.byte	0x12
 2287 00cb 03       		.byte	0x3
 2288 00cc F9       		.byte	0xf9
 2289 00cd 91010000 		.4byte	0x191
 2290 00d1 08       		.uleb128 0x8
 2291 00d2 A2030000 		.4byte	.LASF18
 2292 00d6 03       		.byte	0x3
 2293 00d7 FC       		.byte	0xfc
 2294 00d8 6B000000 		.4byte	0x6b
 2295 00dc 00       		.byte	0
 2296 00dd 08       		.uleb128 0x8
 2297 00de A9030000 		.4byte	.LASF19
 2298 00e2 03       		.byte	0x3
 2299 00e3 FD       		.byte	0xfd
 2300 00e4 6B000000 		.4byte	0x6b
 2301 00e8 01       		.byte	0x1
 2302 00e9 08       		.uleb128 0x8
 2303 00ea 51000000 		.4byte	.LASF20
 2304 00ee 03       		.byte	0x3
 2305 00ef FE       		.byte	0xfe
 2306 00f0 6B000000 		.4byte	0x6b
 2307 00f4 02       		.byte	0x2
 2308 00f5 08       		.uleb128 0x8
 2309 00f6 2A020000 		.4byte	.LASF21
 2310 00fa 03       		.byte	0x3
 2311 00fb FF       		.byte	0xff
 2312 00fc 6B000000 		.4byte	0x6b
 2313 0100 03       		.byte	0x3
 2314 0101 09       		.uleb128 0x9
 2315 0102 E2000000 		.4byte	.LASF22
 2316 0106 03       		.byte	0x3
 2317 0107 0001     		.2byte	0x100
 2318 0109 6B000000 		.4byte	0x6b
 2319 010d 04       		.byte	0x4
 2320 010e 09       		.uleb128 0x9
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 81


 2321 010f 76060000 		.4byte	.LASF23
 2322 0113 03       		.byte	0x3
 2323 0114 0101     		.2byte	0x101
 2324 0116 6B000000 		.4byte	0x6b
 2325 011a 05       		.byte	0x5
 2326 011b 09       		.uleb128 0x9
 2327 011c 03070000 		.4byte	.LASF24
 2328 0120 03       		.byte	0x3
 2329 0121 0201     		.2byte	0x102
 2330 0123 6B000000 		.4byte	0x6b
 2331 0127 06       		.byte	0x6
 2332 0128 09       		.uleb128 0x9
 2333 0129 F3030000 		.4byte	.LASF25
 2334 012d 03       		.byte	0x3
 2335 012e 0301     		.2byte	0x103
 2336 0130 6B000000 		.4byte	0x6b
 2337 0134 07       		.byte	0x7
 2338 0135 09       		.uleb128 0x9
 2339 0136 44030000 		.4byte	.LASF26
 2340 013a 03       		.byte	0x3
 2341 013b 0401     		.2byte	0x104
 2342 013d 6B000000 		.4byte	0x6b
 2343 0141 08       		.byte	0x8
 2344 0142 09       		.uleb128 0x9
 2345 0143 66010000 		.4byte	.LASF27
 2346 0147 03       		.byte	0x3
 2347 0148 0501     		.2byte	0x105
 2348 014a 6B000000 		.4byte	0x6b
 2349 014e 09       		.byte	0x9
 2350 014f 09       		.uleb128 0x9
 2351 0150 85000000 		.4byte	.LASF28
 2352 0154 03       		.byte	0x3
 2353 0155 0601     		.2byte	0x106
 2354 0157 6B000000 		.4byte	0x6b
 2355 015b 0A       		.byte	0xa
 2356 015c 09       		.uleb128 0x9
 2357 015d 3F010000 		.4byte	.LASF29
 2358 0161 03       		.byte	0x3
 2359 0162 0701     		.2byte	0x107
 2360 0164 76000000 		.4byte	0x76
 2361 0168 0C       		.byte	0xc
 2362 0169 09       		.uleb128 0x9
 2363 016a 7A040000 		.4byte	.LASF30
 2364 016e 03       		.byte	0x3
 2365 016f 0801     		.2byte	0x108
 2366 0171 6B000000 		.4byte	0x6b
 2367 0175 0E       		.byte	0xe
 2368 0176 09       		.uleb128 0x9
 2369 0177 D5010000 		.4byte	.LASF31
 2370 017b 03       		.byte	0x3
 2371 017c 0901     		.2byte	0x109
 2372 017e 6B000000 		.4byte	0x6b
 2373 0182 0F       		.byte	0xf
 2374 0183 09       		.uleb128 0x9
 2375 0184 62050000 		.4byte	.LASF32
 2376 0188 03       		.byte	0x3
 2377 0189 0A01     		.2byte	0x10a
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 82


 2378 018b 6B000000 		.4byte	0x6b
 2379 018f 10       		.byte	0x10
 2380 0190 00       		.byte	0
 2381 0191 05       		.uleb128 0x5
 2382 0192 A7020000 		.4byte	.LASF33
 2383 0196 03       		.byte	0x3
 2384 0197 0C01     		.2byte	0x10c
 2385 0199 C5000000 		.4byte	0xc5
 2386 019d 0A       		.uleb128 0xa
 2387 019e 78020000 		.4byte	.LASF35
 2388 01a2 2F       		.byte	0x2f
 2389 01a3 03       		.byte	0x3
 2390 01a4 0F01     		.2byte	0x10f
 2391 01a6 AF020000 		.4byte	0x2af
 2392 01aa 09       		.uleb128 0x9
 2393 01ab 18010000 		.4byte	.LASF36
 2394 01af 03       		.byte	0x3
 2395 01b0 1101     		.2byte	0x111
 2396 01b2 6B000000 		.4byte	0x6b
 2397 01b6 00       		.byte	0
 2398 01b7 09       		.uleb128 0x9
 2399 01b8 89040000 		.4byte	.LASF37
 2400 01bc 03       		.byte	0x3
 2401 01bd 1201     		.2byte	0x112
 2402 01bf 6B000000 		.4byte	0x6b
 2403 01c3 01       		.byte	0x1
 2404 01c4 09       		.uleb128 0x9
 2405 01c5 B1040000 		.4byte	.LASF38
 2406 01c9 03       		.byte	0x3
 2407 01ca 1301     		.2byte	0x113
 2408 01cc 6B000000 		.4byte	0x6b
 2409 01d0 02       		.byte	0x2
 2410 01d1 09       		.uleb128 0x9
 2411 01d2 6A030000 		.4byte	.LASF39
 2412 01d6 03       		.byte	0x3
 2413 01d7 1501     		.2byte	0x115
 2414 01d9 6B000000 		.4byte	0x6b
 2415 01dd 03       		.byte	0x3
 2416 01de 09       		.uleb128 0x9
 2417 01df 0A030000 		.4byte	.LASF40
 2418 01e3 03       		.byte	0x3
 2419 01e4 1F01     		.2byte	0x11f
 2420 01e6 6B000000 		.4byte	0x6b
 2421 01ea 04       		.byte	0x4
 2422 01eb 09       		.uleb128 0x9
 2423 01ec 15030000 		.4byte	.LASF41
 2424 01f0 03       		.byte	0x3
 2425 01f1 2001     		.2byte	0x120
 2426 01f3 6B000000 		.4byte	0x6b
 2427 01f7 05       		.byte	0x5
 2428 01f8 09       		.uleb128 0x9
 2429 01f9 20030000 		.4byte	.LASF42
 2430 01fd 03       		.byte	0x3
 2431 01fe 2101     		.2byte	0x121
 2432 0200 6B000000 		.4byte	0x6b
 2433 0204 06       		.byte	0x6
 2434 0205 09       		.uleb128 0x9
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 83


 2435 0206 39000000 		.4byte	.LASF43
 2436 020a 03       		.byte	0x3
 2437 020b 2301     		.2byte	0x123
 2438 020d 6B000000 		.4byte	0x6b
 2439 0211 07       		.byte	0x7
 2440 0212 09       		.uleb128 0x9
 2441 0213 45000000 		.4byte	.LASF44
 2442 0217 03       		.byte	0x3
 2443 0218 2401     		.2byte	0x124
 2444 021a 6B000000 		.4byte	0x6b
 2445 021e 08       		.byte	0x8
 2446 021f 09       		.uleb128 0x9
 2447 0220 11020000 		.4byte	.LASF45
 2448 0224 03       		.byte	0x3
 2449 0225 2601     		.2byte	0x126
 2450 0227 AF020000 		.4byte	0x2af
 2451 022b 09       		.byte	0x9
 2452 022c 09       		.uleb128 0x9
 2453 022d 44020000 		.4byte	.LASF46
 2454 0231 03       		.byte	0x3
 2455 0232 2901     		.2byte	0x129
 2456 0234 6B000000 		.4byte	0x6b
 2457 0238 25       		.byte	0x25
 2458 0239 09       		.uleb128 0x9
 2459 023a FA060000 		.4byte	.LASF47
 2460 023e 03       		.byte	0x3
 2461 023f 2A01     		.2byte	0x12a
 2462 0241 6B000000 		.4byte	0x6b
 2463 0245 26       		.byte	0x26
 2464 0246 09       		.uleb128 0x9
 2465 0247 17060000 		.4byte	.LASF48
 2466 024b 03       		.byte	0x3
 2467 024c 2B01     		.2byte	0x12b
 2468 024e 6B000000 		.4byte	0x6b
 2469 0252 27       		.byte	0x27
 2470 0253 09       		.uleb128 0x9
 2471 0254 D9000000 		.4byte	.LASF49
 2472 0258 03       		.byte	0x3
 2473 0259 2C01     		.2byte	0x12c
 2474 025b 6B000000 		.4byte	0x6b
 2475 025f 28       		.byte	0x28
 2476 0260 09       		.uleb128 0x9
 2477 0261 FF000000 		.4byte	.LASF50
 2478 0265 03       		.byte	0x3
 2479 0266 2D01     		.2byte	0x12d
 2480 0268 6B000000 		.4byte	0x6b
 2481 026c 29       		.byte	0x29
 2482 026d 09       		.uleb128 0x9
 2483 026e 23040000 		.4byte	.LASF51
 2484 0272 03       		.byte	0x3
 2485 0273 2E01     		.2byte	0x12e
 2486 0275 6B000000 		.4byte	0x6b
 2487 0279 2A       		.byte	0x2a
 2488 027a 09       		.uleb128 0x9
 2489 027b 86060000 		.4byte	.LASF52
 2490 027f 03       		.byte	0x3
 2491 0280 2F01     		.2byte	0x12f
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 84


 2492 0282 6B000000 		.4byte	0x6b
 2493 0286 2B       		.byte	0x2b
 2494 0287 09       		.uleb128 0x9
 2495 0288 F9010000 		.4byte	.LASF53
 2496 028c 03       		.byte	0x3
 2497 028d 3101     		.2byte	0x131
 2498 028f 6B000000 		.4byte	0x6b
 2499 0293 2C       		.byte	0x2c
 2500 0294 09       		.uleb128 0x9
 2501 0295 EC040000 		.4byte	.LASF54
 2502 0299 03       		.byte	0x3
 2503 029a 3201     		.2byte	0x132
 2504 029c 6B000000 		.4byte	0x6b
 2505 02a0 2D       		.byte	0x2d
 2506 02a1 09       		.uleb128 0x9
 2507 02a2 38030000 		.4byte	.LASF55
 2508 02a6 03       		.byte	0x3
 2509 02a7 3401     		.2byte	0x134
 2510 02a9 6B000000 		.4byte	0x6b
 2511 02ad 2E       		.byte	0x2e
 2512 02ae 00       		.byte	0
 2513 02af 0B       		.uleb128 0xb
 2514 02b0 6B000000 		.4byte	0x6b
 2515 02b4 BF020000 		.4byte	0x2bf
 2516 02b8 0C       		.uleb128 0xc
 2517 02b9 BE000000 		.4byte	0xbe
 2518 02bd 1B       		.byte	0x1b
 2519 02be 00       		.byte	0
 2520 02bf 05       		.uleb128 0x5
 2521 02c0 5E000000 		.4byte	.LASF56
 2522 02c4 03       		.byte	0x3
 2523 02c5 3601     		.2byte	0x136
 2524 02c7 9D010000 		.4byte	0x19d
 2525 02cb 0D       		.uleb128 0xd
 2526 02cc 9F040000 		.4byte	.LASF57
 2527 02d0 01       		.byte	0x1
 2528 02d1 8406     		.2byte	0x684
 2529 02d3 00000000 		.4byte	.LFB12
 2530 02d7 DC010000 		.4byte	.LFE12-.LFB12
 2531 02db 01       		.uleb128 0x1
 2532 02dc 9C       		.byte	0x9c
 2533 02dd 0D       		.uleb128 0xd
 2534 02de 27000000 		.4byte	.LASF58
 2535 02e2 01       		.byte	0x1
 2536 02e3 0707     		.2byte	0x707
 2537 02e5 00000000 		.4byte	.LFB13
 2538 02e9 D4000000 		.4byte	.LFE13-.LFB13
 2539 02ed 01       		.uleb128 0x1
 2540 02ee 9C       		.byte	0x9c
 2541 02ef 0E       		.uleb128 0xe
 2542 02f0 B9000000 		.4byte	.LASF59
 2543 02f4 01       		.byte	0x1
 2544 02f5 5407     		.2byte	0x754
 2545 02f7 00000000 		.4byte	.LFB14
 2546 02fb A0000000 		.4byte	.LFE14-.LFB14
 2547 02ff 01       		.uleb128 0x1
 2548 0300 9C       		.byte	0x9c
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 85


 2549 0301 21030000 		.4byte	0x321
 2550 0305 0F       		.uleb128 0xf
 2551 0306 30000000 		.4byte	.LVL0
 2552 030a CF080000 		.4byte	0x8cf
 2553 030e 0F       		.uleb128 0xf
 2554 030f 64000000 		.4byte	.LVL1
 2555 0313 D6080000 		.4byte	0x8d6
 2556 0317 0F       		.uleb128 0xf
 2557 0318 84000000 		.4byte	.LVL2
 2558 031c DD080000 		.4byte	0x8dd
 2559 0320 00       		.byte	0
 2560 0321 0E       		.uleb128 0xe
 2561 0322 40060000 		.4byte	.LASF60
 2562 0326 01       		.byte	0x1
 2563 0327 5B05     		.2byte	0x55b
 2564 0329 00000000 		.4byte	.LFB7
 2565 032d 8C000000 		.4byte	.LFE7-.LFB7
 2566 0331 01       		.uleb128 0x1
 2567 0332 9C       		.byte	0x9c
 2568 0333 5D030000 		.4byte	0x35d
 2569 0337 10       		.uleb128 0x10
 2570 0338 1C000000 		.4byte	.LVL3
 2571 033c E4080000 		.4byte	0x8e4
 2572 0340 4A030000 		.4byte	0x34a
 2573 0344 11       		.uleb128 0x11
 2574 0345 01       		.uleb128 0x1
 2575 0346 50       		.byte	0x50
 2576 0347 01       		.uleb128 0x1
 2577 0348 31       		.byte	0x31
 2578 0349 00       		.byte	0
 2579 034a 0F       		.uleb128 0xf
 2580 034b 58000000 		.4byte	.LVL4
 2581 034f EF020000 		.4byte	0x2ef
 2582 0353 0F       		.uleb128 0xf
 2583 0354 5C000000 		.4byte	.LVL5
 2584 0358 CB020000 		.4byte	0x2cb
 2585 035c 00       		.byte	0
 2586 035d 0E       		.uleb128 0xe
 2587 035e 75010000 		.4byte	.LASF61
 2588 0362 01       		.byte	0x1
 2589 0363 9307     		.2byte	0x793
 2590 0365 00000000 		.4byte	.LFB15
 2591 0369 48000000 		.4byte	.LFE15-.LFB15
 2592 036d 01       		.uleb128 0x1
 2593 036e 9C       		.byte	0x9c
 2594 036f 8F030000 		.4byte	0x38f
 2595 0373 0F       		.uleb128 0xf
 2596 0374 1A000000 		.4byte	.LVL6
 2597 0378 F9080000 		.4byte	0x8f9
 2598 037c 0F       		.uleb128 0xf
 2599 037d 32000000 		.4byte	.LVL7
 2600 0381 0F090000 		.4byte	0x90f
 2601 0385 0F       		.uleb128 0xf
 2602 0386 40000000 		.4byte	.LVL8
 2603 038a 25090000 		.4byte	0x925
 2604 038e 00       		.byte	0
 2605 038f 0E       		.uleb128 0xe
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 86


 2606 0390 E5010000 		.4byte	.LASF62
 2607 0394 01       		.byte	0x1
 2608 0395 B505     		.2byte	0x5b5
 2609 0397 00000000 		.4byte	.LFB8
 2610 039b 58000000 		.4byte	.LFE8-.LFB8
 2611 039f 01       		.uleb128 0x1
 2612 03a0 9C       		.byte	0x9c
 2613 03a1 D3030000 		.4byte	0x3d3
 2614 03a5 0F       		.uleb128 0xf
 2615 03a6 06000000 		.4byte	.LVL9
 2616 03aa 5D030000 		.4byte	0x35d
 2617 03ae 0F       		.uleb128 0xf
 2618 03af 0A000000 		.4byte	.LVL10
 2619 03b3 DD020000 		.4byte	0x2dd
 2620 03b7 0F       		.uleb128 0xf
 2621 03b8 16000000 		.4byte	.LVL11
 2622 03bc 2C090000 		.4byte	0x92c
 2623 03c0 0F       		.uleb128 0xf
 2624 03c1 22000000 		.4byte	.LVL12
 2625 03c5 33090000 		.4byte	0x933
 2626 03c9 0F       		.uleb128 0xf
 2627 03ca 2A000000 		.4byte	.LVL13
 2628 03ce E4080000 		.4byte	0x8e4
 2629 03d2 00       		.byte	0
 2630 03d3 12       		.uleb128 0x12
 2631 03d4 4E030000 		.4byte	.LASF63
 2632 03d8 01       		.byte	0x1
 2633 03d9 54       		.byte	0x54
 2634 03da 00000000 		.4byte	.LFB0
 2635 03de 18020000 		.4byte	.LFE0-.LFB0
 2636 03e2 01       		.uleb128 0x1
 2637 03e3 9C       		.byte	0x9c
 2638 03e4 F2040000 		.4byte	0x4f2
 2639 03e8 10       		.uleb128 0x10
 2640 03e9 3A000000 		.4byte	.LVL14
 2641 03ed 3A090000 		.4byte	0x93a
 2642 03f1 FC030000 		.4byte	0x3fc
 2643 03f5 11       		.uleb128 0x11
 2644 03f6 01       		.uleb128 0x1
 2645 03f7 50       		.byte	0x50
 2646 03f8 02       		.uleb128 0x2
 2647 03f9 08       		.byte	0x8
 2648 03fa 37       		.byte	0x37
 2649 03fb 00       		.byte	0
 2650 03fc 10       		.uleb128 0x10
 2651 03fd 96000000 		.4byte	.LVL15
 2652 0401 4B090000 		.4byte	0x94b
 2653 0405 0F040000 		.4byte	0x40f
 2654 0409 11       		.uleb128 0x11
 2655 040a 01       		.uleb128 0x1
 2656 040b 50       		.byte	0x50
 2657 040c 01       		.uleb128 0x1
 2658 040d 30       		.byte	0x30
 2659 040e 00       		.byte	0
 2660 040f 10       		.uleb128 0x10
 2661 0410 9E000000 		.4byte	.LVL16
 2662 0414 4B090000 		.4byte	0x94b
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 87


 2663 0418 22040000 		.4byte	0x422
 2664 041c 11       		.uleb128 0x11
 2665 041d 01       		.uleb128 0x1
 2666 041e 50       		.byte	0x50
 2667 041f 01       		.uleb128 0x1
 2668 0420 32       		.byte	0x32
 2669 0421 00       		.byte	0
 2670 0422 10       		.uleb128 0x10
 2671 0423 A6000000 		.4byte	.LVL17
 2672 0427 4B090000 		.4byte	0x94b
 2673 042b 35040000 		.4byte	0x435
 2674 042f 11       		.uleb128 0x11
 2675 0430 01       		.uleb128 0x1
 2676 0431 50       		.byte	0x50
 2677 0432 01       		.uleb128 0x1
 2678 0433 33       		.byte	0x33
 2679 0434 00       		.byte	0
 2680 0435 10       		.uleb128 0x10
 2681 0436 AE000000 		.4byte	.LVL18
 2682 043a 5C090000 		.4byte	0x95c
 2683 043e 48040000 		.4byte	0x448
 2684 0442 11       		.uleb128 0x11
 2685 0443 01       		.uleb128 0x1
 2686 0444 50       		.byte	0x50
 2687 0445 01       		.uleb128 0x1
 2688 0446 30       		.byte	0x30
 2689 0447 00       		.byte	0
 2690 0448 0F       		.uleb128 0xf
 2691 0449 C4000000 		.4byte	.LVL19
 2692 044d 6D090000 		.4byte	0x96d
 2693 0451 10       		.uleb128 0x10
 2694 0452 D4000000 		.4byte	.LVL20
 2695 0456 74090000 		.4byte	0x974
 2696 045a 64040000 		.4byte	0x464
 2697 045e 11       		.uleb128 0x11
 2698 045f 01       		.uleb128 0x1
 2699 0460 50       		.byte	0x50
 2700 0461 01       		.uleb128 0x1
 2701 0462 34       		.byte	0x34
 2702 0463 00       		.byte	0
 2703 0464 10       		.uleb128 0x10
 2704 0465 F4000000 		.4byte	.LVL21
 2705 0469 85090000 		.4byte	0x985
 2706 046d 77040000 		.4byte	0x477
 2707 0471 11       		.uleb128 0x11
 2708 0472 01       		.uleb128 0x1
 2709 0473 50       		.byte	0x50
 2710 0474 01       		.uleb128 0x1
 2711 0475 30       		.byte	0x30
 2712 0476 00       		.byte	0
 2713 0477 10       		.uleb128 0x10
 2714 0478 FA000000 		.4byte	.LVL22
 2715 047c 96090000 		.4byte	0x996
 2716 0480 8A040000 		.4byte	0x48a
 2717 0484 11       		.uleb128 0x11
 2718 0485 01       		.uleb128 0x1
 2719 0486 50       		.byte	0x50
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 88


 2720 0487 01       		.uleb128 0x1
 2721 0488 36       		.byte	0x36
 2722 0489 00       		.byte	0
 2723 048a 10       		.uleb128 0x10
 2724 048b 22010000 		.4byte	.LVL23
 2725 048f A7090000 		.4byte	0x9a7
 2726 0493 9D040000 		.4byte	0x49d
 2727 0497 11       		.uleb128 0x11
 2728 0498 01       		.uleb128 0x1
 2729 0499 50       		.byte	0x50
 2730 049a 01       		.uleb128 0x1
 2731 049b 30       		.byte	0x30
 2732 049c 00       		.byte	0
 2733 049d 0F       		.uleb128 0xf
 2734 049e 58010000 		.4byte	.LVL24
 2735 04a2 B8090000 		.4byte	0x9b8
 2736 04a6 10       		.uleb128 0x10
 2737 04a7 6C010000 		.4byte	.LVL25
 2738 04ab BF090000 		.4byte	0x9bf
 2739 04af B9040000 		.4byte	0x4b9
 2740 04b3 11       		.uleb128 0x11
 2741 04b4 01       		.uleb128 0x1
 2742 04b5 50       		.byte	0x50
 2743 04b6 01       		.uleb128 0x1
 2744 04b7 30       		.byte	0x30
 2745 04b8 00       		.byte	0
 2746 04b9 10       		.uleb128 0x10
 2747 04ba 7A010000 		.4byte	.LVL26
 2748 04be 4B090000 		.4byte	0x94b
 2749 04c2 CC040000 		.4byte	0x4cc
 2750 04c6 11       		.uleb128 0x11
 2751 04c7 01       		.uleb128 0x1
 2752 04c8 50       		.byte	0x50
 2753 04c9 01       		.uleb128 0x1
 2754 04ca 30       		.byte	0x30
 2755 04cb 00       		.byte	0
 2756 04cc 10       		.uleb128 0x10
 2757 04cd 94010000 		.4byte	.LVL27
 2758 04d1 D0090000 		.4byte	0x9d0
 2759 04d5 DF040000 		.4byte	0x4df
 2760 04d9 11       		.uleb128 0x11
 2761 04da 01       		.uleb128 0x1
 2762 04db 50       		.byte	0x50
 2763 04dc 01       		.uleb128 0x1
 2764 04dd 30       		.byte	0x30
 2765 04de 00       		.byte	0
 2766 04df 0F       		.uleb128 0xf
 2767 04e0 A4010000 		.4byte	.LVL28
 2768 04e4 3A090000 		.4byte	0x93a
 2769 04e8 0F       		.uleb128 0xf
 2770 04e9 BA010000 		.4byte	.LVL29
 2771 04ed E1090000 		.4byte	0x9e1
 2772 04f1 00       		.byte	0
 2773 04f2 13       		.uleb128 0x13
 2774 04f3 90000000 		.4byte	.LASF64
 2775 04f7 01       		.byte	0x1
 2776 04f8 1E01     		.2byte	0x11e
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 89


 2777 04fa 00000000 		.4byte	.LFB1
 2778 04fe 4C020000 		.4byte	.LFE1-.LFB1
 2779 0502 01       		.uleb128 0x1
 2780 0503 9C       		.byte	0x9c
 2781 0504 2D060000 		.4byte	0x62d
 2782 0508 14       		.uleb128 0x14
 2783 0509 82050000 		.4byte	.LASF65
 2784 050d 01       		.byte	0x1
 2785 050e 2001     		.2byte	0x120
 2786 0510 A1000000 		.4byte	0xa1
 2787 0514 10       		.byte	0x10
 2788 0515 15       		.uleb128 0x15
 2789 0516 6900     		.ascii	"i\000"
 2790 0518 01       		.byte	0x1
 2791 0519 2101     		.2byte	0x121
 2792 051b 76000000 		.4byte	0x76
 2793 051f 00000000 		.4byte	.LLST0
 2794 0523 16       		.uleb128 0x16
 2795 0524 2B030000 		.4byte	.LASF66
 2796 0528 01       		.byte	0x1
 2797 0529 2201     		.2byte	0x122
 2798 052b 76000000 		.4byte	0x76
 2799 052f 4D000000 		.4byte	.LLST1
 2800 0533 17       		.uleb128 0x17
 2801 0534 8F030000 		.4byte	.LASF67
 2802 0538 01       		.byte	0x1
 2803 0539 2601     		.2byte	0x126
 2804 053b 3D060000 		.4byte	0x63d
 2805 053f 02       		.uleb128 0x2
 2806 0540 91       		.byte	0x91
 2807 0541 70       		.sleb128 -16
 2808 0542 0F       		.uleb128 0xf
 2809 0543 3A000000 		.4byte	.LVL31
 2810 0547 E8090000 		.4byte	0x9e8
 2811 054b 10       		.uleb128 0x10
 2812 054c 54000000 		.4byte	.LVL32
 2813 0550 F9090000 		.4byte	0x9f9
 2814 0554 5E050000 		.4byte	0x55e
 2815 0558 11       		.uleb128 0x11
 2816 0559 01       		.uleb128 0x1
 2817 055a 50       		.byte	0x50
 2818 055b 01       		.uleb128 0x1
 2819 055c 30       		.byte	0x30
 2820 055d 00       		.byte	0
 2821 055e 0F       		.uleb128 0xf
 2822 055f 72000000 		.4byte	.LVL35
 2823 0563 E8090000 		.4byte	0x9e8
 2824 0567 10       		.uleb128 0x10
 2825 0568 8A000000 		.4byte	.LVL39
 2826 056c 3A090000 		.4byte	0x93a
 2827 0570 7B050000 		.4byte	0x57b
 2828 0574 11       		.uleb128 0x11
 2829 0575 01       		.uleb128 0x1
 2830 0576 50       		.byte	0x50
 2831 0577 02       		.uleb128 0x2
 2832 0578 08       		.byte	0x8
 2833 0579 37       		.byte	0x37
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 90


 2834 057a 00       		.byte	0
 2835 057b 0F       		.uleb128 0xf
 2836 057c AC000000 		.4byte	.LVL40
 2837 0580 BF090000 		.4byte	0x9bf
 2838 0584 0F       		.uleb128 0xf
 2839 0585 B6000000 		.4byte	.LVL41
 2840 0589 4B090000 		.4byte	0x94b
 2841 058d 10       		.uleb128 0x10
 2842 058e DA000000 		.4byte	.LVL42
 2843 0592 74090000 		.4byte	0x974
 2844 0596 A0050000 		.4byte	0x5a0
 2845 059a 11       		.uleb128 0x11
 2846 059b 01       		.uleb128 0x1
 2847 059c 50       		.byte	0x50
 2848 059d 01       		.uleb128 0x1
 2849 059e 38       		.byte	0x38
 2850 059f 00       		.byte	0
 2851 05a0 0F       		.uleb128 0xf
 2852 05a1 EE000000 		.4byte	.LVL43
 2853 05a5 74090000 		.4byte	0x974
 2854 05a9 10       		.uleb128 0x10
 2855 05aa 28010000 		.4byte	.LVL44
 2856 05ae 85090000 		.4byte	0x985
 2857 05b2 BC050000 		.4byte	0x5bc
 2858 05b6 11       		.uleb128 0x11
 2859 05b7 01       		.uleb128 0x1
 2860 05b8 50       		.byte	0x50
 2861 05b9 01       		.uleb128 0x1
 2862 05ba 30       		.byte	0x30
 2863 05bb 00       		.byte	0
 2864 05bc 0F       		.uleb128 0xf
 2865 05bd 32010000 		.4byte	.LVL45
 2866 05c1 A7090000 		.4byte	0x9a7
 2867 05c5 0F       		.uleb128 0xf
 2868 05c6 3E010000 		.4byte	.LVL46
 2869 05ca 0E0A0000 		.4byte	0xa0e
 2870 05ce 10       		.uleb128 0x10
 2871 05cf 70010000 		.4byte	.LVL47
 2872 05d3 150A0000 		.4byte	0xa15
 2873 05d7 E1050000 		.4byte	0x5e1
 2874 05db 11       		.uleb128 0x11
 2875 05dc 01       		.uleb128 0x1
 2876 05dd 50       		.byte	0x50
 2877 05de 01       		.uleb128 0x1
 2878 05df 30       		.byte	0x30
 2879 05e0 00       		.byte	0
 2880 05e1 10       		.uleb128 0x10
 2881 05e2 76010000 		.4byte	.LVL48
 2882 05e6 96090000 		.4byte	0x996
 2883 05ea F5050000 		.4byte	0x5f5
 2884 05ee 11       		.uleb128 0x11
 2885 05ef 01       		.uleb128 0x1
 2886 05f0 50       		.byte	0x50
 2887 05f1 02       		.uleb128 0x2
 2888 05f2 08       		.byte	0x8
 2889 05f3 50       		.byte	0x50
 2890 05f4 00       		.byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 91


 2891 05f5 10       		.uleb128 0x10
 2892 05f6 84010000 		.4byte	.LVL51
 2893 05fa 96090000 		.4byte	0x996
 2894 05fe 08060000 		.4byte	0x608
 2895 0602 11       		.uleb128 0x11
 2896 0603 01       		.uleb128 0x1
 2897 0604 50       		.byte	0x50
 2898 0605 01       		.uleb128 0x1
 2899 0606 31       		.byte	0x31
 2900 0607 00       		.byte	0
 2901 0608 0F       		.uleb128 0xf
 2902 0609 BE010000 		.4byte	.LVL55
 2903 060d BF090000 		.4byte	0x9bf
 2904 0611 0F       		.uleb128 0xf
 2905 0612 C8010000 		.4byte	.LVL56
 2906 0616 4B090000 		.4byte	0x94b
 2907 061a 0F       		.uleb128 0xf
 2908 061b DE010000 		.4byte	.LVL57
 2909 061f 2A0A0000 		.4byte	0xa2a
 2910 0623 0F       		.uleb128 0xf
 2911 0624 F6010000 		.4byte	.LVL60
 2912 0628 D0090000 		.4byte	0x9d0
 2913 062c 00       		.byte	0
 2914 062d 0B       		.uleb128 0xb
 2915 062e 6B000000 		.4byte	0x6b
 2916 0632 3D060000 		.4byte	0x63d
 2917 0636 0C       		.uleb128 0xc
 2918 0637 BE000000 		.4byte	0xbe
 2919 063b 06       		.byte	0x6
 2920 063c 00       		.byte	0
 2921 063d 18       		.uleb128 0x18
 2922 063e 2D060000 		.4byte	0x62d
 2923 0642 13       		.uleb128 0x13
 2924 0643 2B040000 		.4byte	.LASF68
 2925 0647 01       		.byte	0x1
 2926 0648 8802     		.2byte	0x288
 2927 064a 00000000 		.4byte	.LFB2
 2928 064e 6C000000 		.4byte	.LFE2-.LFB2
 2929 0652 01       		.uleb128 0x1
 2930 0653 9C       		.byte	0x9c
 2931 0654 88060000 		.4byte	0x688
 2932 0658 19       		.uleb128 0x19
 2933 0659 4F060000 		.4byte	.LASF69
 2934 065d 01       		.byte	0x1
 2935 065e 8802     		.2byte	0x288
 2936 0660 76000000 		.4byte	0x76
 2937 0664 6F000000 		.4byte	.LLST2
 2938 0668 19       		.uleb128 0x19
 2939 0669 C0030000 		.4byte	.LASF70
 2940 066d 01       		.byte	0x1
 2941 066e 8802     		.2byte	0x288
 2942 0670 76000000 		.4byte	0x76
 2943 0674 90000000 		.4byte	.LLST3
 2944 0678 1A       		.uleb128 0x1a
 2945 0679 0C000000 		.4byte	.LVL63
 2946 067d 5C090000 		.4byte	0x95c
 2947 0681 11       		.uleb128 0x11
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 92


 2948 0682 01       		.uleb128 0x1
 2949 0683 50       		.byte	0x50
 2950 0684 01       		.uleb128 0x1
 2951 0685 30       		.byte	0x30
 2952 0686 00       		.byte	0
 2953 0687 00       		.byte	0
 2954 0688 13       		.uleb128 0x13
 2955 0689 19040000 		.4byte	.LASF71
 2956 068d 01       		.byte	0x1
 2957 068e 5403     		.2byte	0x354
 2958 0690 00000000 		.4byte	.LFB3
 2959 0694 F4000000 		.4byte	.LFE3-.LFB3
 2960 0698 01       		.uleb128 0x1
 2961 0699 9C       		.byte	0x9c
 2962 069a 16070000 		.4byte	0x716
 2963 069e 19       		.uleb128 0x19
 2964 069f 4F060000 		.4byte	.LASF69
 2965 06a3 01       		.byte	0x1
 2966 06a4 5403     		.2byte	0x354
 2967 06a6 6B000000 		.4byte	0x6b
 2968 06aa B1000000 		.4byte	.LLST4
 2969 06ae 19       		.uleb128 0x19
 2970 06af C0030000 		.4byte	.LASF70
 2971 06b3 01       		.byte	0x1
 2972 06b4 5403     		.2byte	0x354
 2973 06b6 76000000 		.4byte	0x76
 2974 06ba D2000000 		.4byte	.LLST5
 2975 06be 16       		.uleb128 0x16
 2976 06bf 49010000 		.4byte	.LASF72
 2977 06c3 01       		.byte	0x1
 2978 06c4 5603     		.2byte	0x356
 2979 06c6 6B000000 		.4byte	0x6b
 2980 06ca F3000000 		.4byte	.LLST6
 2981 06ce 0F       		.uleb128 0xf
 2982 06cf 0A000000 		.4byte	.LVL65
 2983 06d3 310A0000 		.4byte	0xa31
 2984 06d7 0F       		.uleb128 0xf
 2985 06d8 28000000 		.4byte	.LVL67
 2986 06dc 3C0A0000 		.4byte	0xa3c
 2987 06e0 10       		.uleb128 0x10
 2988 06e1 30000000 		.4byte	.LVL70
 2989 06e5 5C090000 		.4byte	0x95c
 2990 06e9 F3060000 		.4byte	0x6f3
 2991 06ed 11       		.uleb128 0x11
 2992 06ee 01       		.uleb128 0x1
 2993 06ef 50       		.byte	0x50
 2994 06f0 01       		.uleb128 0x1
 2995 06f1 30       		.byte	0x30
 2996 06f2 00       		.byte	0
 2997 06f3 0F       		.uleb128 0xf
 2998 06f4 34000000 		.4byte	.LVL71
 2999 06f8 CB020000 		.4byte	0x2cb
 3000 06fc 0F       		.uleb128 0xf
 3001 06fd C0000000 		.4byte	.LVL72
 3002 0701 DD020000 		.4byte	0x2dd
 3003 0705 1A       		.uleb128 0x1a
 3004 0706 DA000000 		.4byte	.LVL73
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 93


 3005 070a 3C0A0000 		.4byte	0xa3c
 3006 070e 11       		.uleb128 0x11
 3007 070f 01       		.uleb128 0x1
 3008 0710 50       		.byte	0x50
 3009 0711 02       		.uleb128 0x2
 3010 0712 75       		.byte	0x75
 3011 0713 00       		.sleb128 0
 3012 0714 00       		.byte	0
 3013 0715 00       		.byte	0
 3014 0716 13       		.uleb128 0x13
 3015 0717 7F030000 		.4byte	.LASF73
 3016 071b 01       		.byte	0x1
 3017 071c AC04     		.2byte	0x4ac
 3018 071e 00000000 		.4byte	.LFB5
 3019 0722 F4000000 		.4byte	.LFE5-.LFB5
 3020 0726 01       		.uleb128 0x1
 3021 0727 9C       		.byte	0x9c
 3022 0728 81070000 		.4byte	0x781
 3023 072c 19       		.uleb128 0x19
 3024 072d C0030000 		.4byte	.LASF70
 3025 0731 01       		.byte	0x1
 3026 0732 AC04     		.2byte	0x4ac
 3027 0734 76000000 		.4byte	0x76
 3028 0738 11010000 		.4byte	.LLST7
 3029 073c 16       		.uleb128 0x16
 3030 073d 49010000 		.4byte	.LASF72
 3031 0741 01       		.byte	0x1
 3032 0742 AE04     		.2byte	0x4ae
 3033 0744 6B000000 		.4byte	0x6b
 3034 0748 32010000 		.4byte	.LLST8
 3035 074c 0F       		.uleb128 0xf
 3036 074d 08000000 		.4byte	.LVL75
 3037 0751 310A0000 		.4byte	0xa31
 3038 0755 0F       		.uleb128 0xf
 3039 0756 22000000 		.4byte	.LVL77
 3040 075a 21030000 		.4byte	0x321
 3041 075e 0F       		.uleb128 0xf
 3042 075f 5E000000 		.4byte	.LVL79
 3043 0763 3C0A0000 		.4byte	0xa3c
 3044 0767 0F       		.uleb128 0xf
 3045 0768 BC000000 		.4byte	.LVL80
 3046 076c 8F030000 		.4byte	0x38f
 3047 0770 1A       		.uleb128 0x1a
 3048 0771 D6000000 		.4byte	.LVL81
 3049 0775 3C0A0000 		.4byte	0xa3c
 3050 0779 11       		.uleb128 0x11
 3051 077a 01       		.uleb128 0x1
 3052 077b 50       		.byte	0x50
 3053 077c 02       		.uleb128 0x2
 3054 077d 75       		.byte	0x75
 3055 077e 00       		.sleb128 0
 3056 077f 00       		.byte	0
 3057 0780 00       		.byte	0
 3058 0781 13       		.uleb128 0x13
 3059 0782 FC040000 		.4byte	.LASF74
 3060 0786 01       		.byte	0x1
 3061 0787 6A04     		.2byte	0x46a
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 94


 3062 0789 00000000 		.4byte	.LFB4
 3063 078d 0A000000 		.4byte	.LFE4-.LFB4
 3064 0791 01       		.uleb128 0x1
 3065 0792 9C       		.byte	0x9c
 3066 0793 A8070000 		.4byte	0x7a8
 3067 0797 1A       		.uleb128 0x1a
 3068 0798 08000000 		.4byte	.LVL82
 3069 079c 16070000 		.4byte	0x716
 3070 07a0 11       		.uleb128 0x11
 3071 07a1 01       		.uleb128 0x1
 3072 07a2 50       		.byte	0x50
 3073 07a3 02       		.uleb128 0x2
 3074 07a4 08       		.byte	0x8
 3075 07a5 40       		.byte	0x40
 3076 07a6 00       		.byte	0
 3077 07a7 00       		.byte	0
 3078 07a8 1B       		.uleb128 0x1b
 3079 07a9 3F050000 		.4byte	.LASF117
 3080 07ad 01       		.byte	0x1
 3081 07ae 2F05     		.2byte	0x52f
 3082 07b0 6B000000 		.4byte	0x6b
 3083 07b4 00000000 		.4byte	.LFB6
 3084 07b8 30000000 		.4byte	.LFE6-.LFB6
 3085 07bc 01       		.uleb128 0x1
 3086 07bd 9C       		.byte	0x9c
 3087 07be 17080000 		.4byte	0x817
 3088 07c2 19       		.uleb128 0x19
 3089 07c3 F4010000 		.4byte	.LASF75
 3090 07c7 01       		.byte	0x1
 3091 07c8 2F05     		.2byte	0x52f
 3092 07ca 6B000000 		.4byte	0x6b
 3093 07ce 50010000 		.4byte	.LLST9
 3094 07d2 17       		.uleb128 0x17
 3095 07d3 0D070000 		.4byte	.LASF76
 3096 07d7 01       		.byte	0x1
 3097 07d8 3105     		.2byte	0x531
 3098 07da 6B000000 		.4byte	0x6b
 3099 07de 05       		.uleb128 0x5
 3100 07df 03       		.byte	0x3
 3101 07e0 42000000 		.4byte	interruptStatus.4852
 3102 07e4 16       		.uleb128 0x16
 3103 07e5 49010000 		.4byte	.LASF72
 3104 07e9 01       		.byte	0x1
 3105 07ea 3205     		.2byte	0x532
 3106 07ec 6B000000 		.4byte	0x6b
 3107 07f0 71010000 		.4byte	.LLST10
 3108 07f4 16       		.uleb128 0x16
 3109 07f5 CF000000 		.4byte	.LASF77
 3110 07f9 01       		.byte	0x1
 3111 07fa 3305     		.2byte	0x533
 3112 07fc 6B000000 		.4byte	0x6b
 3113 0800 84010000 		.4byte	.LLST11
 3114 0804 0F       		.uleb128 0xf
 3115 0805 08000000 		.4byte	.LVL84
 3116 0809 310A0000 		.4byte	0xa31
 3117 080d 0F       		.uleb128 0xf
 3118 080e 24000000 		.4byte	.LVL86
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 95


 3119 0812 3C0A0000 		.4byte	0xa3c
 3120 0816 00       		.byte	0
 3121 0817 13       		.uleb128 0x13
 3122 0818 6F050000 		.4byte	.LASF78
 3123 081c 01       		.byte	0x1
 3124 081d F205     		.2byte	0x5f2
 3125 081f 00000000 		.4byte	.LFB9
 3126 0823 5C000000 		.4byte	.LFE9-.LFB9
 3127 0827 01       		.uleb128 0x1
 3128 0828 9C       		.byte	0x9c
 3129 0829 47080000 		.4byte	0x847
 3130 082d 19       		.uleb128 0x19
 3131 082e D4020000 		.4byte	.LASF79
 3132 0832 01       		.byte	0x1
 3133 0833 F205     		.2byte	0x5f2
 3134 0835 6B000000 		.4byte	0x6b
 3135 0839 A2010000 		.4byte	.LLST12
 3136 083d 0F       		.uleb128 0xf
 3137 083e 12000000 		.4byte	.LVL89
 3138 0842 2C090000 		.4byte	0x92c
 3139 0846 00       		.byte	0
 3140 0847 13       		.uleb128 0x13
 3141 0848 50040000 		.4byte	.LASF80
 3142 084c 01       		.byte	0x1
 3143 084d 2606     		.2byte	0x626
 3144 084f 00000000 		.4byte	.LFB10
 3145 0853 2C000000 		.4byte	.LFE10-.LFB10
 3146 0857 01       		.uleb128 0x1
 3147 0858 9C       		.byte	0x9c
 3148 0859 67080000 		.4byte	0x867
 3149 085d 0F       		.uleb128 0xf
 3150 085e 10000000 		.4byte	.LVL90
 3151 0862 4D0A0000 		.4byte	0xa4d
 3152 0866 00       		.byte	0
 3153 0867 13       		.uleb128 0x13
 3154 0868 EC000000 		.4byte	.LASF81
 3155 086c 01       		.byte	0x1
 3156 086d 4B06     		.2byte	0x64b
 3157 086f 00000000 		.4byte	.LFB11
 3158 0873 5C000000 		.4byte	.LFE11-.LFB11
 3159 0877 01       		.uleb128 0x1
 3160 0878 9C       		.byte	0x9c
 3161 0879 97080000 		.4byte	0x897
 3162 087d 19       		.uleb128 0x19
 3163 087e 20050000 		.4byte	.LASF82
 3164 0882 01       		.byte	0x1
 3165 0883 4B06     		.2byte	0x64b
 3166 0885 6B000000 		.4byte	0x6b
 3167 0889 C3010000 		.4byte	.LLST13
 3168 088d 0F       		.uleb128 0xf
 3169 088e 12000000 		.4byte	.LVL92
 3170 0892 33090000 		.4byte	0x933
 3171 0896 00       		.byte	0
 3172 0897 1C       		.uleb128 0x1c
 3173 0898 EF060000 		.4byte	.LASF83
 3174 089c 01       		.byte	0x1
 3175 089d 23       		.byte	0x23
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 96


 3176 089e BF020000 		.4byte	0x2bf
 3177 08a2 05       		.uleb128 0x5
 3178 08a3 03       		.byte	0x3
 3179 08a4 00000000 		.4byte	cyPmBackup
 3180 08a8 1C       		.uleb128 0x1c
 3181 08a9 6A040000 		.4byte	.LASF84
 3182 08ad 01       		.byte	0x1
 3183 08ae 24       		.byte	0x24
 3184 08af 91010000 		.4byte	0x191
 3185 08b3 05       		.uleb128 0x5
 3186 08b4 03       		.byte	0x3
 3187 08b5 30000000 		.4byte	cyPmClockBackup
 3188 08b9 1C       		.uleb128 0x1c
 3189 08ba 2C050000 		.4byte	.LASF85
 3190 08be 01       		.byte	0x1
 3191 08bf 27       		.byte	0x27
 3192 08c0 CA080000 		.4byte	0x8ca
 3193 08c4 05       		.uleb128 0x5
 3194 08c5 03       		.byte	0x3
 3195 08c6 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3196 08ca 18       		.uleb128 0x18
 3197 08cb 2D060000 		.4byte	0x62d
 3198 08cf 1D       		.uleb128 0x1d
 3199 08d0 D9040000 		.4byte	.LASF86
 3200 08d4 04       		.byte	0x4
 3201 08d5 9D       		.byte	0x9d
 3202 08d6 1D       		.uleb128 0x1d
 3203 08d7 00000000 		.4byte	.LASF87
 3204 08db 04       		.byte	0x4
 3205 08dc 9E       		.byte	0x9e
 3206 08dd 1D       		.uleb128 0x1d
 3207 08de E0020000 		.4byte	.LASF88
 3208 08e2 04       		.byte	0x4
 3209 08e3 A0       		.byte	0xa0
 3210 08e4 1E       		.uleb128 0x1e
 3211 08e5 89020000 		.4byte	.LASF107
 3212 08e9 04       		.byte	0x4
 3213 08ea 5F       		.byte	0x5f
 3214 08eb 6B000000 		.4byte	0x6b
 3215 08ef F9080000 		.4byte	0x8f9
 3216 08f3 1F       		.uleb128 0x1f
 3217 08f4 6B000000 		.4byte	0x6b
 3218 08f8 00       		.byte	0
 3219 08f9 20       		.uleb128 0x20
 3220 08fa 06010000 		.4byte	.LASF89
 3221 08fe 04       		.byte	0x4
 3222 08ff 9B       		.byte	0x9b
 3223 0900 0F090000 		.4byte	0x90f
 3224 0904 1F       		.uleb128 0x1f
 3225 0905 6B000000 		.4byte	0x6b
 3226 0909 1F       		.uleb128 0x1f
 3227 090a 6B000000 		.4byte	0x6b
 3228 090e 00       		.byte	0
 3229 090f 20       		.uleb128 0x20
 3230 0910 5A060000 		.4byte	.LASF90
 3231 0914 04       		.byte	0x4
 3232 0915 9C       		.byte	0x9c
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 97


 3233 0916 25090000 		.4byte	0x925
 3234 091a 1F       		.uleb128 0x1f
 3235 091b 6B000000 		.4byte	0x6b
 3236 091f 1F       		.uleb128 0x1f
 3237 0920 6B000000 		.4byte	0x6b
 3238 0924 00       		.byte	0
 3239 0925 1D       		.uleb128 0x1d
 3240 0926 D0060000 		.4byte	.LASF91
 3241 092a 04       		.byte	0x4
 3242 092b 9F       		.byte	0x9f
 3243 092c 1D       		.uleb128 0x1d
 3244 092d 58010000 		.4byte	.LASF92
 3245 0931 04       		.byte	0x4
 3246 0932 58       		.byte	0x58
 3247 0933 1D       		.uleb128 0x1d
 3248 0934 B0030000 		.4byte	.LASF93
 3249 0938 04       		.byte	0x4
 3250 0939 5A       		.byte	0x5a
 3251 093a 20       		.uleb128 0x20
 3252 093b 0A050000 		.4byte	.LASF94
 3253 093f 05       		.byte	0x5
 3254 0940 51       		.byte	0x51
 3255 0941 4B090000 		.4byte	0x94b
 3256 0945 1F       		.uleb128 0x1f
 3257 0946 6B000000 		.4byte	0x6b
 3258 094a 00       		.byte	0
 3259 094b 20       		.uleb128 0x20
 3260 094c F4020000 		.4byte	.LASF95
 3261 0950 04       		.byte	0x4
 3262 0951 4E       		.byte	0x4e
 3263 0952 5C090000 		.4byte	0x95c
 3264 0956 1F       		.uleb128 0x1f
 3265 0957 6B000000 		.4byte	0x6b
 3266 095b 00       		.byte	0
 3267 095c 20       		.uleb128 0x20
 3268 095d 49040000 		.4byte	.LASF96
 3269 0961 04       		.byte	0x4
 3270 0962 80       		.byte	0x80
 3271 0963 6D090000 		.4byte	0x96d
 3272 0967 1F       		.uleb128 0x1f
 3273 0968 6B000000 		.4byte	0x6b
 3274 096c 00       		.byte	0
 3275 096d 1D       		.uleb128 0x1d
 3276 096e CD030000 		.4byte	.LASF97
 3277 0972 04       		.byte	0x4
 3278 0973 43       		.byte	0x43
 3279 0974 20       		.uleb128 0x20
 3280 0975 1E060000 		.4byte	.LASF98
 3281 0979 04       		.byte	0x4
 3282 097a 49       		.byte	0x49
 3283 097b 85090000 		.4byte	0x985
 3284 097f 1F       		.uleb128 0x1f
 3285 0980 6B000000 		.4byte	0x6b
 3286 0984 00       		.byte	0
 3287 0985 20       		.uleb128 0x20
 3288 0986 1B000000 		.4byte	.LASF99
 3289 098a 04       		.byte	0x4
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 98


 3290 098b 47       		.byte	0x47
 3291 098c 96090000 		.4byte	0x996
 3292 0990 1F       		.uleb128 0x1f
 3293 0991 6B000000 		.4byte	0x6b
 3294 0995 00       		.byte	0
 3295 0996 20       		.uleb128 0x20
 3296 0997 9D010000 		.4byte	.LASF100
 3297 099b 04       		.byte	0x4
 3298 099c 78       		.byte	0x78
 3299 099d A7090000 		.4byte	0x9a7
 3300 09a1 1F       		.uleb128 0x1f
 3301 09a2 76000000 		.4byte	0x76
 3302 09a6 00       		.byte	0
 3303 09a7 20       		.uleb128 0x20
 3304 09a8 1A020000 		.4byte	.LASF101
 3305 09ac 04       		.byte	0x4
 3306 09ad 4A       		.byte	0x4a
 3307 09ae B8090000 		.4byte	0x9b8
 3308 09b2 1F       		.uleb128 0x1f
 3309 09b3 6B000000 		.4byte	0x6b
 3310 09b7 00       		.byte	0
 3311 09b8 1D       		.uleb128 0x1d
 3312 09b9 C4040000 		.4byte	.LASF102
 3313 09bd 04       		.byte	0x4
 3314 09be 4C       		.byte	0x4c
 3315 09bf 20       		.uleb128 0x20
 3316 09c0 DC030000 		.4byte	.LASF103
 3317 09c4 04       		.byte	0x4
 3318 09c5 4F       		.byte	0x4f
 3319 09c6 D0090000 		.4byte	0x9d0
 3320 09ca 1F       		.uleb128 0x1f
 3321 09cb 6B000000 		.4byte	0x6b
 3322 09cf 00       		.byte	0
 3323 09d0 20       		.uleb128 0x20
 3324 09d1 4E050000 		.4byte	.LASF104
 3325 09d5 04       		.byte	0x4
 3326 09d6 50       		.byte	0x50
 3327 09d7 E1090000 		.4byte	0x9e1
 3328 09db 1F       		.uleb128 0x1f
 3329 09dc 76000000 		.4byte	0x76
 3330 09e0 00       		.byte	0
 3331 09e1 1D       		.uleb128 0x1d
 3332 09e2 E3060000 		.4byte	.LASF105
 3333 09e6 04       		.byte	0x4
 3334 09e7 67       		.byte	0x67
 3335 09e8 20       		.uleb128 0x20
 3336 09e9 36040000 		.4byte	.LASF106
 3337 09ed 04       		.byte	0x4
 3338 09ee 7A       		.byte	0x7a
 3339 09ef F9090000 		.4byte	0x9f9
 3340 09f3 1F       		.uleb128 0x1f
 3341 09f4 81000000 		.4byte	0x81
 3342 09f8 00       		.byte	0
 3343 09f9 1E       		.uleb128 0x1e
 3344 09fa 5D030000 		.4byte	.LASF108
 3345 09fe 04       		.byte	0x4
 3346 09ff 66       		.byte	0x66
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 99


 3347 0a00 A1000000 		.4byte	0xa1
 3348 0a04 0E0A0000 		.4byte	0xa0e
 3349 0a08 1F       		.uleb128 0x1f
 3350 0a09 6B000000 		.4byte	0x6b
 3351 0a0d 00       		.byte	0
 3352 0a0e 1D       		.uleb128 0x1d
 3353 0a0f 2C060000 		.4byte	.LASF109
 3354 0a13 04       		.byte	0x4
 3355 0a14 4B       		.byte	0x4b
 3356 0a15 1E       		.uleb128 0x1e
 3357 0a16 8D010000 		.4byte	.LASF110
 3358 0a1a 04       		.byte	0x4
 3359 0a1b 42       		.byte	0x42
 3360 0a1c A1000000 		.4byte	0xa1
 3361 0a20 2A0A0000 		.4byte	0xa2a
 3362 0a24 1F       		.uleb128 0x1f
 3363 0a25 6B000000 		.4byte	0x6b
 3364 0a29 00       		.byte	0
 3365 0a2a 1D       		.uleb128 0x1d
 3366 0a2b 9C020000 		.4byte	.LASF111
 3367 0a2f 04       		.byte	0x4
 3368 0a30 48       		.byte	0x48
 3369 0a31 21       		.uleb128 0x21
 3370 0a32 61020000 		.4byte	.LASF118
 3371 0a36 04       		.byte	0x4
 3372 0a37 7E       		.byte	0x7e
 3373 0a38 6B000000 		.4byte	0x6b
 3374 0a3c 20       		.uleb128 0x20
 3375 0a3d 03040000 		.4byte	.LASF112
 3376 0a41 04       		.byte	0x4
 3377 0a42 7F       		.byte	0x7f
 3378 0a43 4D0A0000 		.4byte	0xa4d
 3379 0a47 1F       		.uleb128 0x1f
 3380 0a48 6B000000 		.4byte	0x6b
 3381 0a4c 00       		.byte	0
 3382 0a4d 1D       		.uleb128 0x1d
 3383 0a4e 72000000 		.4byte	.LASF113
 3384 0a52 04       		.byte	0x4
 3385 0a53 63       		.byte	0x63
 3386 0a54 00       		.byte	0
 3387              		.section	.debug_abbrev,"",%progbits
 3388              	.Ldebug_abbrev0:
 3389 0000 01       		.uleb128 0x1
 3390 0001 11       		.uleb128 0x11
 3391 0002 01       		.byte	0x1
 3392 0003 25       		.uleb128 0x25
 3393 0004 0E       		.uleb128 0xe
 3394 0005 13       		.uleb128 0x13
 3395 0006 0B       		.uleb128 0xb
 3396 0007 03       		.uleb128 0x3
 3397 0008 0E       		.uleb128 0xe
 3398 0009 1B       		.uleb128 0x1b
 3399 000a 0E       		.uleb128 0xe
 3400 000b 55       		.uleb128 0x55
 3401 000c 17       		.uleb128 0x17
 3402 000d 11       		.uleb128 0x11
 3403 000e 01       		.uleb128 0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 100


 3404 000f 10       		.uleb128 0x10
 3405 0010 17       		.uleb128 0x17
 3406 0011 00       		.byte	0
 3407 0012 00       		.byte	0
 3408 0013 02       		.uleb128 0x2
 3409 0014 24       		.uleb128 0x24
 3410 0015 00       		.byte	0
 3411 0016 0B       		.uleb128 0xb
 3412 0017 0B       		.uleb128 0xb
 3413 0018 3E       		.uleb128 0x3e
 3414 0019 0B       		.uleb128 0xb
 3415 001a 03       		.uleb128 0x3
 3416 001b 0E       		.uleb128 0xe
 3417 001c 00       		.byte	0
 3418 001d 00       		.byte	0
 3419 001e 03       		.uleb128 0x3
 3420 001f 24       		.uleb128 0x24
 3421 0020 00       		.byte	0
 3422 0021 0B       		.uleb128 0xb
 3423 0022 0B       		.uleb128 0xb
 3424 0023 3E       		.uleb128 0x3e
 3425 0024 0B       		.uleb128 0xb
 3426 0025 03       		.uleb128 0x3
 3427 0026 08       		.uleb128 0x8
 3428 0027 00       		.byte	0
 3429 0028 00       		.byte	0
 3430 0029 04       		.uleb128 0x4
 3431 002a 16       		.uleb128 0x16
 3432 002b 00       		.byte	0
 3433 002c 03       		.uleb128 0x3
 3434 002d 0E       		.uleb128 0xe
 3435 002e 3A       		.uleb128 0x3a
 3436 002f 0B       		.uleb128 0xb
 3437 0030 3B       		.uleb128 0x3b
 3438 0031 0B       		.uleb128 0xb
 3439 0032 49       		.uleb128 0x49
 3440 0033 13       		.uleb128 0x13
 3441 0034 00       		.byte	0
 3442 0035 00       		.byte	0
 3443 0036 05       		.uleb128 0x5
 3444 0037 16       		.uleb128 0x16
 3445 0038 00       		.byte	0
 3446 0039 03       		.uleb128 0x3
 3447 003a 0E       		.uleb128 0xe
 3448 003b 3A       		.uleb128 0x3a
 3449 003c 0B       		.uleb128 0xb
 3450 003d 3B       		.uleb128 0x3b
 3451 003e 05       		.uleb128 0x5
 3452 003f 49       		.uleb128 0x49
 3453 0040 13       		.uleb128 0x13
 3454 0041 00       		.byte	0
 3455 0042 00       		.byte	0
 3456 0043 06       		.uleb128 0x6
 3457 0044 35       		.uleb128 0x35
 3458 0045 00       		.byte	0
 3459 0046 49       		.uleb128 0x49
 3460 0047 13       		.uleb128 0x13
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 101


 3461 0048 00       		.byte	0
 3462 0049 00       		.byte	0
 3463 004a 07       		.uleb128 0x7
 3464 004b 13       		.uleb128 0x13
 3465 004c 01       		.byte	0x1
 3466 004d 03       		.uleb128 0x3
 3467 004e 0E       		.uleb128 0xe
 3468 004f 0B       		.uleb128 0xb
 3469 0050 0B       		.uleb128 0xb
 3470 0051 3A       		.uleb128 0x3a
 3471 0052 0B       		.uleb128 0xb
 3472 0053 3B       		.uleb128 0x3b
 3473 0054 0B       		.uleb128 0xb
 3474 0055 01       		.uleb128 0x1
 3475 0056 13       		.uleb128 0x13
 3476 0057 00       		.byte	0
 3477 0058 00       		.byte	0
 3478 0059 08       		.uleb128 0x8
 3479 005a 0D       		.uleb128 0xd
 3480 005b 00       		.byte	0
 3481 005c 03       		.uleb128 0x3
 3482 005d 0E       		.uleb128 0xe
 3483 005e 3A       		.uleb128 0x3a
 3484 005f 0B       		.uleb128 0xb
 3485 0060 3B       		.uleb128 0x3b
 3486 0061 0B       		.uleb128 0xb
 3487 0062 49       		.uleb128 0x49
 3488 0063 13       		.uleb128 0x13
 3489 0064 38       		.uleb128 0x38
 3490 0065 0B       		.uleb128 0xb
 3491 0066 00       		.byte	0
 3492 0067 00       		.byte	0
 3493 0068 09       		.uleb128 0x9
 3494 0069 0D       		.uleb128 0xd
 3495 006a 00       		.byte	0
 3496 006b 03       		.uleb128 0x3
 3497 006c 0E       		.uleb128 0xe
 3498 006d 3A       		.uleb128 0x3a
 3499 006e 0B       		.uleb128 0xb
 3500 006f 3B       		.uleb128 0x3b
 3501 0070 05       		.uleb128 0x5
 3502 0071 49       		.uleb128 0x49
 3503 0072 13       		.uleb128 0x13
 3504 0073 38       		.uleb128 0x38
 3505 0074 0B       		.uleb128 0xb
 3506 0075 00       		.byte	0
 3507 0076 00       		.byte	0
 3508 0077 0A       		.uleb128 0xa
 3509 0078 13       		.uleb128 0x13
 3510 0079 01       		.byte	0x1
 3511 007a 03       		.uleb128 0x3
 3512 007b 0E       		.uleb128 0xe
 3513 007c 0B       		.uleb128 0xb
 3514 007d 0B       		.uleb128 0xb
 3515 007e 3A       		.uleb128 0x3a
 3516 007f 0B       		.uleb128 0xb
 3517 0080 3B       		.uleb128 0x3b
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 102


 3518 0081 05       		.uleb128 0x5
 3519 0082 01       		.uleb128 0x1
 3520 0083 13       		.uleb128 0x13
 3521 0084 00       		.byte	0
 3522 0085 00       		.byte	0
 3523 0086 0B       		.uleb128 0xb
 3524 0087 01       		.uleb128 0x1
 3525 0088 01       		.byte	0x1
 3526 0089 49       		.uleb128 0x49
 3527 008a 13       		.uleb128 0x13
 3528 008b 01       		.uleb128 0x1
 3529 008c 13       		.uleb128 0x13
 3530 008d 00       		.byte	0
 3531 008e 00       		.byte	0
 3532 008f 0C       		.uleb128 0xc
 3533 0090 21       		.uleb128 0x21
 3534 0091 00       		.byte	0
 3535 0092 49       		.uleb128 0x49
 3536 0093 13       		.uleb128 0x13
 3537 0094 2F       		.uleb128 0x2f
 3538 0095 0B       		.uleb128 0xb
 3539 0096 00       		.byte	0
 3540 0097 00       		.byte	0
 3541 0098 0D       		.uleb128 0xd
 3542 0099 2E       		.uleb128 0x2e
 3543 009a 00       		.byte	0
 3544 009b 03       		.uleb128 0x3
 3545 009c 0E       		.uleb128 0xe
 3546 009d 3A       		.uleb128 0x3a
 3547 009e 0B       		.uleb128 0xb
 3548 009f 3B       		.uleb128 0x3b
 3549 00a0 05       		.uleb128 0x5
 3550 00a1 27       		.uleb128 0x27
 3551 00a2 19       		.uleb128 0x19
 3552 00a3 11       		.uleb128 0x11
 3553 00a4 01       		.uleb128 0x1
 3554 00a5 12       		.uleb128 0x12
 3555 00a6 06       		.uleb128 0x6
 3556 00a7 40       		.uleb128 0x40
 3557 00a8 18       		.uleb128 0x18
 3558 00a9 9742     		.uleb128 0x2117
 3559 00ab 19       		.uleb128 0x19
 3560 00ac 00       		.byte	0
 3561 00ad 00       		.byte	0
 3562 00ae 0E       		.uleb128 0xe
 3563 00af 2E       		.uleb128 0x2e
 3564 00b0 01       		.byte	0x1
 3565 00b1 03       		.uleb128 0x3
 3566 00b2 0E       		.uleb128 0xe
 3567 00b3 3A       		.uleb128 0x3a
 3568 00b4 0B       		.uleb128 0xb
 3569 00b5 3B       		.uleb128 0x3b
 3570 00b6 05       		.uleb128 0x5
 3571 00b7 27       		.uleb128 0x27
 3572 00b8 19       		.uleb128 0x19
 3573 00b9 11       		.uleb128 0x11
 3574 00ba 01       		.uleb128 0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 103


 3575 00bb 12       		.uleb128 0x12
 3576 00bc 06       		.uleb128 0x6
 3577 00bd 40       		.uleb128 0x40
 3578 00be 18       		.uleb128 0x18
 3579 00bf 9742     		.uleb128 0x2117
 3580 00c1 19       		.uleb128 0x19
 3581 00c2 01       		.uleb128 0x1
 3582 00c3 13       		.uleb128 0x13
 3583 00c4 00       		.byte	0
 3584 00c5 00       		.byte	0
 3585 00c6 0F       		.uleb128 0xf
 3586 00c7 898201   		.uleb128 0x4109
 3587 00ca 00       		.byte	0
 3588 00cb 11       		.uleb128 0x11
 3589 00cc 01       		.uleb128 0x1
 3590 00cd 31       		.uleb128 0x31
 3591 00ce 13       		.uleb128 0x13
 3592 00cf 00       		.byte	0
 3593 00d0 00       		.byte	0
 3594 00d1 10       		.uleb128 0x10
 3595 00d2 898201   		.uleb128 0x4109
 3596 00d5 01       		.byte	0x1
 3597 00d6 11       		.uleb128 0x11
 3598 00d7 01       		.uleb128 0x1
 3599 00d8 31       		.uleb128 0x31
 3600 00d9 13       		.uleb128 0x13
 3601 00da 01       		.uleb128 0x1
 3602 00db 13       		.uleb128 0x13
 3603 00dc 00       		.byte	0
 3604 00dd 00       		.byte	0
 3605 00de 11       		.uleb128 0x11
 3606 00df 8A8201   		.uleb128 0x410a
 3607 00e2 00       		.byte	0
 3608 00e3 02       		.uleb128 0x2
 3609 00e4 18       		.uleb128 0x18
 3610 00e5 9142     		.uleb128 0x2111
 3611 00e7 18       		.uleb128 0x18
 3612 00e8 00       		.byte	0
 3613 00e9 00       		.byte	0
 3614 00ea 12       		.uleb128 0x12
 3615 00eb 2E       		.uleb128 0x2e
 3616 00ec 01       		.byte	0x1
 3617 00ed 3F       		.uleb128 0x3f
 3618 00ee 19       		.uleb128 0x19
 3619 00ef 03       		.uleb128 0x3
 3620 00f0 0E       		.uleb128 0xe
 3621 00f1 3A       		.uleb128 0x3a
 3622 00f2 0B       		.uleb128 0xb
 3623 00f3 3B       		.uleb128 0x3b
 3624 00f4 0B       		.uleb128 0xb
 3625 00f5 27       		.uleb128 0x27
 3626 00f6 19       		.uleb128 0x19
 3627 00f7 11       		.uleb128 0x11
 3628 00f8 01       		.uleb128 0x1
 3629 00f9 12       		.uleb128 0x12
 3630 00fa 06       		.uleb128 0x6
 3631 00fb 40       		.uleb128 0x40
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 104


 3632 00fc 18       		.uleb128 0x18
 3633 00fd 9742     		.uleb128 0x2117
 3634 00ff 19       		.uleb128 0x19
 3635 0100 01       		.uleb128 0x1
 3636 0101 13       		.uleb128 0x13
 3637 0102 00       		.byte	0
 3638 0103 00       		.byte	0
 3639 0104 13       		.uleb128 0x13
 3640 0105 2E       		.uleb128 0x2e
 3641 0106 01       		.byte	0x1
 3642 0107 3F       		.uleb128 0x3f
 3643 0108 19       		.uleb128 0x19
 3644 0109 03       		.uleb128 0x3
 3645 010a 0E       		.uleb128 0xe
 3646 010b 3A       		.uleb128 0x3a
 3647 010c 0B       		.uleb128 0xb
 3648 010d 3B       		.uleb128 0x3b
 3649 010e 05       		.uleb128 0x5
 3650 010f 27       		.uleb128 0x27
 3651 0110 19       		.uleb128 0x19
 3652 0111 11       		.uleb128 0x11
 3653 0112 01       		.uleb128 0x1
 3654 0113 12       		.uleb128 0x12
 3655 0114 06       		.uleb128 0x6
 3656 0115 40       		.uleb128 0x40
 3657 0116 18       		.uleb128 0x18
 3658 0117 9742     		.uleb128 0x2117
 3659 0119 19       		.uleb128 0x19
 3660 011a 01       		.uleb128 0x1
 3661 011b 13       		.uleb128 0x13
 3662 011c 00       		.byte	0
 3663 011d 00       		.byte	0
 3664 011e 14       		.uleb128 0x14
 3665 011f 34       		.uleb128 0x34
 3666 0120 00       		.byte	0
 3667 0121 03       		.uleb128 0x3
 3668 0122 0E       		.uleb128 0xe
 3669 0123 3A       		.uleb128 0x3a
 3670 0124 0B       		.uleb128 0xb
 3671 0125 3B       		.uleb128 0x3b
 3672 0126 05       		.uleb128 0x5
 3673 0127 49       		.uleb128 0x49
 3674 0128 13       		.uleb128 0x13
 3675 0129 1C       		.uleb128 0x1c
 3676 012a 0B       		.uleb128 0xb
 3677 012b 00       		.byte	0
 3678 012c 00       		.byte	0
 3679 012d 15       		.uleb128 0x15
 3680 012e 34       		.uleb128 0x34
 3681 012f 00       		.byte	0
 3682 0130 03       		.uleb128 0x3
 3683 0131 08       		.uleb128 0x8
 3684 0132 3A       		.uleb128 0x3a
 3685 0133 0B       		.uleb128 0xb
 3686 0134 3B       		.uleb128 0x3b
 3687 0135 05       		.uleb128 0x5
 3688 0136 49       		.uleb128 0x49
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 105


 3689 0137 13       		.uleb128 0x13
 3690 0138 02       		.uleb128 0x2
 3691 0139 17       		.uleb128 0x17
 3692 013a 00       		.byte	0
 3693 013b 00       		.byte	0
 3694 013c 16       		.uleb128 0x16
 3695 013d 34       		.uleb128 0x34
 3696 013e 00       		.byte	0
 3697 013f 03       		.uleb128 0x3
 3698 0140 0E       		.uleb128 0xe
 3699 0141 3A       		.uleb128 0x3a
 3700 0142 0B       		.uleb128 0xb
 3701 0143 3B       		.uleb128 0x3b
 3702 0144 05       		.uleb128 0x5
 3703 0145 49       		.uleb128 0x49
 3704 0146 13       		.uleb128 0x13
 3705 0147 02       		.uleb128 0x2
 3706 0148 17       		.uleb128 0x17
 3707 0149 00       		.byte	0
 3708 014a 00       		.byte	0
 3709 014b 17       		.uleb128 0x17
 3710 014c 34       		.uleb128 0x34
 3711 014d 00       		.byte	0
 3712 014e 03       		.uleb128 0x3
 3713 014f 0E       		.uleb128 0xe
 3714 0150 3A       		.uleb128 0x3a
 3715 0151 0B       		.uleb128 0xb
 3716 0152 3B       		.uleb128 0x3b
 3717 0153 05       		.uleb128 0x5
 3718 0154 49       		.uleb128 0x49
 3719 0155 13       		.uleb128 0x13
 3720 0156 02       		.uleb128 0x2
 3721 0157 18       		.uleb128 0x18
 3722 0158 00       		.byte	0
 3723 0159 00       		.byte	0
 3724 015a 18       		.uleb128 0x18
 3725 015b 26       		.uleb128 0x26
 3726 015c 00       		.byte	0
 3727 015d 49       		.uleb128 0x49
 3728 015e 13       		.uleb128 0x13
 3729 015f 00       		.byte	0
 3730 0160 00       		.byte	0
 3731 0161 19       		.uleb128 0x19
 3732 0162 05       		.uleb128 0x5
 3733 0163 00       		.byte	0
 3734 0164 03       		.uleb128 0x3
 3735 0165 0E       		.uleb128 0xe
 3736 0166 3A       		.uleb128 0x3a
 3737 0167 0B       		.uleb128 0xb
 3738 0168 3B       		.uleb128 0x3b
 3739 0169 05       		.uleb128 0x5
 3740 016a 49       		.uleb128 0x49
 3741 016b 13       		.uleb128 0x13
 3742 016c 02       		.uleb128 0x2
 3743 016d 17       		.uleb128 0x17
 3744 016e 00       		.byte	0
 3745 016f 00       		.byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 106


 3746 0170 1A       		.uleb128 0x1a
 3747 0171 898201   		.uleb128 0x4109
 3748 0174 01       		.byte	0x1
 3749 0175 11       		.uleb128 0x11
 3750 0176 01       		.uleb128 0x1
 3751 0177 31       		.uleb128 0x31
 3752 0178 13       		.uleb128 0x13
 3753 0179 00       		.byte	0
 3754 017a 00       		.byte	0
 3755 017b 1B       		.uleb128 0x1b
 3756 017c 2E       		.uleb128 0x2e
 3757 017d 01       		.byte	0x1
 3758 017e 3F       		.uleb128 0x3f
 3759 017f 19       		.uleb128 0x19
 3760 0180 03       		.uleb128 0x3
 3761 0181 0E       		.uleb128 0xe
 3762 0182 3A       		.uleb128 0x3a
 3763 0183 0B       		.uleb128 0xb
 3764 0184 3B       		.uleb128 0x3b
 3765 0185 05       		.uleb128 0x5
 3766 0186 27       		.uleb128 0x27
 3767 0187 19       		.uleb128 0x19
 3768 0188 49       		.uleb128 0x49
 3769 0189 13       		.uleb128 0x13
 3770 018a 11       		.uleb128 0x11
 3771 018b 01       		.uleb128 0x1
 3772 018c 12       		.uleb128 0x12
 3773 018d 06       		.uleb128 0x6
 3774 018e 40       		.uleb128 0x40
 3775 018f 18       		.uleb128 0x18
 3776 0190 9742     		.uleb128 0x2117
 3777 0192 19       		.uleb128 0x19
 3778 0193 01       		.uleb128 0x1
 3779 0194 13       		.uleb128 0x13
 3780 0195 00       		.byte	0
 3781 0196 00       		.byte	0
 3782 0197 1C       		.uleb128 0x1c
 3783 0198 34       		.uleb128 0x34
 3784 0199 00       		.byte	0
 3785 019a 03       		.uleb128 0x3
 3786 019b 0E       		.uleb128 0xe
 3787 019c 3A       		.uleb128 0x3a
 3788 019d 0B       		.uleb128 0xb
 3789 019e 3B       		.uleb128 0x3b
 3790 019f 0B       		.uleb128 0xb
 3791 01a0 49       		.uleb128 0x49
 3792 01a1 13       		.uleb128 0x13
 3793 01a2 02       		.uleb128 0x2
 3794 01a3 18       		.uleb128 0x18
 3795 01a4 00       		.byte	0
 3796 01a5 00       		.byte	0
 3797 01a6 1D       		.uleb128 0x1d
 3798 01a7 2E       		.uleb128 0x2e
 3799 01a8 00       		.byte	0
 3800 01a9 3F       		.uleb128 0x3f
 3801 01aa 19       		.uleb128 0x19
 3802 01ab 03       		.uleb128 0x3
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 107


 3803 01ac 0E       		.uleb128 0xe
 3804 01ad 3A       		.uleb128 0x3a
 3805 01ae 0B       		.uleb128 0xb
 3806 01af 3B       		.uleb128 0x3b
 3807 01b0 0B       		.uleb128 0xb
 3808 01b1 27       		.uleb128 0x27
 3809 01b2 19       		.uleb128 0x19
 3810 01b3 3C       		.uleb128 0x3c
 3811 01b4 19       		.uleb128 0x19
 3812 01b5 00       		.byte	0
 3813 01b6 00       		.byte	0
 3814 01b7 1E       		.uleb128 0x1e
 3815 01b8 2E       		.uleb128 0x2e
 3816 01b9 01       		.byte	0x1
 3817 01ba 3F       		.uleb128 0x3f
 3818 01bb 19       		.uleb128 0x19
 3819 01bc 03       		.uleb128 0x3
 3820 01bd 0E       		.uleb128 0xe
 3821 01be 3A       		.uleb128 0x3a
 3822 01bf 0B       		.uleb128 0xb
 3823 01c0 3B       		.uleb128 0x3b
 3824 01c1 0B       		.uleb128 0xb
 3825 01c2 27       		.uleb128 0x27
 3826 01c3 19       		.uleb128 0x19
 3827 01c4 49       		.uleb128 0x49
 3828 01c5 13       		.uleb128 0x13
 3829 01c6 3C       		.uleb128 0x3c
 3830 01c7 19       		.uleb128 0x19
 3831 01c8 01       		.uleb128 0x1
 3832 01c9 13       		.uleb128 0x13
 3833 01ca 00       		.byte	0
 3834 01cb 00       		.byte	0
 3835 01cc 1F       		.uleb128 0x1f
 3836 01cd 05       		.uleb128 0x5
 3837 01ce 00       		.byte	0
 3838 01cf 49       		.uleb128 0x49
 3839 01d0 13       		.uleb128 0x13
 3840 01d1 00       		.byte	0
 3841 01d2 00       		.byte	0
 3842 01d3 20       		.uleb128 0x20
 3843 01d4 2E       		.uleb128 0x2e
 3844 01d5 01       		.byte	0x1
 3845 01d6 3F       		.uleb128 0x3f
 3846 01d7 19       		.uleb128 0x19
 3847 01d8 03       		.uleb128 0x3
 3848 01d9 0E       		.uleb128 0xe
 3849 01da 3A       		.uleb128 0x3a
 3850 01db 0B       		.uleb128 0xb
 3851 01dc 3B       		.uleb128 0x3b
 3852 01dd 0B       		.uleb128 0xb
 3853 01de 27       		.uleb128 0x27
 3854 01df 19       		.uleb128 0x19
 3855 01e0 3C       		.uleb128 0x3c
 3856 01e1 19       		.uleb128 0x19
 3857 01e2 01       		.uleb128 0x1
 3858 01e3 13       		.uleb128 0x13
 3859 01e4 00       		.byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 108


 3860 01e5 00       		.byte	0
 3861 01e6 21       		.uleb128 0x21
 3862 01e7 2E       		.uleb128 0x2e
 3863 01e8 00       		.byte	0
 3864 01e9 3F       		.uleb128 0x3f
 3865 01ea 19       		.uleb128 0x19
 3866 01eb 03       		.uleb128 0x3
 3867 01ec 0E       		.uleb128 0xe
 3868 01ed 3A       		.uleb128 0x3a
 3869 01ee 0B       		.uleb128 0xb
 3870 01ef 3B       		.uleb128 0x3b
 3871 01f0 0B       		.uleb128 0xb
 3872 01f1 27       		.uleb128 0x27
 3873 01f2 19       		.uleb128 0x19
 3874 01f3 49       		.uleb128 0x49
 3875 01f4 13       		.uleb128 0x13
 3876 01f5 3C       		.uleb128 0x3c
 3877 01f6 19       		.uleb128 0x19
 3878 01f7 00       		.byte	0
 3879 01f8 00       		.byte	0
 3880 01f9 00       		.byte	0
 3881              		.section	.debug_loc,"",%progbits
 3882              	.Ldebug_loc0:
 3883              	.LLST0:
 3884 0000 58000000 		.4byte	.LVL33
 3885 0004 5C000000 		.4byte	.LVL34
 3886 0008 0200     		.2byte	0x2
 3887 000a 35       		.byte	0x35
 3888 000b 9F       		.byte	0x9f
 3889 000c 5C000000 		.4byte	.LVL34
 3890 0010 7E000000 		.4byte	.LVL36
 3891 0014 0100     		.2byte	0x1
 3892 0016 54       		.byte	0x54
 3893 0017 80000000 		.4byte	.LVL37
 3894 001b 84000000 		.4byte	.LVL38
 3895 001f 0100     		.2byte	0x1
 3896 0021 54       		.byte	0x54
 3897 0022 7A010000 		.4byte	.LVL49
 3898 0026 7E010000 		.4byte	.LVL50
 3899 002a 0300     		.2byte	0x3
 3900 002c 08       		.byte	0x8
 3901 002d AB       		.byte	0xab
 3902 002e 9F       		.byte	0x9f
 3903 002f 7E010000 		.4byte	.LVL50
 3904 0033 9A010000 		.4byte	.LVL52
 3905 0037 0100     		.2byte	0x1
 3906 0039 54       		.byte	0x54
 3907 003a 9C010000 		.4byte	.LVL53
 3908 003e A0010000 		.4byte	.LVL54
 3909 0042 0100     		.2byte	0x1
 3910 0044 54       		.byte	0x54
 3911 0045 00000000 		.4byte	0
 3912 0049 00000000 		.4byte	0
 3913              	.LLST1:
 3914 004d E2010000 		.4byte	.LVL58
 3915 0051 EA010000 		.4byte	.LVL59
 3916 0055 0500     		.2byte	0x5
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 109


 3917 0057 72       		.byte	0x72
 3918 0058 00       		.sleb128 0
 3919 0059 38       		.byte	0x38
 3920 005a 24       		.byte	0x24
 3921 005b 9F       		.byte	0x9f
 3922 005c EA010000 		.4byte	.LVL59
 3923 0060 F5010000 		.4byte	.LVL60-1
 3924 0064 0100     		.2byte	0x1
 3925 0066 53       		.byte	0x53
 3926 0067 00000000 		.4byte	0
 3927 006b 00000000 		.4byte	0
 3928              	.LLST2:
 3929 006f 00000000 		.4byte	.LVL61
 3930 0073 08000000 		.4byte	.LVL62
 3931 0077 0100     		.2byte	0x1
 3932 0079 50       		.byte	0x50
 3933 007a 08000000 		.4byte	.LVL62
 3934 007e 6C000000 		.4byte	.LFE2
 3935 0082 0400     		.2byte	0x4
 3936 0084 F3       		.byte	0xf3
 3937 0085 01       		.uleb128 0x1
 3938 0086 50       		.byte	0x50
 3939 0087 9F       		.byte	0x9f
 3940 0088 00000000 		.4byte	0
 3941 008c 00000000 		.4byte	0
 3942              	.LLST3:
 3943 0090 00000000 		.4byte	.LVL61
 3944 0094 0B000000 		.4byte	.LVL63-1
 3945 0098 0100     		.2byte	0x1
 3946 009a 51       		.byte	0x51
 3947 009b 0B000000 		.4byte	.LVL63-1
 3948 009f 6C000000 		.4byte	.LFE2
 3949 00a3 0400     		.2byte	0x4
 3950 00a5 F3       		.byte	0xf3
 3951 00a6 01       		.uleb128 0x1
 3952 00a7 51       		.byte	0x51
 3953 00a8 9F       		.byte	0x9f
 3954 00a9 00000000 		.4byte	0
 3955 00ad 00000000 		.4byte	0
 3956              	.LLST4:
 3957 00b1 00000000 		.4byte	.LVL64
 3958 00b5 09000000 		.4byte	.LVL65-1
 3959 00b9 0100     		.2byte	0x1
 3960 00bb 50       		.byte	0x50
 3961 00bc 09000000 		.4byte	.LVL65-1
 3962 00c0 F4000000 		.4byte	.LFE3
 3963 00c4 0400     		.2byte	0x4
 3964 00c6 F3       		.byte	0xf3
 3965 00c7 01       		.uleb128 0x1
 3966 00c8 50       		.byte	0x50
 3967 00c9 9F       		.byte	0x9f
 3968 00ca 00000000 		.4byte	0
 3969 00ce 00000000 		.4byte	0
 3970              	.LLST5:
 3971 00d2 00000000 		.4byte	.LVL64
 3972 00d6 09000000 		.4byte	.LVL65-1
 3973 00da 0100     		.2byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 110


 3974 00dc 51       		.byte	0x51
 3975 00dd 09000000 		.4byte	.LVL65-1
 3976 00e1 F4000000 		.4byte	.LFE3
 3977 00e5 0400     		.2byte	0x4
 3978 00e7 F3       		.byte	0xf3
 3979 00e8 01       		.uleb128 0x1
 3980 00e9 51       		.byte	0x51
 3981 00ea 9F       		.byte	0x9f
 3982 00eb 00000000 		.4byte	0
 3983 00ef 00000000 		.4byte	0
 3984              	.LLST6:
 3985 00f3 0C000000 		.4byte	.LVL66
 3986 00f7 27000000 		.4byte	.LVL67-1
 3987 00fb 0100     		.2byte	0x1
 3988 00fd 50       		.byte	0x50
 3989 00fe 2A000000 		.4byte	.LVL68
 3990 0102 2C000000 		.4byte	.LVL69
 3991 0106 0100     		.2byte	0x1
 3992 0108 50       		.byte	0x50
 3993 0109 00000000 		.4byte	0
 3994 010d 00000000 		.4byte	0
 3995              	.LLST7:
 3996 0111 00000000 		.4byte	.LVL74
 3997 0115 07000000 		.4byte	.LVL75-1
 3998 0119 0100     		.2byte	0x1
 3999 011b 50       		.byte	0x50
 4000 011c 07000000 		.4byte	.LVL75-1
 4001 0120 F4000000 		.4byte	.LFE5
 4002 0124 0400     		.2byte	0x4
 4003 0126 F3       		.byte	0xf3
 4004 0127 01       		.uleb128 0x1
 4005 0128 50       		.byte	0x50
 4006 0129 9F       		.byte	0x9f
 4007 012a 00000000 		.4byte	0
 4008 012e 00000000 		.4byte	0
 4009              	.LLST8:
 4010 0132 0A000000 		.4byte	.LVL76
 4011 0136 21000000 		.4byte	.LVL77-1
 4012 013a 0100     		.2byte	0x1
 4013 013c 50       		.byte	0x50
 4014 013d 5A000000 		.4byte	.LVL78
 4015 0141 5D000000 		.4byte	.LVL79-1
 4016 0145 0100     		.2byte	0x1
 4017 0147 50       		.byte	0x50
 4018 0148 00000000 		.4byte	0
 4019 014c 00000000 		.4byte	0
 4020              	.LLST9:
 4021 0150 00000000 		.4byte	.LVL83
 4022 0154 07000000 		.4byte	.LVL84-1
 4023 0158 0100     		.2byte	0x1
 4024 015a 50       		.byte	0x50
 4025 015b 07000000 		.4byte	.LVL84-1
 4026 015f 30000000 		.4byte	.LFE6
 4027 0163 0400     		.2byte	0x4
 4028 0165 F3       		.byte	0xf3
 4029 0166 01       		.uleb128 0x1
 4030 0167 50       		.byte	0x50
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 111


 4031 0168 9F       		.byte	0x9f
 4032 0169 00000000 		.4byte	0
 4033 016d 00000000 		.4byte	0
 4034              	.LLST10:
 4035 0171 08000000 		.4byte	.LVL84
 4036 0175 23000000 		.4byte	.LVL86-1
 4037 0179 0100     		.2byte	0x1
 4038 017b 50       		.byte	0x50
 4039 017c 00000000 		.4byte	0
 4040 0180 00000000 		.4byte	0
 4041              	.LLST11:
 4042 0184 18000000 		.4byte	.LVL85
 4043 0188 28000000 		.4byte	.LVL87
 4044 018c 0100     		.2byte	0x1
 4045 018e 54       		.byte	0x54
 4046 018f 28000000 		.4byte	.LVL87
 4047 0193 30000000 		.4byte	.LFE6
 4048 0197 0100     		.2byte	0x1
 4049 0199 50       		.byte	0x50
 4050 019a 00000000 		.4byte	0
 4051 019e 00000000 		.4byte	0
 4052              	.LLST12:
 4053 01a2 00000000 		.4byte	.LVL88
 4054 01a6 11000000 		.4byte	.LVL89-1
 4055 01aa 0100     		.2byte	0x1
 4056 01ac 50       		.byte	0x50
 4057 01ad 11000000 		.4byte	.LVL89-1
 4058 01b1 5C000000 		.4byte	.LFE9
 4059 01b5 0400     		.2byte	0x4
 4060 01b7 F3       		.byte	0xf3
 4061 01b8 01       		.uleb128 0x1
 4062 01b9 50       		.byte	0x50
 4063 01ba 9F       		.byte	0x9f
 4064 01bb 00000000 		.4byte	0
 4065 01bf 00000000 		.4byte	0
 4066              	.LLST13:
 4067 01c3 00000000 		.4byte	.LVL91
 4068 01c7 11000000 		.4byte	.LVL92-1
 4069 01cb 0100     		.2byte	0x1
 4070 01cd 50       		.byte	0x50
 4071 01ce 11000000 		.4byte	.LVL92-1
 4072 01d2 5C000000 		.4byte	.LFE11
 4073 01d6 0400     		.2byte	0x4
 4074 01d8 F3       		.byte	0xf3
 4075 01d9 01       		.uleb128 0x1
 4076 01da 50       		.byte	0x50
 4077 01db 9F       		.byte	0x9f
 4078 01dc 00000000 		.4byte	0
 4079 01e0 00000000 		.4byte	0
 4080              		.section	.debug_aranges,"",%progbits
 4081 0000 94000000 		.4byte	0x94
 4082 0004 0200     		.2byte	0x2
 4083 0006 00000000 		.4byte	.Ldebug_info0
 4084 000a 04       		.byte	0x4
 4085 000b 00       		.byte	0
 4086 000c 0000     		.2byte	0
 4087 000e 0000     		.2byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 112


 4088 0010 00000000 		.4byte	.LFB12
 4089 0014 DC010000 		.4byte	.LFE12-.LFB12
 4090 0018 00000000 		.4byte	.LFB13
 4091 001c D4000000 		.4byte	.LFE13-.LFB13
 4092 0020 00000000 		.4byte	.LFB14
 4093 0024 A0000000 		.4byte	.LFE14-.LFB14
 4094 0028 00000000 		.4byte	.LFB7
 4095 002c 8C000000 		.4byte	.LFE7-.LFB7
 4096 0030 00000000 		.4byte	.LFB15
 4097 0034 48000000 		.4byte	.LFE15-.LFB15
 4098 0038 00000000 		.4byte	.LFB8
 4099 003c 58000000 		.4byte	.LFE8-.LFB8
 4100 0040 00000000 		.4byte	.LFB0
 4101 0044 18020000 		.4byte	.LFE0-.LFB0
 4102 0048 00000000 		.4byte	.LFB1
 4103 004c 4C020000 		.4byte	.LFE1-.LFB1
 4104 0050 00000000 		.4byte	.LFB2
 4105 0054 6C000000 		.4byte	.LFE2-.LFB2
 4106 0058 00000000 		.4byte	.LFB3
 4107 005c F4000000 		.4byte	.LFE3-.LFB3
 4108 0060 00000000 		.4byte	.LFB5
 4109 0064 F4000000 		.4byte	.LFE5-.LFB5
 4110 0068 00000000 		.4byte	.LFB4
 4111 006c 0A000000 		.4byte	.LFE4-.LFB4
 4112 0070 00000000 		.4byte	.LFB6
 4113 0074 30000000 		.4byte	.LFE6-.LFB6
 4114 0078 00000000 		.4byte	.LFB9
 4115 007c 5C000000 		.4byte	.LFE9-.LFB9
 4116 0080 00000000 		.4byte	.LFB10
 4117 0084 2C000000 		.4byte	.LFE10-.LFB10
 4118 0088 00000000 		.4byte	.LFB11
 4119 008c 5C000000 		.4byte	.LFE11-.LFB11
 4120 0090 00000000 		.4byte	0
 4121 0094 00000000 		.4byte	0
 4122              		.section	.debug_ranges,"",%progbits
 4123              	.Ldebug_ranges0:
 4124 0000 00000000 		.4byte	.LFB12
 4125 0004 DC010000 		.4byte	.LFE12
 4126 0008 00000000 		.4byte	.LFB13
 4127 000c D4000000 		.4byte	.LFE13
 4128 0010 00000000 		.4byte	.LFB14
 4129 0014 A0000000 		.4byte	.LFE14
 4130 0018 00000000 		.4byte	.LFB7
 4131 001c 8C000000 		.4byte	.LFE7
 4132 0020 00000000 		.4byte	.LFB15
 4133 0024 48000000 		.4byte	.LFE15
 4134 0028 00000000 		.4byte	.LFB8
 4135 002c 58000000 		.4byte	.LFE8
 4136 0030 00000000 		.4byte	.LFB0
 4137 0034 18020000 		.4byte	.LFE0
 4138 0038 00000000 		.4byte	.LFB1
 4139 003c 4C020000 		.4byte	.LFE1
 4140 0040 00000000 		.4byte	.LFB2
 4141 0044 6C000000 		.4byte	.LFE2
 4142 0048 00000000 		.4byte	.LFB3
 4143 004c F4000000 		.4byte	.LFE3
 4144 0050 00000000 		.4byte	.LFB5
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 113


 4145 0054 F4000000 		.4byte	.LFE5
 4146 0058 00000000 		.4byte	.LFB4
 4147 005c 0A000000 		.4byte	.LFE4
 4148 0060 00000000 		.4byte	.LFB6
 4149 0064 30000000 		.4byte	.LFE6
 4150 0068 00000000 		.4byte	.LFB9
 4151 006c 5C000000 		.4byte	.LFE9
 4152 0070 00000000 		.4byte	.LFB10
 4153 0074 2C000000 		.4byte	.LFE10
 4154 0078 00000000 		.4byte	.LFB11
 4155 007c 5C000000 		.4byte	.LFE11
 4156 0080 00000000 		.4byte	0
 4157 0084 00000000 		.4byte	0
 4158              		.section	.debug_line,"",%progbits
 4159              	.Ldebug_line0:
 4160 0000 62030000 		.section	.debug_str,"MS",%progbits,1
 4160      02006500 
 4160      00000201 
 4160      FB0E0D00 
 4160      01010101 
 4161              	.LASF87:
 4162 0000 43795664 		.ascii	"CyVdLvAnalogDisable\000"
 4162      4C76416E 
 4162      616C6F67 
 4162      44697361 
 4162      626C6500 
 4163              	.LASF10:
 4164 0014 75696E74 		.ascii	"uint16\000"
 4164      313600
 4165              	.LASF99:
 4166 001b 4379494D 		.ascii	"CyIMO_Start\000"
 4166      4F5F5374 
 4166      61727400 
 4167              	.LASF58:
 4168 0027 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 4168      48696253 
 4168      6C705265 
 4168      73746F72 
 4168      6500
 4169              	.LASF43:
 4170 0039 77616B65 		.ascii	"wakeupTrim0\000"
 4170      75705472 
 4170      696D3000 
 4171              	.LASF44:
 4172 0045 77616B65 		.ascii	"wakeupTrim1\000"
 4172      75705472 
 4172      696D3100 
 4173              	.LASF20:
 4174 0051 6D617374 		.ascii	"masterClkSrc\000"
 4174      6572436C 
 4174      6B537263 
 4174      00
 4175              	.LASF56:
 4176 005e 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 4176      4D5F4241 
 4176      434B5550 
 4176      5F535452 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 114


 4176      55435400 
 4177              	.LASF113:
 4178 0072 43795854 		.ascii	"CyXTAL_32KHZ_Start\000"
 4178      414C5F33 
 4178      324B485A 
 4178      5F537461 
 4178      727400
 4179              	.LASF28:
 4180 0085 636C6B53 		.ascii	"clkSyncDiv\000"
 4180      796E6344 
 4180      697600
 4181              	.LASF64:
 4182 0090 4379506D 		.ascii	"CyPmRestoreClocks\000"
 4182      52657374 
 4182      6F726543 
 4182      6C6F636B 
 4182      7300
 4183              	.LASF7:
 4184 00a2 6C6F6E67 		.ascii	"long long unsigned int\000"
 4184      206C6F6E 
 4184      6720756E 
 4184      7369676E 
 4184      65642069 
 4185              	.LASF59:
 4186 00b9 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 4186      4876694C 
 4186      76695361 
 4186      76654469 
 4186      7361626C 
 4187              	.LASF77:
 4188 00cf 746D7053 		.ascii	"tmpStatus\000"
 4188      74617475 
 4188      7300
 4189              	.LASF49:
 4190 00d9 6C766961 		.ascii	"lviaTrip\000"
 4190      54726970 
 4190      00
 4191              	.LASF22:
 4192 00e2 696D6F55 		.ascii	"imoUsbClk\000"
 4192      7362436C 
 4192      6B00
 4193              	.LASF81:
 4194 00ec 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 4194      46747753 
 4194      6574496E 
 4194      74657276 
 4194      616C00
 4195              	.LASF50:
 4196 00ff 68766961 		.ascii	"hviaEn\000"
 4196      456E00
 4197              	.LASF89:
 4198 0106 43795664 		.ascii	"CyVdLvDigitEnable\000"
 4198      4C764469 
 4198      67697445 
 4198      6E61626C 
 4198      6500
 4199              	.LASF36:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 115


 4200 0118 696C6F50 		.ascii	"iloPowerMode\000"
 4200      6F776572 
 4200      4D6F6465 
 4200      00
 4201              	.LASF6:
 4202 0125 6C6F6E67 		.ascii	"long long int\000"
 4202      206C6F6E 
 4202      6720696E 
 4202      7400
 4203              	.LASF0:
 4204 0133 7369676E 		.ascii	"signed char\000"
 4204      65642063 
 4204      68617200 
 4205              	.LASF29:
 4206 013f 636C6B42 		.ascii	"clkBusDiv\000"
 4206      75734469 
 4206      7600
 4207              	.LASF72:
 4208 0149 696E7465 		.ascii	"interruptState\000"
 4208      72727570 
 4208      74537461 
 4208      746500
 4209              	.LASF92:
 4210 0158 4379494C 		.ascii	"CyILO_Start1K\000"
 4210      4F5F5374 
 4210      61727431 
 4210      4B00
 4211              	.LASF27:
 4212 0166 696D6F32 		.ascii	"imo2x\000"
 4212      7800
 4213              	.LASF4:
 4214 016c 6C6F6E67 		.ascii	"long int\000"
 4214      20696E74 
 4214      00
 4215              	.LASF61:
 4216 0175 4379506D 		.ascii	"CyPmHviLviRestore\000"
 4216      4876694C 
 4216      76695265 
 4216      73746F72 
 4216      6500
 4217              	.LASF9:
 4218 0187 75696E74 		.ascii	"uint8\000"
 4218      3800
 4219              	.LASF110:
 4220 018d 4379504C 		.ascii	"CyPLL_OUT_Start\000"
 4220      4C5F4F55 
 4220      545F5374 
 4220      61727400 
 4221              	.LASF100:
 4222 019d 43794465 		.ascii	"CyDelayUs\000"
 4222      6C617955 
 4222      7300
 4223              	.LASF13:
 4224 01a7 646F7562 		.ascii	"double\000"
 4224      6C6500
 4225              	.LASF115:
 4226 01ae 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\cyPm.c\000"
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 116


 4226      6E657261 
 4226      7465645F 
 4226      536F7572 
 4226      63655C50 
 4227              	.LASF11:
 4228 01ce 75696E74 		.ascii	"uint32\000"
 4228      333200
 4229              	.LASF31:
 4230 01d5 786D687A 		.ascii	"xmhzEnableState\000"
 4230      456E6162 
 4230      6C655374 
 4230      61746500 
 4231              	.LASF62:
 4232 01e5 4379506D 		.ascii	"CyPmHibRestore\000"
 4232      48696252 
 4232      6573746F 
 4232      726500
 4233              	.LASF75:
 4234 01f4 6D61736B 		.ascii	"mask\000"
 4234      00
 4235              	.LASF53:
 4236 01f9 696D6F41 		.ascii	"imoActFreq\000"
 4236      63744672 
 4236      657100
 4237              	.LASF8:
 4238 0204 756E7369 		.ascii	"unsigned int\000"
 4238      676E6564 
 4238      20696E74 
 4238      00
 4239              	.LASF45:
 4240 0211 73636374 		.ascii	"scctData\000"
 4240      44617461 
 4240      00
 4241              	.LASF101:
 4242 021a 4379494D 		.ascii	"CyIMO_SetSource\000"
 4242      4F5F5365 
 4242      74536F75 
 4242      72636500 
 4243              	.LASF21:
 4244 022a 696D6F46 		.ascii	"imoFreq\000"
 4244      72657100 
 4245              	.LASF5:
 4246 0232 6C6F6E67 		.ascii	"long unsigned int\000"
 4246      20756E73 
 4246      69676E65 
 4246      6420696E 
 4246      7400
 4247              	.LASF46:
 4248 0244 6C766964 		.ascii	"lvidEn\000"
 4248      456E00
 4249              	.LASF34:
 4250 024b 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 4250      436C6F63 
 4250      6B426163 
 4250      6B757053 
 4250      74727563 
 4251              	.LASF118:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 117


 4252 0261 4379456E 		.ascii	"CyEnterCriticalSection\000"
 4252      74657243 
 4252      72697469 
 4252      63616C53 
 4252      65637469 
 4253              	.LASF35:
 4254 0278 6379506D 		.ascii	"cyPmBackupStruct\000"
 4254      4261636B 
 4254      75705374 
 4254      72756374 
 4254      00
 4255              	.LASF107:
 4256 0289 4379494C 		.ascii	"CyILO_SetPowerMode\000"
 4256      4F5F5365 
 4256      74506F77 
 4256      65724D6F 
 4256      646500
 4257              	.LASF111:
 4258 029c 4379494D 		.ascii	"CyIMO_Stop\000"
 4258      4F5F5374 
 4258      6F7000
 4259              	.LASF33:
 4260 02a7 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 4260      4D5F434C 
 4260      4F434B5F 
 4260      4241434B 
 4260      55505F53 
 4261              	.LASF3:
 4262 02c1 73686F72 		.ascii	"short unsigned int\000"
 4262      7420756E 
 4262      7369676E 
 4262      65642069 
 4262      6E7400
 4263              	.LASF79:
 4264 02d4 63747749 		.ascii	"ctwInterval\000"
 4264      6E746572 
 4264      76616C00 
 4265              	.LASF88:
 4266 02e0 43795664 		.ascii	"CyVdHvAnalogDisable\000"
 4266      4876416E 
 4266      616C6F67 
 4266      44697361 
 4266      626C6500 
 4267              	.LASF95:
 4268 02f4 43794D61 		.ascii	"CyMasterClk_SetSource\000"
 4268      73746572 
 4268      436C6B5F 
 4268      53657453 
 4268      6F757263 
 4269              	.LASF40:
 4270 030a 77616B65 		.ascii	"wakeupCfg0\000"
 4270      75704366 
 4270      673000
 4271              	.LASF41:
 4272 0315 77616B65 		.ascii	"wakeupCfg1\000"
 4272      75704366 
 4272      673100
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 118


 4273              	.LASF42:
 4274 0320 77616B65 		.ascii	"wakeupCfg2\000"
 4274      75704366 
 4274      673200
 4275              	.LASF66:
 4276 032b 636C6B42 		.ascii	"clkBusDivTmp\000"
 4276      75734469 
 4276      76546D70 
 4276      00
 4277              	.LASF55:
 4278 0338 626F6F73 		.ascii	"boostRefExt\000"
 4278      74526566 
 4278      45787400 
 4279              	.LASF26:
 4280 0344 636C6B49 		.ascii	"clkImoSrc\000"
 4280      6D6F5372 
 4280      6300
 4281              	.LASF63:
 4282 034e 4379506D 		.ascii	"CyPmSaveClocks\000"
 4282      53617665 
 4282      436C6F63 
 4282      6B7300
 4283              	.LASF108:
 4284 035d 43795854 		.ascii	"CyXTAL_Start\000"
 4284      414C5F53 
 4284      74617274 
 4284      00
 4285              	.LASF39:
 4286 036a 736C7054 		.ascii	"slpTrBypass\000"
 4286      72427970 
 4286      61737300 
 4287              	.LASF17:
 4288 0376 73697A65 		.ascii	"sizetype\000"
 4288      74797065 
 4288      00
 4289              	.LASF73:
 4290 037f 4379506D 		.ascii	"CyPmHibernateEx\000"
 4290      48696265 
 4290      726E6174 
 4290      65457800 
 4291              	.LASF67:
 4292 038f 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 4292      496D6F46 
 4292      7265714D 
 4292      687A3252 
 4292      656700
 4293              	.LASF18:
 4294 03a2 656E436C 		.ascii	"enClkA\000"
 4294      6B4100
 4295              	.LASF19:
 4296 03a9 656E436C 		.ascii	"enClkD\000"
 4296      6B4400
 4297              	.LASF93:
 4298 03b0 4379494C 		.ascii	"CyILO_Start100K\000"
 4298      4F5F5374 
 4298      61727431 
 4298      30304B00 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 119


 4299              	.LASF70:
 4300 03c0 77616B65 		.ascii	"wakeupSource\000"
 4300      7570536F 
 4300      75726365 
 4300      00
 4301              	.LASF97:
 4302 03cd 4379504C 		.ascii	"CyPLL_OUT_Stop\000"
 4302      4C5F4F55 
 4302      545F5374 
 4302      6F7000
 4303              	.LASF103:
 4304 03dc 43794D61 		.ascii	"CyMasterClk_SetDivider\000"
 4304      73746572 
 4304      436C6B5F 
 4304      53657444 
 4304      69766964 
 4305              	.LASF25:
 4306 03f3 696D6F43 		.ascii	"imoClkSrc\000"
 4306      6C6B5372 
 4306      6300
 4307              	.LASF12:
 4308 03fd 666C6F61 		.ascii	"float\000"
 4308      7400
 4309              	.LASF112:
 4310 0403 43794578 		.ascii	"CyExitCriticalSection\000"
 4310      69744372 
 4310      69746963 
 4310      616C5365 
 4310      6374696F 
 4311              	.LASF71:
 4312 0419 4379506D 		.ascii	"CyPmSleep\000"
 4312      536C6565 
 4312      7000
 4313              	.LASF51:
 4314 0423 6C766964 		.ascii	"lvidRst\000"
 4314      52737400 
 4315              	.LASF68:
 4316 042b 4379506D 		.ascii	"CyPmAltAct\000"
 4316      416C7441 
 4316      637400
 4317              	.LASF106:
 4318 0436 43794465 		.ascii	"CyDelayCycles\000"
 4318      6C617943 
 4318      79636C65 
 4318      7300
 4319              	.LASF16:
 4320 0444 72656738 		.ascii	"reg8\000"
 4320      00
 4321              	.LASF96:
 4322 0449 43794861 		.ascii	"CyHalt\000"
 4322      6C7400
 4323              	.LASF80:
 4324 0450 4379506D 		.ascii	"CyPmOppsSet\000"
 4324      4F707073 
 4324      53657400 
 4325              	.LASF1:
 4326 045c 756E7369 		.ascii	"unsigned char\000"
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 120


 4326      676E6564 
 4326      20636861 
 4326      7200
 4327              	.LASF84:
 4328 046a 6379506D 		.ascii	"cyPmClockBackup\000"
 4328      436C6F63 
 4328      6B426163 
 4328      6B757000 
 4329              	.LASF30:
 4330 047a 706C6C45 		.ascii	"pllEnableState\000"
 4330      6E61626C 
 4330      65537461 
 4330      746500
 4331              	.LASF37:
 4332 0489 696C6F31 		.ascii	"ilo1kEnable\000"
 4332      6B456E61 
 4332      626C6500 
 4333              	.LASF2:
 4334 0495 73686F72 		.ascii	"short int\000"
 4334      7420696E 
 4334      7400
 4335              	.LASF57:
 4336 049f 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4336      48696253 
 4336      6C705361 
 4336      76655365 
 4336      7400
 4337              	.LASF38:
 4338 04b1 696C6F31 		.ascii	"ilo100kEnable\000"
 4338      30306B45 
 4338      6E61626C 
 4338      6500
 4339              	.LASF14:
 4340 04bf 63686172 		.ascii	"char\000"
 4340      00
 4341              	.LASF102:
 4342 04c4 4379494D 		.ascii	"CyIMO_DisableDoubler\000"
 4342      4F5F4469 
 4342      7361626C 
 4342      65446F75 
 4342      626C6572 
 4343              	.LASF86:
 4344 04d9 43795664 		.ascii	"CyVdLvDigitDisable\000"
 4344      4C764469 
 4344      67697444 
 4344      69736162 
 4344      6C6500
 4345              	.LASF54:
 4346 04ec 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4346      63744672 
 4346      65713132 
 4346      4D687A00 
 4347              	.LASF74:
 4348 04fc 4379506D 		.ascii	"CyPmHibernate\000"
 4348      48696265 
 4348      726E6174 
 4348      6500
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 121


 4349              	.LASF94:
 4350 050a 4379466C 		.ascii	"CyFlash_SetWaitCycles\000"
 4350      6173685F 
 4350      53657457 
 4350      61697443 
 4350      79636C65 
 4351              	.LASF82:
 4352 0520 66747749 		.ascii	"ftwInterval\000"
 4352      6E746572 
 4352      76616C00 
 4353              	.LASF85:
 4354 052c 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4354      496D6F46 
 4354      72657152 
 4354      6567324D 
 4354      687A00
 4355              	.LASF117:
 4356 053f 4379506D 		.ascii	"CyPmReadStatus\000"
 4356      52656164 
 4356      53746174 
 4356      757300
 4357              	.LASF104:
 4358 054e 43794275 		.ascii	"CyBusClk_SetDivider\000"
 4358      73436C6B 
 4358      5F536574 
 4358      44697669 
 4358      64657200 
 4359              	.LASF32:
 4360 0562 636C6B44 		.ascii	"clkDistDelay\000"
 4360      69737444 
 4360      656C6179 
 4360      00
 4361              	.LASF78:
 4362 056f 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4362      43747753 
 4362      6574496E 
 4362      74657276 
 4362      616C00
 4363              	.LASF65:
 4364 0582 73746174 		.ascii	"status\000"
 4364      757300
 4365              	.LASF114:
 4366 0589 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 4366      4320342E 
 4366      392E3320 
 4366      32303135 
 4366      30333033 
 4367 05bc 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 4367      20726576 
 4367      6973696F 
 4367      6E203232 
 4367      31323230 
 4368 05ef 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 4368      66756E63 
 4368      74696F6E 
 4368      2D736563 
 4368      74696F6E 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 122


 4369              	.LASF48:
 4370 0617 6C766961 		.ascii	"lviaEn\000"
 4370      456E00
 4371              	.LASF98:
 4372 061e 4379494D 		.ascii	"CyIMO_SetFreq\000"
 4372      4F5F5365 
 4372      74467265 
 4372      7100
 4373              	.LASF109:
 4374 062c 4379494D 		.ascii	"CyIMO_EnableDoubler\000"
 4374      4F5F456E 
 4374      61626C65 
 4374      446F7562 
 4374      6C657200 
 4375              	.LASF60:
 4376 0640 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4376      48696253 
 4376      61766553 
 4376      657400
 4377              	.LASF69:
 4378 064f 77616B65 		.ascii	"wakeupTime\000"
 4378      75705469 
 4378      6D6500
 4379              	.LASF90:
 4380 065a 43795664 		.ascii	"CyVdLvAnalogEnable\000"
 4380      4C76416E 
 4380      616C6F67 
 4380      456E6162 
 4380      6C6500
 4381              	.LASF15:
 4382 066d 63797374 		.ascii	"cystatus\000"
 4382      61747573 
 4382      00
 4383              	.LASF23:
 4384 0676 666C6173 		.ascii	"flashWaitCycles\000"
 4384      68576169 
 4384      74437963 
 4384      6C657300 
 4385              	.LASF52:
 4386 0686 6C766961 		.ascii	"lviaRst\000"
 4386      52737400 
 4387              	.LASF116:
 4388 068e 433A5C55 		.ascii	"C:\\Users\\mitchell\\Documents\\FSAE\\E-Throttle\\P"
 4388      73657273 
 4388      5C6D6974 
 4388      6368656C 
 4388      6C5C446F 
 4389 06bb 536F435C 		.ascii	"SoC\\E-Throttle.cydsn\000"
 4389      452D5468 
 4389      726F7474 
 4389      6C652E63 
 4389      7964736E 
 4390              	.LASF91:
 4391 06d0 43795664 		.ascii	"CyVdHvAnalogEnable\000"
 4391      4876416E 
 4391      616C6F67 
 4391      456E6162 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccRDXtZc.s 			page 123


 4391      6C6500
 4392              	.LASF105:
 4393 06e3 43795854 		.ascii	"CyXTAL_Stop\000"
 4393      414C5F53 
 4393      746F7000 
 4394              	.LASF83:
 4395 06ef 6379506D 		.ascii	"cyPmBackup\000"
 4395      4261636B 
 4395      757000
 4396              	.LASF47:
 4397 06fa 6C766964 		.ascii	"lvidTrip\000"
 4397      54726970 
 4397      00
 4398              	.LASF24:
 4399 0703 696D6F45 		.ascii	"imoEnable\000"
 4399      6E61626C 
 4399      6500
 4400              	.LASF76:
 4401 070d 696E7465 		.ascii	"interruptStatus\000"
 4401      72727570 
 4401      74537461 
 4401      74757300 
 4402              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
