INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/add_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/cnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_top
WARNING: [VRFC 10-2500] empty parameter declaration is only allowed in SystemVerilog mode [C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/cnn_top.v:1]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'buffer_1_valid_i' is not allowed [C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/cnn_top.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/convLayerMulti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convLayerMulti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/convLayerSingle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convLayerSingle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/convUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/conv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/dense_opt2_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_opt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/dense_opt2_bram_rear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_opt2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/dense_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/floatAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/floatComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatComp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/floatMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/line_3_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_3_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/max_pooling_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/max_pooling_single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling_single
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/processingElement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processingElement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/relu/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/jongseoul_top/jongseoul_top.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cnn_top
