

================================================================
== Vivado HLS Report for 'convolution_3'
================================================================
* Date:           Thu Nov  8 11:27:18 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.716|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  200043|  200043|  200043|  200043|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  200041|  200041|        47|          5|          5|  40000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 1
  Pipeline-0 : II = 5, D = 47, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	49  / (exitcond_flatten6)
	3  / (!exitcond_flatten6)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	2  / true
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_93 = alloca float"   --->   Operation 50 'alloca' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_92 = alloca float"   --->   Operation 51 'alloca' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_91 = alloca float"   --->   Operation 52 'alloca' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_90 = alloca float"   --->   Operation 53 'alloca' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_89 = alloca float"   --->   Operation 54 'alloca' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = alloca float"   --->   Operation 55 'alloca' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.70>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i16 [ 0, %0 ], [ %indvar_flatten_next6, %._crit_edge9 ]"   --->   Operation 57 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%co = phi i5 [ 0, %0 ], [ %tmp_94_mid2_v, %._crit_edge9 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 58 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i12 [ 0, %0 ], [ %indvar_flatten_next5, %._crit_edge9 ]"   --->   Operation 59 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%h = phi i4 [ 0, %0 ], [ %tmp_101_mid2, %._crit_edge9 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 60 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i9 [ 0, %0 ], [ %indvar_flatten_next4, %._crit_edge9 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 61 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%w = phi i4 [ 0, %0 ], [ %tmp_108_mid2, %._crit_edge9 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 62 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge9 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 63 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%m = phi i3 [ 0, %0 ], [ %tmp_115_mid2, %._crit_edge9 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 64 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%n = phi i3 [ 0, %0 ], [ %n_2, %._crit_edge9 ]"   --->   Operation 65 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%m_cast = zext i3 %m to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156]   --->   Operation 66 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.73ns)   --->   "%tmp_97 = add i4 %m_cast, %h" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 67 'add' 'tmp_97' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.42ns)   --->   "%exitcond_flatten6 = icmp eq i16 %indvar_flatten4, -25536"   --->   Operation 68 'icmp' 'exitcond_flatten6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 40000, i64 40000)"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.07ns)   --->   "%indvar_flatten_next6 = add i16 %indvar_flatten4, 1"   --->   Operation 70 'add' 'indvar_flatten_next6' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten6, label %2, label %.preheader8.preheader"   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.78ns)   --->   "%co_3 = add i5 %co, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 72 'add' 'co_3' <Predicate = (!exitcond_flatten6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.99ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten5, -1596"   --->   Operation 73 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten6)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.02ns)   --->   "%h_mid = select i1 %exitcond_flatten, i4 0, i4 %h" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 74 'select' 'h_mid' <Predicate = (!exitcond_flatten6)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.21ns)   --->   "%tmp_94_mid2_v = select i1 %exitcond_flatten, i5 %co_3, i5 %co" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 75 'select' 'tmp_94_mid2_v' <Predicate = (!exitcond_flatten6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_117_mid5)   --->   "%tmp_117_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp_97" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 76 'select' 'tmp_117_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.97ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 77 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.13ns)   --->   "%tmp_171 = icmp eq i3 %m, -4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 78 'icmp' 'tmp_171' <Predicate = (!exitcond_flatten6)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %n, -3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 79 'icmp' 'exitcond' <Predicate = (!exitcond_flatten6)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid2)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 80 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.42ns)   --->   "%exitcond_flatten1 = icmp eq i6 %indvar_flatten, 25" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 81 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten6)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid_2)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten1, %not_exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 82 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.66ns)   --->   "%exitcond_flatten2 = icmp eq i9 %indvar_flatten6, 250" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 83 'icmp' 'exitcond_flatten2' <Predicate = (!exitcond_flatten6)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.97ns)   --->   "%exitcond_flatten36_m = and i1 %exitcond_flatten2, %not_exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 84 'and' 'exitcond_flatten36_m' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.73ns)   --->   "%h_3 = add i4 %h_mid, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:153]   --->   Operation 85 'add' 'h_3' <Predicate = (!exitcond_flatten6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.97ns)   --->   "%tmp_172 = or i1 %exitcond_flatten36_m, %exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 86 'or' 'tmp_172' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.02ns)   --->   "%w_mid = select i1 %tmp_172, i4 0, i4 %w" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 87 'select' 'w_mid' <Predicate = (!exitcond_flatten6)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.02ns)   --->   "%tmp_101_mid2 = select i1 %exitcond_flatten36_m, i4 %h_3, i4 %h_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 88 'select' 'tmp_101_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_117_mid5)   --->   "%tmp_117_mid3 = select i1 %exitcond_flatten36_m, i4 %h_3, i4 %tmp_117_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 89 'select' 'tmp_117_mid3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten_1)   --->   "%exitcond_flatten36_n = xor i1 %exitcond_flatten2, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 90 'xor' 'exitcond_flatten36_n' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_exitcond_flatten_1 = or i1 %exitcond_flatten, %exitcond_flatten36_n" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 91 'or' 'not_exitcond_flatten_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid2)   --->   "%exitcond_mid1 = and i1 %exitcond_mid, %not_exitcond_flatten_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 92 'and' 'exitcond_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten_mid_2 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 93 'and' 'exitcond_flatten_mid_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.73ns)   --->   "%w_4 = add i4 %w_mid, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:154]   --->   Operation 94 'add' 'w_4' <Predicate = (!exitcond_flatten6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_175 = or i1 %exitcond_flatten_mid_2, %exitcond_flatten36_m" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 95 'or' 'tmp_175' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_95 = or i1 %tmp_175, %exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 96 'or' 'tmp_95' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.98ns)   --->   "%m_mid1 = select i1 %tmp_95, i3 0, i3 %m" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 97 'select' 'm_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.02ns)   --->   "%tmp_108_mid2 = select i1 %exitcond_flatten_mid_2, i4 %w_4, i4 %w_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 98 'select' 'tmp_108_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_117_mid5 = select i1 %exitcond_flatten_mid_2, i4 %tmp_101_mid2, i4 %tmp_117_mid3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 99 'select' 'tmp_117_mid5' <Predicate = (!exitcond_flatten6)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten_mid_2, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 100 'xor' 'not_exitcond_flatten_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid2 = and i1 %exitcond_mid1, %not_exitcond_flatten_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 101 'and' 'exitcond_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%tmp_177 = or i1 %exitcond_mid2, %exitcond_flatten_mid_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 102 'or' 'tmp_177' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%tmp_96 = or i1 %tmp_177, %tmp_172" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 103 'or' 'tmp_96' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.98ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %tmp_96, i3 0, i3 %n" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 104 'select' 'n_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.82ns)   --->   "%indvar_flatten_op = add i6 %indvar_flatten, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 105 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.18ns)   --->   "%indvar_flatten_next = select i1 %tmp_95, i6 1, i6 %indvar_flatten_op" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 106 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten6)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.82ns)   --->   "%indvar_flatten34_op = add i9 %indvar_flatten6, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 107 'add' 'indvar_flatten34_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.96ns)   --->   "%indvar_flatten_next4 = select i1 %tmp_172, i9 1, i9 %indvar_flatten34_op" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 108 'select' 'indvar_flatten_next4' <Predicate = (!exitcond_flatten6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.54ns)   --->   "%indvar_flatten84_op = add i12 %indvar_flatten5, 1"   --->   Operation 109 'add' 'indvar_flatten84_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.69ns)   --->   "%indvar_flatten_next5 = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten84_op"   --->   Operation 110 'select' 'indvar_flatten_next5' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.32>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_94_mid2_cast = zext i5 %tmp_94_mid2_v to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 111 'zext' 'tmp_94_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_94_mid2_v, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 112 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 113 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_167 = add i8 %p_shl1_cast, %tmp_94_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 114 'add' 'tmp_167' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_118_mid2)   --->   "%tmp_118_mid = and i1 %tmp_171, %not_exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 115 'and' 'tmp_118_mid' <Predicate = (!exitcond_flatten6 & !exitcond_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_118_mid2)   --->   "%tmp_118_mid3 = and i1 %tmp_118_mid, %not_exitcond_flatten_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 116 'and' 'tmp_118_mid3' <Predicate = (!exitcond_flatten6 & !exitcond_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_118_mid2)   --->   "%tmp_118_mid4 = and i1 %tmp_118_mid3, %not_exitcond_flatten_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 117 'and' 'tmp_118_mid4' <Predicate = (!exitcond_flatten6 & !exitcond_mid2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.65ns)   --->   "%m_1 = add i3 %m_mid1, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156]   --->   Operation 118 'add' 'm_1' <Predicate = (!exitcond_flatten6)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%m_cast_mid1 = zext i3 %m_1 to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156]   --->   Operation 119 'zext' 'm_cast_mid1' <Predicate = (!exitcond_flatten6 & exitcond_mid2)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.98ns)   --->   "%tmp_115_mid2 = select i1 %exitcond_mid2, i3 %m_1, i3 %m_mid1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 120 'select' 'tmp_115_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_115_mid2_cast = zext i3 %tmp_115_mid2 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 121 'zext' 'tmp_115_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_178 = add i8 %tmp_115_mid2_cast, %tmp_167" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 122 'add' 'tmp_178' <Predicate = (!exitcond_flatten6)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (1.73ns)   --->   "%tmp_116_mid1 = add i4 %tmp_101_mid2, %m_cast_mid1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 123 'add' 'tmp_116_mid1' <Predicate = (!exitcond_flatten6 & exitcond_mid2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_117_mid2 = select i1 %exitcond_mid2, i4 %tmp_116_mid1, i4 %tmp_117_mid5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 124 'select' 'tmp_117_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_117_mid2, i4 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 125 'bitconcatenate' 'tmp_98' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %tmp_98 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 126 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_99 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_117_mid2, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 127 'bitconcatenate' 'tmp_99' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i5 %tmp_99 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 128 'zext' 'p_shl9_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.91ns)   --->   "%tmp_180 = sub i12 %p_shl_cast, %p_shl9_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 129 'sub' 'tmp_180' <Predicate = (!exitcond_flatten6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (1.13ns)   --->   "%tmp_118_mid1 = icmp eq i3 %m_1, -4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 130 'icmp' 'tmp_118_mid1' <Predicate = (!exitcond_flatten6 & exitcond_mid2)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_118_mid2 = select i1 %exitcond_mid2, i1 %tmp_118_mid1, i1 %tmp_118_mid4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 131 'select' 'tmp_118_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (1.13ns)   --->   "%tmp_117 = icmp eq i3 %n_mid2, -4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 132 'icmp' 'tmp_117' <Predicate = (!exitcond_flatten6)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond5 = and i1 %tmp_117, %tmp_118_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 133 'and' 'or_cond5' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %or_cond5, label %1, label %._crit_edge9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177]   --->   Operation 134 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.71>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_236_cast = zext i8 %tmp_178 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 135 'zext' 'tmp_236_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_178, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 136 'bitconcatenate' 'p_shl6_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_179 = add i10 %p_shl6_cast, %tmp_236_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 137 'add' 'tmp_179' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_181 = add i12 %tmp_180, 196" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 138 'add' 'tmp_181' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%n_cast = zext i3 %n_mid2 to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 139 'zext' 'n_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i3 %n_mid2 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 140 'zext' 'tmp_102_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_186 = add i10 %tmp_102_cast, %tmp_179" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 141 'add' 'tmp_186' <Predicate = (!exitcond_flatten6)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_247_cast = zext i10 %tmp_186 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 142 'zext' 'tmp_247_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr [400 x float]* %weights_0, i64 0, i64 %tmp_247_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 143 'getelementptr' 'weights_0_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr [400 x float]* %weights_1, i64 0, i64 %tmp_247_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 144 'getelementptr' 'weights_1_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (3.25ns)   --->   "%weights_0_load = load float* %weights_0_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 145 'load' 'weights_0_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 146 [1/1] (1.73ns)   --->   "%tmp_103 = add i4 %tmp_108_mid2, %n_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 146 'add' 'tmp_103' <Predicate = (!exitcond_flatten6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_104_cast = zext i4 %tmp_103 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 147 'zext' 'tmp_104_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.82ns)   --->   "%tmp_187 = add i12 %tmp_104_cast, %tmp_180" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 148 'add' 'tmp_187' <Predicate = (!exitcond_flatten6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_248_cast = zext i12 %tmp_187 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 149 'zext' 'tmp_248_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_248_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 150 'getelementptr' 'input_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_188 = add i12 %tmp_104_cast, %tmp_181" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 151 'add' 'tmp_188' <Predicate = (!exitcond_flatten6)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_249_cast = zext i12 %tmp_188 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 152 'zext' 'tmp_249_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_249_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 153 'getelementptr' 'input_addr_16' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 154 'load' 'input_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 155 [2/2] (3.25ns)   --->   "%weights_1_load = load float* %weights_1_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 155 'load' 'weights_1_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 156 [2/2] (3.25ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 156 'load' 'input_load_16' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_182 = add i12 %tmp_180, 392" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 157 'add' 'tmp_182' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_183 = add i12 %tmp_180, 588" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 158 'add' 'tmp_183' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr [400 x float]* %weights_2, i64 0, i64 %tmp_247_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 159 'getelementptr' 'weights_2_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%weights_3_addr = getelementptr [400 x float]* %weights_3, i64 0, i64 %tmp_247_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 160 'getelementptr' 'weights_3_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 161 [1/2] (3.25ns)   --->   "%weights_0_load = load float* %weights_0_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 161 'load' 'weights_0_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 162 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_189 = add i12 %tmp_104_cast, %tmp_182" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 162 'add' 'tmp_189' <Predicate = (!exitcond_flatten6)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_250_cast = zext i12 %tmp_189 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 163 'zext' 'tmp_250_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_250_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 164 'getelementptr' 'input_addr_17' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_190 = add i12 %tmp_104_cast, %tmp_183" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 165 'add' 'tmp_190' <Predicate = (!exitcond_flatten6)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_251_cast = zext i12 %tmp_190 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 166 'zext' 'tmp_251_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_251_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 167 'getelementptr' 'input_addr_18' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_5 : Operation 168 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 168 'load' 'input_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 169 [1/2] (3.25ns)   --->   "%weights_1_load = load float* %weights_1_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 169 'load' 'weights_1_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 170 [1/2] (3.25ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 170 'load' 'input_load_16' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 171 [2/2] (3.25ns)   --->   "%weights_2_load = load float* %weights_2_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 171 'load' 'weights_2_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 172 [2/2] (3.25ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 172 'load' 'input_load_17' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 173 [2/2] (3.25ns)   --->   "%weights_3_load = load float* %weights_3_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 173 'load' 'weights_3_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 174 [2/2] (3.25ns)   --->   "%input_load_18 = load float* %input_addr_18, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 174 'load' 'input_load_18' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_184 = add i12 %tmp_180, 784" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 175 'add' 'tmp_184' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_185 = add i12 %tmp_180, 980" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 176 'add' 'tmp_185' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:159]   --->   Operation 177 'specregionbegin' 'tmp_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_100 = or i3 %n_mid2, %tmp_115_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 178 'or' 'tmp_100' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (1.13ns) (out node of the LUT)   --->   "%tmp_101 = icmp eq i3 %tmp_100, 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 179 'icmp' 'tmp_101' <Predicate = (!exitcond_flatten6)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%weights_4_addr = getelementptr [400 x float]* %weights_4, i64 0, i64 %tmp_247_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 180 'getelementptr' 'weights_4_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%weights_5_addr = getelementptr [400 x float]* %weights_5, i64 0, i64 %tmp_247_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 181 'getelementptr' 'weights_5_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_191 = add i12 %tmp_104_cast, %tmp_184" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 182 'add' 'tmp_191' <Predicate = (!exitcond_flatten6)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_252_cast = zext i12 %tmp_191 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 183 'zext' 'tmp_252_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_252_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 184 'getelementptr' 'input_addr_19' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_192 = add i12 %tmp_104_cast, %tmp_185" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 185 'add' 'tmp_192' <Predicate = (!exitcond_flatten6)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_253_cast = zext i12 %tmp_192 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 186 'zext' 'tmp_253_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_253_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 187 'getelementptr' 'input_addr_20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 188 [4/4] (5.70ns)   --->   "%tmp_105 = fmul float %weights_0_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 188 'fmul' 'tmp_105' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [4/4] (5.70ns)   --->   "%tmp_107 = fmul float %weights_1_load, %input_load_16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 189 'fmul' 'tmp_107' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/2] (3.25ns)   --->   "%weights_2_load = load float* %weights_2_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 190 'load' 'weights_2_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 191 [1/2] (3.25ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 191 'load' 'input_load_17' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 192 [1/2] (3.25ns)   --->   "%weights_3_load = load float* %weights_3_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 192 'load' 'weights_3_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 193 [1/2] (3.25ns)   --->   "%input_load_18 = load float* %input_addr_18, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 193 'load' 'input_load_18' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 194 [2/2] (3.25ns)   --->   "%weights_4_load = load float* %weights_4_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 194 'load' 'weights_4_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 195 [2/2] (3.25ns)   --->   "%input_load_19 = load float* %input_addr_19, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 195 'load' 'input_load_19' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 196 [2/2] (3.25ns)   --->   "%weights_5_load = load float* %weights_5_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 196 'load' 'weights_5_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 197 [2/2] (3.25ns)   --->   "%input_load_20 = load float* %input_addr_20, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 197 'load' 'input_load_20' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_6)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:179]   --->   Operation 198 'specregionend' 'empty_32' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (1.65ns)   --->   "%n_2 = add i3 %n_mid2, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 199 'add' 'n_2' <Predicate = (!exitcond_flatten6)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 200 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 201 [3/4] (5.70ns)   --->   "%tmp_105 = fmul float %weights_0_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 201 'fmul' 'tmp_105' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [3/4] (5.70ns)   --->   "%tmp_107 = fmul float %weights_1_load, %input_load_16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 202 'fmul' 'tmp_107' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [4/4] (5.70ns)   --->   "%tmp_109 = fmul float %weights_2_load, %input_load_17" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 203 'fmul' 'tmp_109' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [4/4] (5.70ns)   --->   "%tmp_111 = fmul float %weights_3_load, %input_load_18" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 204 'fmul' 'tmp_111' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/2] (3.25ns)   --->   "%weights_4_load = load float* %weights_4_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 205 'load' 'weights_4_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 206 [1/2] (3.25ns)   --->   "%input_load_19 = load float* %input_addr_19, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 206 'load' 'input_load_19' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 207 [1/2] (3.25ns)   --->   "%weights_5_load = load float* %weights_5_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 207 'load' 'weights_5_load' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 208 [1/2] (3.25ns)   --->   "%input_load_20 = load float* %input_addr_20, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 208 'load' 'input_load_20' <Predicate = (!exitcond_flatten6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 209 [2/4] (5.70ns)   --->   "%tmp_105 = fmul float %weights_0_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 209 'fmul' 'tmp_105' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [2/4] (5.70ns)   --->   "%tmp_107 = fmul float %weights_1_load, %input_load_16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 210 'fmul' 'tmp_107' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [3/4] (5.70ns)   --->   "%tmp_109 = fmul float %weights_2_load, %input_load_17" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 211 'fmul' 'tmp_109' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [3/4] (5.70ns)   --->   "%tmp_111 = fmul float %weights_3_load, %input_load_18" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 212 'fmul' 'tmp_111' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [4/4] (5.70ns)   --->   "%tmp_113 = fmul float %weights_4_load, %input_load_19" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 213 'fmul' 'tmp_113' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [4/4] (5.70ns)   --->   "%tmp_115 = fmul float %weights_5_load, %input_load_20" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 214 'fmul' 'tmp_115' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 215 [1/4] (5.70ns)   --->   "%tmp_105 = fmul float %weights_0_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 215 'fmul' 'tmp_105' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/4] (5.70ns)   --->   "%tmp_107 = fmul float %weights_1_load, %input_load_16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 216 'fmul' 'tmp_107' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [2/4] (5.70ns)   --->   "%tmp_109 = fmul float %weights_2_load, %input_load_17" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 217 'fmul' 'tmp_109' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [2/4] (5.70ns)   --->   "%tmp_111 = fmul float %weights_3_load, %input_load_18" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 218 'fmul' 'tmp_111' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [3/4] (5.70ns)   --->   "%tmp_113 = fmul float %weights_4_load, %input_load_19" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 219 'fmul' 'tmp_113' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [3/4] (5.70ns)   --->   "%tmp_115 = fmul float %weights_5_load, %input_load_20" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 220 'fmul' 'tmp_115' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.95>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_93_load = load float* %tmp_93" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 221 'load' 'tmp_93_load' <Predicate = (!exitcond_flatten6 & !tmp_101)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_92_load = load float* %tmp_92" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 222 'load' 'tmp_92_load' <Predicate = (!exitcond_flatten6 & !tmp_101)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.69ns)   --->   "%p_13 = select i1 %tmp_101, float 0.000000e+00, float %tmp_92_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 223 'select' 'p_13' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.69ns)   --->   "%p_14 = select i1 %tmp_101, float 0.000000e+00, float %tmp_93_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 224 'select' 'p_14' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 225 [5/5] (7.25ns)   --->   "%tmp_106 = fadd float %p_14, %tmp_105" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 225 'fadd' 'tmp_106' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [5/5] (7.25ns)   --->   "%tmp_108 = fadd float %p_13, %tmp_107" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 226 'fadd' 'tmp_108' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/4] (5.70ns)   --->   "%tmp_109 = fmul float %weights_2_load, %input_load_17" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 227 'fmul' 'tmp_109' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [1/4] (5.70ns)   --->   "%tmp_111 = fmul float %weights_3_load, %input_load_18" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 228 'fmul' 'tmp_111' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [2/4] (5.70ns)   --->   "%tmp_113 = fmul float %weights_4_load, %input_load_19" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 229 'fmul' 'tmp_113' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 230 [2/4] (5.70ns)   --->   "%tmp_115 = fmul float %weights_5_load, %input_load_20" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 230 'fmul' 'tmp_115' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.95>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_91_load = load float* %tmp_91" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 231 'load' 'tmp_91_load' <Predicate = (!exitcond_flatten6 & !tmp_101)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_90_load = load float* %tmp_90" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 232 'load' 'tmp_90_load' <Predicate = (!exitcond_flatten6 & !tmp_101)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.69ns)   --->   "%p_11 = select i1 %tmp_101, float 0.000000e+00, float %tmp_90_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 233 'select' 'p_11' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.69ns)   --->   "%p_12 = select i1 %tmp_101, float 0.000000e+00, float %tmp_91_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 234 'select' 'p_12' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 235 [4/5] (7.25ns)   --->   "%tmp_106 = fadd float %p_14, %tmp_105" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 235 'fadd' 'tmp_106' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [4/5] (7.25ns)   --->   "%tmp_108 = fadd float %p_13, %tmp_107" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 236 'fadd' 'tmp_108' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [5/5] (7.25ns)   --->   "%tmp_110 = fadd float %p_12, %tmp_109" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 237 'fadd' 'tmp_110' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [5/5] (7.25ns)   --->   "%tmp_112 = fadd float %p_11, %tmp_111" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 238 'fadd' 'tmp_112' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/4] (5.70ns)   --->   "%tmp_113 = fmul float %weights_4_load, %input_load_19" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 239 'fmul' 'tmp_113' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/4] (5.70ns)   --->   "%tmp_115 = fmul float %weights_5_load, %input_load_20" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 240 'fmul' 'tmp_115' <Predicate = (!exitcond_flatten6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.95>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_89_load = load float* %tmp_89" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 241 'load' 'tmp_89_load' <Predicate = (!exitcond_flatten6 & !tmp_101)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_load = load float* %tmp_s" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 242 'load' 'tmp_load' <Predicate = (!exitcond_flatten6 & !tmp_101)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_101, float 0.000000e+00, float %tmp_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 243 'select' 'p_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 244 [1/1] (0.69ns)   --->   "%p_10 = select i1 %tmp_101, float 0.000000e+00, float %tmp_89_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 244 'select' 'p_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 245 [3/5] (7.25ns)   --->   "%tmp_106 = fadd float %p_14, %tmp_105" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 245 'fadd' 'tmp_106' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [3/5] (7.25ns)   --->   "%tmp_108 = fadd float %p_13, %tmp_107" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 246 'fadd' 'tmp_108' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [4/5] (7.25ns)   --->   "%tmp_110 = fadd float %p_12, %tmp_109" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 247 'fadd' 'tmp_110' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [4/5] (7.25ns)   --->   "%tmp_112 = fadd float %p_11, %tmp_111" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 248 'fadd' 'tmp_112' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [5/5] (7.25ns)   --->   "%tmp_114 = fadd float %p_10, %tmp_113" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 249 'fadd' 'tmp_114' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [5/5] (7.25ns)   --->   "%tmp_116 = fadd float %p_s, %tmp_115" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 250 'fadd' 'tmp_116' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 251 [2/5] (7.25ns)   --->   "%tmp_106 = fadd float %p_14, %tmp_105" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 251 'fadd' 'tmp_106' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [2/5] (7.25ns)   --->   "%tmp_108 = fadd float %p_13, %tmp_107" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 252 'fadd' 'tmp_108' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [3/5] (7.25ns)   --->   "%tmp_110 = fadd float %p_12, %tmp_109" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 253 'fadd' 'tmp_110' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [3/5] (7.25ns)   --->   "%tmp_112 = fadd float %p_11, %tmp_111" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 254 'fadd' 'tmp_112' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [4/5] (7.25ns)   --->   "%tmp_114 = fadd float %p_10, %tmp_113" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 255 'fadd' 'tmp_114' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 256 [4/5] (7.25ns)   --->   "%tmp_116 = fadd float %p_s, %tmp_115" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 256 'fadd' 'tmp_116' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 257 [1/5] (7.25ns)   --->   "%tmp_106 = fadd float %p_14, %tmp_105" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 257 'fadd' 'tmp_106' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/5] (7.25ns)   --->   "%tmp_108 = fadd float %p_13, %tmp_107" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 258 'fadd' 'tmp_108' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [2/5] (7.25ns)   --->   "%tmp_110 = fadd float %p_12, %tmp_109" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 259 'fadd' 'tmp_110' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 260 [2/5] (7.25ns)   --->   "%tmp_112 = fadd float %p_11, %tmp_111" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 260 'fadd' 'tmp_112' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [3/5] (7.25ns)   --->   "%tmp_114 = fadd float %p_10, %tmp_113" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 261 'fadd' 'tmp_114' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [3/5] (7.25ns)   --->   "%tmp_116 = fadd float %p_s, %tmp_115" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 262 'fadd' 'tmp_116' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "store float %tmp_108, float* %tmp_92" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172]   --->   Operation 263 'store' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "store float %tmp_106, float* %tmp_93" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 264 'store' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 265 [1/5] (7.25ns)   --->   "%tmp_110 = fadd float %p_12, %tmp_109" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 265 'fadd' 'tmp_110' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 266 [1/5] (7.25ns)   --->   "%tmp_112 = fadd float %p_11, %tmp_111" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 266 'fadd' 'tmp_112' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [2/5] (7.25ns)   --->   "%tmp_114 = fadd float %p_10, %tmp_113" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 267 'fadd' 'tmp_114' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [2/5] (7.25ns)   --->   "%tmp_116 = fadd float %p_s, %tmp_115" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 268 'fadd' 'tmp_116' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "store float %tmp_112, float* %tmp_90" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174]   --->   Operation 269 'store' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "store float %tmp_110, float* %tmp_91" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173]   --->   Operation 270 'store' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_15 : Operation 271 [5/5] (7.25ns)   --->   "%tmp_118 = fadd float %tmp_106, %tmp_108" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 271 'fadd' 'tmp_118' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 272 [1/5] (7.25ns)   --->   "%tmp_114 = fadd float %p_10, %tmp_113" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 272 'fadd' 'tmp_114' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/5] (7.25ns)   --->   "%tmp_116 = fadd float %p_s, %tmp_115" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 273 'fadd' 'tmp_116' <Predicate = (!exitcond_flatten6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "store float %tmp_116, float* %tmp_s" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:176]   --->   Operation 274 'store' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "store float %tmp_114, float* %tmp_89" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175]   --->   Operation 275 'store' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_16 : Operation 276 [4/5] (7.25ns)   --->   "%tmp_118 = fadd float %tmp_106, %tmp_108" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 276 'fadd' 'tmp_118' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 277 [3/5] (7.25ns)   --->   "%tmp_118 = fadd float %tmp_106, %tmp_108" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 277 'fadd' 'tmp_118' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 278 [2/5] (7.25ns)   --->   "%tmp_118 = fadd float %tmp_106, %tmp_108" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 278 'fadd' 'tmp_118' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 279 [1/5] (7.25ns)   --->   "%tmp_118 = fadd float %tmp_106, %tmp_108" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 279 'fadd' 'tmp_118' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 280 [5/5] (7.25ns)   --->   "%tmp_119 = fadd float %tmp_118, %tmp_110" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 280 'fadd' 'tmp_119' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 281 [4/5] (7.25ns)   --->   "%tmp_119 = fadd float %tmp_118, %tmp_110" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 281 'fadd' 'tmp_119' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 282 [3/5] (7.25ns)   --->   "%tmp_119 = fadd float %tmp_118, %tmp_110" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 282 'fadd' 'tmp_119' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 283 [2/5] (7.25ns)   --->   "%tmp_119 = fadd float %tmp_118, %tmp_110" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 283 'fadd' 'tmp_119' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 284 [1/5] (7.25ns)   --->   "%tmp_119 = fadd float %tmp_118, %tmp_110" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 284 'fadd' 'tmp_119' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 285 [5/5] (7.25ns)   --->   "%tmp_120 = fadd float %tmp_119, %tmp_112" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 285 'fadd' 'tmp_120' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 286 [4/5] (7.25ns)   --->   "%tmp_120 = fadd float %tmp_119, %tmp_112" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 286 'fadd' 'tmp_120' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 287 [3/5] (7.25ns)   --->   "%tmp_120 = fadd float %tmp_119, %tmp_112" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 287 'fadd' 'tmp_120' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 288 [2/5] (7.25ns)   --->   "%tmp_120 = fadd float %tmp_119, %tmp_112" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 288 'fadd' 'tmp_120' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 289 [1/5] (7.25ns)   --->   "%tmp_120 = fadd float %tmp_119, %tmp_112" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 289 'fadd' 'tmp_120' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 290 [5/5] (7.25ns)   --->   "%tmp_121 = fadd float %tmp_120, %tmp_114" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 290 'fadd' 'tmp_121' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 291 [4/5] (7.25ns)   --->   "%tmp_121 = fadd float %tmp_120, %tmp_114" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 291 'fadd' 'tmp_121' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 292 [3/5] (7.25ns)   --->   "%tmp_121 = fadd float %tmp_120, %tmp_114" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 292 'fadd' 'tmp_121' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 293 [2/5] (7.25ns)   --->   "%tmp_121 = fadd float %tmp_120, %tmp_114" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 293 'fadd' 'tmp_121' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 294 [1/5] (7.25ns)   --->   "%tmp_121 = fadd float %tmp_120, %tmp_114" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 294 'fadd' 'tmp_121' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 295 [5/5] (7.25ns)   --->   "%tmp_122 = fadd float %tmp_121, %tmp_116" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 295 'fadd' 'tmp_122' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 296 [4/5] (7.25ns)   --->   "%tmp_122 = fadd float %tmp_121, %tmp_116" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 296 'fadd' 'tmp_122' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 297 [3/5] (7.25ns)   --->   "%tmp_122 = fadd float %tmp_121, %tmp_116" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 297 'fadd' 'tmp_122' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.48>
ST_41 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_94_mid2 = zext i5 %tmp_94_mid2_v to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 298 'zext' 'tmp_94_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_168 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_94_mid2_v, i3 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 299 'bitconcatenate' 'tmp_168' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 300 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %tmp_168 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 300 'zext' 'p_shl2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_169 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_94_mid2_v, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171]   --->   Operation 301 'bitconcatenate' 'tmp_169' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 302 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i6 %tmp_169 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 302 'zext' 'p_shl3_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_170 = add i9 %p_shl2_cast, %p_shl3_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 303 'add' 'tmp_170' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_101_mid2_cast = zext i4 %tmp_101_mid2 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 304 'zext' 'tmp_101_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 305 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_173 = add i9 %tmp_101_mid2_cast, %tmp_170" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 305 'add' 'tmp_173' <Predicate = (!exitcond_flatten6)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_173, i3 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 306 'bitconcatenate' 'p_shl4_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_94 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_173, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 307 'bitconcatenate' 'tmp_94' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 308 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %tmp_94 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 308 'zext' 'p_shl5_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_174 = add i12 %p_shl4_cast, %p_shl5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 309 'add' 'tmp_174' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_108_mid2_cast = zext i4 %tmp_108_mid2 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 310 'zext' 'tmp_108_mid2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 311 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_176 = add i12 %tmp_108_mid2_cast, %tmp_174" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 311 'add' 'tmp_176' <Predicate = (!exitcond_flatten6)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_233_cast = zext i12 %tmp_176 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 312 'zext' 'tmp_233_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 313 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1600 x float]* %output_r, i64 0, i64 %tmp_233_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 313 'getelementptr' 'output_addr' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:170]   --->   Operation 314 'specpipeline' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_41 : Operation 315 [2/5] (7.25ns)   --->   "%tmp_122 = fadd float %tmp_121, %tmp_116" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 315 'fadd' 'tmp_122' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 316 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x float]* %bias, i64 0, i64 %tmp_94_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 316 'getelementptr' 'bias_addr' <Predicate = (or_cond5)> <Delay = 0.00>
ST_41 : Operation 317 [2/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 317 'load' 'bias_load' <Predicate = (or_cond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 318 [1/5] (7.25ns)   --->   "%tmp_122 = fadd float %tmp_121, %tmp_116" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 318 'fadd' 'tmp_122' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 319 [1/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 319 'load' 'bias_load' <Predicate = (or_cond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 320 [5/5] (7.25ns)   --->   "%tmp_123 = fadd float %tmp_122, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 320 'fadd' 'tmp_123' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 321 [4/5] (7.25ns)   --->   "%tmp_123 = fadd float %tmp_122, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 321 'fadd' 'tmp_123' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 322 [3/5] (7.25ns)   --->   "%tmp_123 = fadd float %tmp_122, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 322 'fadd' 'tmp_123' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 323 [2/5] (7.25ns)   --->   "%tmp_123 = fadd float %tmp_122, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 323 'fadd' 'tmp_123' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 324 [1/5] (7.25ns)   --->   "%tmp_123 = fadd float %tmp_122, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 324 'fadd' 'tmp_123' <Predicate = (or_cond5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 325 [1/1] (3.25ns)   --->   "store float %tmp_123, float* %output_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 325 'store' <Predicate = (or_cond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_48 : Operation 326 [1/1] (0.00ns)   --->   "br label %._crit_edge9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178]   --->   Operation 326 'br' <Predicate = (or_cond5)> <Delay = 0.00>

State 49 <SV = 2> <Delay = 0.00>
ST_49 : Operation 327 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:184]   --->   Operation 327 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten4') with incoming values : ('indvar_flatten_next6') [18]  (1.77 ns)

 <State 2>: 8.71ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten5') with incoming values : ('indvar_flatten_next5') [20]  (0 ns)
	'icmp' operation ('exitcond_flatten') [41]  (1.99 ns)
	'xor' operation ('not_exitcond_flatten', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177) [55]  (0.978 ns)
	'and' operation ('exitcond_flatten36_m', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177) [63]  (0.978 ns)
	'or' operation ('tmp_172', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177) [65]  (0.978 ns)
	'select' operation ('w_mid', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:177) [66]  (1.02 ns)
	'add' operation ('w_4', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:154) [80]  (1.74 ns)
	'select' operation ('tmp_108_mid2', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [84]  (1.02 ns)

 <State 3>: 6.32ns
The critical path consists of the following:
	'add' operation ('m_1', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156) [93]  (1.65 ns)
	'add' operation ('tmp_116_mid1', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [104]  (1.74 ns)
	'select' operation ('tmp_117_mid2', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [105]  (1.02 ns)
	'sub' operation ('tmp_180', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [110]  (1.92 ns)

 <State 4>: 8.72ns
The critical path consists of the following:
	'add' operation ('tmp_103', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [139]  (1.74 ns)
	'add' operation ('tmp_188', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172) [144]  (3.73 ns)
	'getelementptr' operation ('input_addr_16', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172) [146]  (0 ns)
	'load' operation ('input_load_16', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:172) on array 'input_r' [163]  (3.25 ns)

 <State 5>: 7.04ns
The critical path consists of the following:
	'add' operation ('tmp_183', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174) [113]  (0 ns)
	'add' operation ('tmp_190', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174) [150]  (3.79 ns)
	'getelementptr' operation ('input_addr_18', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174) [152]  (0 ns)
	'load' operation ('input_load_18', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:174) on array 'input_r' [171]  (3.25 ns)

 <State 6>: 7.04ns
The critical path consists of the following:
	'add' operation ('tmp_184', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175) [114]  (0 ns)
	'add' operation ('tmp_191', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175) [153]  (3.79 ns)
	'getelementptr' operation ('input_addr_19', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175) [155]  (0 ns)
	'load' operation ('input_load_19', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175) on array 'input_r' [175]  (3.25 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_105', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [160]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_105', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [160]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_105', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [160]  (5.7 ns)

 <State 10>: 7.95ns
The critical path consists of the following:
	'load' operation ('tmp_93_load', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) on local variable 'tmp_93' [34]  (0 ns)
	'select' operation ('p_14', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [127]  (0.698 ns)
	'fadd' operation ('tmp_106', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [161]  (7.26 ns)

 <State 11>: 7.95ns
The critical path consists of the following:
	'load' operation ('tmp_91_load', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) on local variable 'tmp_91' [36]  (0 ns)
	'select' operation ('p_12', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [125]  (0.698 ns)
	'fadd' operation ('tmp_110', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173) [169]  (7.26 ns)

 <State 12>: 7.95ns
The critical path consists of the following:
	'load' operation ('tmp_89_load', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) on local variable 'tmp_89' [38]  (0 ns)
	'select' operation ('p_10', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [123]  (0.698 ns)
	'fadd' operation ('tmp_114', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175) [177]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_106', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [161]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_106', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) [161]  (7.26 ns)
	'store' operation (ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171) of variable 'tmp_106', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:171 on local variable 'tmp_93' [189]  (0 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_110', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173) [169]  (7.26 ns)
	'store' operation (ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173) of variable 'tmp_110', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:173 on local variable 'tmp_91' [187]  (0 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_114', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:175) [177]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_118', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [192]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_118', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [192]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_118', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [192]  (7.26 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_119', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [193]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_119', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [193]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_119', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [193]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_119', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [193]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_119', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [193]  (7.26 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_120', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [194]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_120', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [194]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_120', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [194]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_120', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [194]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_120', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [194]  (7.26 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_121', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [195]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_121', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [195]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_121', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [195]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_121', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [195]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_121', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [195]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_122', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [196]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_122', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [196]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_122', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [196]  (7.26 ns)

 <State 41>: 7.48ns
The critical path consists of the following:
	'add' operation ('tmp_170', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [53]  (0 ns)
	'add' operation ('tmp_173', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [69]  (3.7 ns)
	'add' operation ('tmp_174', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [73]  (0 ns)
	'add' operation ('tmp_176', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [86]  (3.79 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_122', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [196]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [199]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [199]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [199]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [199]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) [199]  (7.26 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'store' operation (ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178) of variable 'tmp_123', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:178 on array 'output_r' [200]  (3.25 ns)

 <State 49>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
