;***********************************************************************************
; Copyright 2018 ON Semiconductor.  All rights reserved.
;
; This software and/or documentation is licensed by ON Semiconductor under limited
; terms and conditions. The terms and conditions pertaining to the software and/or
; documentation are available at http://www.onsemi.com/site/pdf/ONSEMI_T&C.pdf
; ("ON Semiconductor Standard Terms and Conditions of Sale, Section 8 Software").
; Do not use this software and/or documentation unless you have carefully read and
; you agree to the limited terms and conditions. By using this software and/or
; documentation, you agree to the limited terms and conditions.
;*************************************************************************************

;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
; DO NOT EDIT - This file is auto-generated by the generate_headers.py script
;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

;-------------------------------------------------------------------------------
;                                  Register Addresses
;-------------------------------------------------------------------------------

CRYPTO_VCORE_SESSION_KEY0       EQU  (CRYPTO_VCORE_REG_BASE + 0x0)
CRYPTO_VCORE_SESSION_KEY1       EQU  (CRYPTO_VCORE_REG_BASE + 0x4)
CRYPTO_VCORE_SESSION_KEY2       EQU  (CRYPTO_VCORE_REG_BASE + 0x8)
CRYPTO_VCORE_SESSION_KEY3       EQU  (CRYPTO_VCORE_REG_BASE + 0xc)
CRYPTO_VCORE_SESSION_KEY4       EQU  (CRYPTO_VCORE_REG_BASE + 0x10)
CRYPTO_VCORE_SESSION_KEY5       EQU  (CRYPTO_VCORE_REG_BASE + 0x14)
CRYPTO_VCORE_SESSION_KEY6       EQU  (CRYPTO_VCORE_REG_BASE + 0x18)
CRYPTO_VCORE_SESSION_KEY7       EQU  (CRYPTO_VCORE_REG_BASE + 0x1c)
CRYPTO_VCORE_IV0                EQU  (CRYPTO_VCORE_REG_BASE + 0x20)
CRYPTO_VCORE_IV1                EQU  (CRYPTO_VCORE_REG_BASE + 0x24)
CRYPTO_VCORE_IV2                EQU  (CRYPTO_VCORE_REG_BASE + 0x28)
CRYPTO_VCORE_IV3                EQU  (CRYPTO_VCORE_REG_BASE + 0x2c)
CRYPTO_VCORE_GMAC0              EQU  (CRYPTO_VCORE_REG_BASE + 0x80)
CRYPTO_VCORE_GMAC1              EQU  (CRYPTO_VCORE_REG_BASE + 0x84)
CRYPTO_VCORE_GMAC2              EQU  (CRYPTO_VCORE_REG_BASE + 0x88)
CRYPTO_VCORE_GMAC3              EQU  (CRYPTO_VCORE_REG_BASE + 0x8c)
CRYPTO_VCORE_CMAC0              EQU  (CRYPTO_VCORE_REG_BASE + 0x90)
CRYPTO_VCORE_CMAC1              EQU  (CRYPTO_VCORE_REG_BASE + 0x94)
CRYPTO_VCORE_CMAC2              EQU  (CRYPTO_VCORE_REG_BASE + 0x98)
CRYPTO_VCORE_CMAC3              EQU  (CRYPTO_VCORE_REG_BASE + 0x9c)
CRYPTO_VCORE_CNFG               EQU  (CRYPTO_VCORE_REG_BASE + 0x100)
CRYPTO_VCORE_PACK_VAL_LO        EQU  (CRYPTO_VCORE_REG_BASE + 0x104)
CRYPTO_VCORE_SPARE_REG22        EQU  (CRYPTO_VCORE_REG_BASE + 0x108)
CRYPTO_VCORE_ROI_ROW_CNFG       EQU  (CRYPTO_VCORE_REG_BASE + 0x10c)
CRYPTO_VCORE_ROI_COL_CNFG       EQU  (CRYPTO_VCORE_REG_BASE + 0x110)
CRYPTO_VCORE_ROI                EQU  (CRYPTO_VCORE_REG_BASE + 0x114)
CRYPTO_VCORE_ROI_FRAME_IDENT    EQU  (CRYPTO_VCORE_REG_BASE + 0x118)
CRYPTO_VCORE_STRT_FRAME_IDENT   EQU  (CRYPTO_VCORE_REG_BASE + 0x11c)
CRYPTO_VCORE_AESHP_START        EQU  (CRYPTO_VCORE_REG_BASE + 0x120)
CRYPTO_VCORE_AESHP_CNFG         EQU  (CRYPTO_VCORE_REG_BASE + 0x124)
CRYPTO_VCORE_AESCMAC_START      EQU  (CRYPTO_VCORE_REG_BASE + 0x128)
CRYPTO_VCORE_AESCMAC_CNFG       EQU  (CRYPTO_VCORE_REG_BASE + 0x12c)
CRYPTO_VCORE_AESCMAC_STATUS     EQU  (CRYPTO_VCORE_REG_BASE + 0x130)
CRYPTO_VCORE_AESGMAC_STATUS     EQU  (CRYPTO_VCORE_REG_BASE + 0x134)
CRYPTO_VCORE_ROI_STATUS         EQU  (CRYPTO_VCORE_REG_BASE + 0x138)
CRYPTO_VCORE_SPARE_REG35        EQU  (CRYPTO_VCORE_REG_BASE + 0x13c)

;-------------------------------------------------------------------------------
;                                  Register Fields
;-------------------------------------------------------------------------------

CRYPTO_VCORE_SESSION_KEY0_SESSION_KEY0__SIZE        EQU  32
CRYPTO_VCORE_SESSION_KEY0_SESSION_KEY0__SHIFT       EQU  0
CRYPTO_VCORE_SESSION_KEY0_SESSION_KEY0__MASK        EQU  (((1 << CRYPTO_VCORE_SESSION_KEY0_SESSION_KEY0__SIZE) - 1) << CRYPTO_VCORE_SESSION_KEY0_SESSION_KEY0__SHIFT)

CRYPTO_VCORE_SESSION_KEY1_SESSION_KEY1__SIZE        EQU  32
CRYPTO_VCORE_SESSION_KEY1_SESSION_KEY1__SHIFT       EQU  0
CRYPTO_VCORE_SESSION_KEY1_SESSION_KEY1__MASK        EQU  (((1 << CRYPTO_VCORE_SESSION_KEY1_SESSION_KEY1__SIZE) - 1) << CRYPTO_VCORE_SESSION_KEY1_SESSION_KEY1__SHIFT)

CRYPTO_VCORE_SESSION_KEY2_SESSION_KEY2__SIZE        EQU  32
CRYPTO_VCORE_SESSION_KEY2_SESSION_KEY2__SHIFT       EQU  0
CRYPTO_VCORE_SESSION_KEY2_SESSION_KEY2__MASK        EQU  (((1 << CRYPTO_VCORE_SESSION_KEY2_SESSION_KEY2__SIZE) - 1) << CRYPTO_VCORE_SESSION_KEY2_SESSION_KEY2__SHIFT)

CRYPTO_VCORE_SESSION_KEY3_SESSION_KEY3__SIZE        EQU  32
CRYPTO_VCORE_SESSION_KEY3_SESSION_KEY3__SHIFT       EQU  0
CRYPTO_VCORE_SESSION_KEY3_SESSION_KEY3__MASK        EQU  (((1 << CRYPTO_VCORE_SESSION_KEY3_SESSION_KEY3__SIZE) - 1) << CRYPTO_VCORE_SESSION_KEY3_SESSION_KEY3__SHIFT)

CRYPTO_VCORE_SESSION_KEY4_SESSION_KEY4__SIZE        EQU  32
CRYPTO_VCORE_SESSION_KEY4_SESSION_KEY4__SHIFT       EQU  0
CRYPTO_VCORE_SESSION_KEY4_SESSION_KEY4__MASK        EQU  (((1 << CRYPTO_VCORE_SESSION_KEY4_SESSION_KEY4__SIZE) - 1) << CRYPTO_VCORE_SESSION_KEY4_SESSION_KEY4__SHIFT)

CRYPTO_VCORE_SESSION_KEY5_SESSION_KEY5__SIZE        EQU  32
CRYPTO_VCORE_SESSION_KEY5_SESSION_KEY5__SHIFT       EQU  0
CRYPTO_VCORE_SESSION_KEY5_SESSION_KEY5__MASK        EQU  (((1 << CRYPTO_VCORE_SESSION_KEY5_SESSION_KEY5__SIZE) - 1) << CRYPTO_VCORE_SESSION_KEY5_SESSION_KEY5__SHIFT)

CRYPTO_VCORE_SESSION_KEY6_SESSION_KEY6__SIZE        EQU  32
CRYPTO_VCORE_SESSION_KEY6_SESSION_KEY6__SHIFT       EQU  0
CRYPTO_VCORE_SESSION_KEY6_SESSION_KEY6__MASK        EQU  (((1 << CRYPTO_VCORE_SESSION_KEY6_SESSION_KEY6__SIZE) - 1) << CRYPTO_VCORE_SESSION_KEY6_SESSION_KEY6__SHIFT)

CRYPTO_VCORE_SESSION_KEY7_SESSION_KEY7__SIZE        EQU  32
CRYPTO_VCORE_SESSION_KEY7_SESSION_KEY7__SHIFT       EQU  0
CRYPTO_VCORE_SESSION_KEY7_SESSION_KEY7__MASK        EQU  (((1 << CRYPTO_VCORE_SESSION_KEY7_SESSION_KEY7__SIZE) - 1) << CRYPTO_VCORE_SESSION_KEY7_SESSION_KEY7__SHIFT)

CRYPTO_VCORE_IV0_IV0__SIZE                          EQU  32
CRYPTO_VCORE_IV0_IV0__SHIFT                         EQU  0
CRYPTO_VCORE_IV0_IV0__MASK                          EQU  (((1 << CRYPTO_VCORE_IV0_IV0__SIZE) - 1) << CRYPTO_VCORE_IV0_IV0__SHIFT)

CRYPTO_VCORE_IV1_IV1__SIZE                          EQU  32
CRYPTO_VCORE_IV1_IV1__SHIFT                         EQU  0
CRYPTO_VCORE_IV1_IV1__MASK                          EQU  (((1 << CRYPTO_VCORE_IV1_IV1__SIZE) - 1) << CRYPTO_VCORE_IV1_IV1__SHIFT)

CRYPTO_VCORE_IV2_IV2__SIZE                          EQU  32
CRYPTO_VCORE_IV2_IV2__SHIFT                         EQU  0
CRYPTO_VCORE_IV2_IV2__MASK                          EQU  (((1 << CRYPTO_VCORE_IV2_IV2__SIZE) - 1) << CRYPTO_VCORE_IV2_IV2__SHIFT)

CRYPTO_VCORE_IV3_IV3__SIZE                          EQU  32
CRYPTO_VCORE_IV3_IV3__SHIFT                         EQU  0
CRYPTO_VCORE_IV3_IV3__MASK                          EQU  (((1 << CRYPTO_VCORE_IV3_IV3__SIZE) - 1) << CRYPTO_VCORE_IV3_IV3__SHIFT)

CRYPTO_VCORE_GMAC0_GMAC0__SIZE                      EQU  32
CRYPTO_VCORE_GMAC0_GMAC0__SHIFT                     EQU  0
CRYPTO_VCORE_GMAC0_GMAC0__MASK                      EQU  (((1 << CRYPTO_VCORE_GMAC0_GMAC0__SIZE) - 1) << CRYPTO_VCORE_GMAC0_GMAC0__SHIFT)

CRYPTO_VCORE_GMAC1_GMAC1__SIZE                      EQU  32
CRYPTO_VCORE_GMAC1_GMAC1__SHIFT                     EQU  0
CRYPTO_VCORE_GMAC1_GMAC1__MASK                      EQU  (((1 << CRYPTO_VCORE_GMAC1_GMAC1__SIZE) - 1) << CRYPTO_VCORE_GMAC1_GMAC1__SHIFT)

CRYPTO_VCORE_GMAC2_GMAC2__SIZE                      EQU  32
CRYPTO_VCORE_GMAC2_GMAC2__SHIFT                     EQU  0
CRYPTO_VCORE_GMAC2_GMAC2__MASK                      EQU  (((1 << CRYPTO_VCORE_GMAC2_GMAC2__SIZE) - 1) << CRYPTO_VCORE_GMAC2_GMAC2__SHIFT)

CRYPTO_VCORE_GMAC3_GMAC3__SIZE                      EQU  32
CRYPTO_VCORE_GMAC3_GMAC3__SHIFT                     EQU  0
CRYPTO_VCORE_GMAC3_GMAC3__MASK                      EQU  (((1 << CRYPTO_VCORE_GMAC3_GMAC3__SIZE) - 1) << CRYPTO_VCORE_GMAC3_GMAC3__SHIFT)

CRYPTO_VCORE_CMAC0_CMAC0__SIZE                      EQU  32
CRYPTO_VCORE_CMAC0_CMAC0__SHIFT                     EQU  0
CRYPTO_VCORE_CMAC0_CMAC0__MASK                      EQU  (((1 << CRYPTO_VCORE_CMAC0_CMAC0__SIZE) - 1) << CRYPTO_VCORE_CMAC0_CMAC0__SHIFT)

CRYPTO_VCORE_CMAC1_CMAC1__SIZE                      EQU  32
CRYPTO_VCORE_CMAC1_CMAC1__SHIFT                     EQU  0
CRYPTO_VCORE_CMAC1_CMAC1__MASK                      EQU  (((1 << CRYPTO_VCORE_CMAC1_CMAC1__SIZE) - 1) << CRYPTO_VCORE_CMAC1_CMAC1__SHIFT)

CRYPTO_VCORE_CMAC2_CMAC2__SIZE                      EQU  32
CRYPTO_VCORE_CMAC2_CMAC2__SHIFT                     EQU  0
CRYPTO_VCORE_CMAC2_CMAC2__MASK                      EQU  (((1 << CRYPTO_VCORE_CMAC2_CMAC2__SIZE) - 1) << CRYPTO_VCORE_CMAC2_CMAC2__SHIFT)

CRYPTO_VCORE_CMAC3_CMAC3__SIZE                      EQU  32
CRYPTO_VCORE_CMAC3_CMAC3__SHIFT                     EQU  0
CRYPTO_VCORE_CMAC3_CMAC3__MASK                      EQU  (((1 << CRYPTO_VCORE_CMAC3_CMAC3__SIZE) - 1) << CRYPTO_VCORE_CMAC3_CMAC3__SHIFT)

CRYPTO_VCORE_CNFG_AESCMAC_EN__SIZE                  EQU  1
CRYPTO_VCORE_CNFG_AESCMAC_EN__SHIFT                 EQU  0
CRYPTO_VCORE_CNFG_AESCMAC_EN__MASK                  EQU  (((1 << CRYPTO_VCORE_CNFG_AESCMAC_EN__SIZE) - 1) << CRYPTO_VCORE_CNFG_AESCMAC_EN__SHIFT)

CRYPTO_VCORE_CNFG_PACK_MODE__SIZE                   EQU  2
CRYPTO_VCORE_CNFG_PACK_MODE__SHIFT                  EQU  1
CRYPTO_VCORE_CNFG_PACK_MODE__MASK                   EQU  (((1 << CRYPTO_VCORE_CNFG_PACK_MODE__SIZE) - 1) << CRYPTO_VCORE_CNFG_PACK_MODE__SHIFT)

CRYPTO_VCORE_CNFG_PACK_ENABLE__SIZE                 EQU  1
CRYPTO_VCORE_CNFG_PACK_ENABLE__SHIFT                EQU  3
CRYPTO_VCORE_CNFG_PACK_ENABLE__MASK                 EQU  (((1 << CRYPTO_VCORE_CNFG_PACK_ENABLE__SIZE) - 1) << CRYPTO_VCORE_CNFG_PACK_ENABLE__SHIFT)

CRYPTO_VCORE_CNFG_SECURITY_PLL_REQ__SIZE            EQU  1
CRYPTO_VCORE_CNFG_SECURITY_PLL_REQ__SHIFT           EQU  26
CRYPTO_VCORE_CNFG_SECURITY_PLL_REQ__MASK            EQU  (((1 << CRYPTO_VCORE_CNFG_SECURITY_PLL_REQ__SIZE) - 1) << CRYPTO_VCORE_CNFG_SECURITY_PLL_REQ__SHIFT)

CRYPTO_VCORE_CNFG_AUTH_FRAME_START_EN__SIZE         EQU  1
CRYPTO_VCORE_CNFG_AUTH_FRAME_START_EN__SHIFT        EQU  27
CRYPTO_VCORE_CNFG_AUTH_FRAME_START_EN__MASK         EQU  (((1 << CRYPTO_VCORE_CNFG_AUTH_FRAME_START_EN__SIZE) - 1) << CRYPTO_VCORE_CNFG_AUTH_FRAME_START_EN__SHIFT)

CRYPTO_VCORE_CNFG_AUTH_AUTO_STRT_EN__SIZE           EQU  1
CRYPTO_VCORE_CNFG_AUTH_AUTO_STRT_EN__SHIFT          EQU  28
CRYPTO_VCORE_CNFG_AUTH_AUTO_STRT_EN__MASK           EQU  (((1 << CRYPTO_VCORE_CNFG_AUTH_AUTO_STRT_EN__SIZE) - 1) << CRYPTO_VCORE_CNFG_AUTH_AUTO_STRT_EN__SHIFT)

CRYPTO_VCORE_CNFG_CPU_VCORE_RESET__SIZE             EQU  1
CRYPTO_VCORE_CNFG_CPU_VCORE_RESET__SHIFT            EQU  29
CRYPTO_VCORE_CNFG_CPU_VCORE_RESET__MASK             EQU  (((1 << CRYPTO_VCORE_CNFG_CPU_VCORE_RESET__SIZE) - 1) << CRYPTO_VCORE_CNFG_CPU_VCORE_RESET__SHIFT)

CRYPTO_VCORE_CNFG_CPU_GMAC_RESET__SIZE              EQU  1
CRYPTO_VCORE_CNFG_CPU_GMAC_RESET__SHIFT             EQU  30
CRYPTO_VCORE_CNFG_CPU_GMAC_RESET__MASK              EQU  (((1 << CRYPTO_VCORE_CNFG_CPU_GMAC_RESET__SIZE) - 1) << CRYPTO_VCORE_CNFG_CPU_GMAC_RESET__SHIFT)

CRYPTO_VCORE_CNFG_CPU_CMAC_RESET__SIZE              EQU  1
CRYPTO_VCORE_CNFG_CPU_CMAC_RESET__SHIFT             EQU  31
CRYPTO_VCORE_CNFG_CPU_CMAC_RESET__MASK              EQU  (((1 << CRYPTO_VCORE_CNFG_CPU_CMAC_RESET__SIZE) - 1) << CRYPTO_VCORE_CNFG_CPU_CMAC_RESET__SHIFT)

CRYPTO_VCORE_PACK_VAL_LO_PACK_VAL_LO__SIZE          EQU  16
CRYPTO_VCORE_PACK_VAL_LO_PACK_VAL_LO__SHIFT         EQU  0
CRYPTO_VCORE_PACK_VAL_LO_PACK_VAL_LO__MASK          EQU  (((1 << CRYPTO_VCORE_PACK_VAL_LO_PACK_VAL_LO__SIZE) - 1) << CRYPTO_VCORE_PACK_VAL_LO_PACK_VAL_LO__SHIFT)

CRYPTO_VCORE_SPARE_REG22_SPARE_REG22__SIZE          EQU  32
CRYPTO_VCORE_SPARE_REG22_SPARE_REG22__SHIFT         EQU  0
CRYPTO_VCORE_SPARE_REG22_SPARE_REG22__MASK          EQU  (((1 << CRYPTO_VCORE_SPARE_REG22_SPARE_REG22__SIZE) - 1) << CRYPTO_VCORE_SPARE_REG22_SPARE_REG22__SHIFT)

CRYPTO_VCORE_ROI_ROW_CNFG_FIRST_ROW__SIZE           EQU  12
CRYPTO_VCORE_ROI_ROW_CNFG_FIRST_ROW__SHIFT          EQU  0
CRYPTO_VCORE_ROI_ROW_CNFG_FIRST_ROW__MASK           EQU  (((1 << CRYPTO_VCORE_ROI_ROW_CNFG_FIRST_ROW__SIZE) - 1) << CRYPTO_VCORE_ROI_ROW_CNFG_FIRST_ROW__SHIFT)

CRYPTO_VCORE_ROI_ROW_CNFG_LAST_ROW__SIZE            EQU  12
CRYPTO_VCORE_ROI_ROW_CNFG_LAST_ROW__SHIFT           EQU  12
CRYPTO_VCORE_ROI_ROW_CNFG_LAST_ROW__MASK            EQU  (((1 << CRYPTO_VCORE_ROI_ROW_CNFG_LAST_ROW__SIZE) - 1) << CRYPTO_VCORE_ROI_ROW_CNFG_LAST_ROW__SHIFT)

CRYPTO_VCORE_ROI_ROW_CNFG_ROW_SKIP__SIZE            EQU  8
CRYPTO_VCORE_ROI_ROW_CNFG_ROW_SKIP__SHIFT           EQU  24
CRYPTO_VCORE_ROI_ROW_CNFG_ROW_SKIP__MASK            EQU  (((1 << CRYPTO_VCORE_ROI_ROW_CNFG_ROW_SKIP__SIZE) - 1) << CRYPTO_VCORE_ROI_ROW_CNFG_ROW_SKIP__SHIFT)

CRYPTO_VCORE_ROI_COL_CNFG_FIRST_COL__SIZE           EQU  12
CRYPTO_VCORE_ROI_COL_CNFG_FIRST_COL__SHIFT          EQU  0
CRYPTO_VCORE_ROI_COL_CNFG_FIRST_COL__MASK           EQU  (((1 << CRYPTO_VCORE_ROI_COL_CNFG_FIRST_COL__SIZE) - 1) << CRYPTO_VCORE_ROI_COL_CNFG_FIRST_COL__SHIFT)

CRYPTO_VCORE_ROI_COL_CNFG_LAST_COL__SIZE            EQU  12
CRYPTO_VCORE_ROI_COL_CNFG_LAST_COL__SHIFT           EQU  12
CRYPTO_VCORE_ROI_COL_CNFG_LAST_COL__MASK            EQU  (((1 << CRYPTO_VCORE_ROI_COL_CNFG_LAST_COL__SIZE) - 1) << CRYPTO_VCORE_ROI_COL_CNFG_LAST_COL__SHIFT)

CRYPTO_VCORE_ROI_COL_CNFG_COL_SKIP__SIZE            EQU  8
CRYPTO_VCORE_ROI_COL_CNFG_COL_SKIP__SHIFT           EQU  24
CRYPTO_VCORE_ROI_COL_CNFG_COL_SKIP__MASK            EQU  (((1 << CRYPTO_VCORE_ROI_COL_CNFG_COL_SKIP__SIZE) - 1) << CRYPTO_VCORE_ROI_COL_CNFG_COL_SKIP__SHIFT)

CRYPTO_VCORE_ROI_ROI_MODE_EN__SIZE                  EQU  1
CRYPTO_VCORE_ROI_ROI_MODE_EN__SHIFT                 EQU  0
CRYPTO_VCORE_ROI_ROI_MODE_EN__MASK                  EQU  (((1 << CRYPTO_VCORE_ROI_ROI_MODE_EN__SIZE) - 1) << CRYPTO_VCORE_ROI_ROI_MODE_EN__SHIFT)

CRYPTO_VCORE_ROI_ROI_INIT__SIZE                     EQU  1
CRYPTO_VCORE_ROI_ROI_INIT__SHIFT                    EQU  1
CRYPTO_VCORE_ROI_ROI_INIT__MASK                     EQU  (((1 << CRYPTO_VCORE_ROI_ROI_INIT__SIZE) - 1) << CRYPTO_VCORE_ROI_ROI_INIT__SHIFT)

CRYPTO_VCORE_ROI_ROI_FC_UPDATE__SIZE                EQU  1
CRYPTO_VCORE_ROI_ROI_FC_UPDATE__SHIFT               EQU  2
CRYPTO_VCORE_ROI_ROI_FC_UPDATE__MASK                EQU  (((1 << CRYPTO_VCORE_ROI_ROI_FC_UPDATE__SIZE) - 1) << CRYPTO_VCORE_ROI_ROI_FC_UPDATE__SHIFT)

CRYPTO_VCORE_ROI_FRAME_IDENT_ROI_FRAME_IDENT__SIZE  EQU  32
CRYPTO_VCORE_ROI_FRAME_IDENT_ROI_FRAME_IDENT__SHIFT  EQU  0
CRYPTO_VCORE_ROI_FRAME_IDENT_ROI_FRAME_IDENT__MASK  EQU  (((1 << CRYPTO_VCORE_ROI_FRAME_IDENT_ROI_FRAME_IDENT__SIZE) - 1) << CRYPTO_VCORE_ROI_FRAME_IDENT_ROI_FRAME_IDENT__SHIFT)

CRYPTO_VCORE_STRT_FRAME_IDENT_STRT_FRAME_IDENT__SIZE  EQU  32
CRYPTO_VCORE_STRT_FRAME_IDENT_STRT_FRAME_IDENT__SHIFT  EQU  0
CRYPTO_VCORE_STRT_FRAME_IDENT_STRT_FRAME_IDENT__MASK  EQU  (((1 << CRYPTO_VCORE_STRT_FRAME_IDENT_STRT_FRAME_IDENT__SIZE) - 1) << CRYPTO_VCORE_STRT_FRAME_IDENT_STRT_FRAME_IDENT__SHIFT)

CRYPTO_VCORE_AESHP_START_AESHP_START__SIZE          EQU  1
CRYPTO_VCORE_AESHP_START_AESHP_START__SHIFT         EQU  0
CRYPTO_VCORE_AESHP_START_AESHP_START__MASK          EQU  (((1 << CRYPTO_VCORE_AESHP_START_AESHP_START__SIZE) - 1) << CRYPTO_VCORE_AESHP_START_AESHP_START__SHIFT)

CRYPTO_VCORE_AESHP_START_AESHP_ABORT__SIZE          EQU  1
CRYPTO_VCORE_AESHP_START_AESHP_ABORT__SHIFT         EQU  1
CRYPTO_VCORE_AESHP_START_AESHP_ABORT__MASK          EQU  (((1 << CRYPTO_VCORE_AESHP_START_AESHP_ABORT__SIZE) - 1) << CRYPTO_VCORE_AESHP_START_AESHP_ABORT__SHIFT)

CRYPTO_VCORE_AESHP_CNFG_AESHP_AUTHMODE__SIZE        EQU  1
CRYPTO_VCORE_AESHP_CNFG_AESHP_AUTHMODE__SHIFT       EQU  0
CRYPTO_VCORE_AESHP_CNFG_AESHP_AUTHMODE__MASK        EQU  (((1 << CRYPTO_VCORE_AESHP_CNFG_AESHP_AUTHMODE__SIZE) - 1) << CRYPTO_VCORE_AESHP_CNFG_AESHP_AUTHMODE__SHIFT)

CRYPTO_VCORE_AESHP_CNFG_AESHP_ENCDEC__SIZE          EQU  1
CRYPTO_VCORE_AESHP_CNFG_AESHP_ENCDEC__SHIFT         EQU  1
CRYPTO_VCORE_AESHP_CNFG_AESHP_ENCDEC__MASK          EQU  (((1 << CRYPTO_VCORE_AESHP_CNFG_AESHP_ENCDEC__SIZE) - 1) << CRYPTO_VCORE_AESHP_CNFG_AESHP_ENCDEC__SHIFT)

CRYPTO_VCORE_AESHP_CNFG_AESHP_KEYSIZE__SIZE         EQU  2
CRYPTO_VCORE_AESHP_CNFG_AESHP_KEYSIZE__SHIFT        EQU  2
CRYPTO_VCORE_AESHP_CNFG_AESHP_KEYSIZE__MASK         EQU  (((1 << CRYPTO_VCORE_AESHP_CNFG_AESHP_KEYSIZE__SIZE) - 1) << CRYPTO_VCORE_AESHP_CNFG_AESHP_KEYSIZE__SHIFT)

CRYPTO_VCORE_AESCMAC_START_AESCMAC_START__SIZE      EQU  1
CRYPTO_VCORE_AESCMAC_START_AESCMAC_START__SHIFT     EQU  0
CRYPTO_VCORE_AESCMAC_START_AESCMAC_START__MASK      EQU  (((1 << CRYPTO_VCORE_AESCMAC_START_AESCMAC_START__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_START_AESCMAC_START__SHIFT)

CRYPTO_VCORE_AESCMAC_START_AESCMAC_ABORT__SIZE      EQU  1
CRYPTO_VCORE_AESCMAC_START_AESCMAC_ABORT__SHIFT     EQU  1
CRYPTO_VCORE_AESCMAC_START_AESCMAC_ABORT__MASK      EQU  (((1 << CRYPTO_VCORE_AESCMAC_START_AESCMAC_ABORT__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_START_AESCMAC_ABORT__SHIFT)

CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_AUTHMODE__SIZE    EQU  1
CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_AUTHMODE__SHIFT   EQU  0
CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_AUTHMODE__MASK    EQU  (((1 << CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_AUTHMODE__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_AUTHMODE__SHIFT)

CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_ENCDEC__SIZE      EQU  1
CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_ENCDEC__SHIFT     EQU  1
CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_ENCDEC__MASK      EQU  (((1 << CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_ENCDEC__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_ENCDEC__SHIFT)

CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_KEYSIZE__SIZE     EQU  2
CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_KEYSIZE__SHIFT    EQU  2
CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_KEYSIZE__MASK     EQU  (((1 << CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_KEYSIZE__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_KEYSIZE__SHIFT)

CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_MODE__SIZE        EQU  4
CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_MODE__SHIFT       EQU  4
CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_MODE__MASK        EQU  (((1 << CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_MODE__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_CNFG_AESCMAC_MODE__SHIFT)

CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_VALID__SIZE     EQU  1
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_VALID__SHIFT    EQU  0
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_VALID__MASK     EQU  (((1 << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_VALID__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_VALID__SHIFT)

CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_READY__SIZE     EQU  1
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_READY__SHIFT    EQU  1
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_READY__MASK     EQU  (((1 << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_READY__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_READY__SHIFT)

CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_GO__SIZE        EQU  1
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_GO__SHIFT       EQU  2
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_GO__MASK        EQU  (((1 << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_GO__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_GO__SHIFT)

CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_BUSY__SIZE      EQU  1
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_BUSY__SHIFT     EQU  3
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_BUSY__MASK      EQU  (((1 << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_BUSY__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_BUSY__SHIFT)

CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_MEMFULL__SIZE   EQU  1
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_MEMFULL__SHIFT  EQU  4
CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_MEMFULL__MASK   EQU  (((1 << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_MEMFULL__SIZE) - 1) << CRYPTO_VCORE_AESCMAC_STATUS_AESCMAC_MEMFULL__SHIFT)

CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALID__SIZE     EQU  1
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALID__SHIFT    EQU  0
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALID__MASK     EQU  (((1 << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALID__SIZE) - 1) << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALID__SHIFT)

CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALIDOUT__SIZE  EQU  1
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALIDOUT__SHIFT  EQU  1
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALIDOUT__MASK  EQU  (((1 << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALIDOUT__SIZE) - 1) << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_VALIDOUT__SHIFT)

CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_INACCEPT__SIZE  EQU  1
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_INACCEPT__SHIFT  EQU  2
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_INACCEPT__MASK  EQU  (((1 << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_INACCEPT__SIZE) - 1) << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_INACCEPT__SHIFT)

CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_DONE__SIZE      EQU  1
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_DONE__SHIFT     EQU  3
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_DONE__MASK      EQU  (((1 << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_DONE__SIZE) - 1) << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_DONE__SHIFT)

CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_BUSY__SIZE      EQU  1
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_BUSY__SHIFT     EQU  4
CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_BUSY__MASK      EQU  (((1 << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_BUSY__SIZE) - 1) << CRYPTO_VCORE_AESGMAC_STATUS_AESGMAC_BUSY__SHIFT)

CRYPTO_VCORE_ROI_STATUS_ROI_COL_END__SIZE           EQU  1
CRYPTO_VCORE_ROI_STATUS_ROI_COL_END__SHIFT          EQU  0
CRYPTO_VCORE_ROI_STATUS_ROI_COL_END__MASK           EQU  (((1 << CRYPTO_VCORE_ROI_STATUS_ROI_COL_END__SIZE) - 1) << CRYPTO_VCORE_ROI_STATUS_ROI_COL_END__SHIFT)

CRYPTO_VCORE_ROI_STATUS_ROI_ROW_END__SIZE           EQU  1
CRYPTO_VCORE_ROI_STATUS_ROI_ROW_END__SHIFT          EQU  1
CRYPTO_VCORE_ROI_STATUS_ROI_ROW_END__MASK           EQU  (((1 << CRYPTO_VCORE_ROI_STATUS_ROI_ROW_END__SIZE) - 1) << CRYPTO_VCORE_ROI_STATUS_ROI_ROW_END__SHIFT)

CRYPTO_VCORE_ROI_STATUS_ROI_COL_PARAM_ERR__SIZE     EQU  1
CRYPTO_VCORE_ROI_STATUS_ROI_COL_PARAM_ERR__SHIFT    EQU  8
CRYPTO_VCORE_ROI_STATUS_ROI_COL_PARAM_ERR__MASK     EQU  (((1 << CRYPTO_VCORE_ROI_STATUS_ROI_COL_PARAM_ERR__SIZE) - 1) << CRYPTO_VCORE_ROI_STATUS_ROI_COL_PARAM_ERR__SHIFT)

CRYPTO_VCORE_SPARE_REG35_SPARE_REG35__SIZE          EQU  32
CRYPTO_VCORE_SPARE_REG35_SPARE_REG35__SHIFT         EQU  0
CRYPTO_VCORE_SPARE_REG35_SPARE_REG35__MASK          EQU  (((1 << CRYPTO_VCORE_SPARE_REG35_SPARE_REG35__SIZE) - 1) << CRYPTO_VCORE_SPARE_REG35_SPARE_REG35__SHIFT)

                END
