// ========================================================================== //
// Copyright (c) 2022 - 2025 NVIDIA Corporation & Affiliates.                 //
// All rights reserved.                                                       //
//                                                                            //
// This source code and the accompanying materials are made available under   //
// the terms of the Apache License 2.0 which accompanies this distribution.   //
// ========================================================================== //

// RUN: cudaq-opt --quake-to-qir %s | FileCheck %s

module attributes {
    quake.mangled_name_map = {
      __nvqpp__mlirgen__kernel = "__nvqpp__mlirgen__kernel_PyKernelEntryPointRewrite"}} {

  func.func @__nvqpp__mlirgen__kernel() attributes {"cudaq-entrypoint"} {
    %c0_i64 = arith.constant 0 : i64
    %c1_i64 = arith.constant 1 : i64
    %cst = arith.constant 1.000000e+00 : f64
    %c262144_i64 = arith.constant 262144 : i64
    %0 = quake.alloca !quake.veq<2>
    cf.br ^bb1(%c0_i64 : i64)
  ^bb1(%1: i64):  // 2 preds: ^bb0, ^bb2
    %2 = arith.cmpi slt, %1, %c262144_i64 : i64
    cf.cond_br %2, ^bb2(%1 : i64), ^bb3
  ^bb2(%3: i64):  // pred: ^bb1
    %4 = quake.extract_ref %0[0] : (!quake.veq<2>) -> !quake.ref
    %5 = quake.extract_ref %0[1] : (!quake.veq<2>) -> !quake.ref
    quake.r1 (%cst) [%4] %5 : (f64, !quake.ref, !quake.ref) -> ()
    %6 = arith.addi %3, %c1_i64 : i64
    cf.br ^bb1(%6 : i64)
  ^bb3:  // pred: ^bb1
    quake.dealloc %0 : !quake.veq<2>
    return
  }
}

// CHECK-LABEL:   llvm.func @__nvqpp__mlirgen__kernel() attributes {"cudaq-entrypoint"} {
// CHECK:           %[[VAL_0:.*]] = llvm.mlir.constant(0 : i64) : i64
// CHECK:           %[[VAL_1:.*]] = llvm.mlir.constant(1 : i64) : i64
// CHECK:           %[[VAL_2:.*]] = llvm.mlir.constant(1.000000e+00 : f64) : f64
// CHECK:           %[[VAL_3:.*]] = llvm.mlir.constant(262144 : i64) : i64
// CHECK:           %[[VAL_4:.*]] = llvm.mlir.constant(2 : i64) : i64
// CHECK:           %[[VAL_5:.*]] = llvm.call @__quantum__rt__qubit_allocate_array(%[[VAL_4]]) : (i64) -> !llvm.ptr
// CHECK:           llvm.br ^bb1(%[[VAL_0]] : i64)
// CHECK:         ^bb1(%[[VAL_6:.*]]: i64):
// CHECK:           %[[VAL_7:.*]] = llvm.icmp "slt" %[[VAL_6]], %[[VAL_3]] : i64
// CHECK:           llvm.cond_br %[[VAL_7]], ^bb2, ^bb3
// CHECK:         ^bb2:
// CHECK:           %[[VAL_16:.*]] = llvm.mlir.addressof @__quantum__qis__r1__ctl : !llvm.ptr
// CHECK:           %[[VAL_17:.*]] = llvm.mlir.constant(1 : i64) : i64
// CHECK:           %[[VAL_18:.*]] = llvm.alloca %[[VAL_17]] x i64 {{.*}} : (i64) -> !llvm.ptr
// CHECK:           llvm.call @invokeRotationWithControlQubits({{.*}}) vararg(!llvm.func<void (f64, i64, ptr, ptr, ...)>)
// CHECK:         ^bb3:
// CHECK:           llvm.call @__quantum__rt__qubit_release_array(%[[VAL_5]]) : (!llvm.ptr) -> ()
// CHECK:           llvm.return
// CHECK:         }
