INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/synth/timing/xsim/sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD10
INFO: [VRFC 10-311] analyzing module RAM32M_HD11
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module RAM32M_HD4
INFO: [VRFC 10-311] analyzing module RAM32M_HD5
INFO: [VRFC 10-311] analyzing module RAM32M_HD6
INFO: [VRFC 10-311] analyzing module RAM32M_HD7
INFO: [VRFC 10-311] analyzing module RAM32M_HD8
INFO: [VRFC 10-311] analyzing module RAM32M_HD9
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module fifo_0
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module risc32i
INFO: [VRFC 10-311] analyzing module uart_comm
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module fifo [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/memory_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_comm
WARNING: [VRFC 10-1195] overwriting previous definition of module uart_comm [C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
